// Generated by stratus_hls 19.10-p100  (91500.011111)
// Wed Jan 27 16:41:56 2021
// from cache.cpp

`timescale 1ps / 1ps

      
module cache(clk, rstn, cache_en, systolic_en, systolic_depth, addr_if_start, systolic_sel, feature_data, feature_share_en, feature_data_en, feature_data_sel, weight_data, weight_data_en, mac_src_0_s0_0, mac_src_0_s0_1, mac_src_0_s0_2, mac_src_0_s0_3, mac_src_0_s0_4, mac_src_0_s0_5, mac_src_0_s0_6, mac_src_0_s0_7, mac_src_0_s0_8, mac_src_0_s0_9, mac_src_0_s0_10, mac_src_0_s0_11, mac_src_0_s0_12, mac_src_0_s0_13, mac_src_0_s0_14, mac_src_0_s0_15, mac_src_0_s0_16, mac_src_0_s0_17, mac_src_0_s0_18
, 
      mac_src_0_s0_19, mac_src_0_s0_20, mac_src_0_s0_21, mac_src_0_s0_22, mac_src_0_s0_23, mac_src_0_s0_24, mac_src_0_s0_25, mac_src_0_s0_26, mac_src_0_s0_27, mac_src_0_s0_28, mac_src_0_s0_29, mac_src_0_s0_30, mac_src_0_s0_31, mac_src_0_s1_0, mac_src_0_s1_1, mac_src_0_s1_2, mac_src_0_s1_3, mac_src_0_s1_4, mac_src_0_s1_5, mac_src_0_s1_6, mac_src_0_s1_7, mac_src_0_s1_8, mac_src_0_s1_9, mac_src_0_s1_10, mac_src_0_s1_11, mac_src_0_s1_12, mac_src_0_s1_13, mac_src_0_s1_14, mac_src_0_s1_15
          , mac_src_0_s1_16, mac_src_0_s1_17, mac_src_0_s1_18, mac_src_0_s1_19, mac_src_0_s1_20, mac_src_0_s1_21, mac_src_0_s1_22, mac_src_0_s1_23, mac_src_0_s1_24, mac_src_0_s1_25, mac_src_0_s1_26, mac_src_0_s1_27, mac_src_0_s1_28, mac_src_0_s1_29, mac_src_0_s1_30, mac_src_0_s1_31, mac_src_0_s2_0, mac_src_0_s2_1, mac_src_0_s2_2, mac_src_0_s2_3, mac_src_0_s2_4, mac_src_0_s2_5, mac_src_0_s2_6, mac_src_0_s2_7, mac_src_0_s2_8, mac_src_0_s2_9, mac_src_0_s2_10, mac_src_0_s2_11, mac_src_0_s2_12
          , mac_src_0_s2_13, mac_src_0_s2_14, mac_src_0_s2_15, mac_src_0_s2_16, mac_src_0_s2_17, mac_src_0_s2_18, mac_src_0_s2_19, mac_src_0_s2_20, mac_src_0_s2_21, mac_src_0_s2_22, mac_src_0_s2_23, mac_src_0_s2_24, mac_src_0_s2_25, mac_src_0_s2_26, mac_src_0_s2_27, mac_src_0_s2_28, mac_src_0_s2_29, mac_src_0_s2_30, mac_src_0_s2_31, mac_src_0_s3_0, mac_src_0_s3_1, mac_src_0_s3_2, mac_src_0_s3_3, mac_src_0_s3_4, mac_src_0_s3_5, mac_src_0_s3_6, mac_src_0_s3_7, mac_src_0_s3_8, mac_src_0_s3_9
          , mac_src_0_s3_10, mac_src_0_s3_11, mac_src_0_s3_12, mac_src_0_s3_13, mac_src_0_s3_14, mac_src_0_s3_15, mac_src_0_s3_16, mac_src_0_s3_17, mac_src_0_s3_18, mac_src_0_s3_19, mac_src_0_s3_20, mac_src_0_s3_21, mac_src_0_s3_22, mac_src_0_s3_23, mac_src_0_s3_24, mac_src_0_s3_25, mac_src_0_s3_26, mac_src_0_s3_27, mac_src_0_s3_28, mac_src_0_s3_29, mac_src_0_s3_30, mac_src_0_s3_31, mac_src_0_s4_0, mac_src_0_s4_1, mac_src_0_s4_2, mac_src_0_s4_3, mac_src_0_s4_4, mac_src_0_s4_5, mac_src_0_s4_6
          , mac_src_0_s4_7, mac_src_0_s4_8, mac_src_0_s4_9, mac_src_0_s4_10, mac_src_0_s4_11, mac_src_0_s4_12, mac_src_0_s4_13, mac_src_0_s4_14, mac_src_0_s4_15, mac_src_0_s4_16, mac_src_0_s4_17, mac_src_0_s4_18, mac_src_0_s4_19, mac_src_0_s4_20, mac_src_0_s4_21, mac_src_0_s4_22, mac_src_0_s4_23, mac_src_0_s4_24, mac_src_0_s4_25, mac_src_0_s4_26, mac_src_0_s4_27, mac_src_0_s4_28, mac_src_0_s4_29, mac_src_0_s4_30, mac_src_0_s4_31, mac_src_0_s5_0, mac_src_0_s5_1, mac_src_0_s5_2, mac_src_0_s5_3
          , mac_src_0_s5_4, mac_src_0_s5_5, mac_src_0_s5_6, mac_src_0_s5_7, mac_src_0_s5_8, mac_src_0_s5_9, mac_src_0_s5_10, mac_src_0_s5_11, mac_src_0_s5_12, mac_src_0_s5_13, mac_src_0_s5_14, mac_src_0_s5_15, mac_src_0_s5_16, mac_src_0_s5_17, mac_src_0_s5_18, mac_src_0_s5_19, mac_src_0_s5_20, mac_src_0_s5_21, mac_src_0_s5_22, mac_src_0_s5_23, mac_src_0_s5_24, mac_src_0_s5_25, mac_src_0_s5_26, mac_src_0_s5_27, mac_src_0_s5_28, mac_src_0_s5_29, mac_src_0_s5_30, mac_src_0_s5_31, mac_src_0_s6_0
          , mac_src_0_s6_1, mac_src_0_s6_2, mac_src_0_s6_3, mac_src_0_s6_4, mac_src_0_s6_5, mac_src_0_s6_6, mac_src_0_s6_7, mac_src_0_s6_8, mac_src_0_s6_9, mac_src_0_s6_10, mac_src_0_s6_11, mac_src_0_s6_12, mac_src_0_s6_13, mac_src_0_s6_14, mac_src_0_s6_15, mac_src_0_s6_16, mac_src_0_s6_17, mac_src_0_s6_18, mac_src_0_s6_19, mac_src_0_s6_20, mac_src_0_s6_21, mac_src_0_s6_22, mac_src_0_s6_23, mac_src_0_s6_24, mac_src_0_s6_25, mac_src_0_s6_26, mac_src_0_s6_27, mac_src_0_s6_28, mac_src_0_s6_29
          , mac_src_0_s6_30, mac_src_0_s6_31, mac_src_1_0, mac_src_1_1, mac_src_1_2, mac_src_1_3, mac_src_1_4, mac_src_1_5, mac_src_1_6, mac_src_1_7, mac_src_1_8, mac_src_1_9, mac_src_1_10, mac_src_1_11, mac_src_1_12, mac_src_1_13, mac_src_1_14, mac_src_1_15, mac_src_1_16, mac_src_1_17, mac_src_1_18, mac_src_1_19, mac_src_1_20, mac_src_1_21, mac_src_1_22, mac_src_1_23, mac_src_1_24, mac_src_1_25, mac_src_1_26, mac_src_1_27, mac_src_1_28, mac_src_1_29, mac_src_1_30, mac_src_1_31, mac_src_valid
          , mac_clear);

      input clk;
      input rstn;
      input cache_en;
      input [7:0] systolic_en;
      input [7:0] systolic_depth;
      input addr_if_start;
      input [7:0] systolic_sel;
      input [319:0] feature_data;
      input feature_share_en;
      input feature_data_en;
      input [15:0] feature_data_sel;
      input [255:0] weight_data;
      input weight_data_en;
      output [9:0] mac_src_0_s0_0;
      reg [9:0] mac_src_0_s0_0;
      output [9:0] mac_src_0_s0_1;
      reg [9:0] mac_src_0_s0_1;
      output [9:0] mac_src_0_s0_2;
      reg [9:0] mac_src_0_s0_2;
      output [9:0] mac_src_0_s0_3;
      reg [9:0] mac_src_0_s0_3;
      output [9:0] mac_src_0_s0_4;
      reg [9:0] mac_src_0_s0_4;
      output [9:0] mac_src_0_s0_5;
      reg [9:0] mac_src_0_s0_5;
      output [9:0] mac_src_0_s0_6;
      reg [9:0] mac_src_0_s0_6;
      output [9:0] mac_src_0_s0_7;
      reg [9:0] mac_src_0_s0_7;
      output [9:0] mac_src_0_s0_8;
      reg [9:0] mac_src_0_s0_8;
      output [9:0] mac_src_0_s0_9;
      reg [9:0] mac_src_0_s0_9;
      output [9:0] mac_src_0_s0_10;
      reg [9:0] mac_src_0_s0_10;
      output [9:0] mac_src_0_s0_11;
      reg [9:0] mac_src_0_s0_11;
      output [9:0] mac_src_0_s0_12;
      reg [9:0] mac_src_0_s0_12;
      output [9:0] mac_src_0_s0_13;
      reg [9:0] mac_src_0_s0_13;
      output [9:0] mac_src_0_s0_14;
      reg [9:0] mac_src_0_s0_14;
      output [9:0] mac_src_0_s0_15;
      reg [9:0] mac_src_0_s0_15;
      output [9:0] mac_src_0_s0_16;
      reg [9:0] mac_src_0_s0_16;
      output [9:0] mac_src_0_s0_17;
      reg [9:0] mac_src_0_s0_17;
      output [9:0] mac_src_0_s0_18;
      reg [9:0] mac_src_0_s0_18;
      output [9:0] mac_src_0_s0_19;
      reg [9:0] mac_src_0_s0_19;
      output [9:0] mac_src_0_s0_20;
      reg [9:0] mac_src_0_s0_20;
      output [9:0] mac_src_0_s0_21;
      reg [9:0] mac_src_0_s0_21;
      output [9:0] mac_src_0_s0_22;
      reg [9:0] mac_src_0_s0_22;
      output [9:0] mac_src_0_s0_23;
      reg [9:0] mac_src_0_s0_23;
      output [9:0] mac_src_0_s0_24;
      reg [9:0] mac_src_0_s0_24;
      output [9:0] mac_src_0_s0_25;
      reg [9:0] mac_src_0_s0_25;
      output [9:0] mac_src_0_s0_26;
      reg [9:0] mac_src_0_s0_26;
      output [9:0] mac_src_0_s0_27;
      reg [9:0] mac_src_0_s0_27;
      output [9:0] mac_src_0_s0_28;
      reg [9:0] mac_src_0_s0_28;
      output [9:0] mac_src_0_s0_29;
      reg [9:0] mac_src_0_s0_29;
      output [9:0] mac_src_0_s0_30;
      reg [9:0] mac_src_0_s0_30;
      output [9:0] mac_src_0_s0_31;
      reg [9:0] mac_src_0_s0_31;
      output [9:0] mac_src_0_s1_0;
      reg [9:0] mac_src_0_s1_0;
      output [9:0] mac_src_0_s1_1;
      reg [9:0] mac_src_0_s1_1;
      output [9:0] mac_src_0_s1_2;
      reg [9:0] mac_src_0_s1_2;
      output [9:0] mac_src_0_s1_3;
      reg [9:0] mac_src_0_s1_3;
      output [9:0] mac_src_0_s1_4;
      reg [9:0] mac_src_0_s1_4;
      output [9:0] mac_src_0_s1_5;
      reg [9:0] mac_src_0_s1_5;
      output [9:0] mac_src_0_s1_6;
      reg [9:0] mac_src_0_s1_6;
      output [9:0] mac_src_0_s1_7;
      reg [9:0] mac_src_0_s1_7;
      output [9:0] mac_src_0_s1_8;
      reg [9:0] mac_src_0_s1_8;
      output [9:0] mac_src_0_s1_9;
      reg [9:0] mac_src_0_s1_9;
      output [9:0] mac_src_0_s1_10;
      reg [9:0] mac_src_0_s1_10;
      output [9:0] mac_src_0_s1_11;
      reg [9:0] mac_src_0_s1_11;
      output [9:0] mac_src_0_s1_12;
      reg [9:0] mac_src_0_s1_12;
      output [9:0] mac_src_0_s1_13;
      reg [9:0] mac_src_0_s1_13;
      output [9:0] mac_src_0_s1_14;
      reg [9:0] mac_src_0_s1_14;
      output [9:0] mac_src_0_s1_15;
      reg [9:0] mac_src_0_s1_15;
      output [9:0] mac_src_0_s1_16;
      reg [9:0] mac_src_0_s1_16;
      output [9:0] mac_src_0_s1_17;
      reg [9:0] mac_src_0_s1_17;
      output [9:0] mac_src_0_s1_18;
      reg [9:0] mac_src_0_s1_18;
      output [9:0] mac_src_0_s1_19;
      reg [9:0] mac_src_0_s1_19;
      output [9:0] mac_src_0_s1_20;
      reg [9:0] mac_src_0_s1_20;
      output [9:0] mac_src_0_s1_21;
      reg [9:0] mac_src_0_s1_21;
      output [9:0] mac_src_0_s1_22;
      reg [9:0] mac_src_0_s1_22;
      output [9:0] mac_src_0_s1_23;
      reg [9:0] mac_src_0_s1_23;
      output [9:0] mac_src_0_s1_24;
      reg [9:0] mac_src_0_s1_24;
      output [9:0] mac_src_0_s1_25;
      reg [9:0] mac_src_0_s1_25;
      output [9:0] mac_src_0_s1_26;
      reg [9:0] mac_src_0_s1_26;
      output [9:0] mac_src_0_s1_27;
      reg [9:0] mac_src_0_s1_27;
      output [9:0] mac_src_0_s1_28;
      reg [9:0] mac_src_0_s1_28;
      output [9:0] mac_src_0_s1_29;
      reg [9:0] mac_src_0_s1_29;
      output [9:0] mac_src_0_s1_30;
      reg [9:0] mac_src_0_s1_30;
      output [9:0] mac_src_0_s1_31;
      reg [9:0] mac_src_0_s1_31;
      output [9:0] mac_src_0_s2_0;
      reg [9:0] mac_src_0_s2_0;
      output [9:0] mac_src_0_s2_1;
      reg [9:0] mac_src_0_s2_1;
      output [9:0] mac_src_0_s2_2;
      reg [9:0] mac_src_0_s2_2;
      output [9:0] mac_src_0_s2_3;
      reg [9:0] mac_src_0_s2_3;
      output [9:0] mac_src_0_s2_4;
      reg [9:0] mac_src_0_s2_4;
      output [9:0] mac_src_0_s2_5;
      reg [9:0] mac_src_0_s2_5;
      output [9:0] mac_src_0_s2_6;
      reg [9:0] mac_src_0_s2_6;
      output [9:0] mac_src_0_s2_7;
      reg [9:0] mac_src_0_s2_7;
      output [9:0] mac_src_0_s2_8;
      reg [9:0] mac_src_0_s2_8;
      output [9:0] mac_src_0_s2_9;
      reg [9:0] mac_src_0_s2_9;
      output [9:0] mac_src_0_s2_10;
      reg [9:0] mac_src_0_s2_10;
      output [9:0] mac_src_0_s2_11;
      reg [9:0] mac_src_0_s2_11;
      output [9:0] mac_src_0_s2_12;
      reg [9:0] mac_src_0_s2_12;
      output [9:0] mac_src_0_s2_13;
      reg [9:0] mac_src_0_s2_13;
      output [9:0] mac_src_0_s2_14;
      reg [9:0] mac_src_0_s2_14;
      output [9:0] mac_src_0_s2_15;
      reg [9:0] mac_src_0_s2_15;
      output [9:0] mac_src_0_s2_16;
      reg [9:0] mac_src_0_s2_16;
      output [9:0] mac_src_0_s2_17;
      reg [9:0] mac_src_0_s2_17;
      output [9:0] mac_src_0_s2_18;
      reg [9:0] mac_src_0_s2_18;
      output [9:0] mac_src_0_s2_19;
      reg [9:0] mac_src_0_s2_19;
      output [9:0] mac_src_0_s2_20;
      reg [9:0] mac_src_0_s2_20;
      output [9:0] mac_src_0_s2_21;
      reg [9:0] mac_src_0_s2_21;
      output [9:0] mac_src_0_s2_22;
      reg [9:0] mac_src_0_s2_22;
      output [9:0] mac_src_0_s2_23;
      reg [9:0] mac_src_0_s2_23;
      output [9:0] mac_src_0_s2_24;
      reg [9:0] mac_src_0_s2_24;
      output [9:0] mac_src_0_s2_25;
      reg [9:0] mac_src_0_s2_25;
      output [9:0] mac_src_0_s2_26;
      reg [9:0] mac_src_0_s2_26;
      output [9:0] mac_src_0_s2_27;
      reg [9:0] mac_src_0_s2_27;
      output [9:0] mac_src_0_s2_28;
      reg [9:0] mac_src_0_s2_28;
      output [9:0] mac_src_0_s2_29;
      reg [9:0] mac_src_0_s2_29;
      output [9:0] mac_src_0_s2_30;
      reg [9:0] mac_src_0_s2_30;
      output [9:0] mac_src_0_s2_31;
      reg [9:0] mac_src_0_s2_31;
      output [9:0] mac_src_0_s3_0;
      reg [9:0] mac_src_0_s3_0;
      output [9:0] mac_src_0_s3_1;
      reg [9:0] mac_src_0_s3_1;
      output [9:0] mac_src_0_s3_2;
      reg [9:0] mac_src_0_s3_2;
      output [9:0] mac_src_0_s3_3;
      reg [9:0] mac_src_0_s3_3;
      output [9:0] mac_src_0_s3_4;
      reg [9:0] mac_src_0_s3_4;
      output [9:0] mac_src_0_s3_5;
      reg [9:0] mac_src_0_s3_5;
      output [9:0] mac_src_0_s3_6;
      reg [9:0] mac_src_0_s3_6;
      output [9:0] mac_src_0_s3_7;
      reg [9:0] mac_src_0_s3_7;
      output [9:0] mac_src_0_s3_8;
      reg [9:0] mac_src_0_s3_8;
      output [9:0] mac_src_0_s3_9;
      reg [9:0] mac_src_0_s3_9;
      output [9:0] mac_src_0_s3_10;
      reg [9:0] mac_src_0_s3_10;
      output [9:0] mac_src_0_s3_11;
      reg [9:0] mac_src_0_s3_11;
      output [9:0] mac_src_0_s3_12;
      reg [9:0] mac_src_0_s3_12;
      output [9:0] mac_src_0_s3_13;
      reg [9:0] mac_src_0_s3_13;
      output [9:0] mac_src_0_s3_14;
      reg [9:0] mac_src_0_s3_14;
      output [9:0] mac_src_0_s3_15;
      reg [9:0] mac_src_0_s3_15;
      output [9:0] mac_src_0_s3_16;
      reg [9:0] mac_src_0_s3_16;
      output [9:0] mac_src_0_s3_17;
      reg [9:0] mac_src_0_s3_17;
      output [9:0] mac_src_0_s3_18;
      reg [9:0] mac_src_0_s3_18;
      output [9:0] mac_src_0_s3_19;
      reg [9:0] mac_src_0_s3_19;
      output [9:0] mac_src_0_s3_20;
      reg [9:0] mac_src_0_s3_20;
      output [9:0] mac_src_0_s3_21;
      reg [9:0] mac_src_0_s3_21;
      output [9:0] mac_src_0_s3_22;
      reg [9:0] mac_src_0_s3_22;
      output [9:0] mac_src_0_s3_23;
      reg [9:0] mac_src_0_s3_23;
      output [9:0] mac_src_0_s3_24;
      reg [9:0] mac_src_0_s3_24;
      output [9:0] mac_src_0_s3_25;
      reg [9:0] mac_src_0_s3_25;
      output [9:0] mac_src_0_s3_26;
      reg [9:0] mac_src_0_s3_26;
      output [9:0] mac_src_0_s3_27;
      reg [9:0] mac_src_0_s3_27;
      output [9:0] mac_src_0_s3_28;
      reg [9:0] mac_src_0_s3_28;
      output [9:0] mac_src_0_s3_29;
      reg [9:0] mac_src_0_s3_29;
      output [9:0] mac_src_0_s3_30;
      reg [9:0] mac_src_0_s3_30;
      output [9:0] mac_src_0_s3_31;
      reg [9:0] mac_src_0_s3_31;
      output [9:0] mac_src_0_s4_0;
      reg [9:0] mac_src_0_s4_0;
      output [9:0] mac_src_0_s4_1;
      reg [9:0] mac_src_0_s4_1;
      output [9:0] mac_src_0_s4_2;
      reg [9:0] mac_src_0_s4_2;
      output [9:0] mac_src_0_s4_3;
      reg [9:0] mac_src_0_s4_3;
      output [9:0] mac_src_0_s4_4;
      reg [9:0] mac_src_0_s4_4;
      output [9:0] mac_src_0_s4_5;
      reg [9:0] mac_src_0_s4_5;
      output [9:0] mac_src_0_s4_6;
      reg [9:0] mac_src_0_s4_6;
      output [9:0] mac_src_0_s4_7;
      reg [9:0] mac_src_0_s4_7;
      output [9:0] mac_src_0_s4_8;
      reg [9:0] mac_src_0_s4_8;
      output [9:0] mac_src_0_s4_9;
      reg [9:0] mac_src_0_s4_9;
      output [9:0] mac_src_0_s4_10;
      reg [9:0] mac_src_0_s4_10;
      output [9:0] mac_src_0_s4_11;
      reg [9:0] mac_src_0_s4_11;
      output [9:0] mac_src_0_s4_12;
      reg [9:0] mac_src_0_s4_12;
      output [9:0] mac_src_0_s4_13;
      reg [9:0] mac_src_0_s4_13;
      output [9:0] mac_src_0_s4_14;
      reg [9:0] mac_src_0_s4_14;
      output [9:0] mac_src_0_s4_15;
      reg [9:0] mac_src_0_s4_15;
      output [9:0] mac_src_0_s4_16;
      reg [9:0] mac_src_0_s4_16;
      output [9:0] mac_src_0_s4_17;
      reg [9:0] mac_src_0_s4_17;
      output [9:0] mac_src_0_s4_18;
      reg [9:0] mac_src_0_s4_18;
      output [9:0] mac_src_0_s4_19;
      reg [9:0] mac_src_0_s4_19;
      output [9:0] mac_src_0_s4_20;
      reg [9:0] mac_src_0_s4_20;
      output [9:0] mac_src_0_s4_21;
      reg [9:0] mac_src_0_s4_21;
      output [9:0] mac_src_0_s4_22;
      reg [9:0] mac_src_0_s4_22;
      output [9:0] mac_src_0_s4_23;
      reg [9:0] mac_src_0_s4_23;
      output [9:0] mac_src_0_s4_24;
      reg [9:0] mac_src_0_s4_24;
      output [9:0] mac_src_0_s4_25;
      reg [9:0] mac_src_0_s4_25;
      output [9:0] mac_src_0_s4_26;
      reg [9:0] mac_src_0_s4_26;
      output [9:0] mac_src_0_s4_27;
      reg [9:0] mac_src_0_s4_27;
      output [9:0] mac_src_0_s4_28;
      reg [9:0] mac_src_0_s4_28;
      output [9:0] mac_src_0_s4_29;
      reg [9:0] mac_src_0_s4_29;
      output [9:0] mac_src_0_s4_30;
      reg [9:0] mac_src_0_s4_30;
      output [9:0] mac_src_0_s4_31;
      reg [9:0] mac_src_0_s4_31;
      output [9:0] mac_src_0_s5_0;
      reg [9:0] mac_src_0_s5_0;
      output [9:0] mac_src_0_s5_1;
      reg [9:0] mac_src_0_s5_1;
      output [9:0] mac_src_0_s5_2;
      reg [9:0] mac_src_0_s5_2;
      output [9:0] mac_src_0_s5_3;
      reg [9:0] mac_src_0_s5_3;
      output [9:0] mac_src_0_s5_4;
      reg [9:0] mac_src_0_s5_4;
      output [9:0] mac_src_0_s5_5;
      reg [9:0] mac_src_0_s5_5;
      output [9:0] mac_src_0_s5_6;
      reg [9:0] mac_src_0_s5_6;
      output [9:0] mac_src_0_s5_7;
      reg [9:0] mac_src_0_s5_7;
      output [9:0] mac_src_0_s5_8;
      reg [9:0] mac_src_0_s5_8;
      output [9:0] mac_src_0_s5_9;
      reg [9:0] mac_src_0_s5_9;
      output [9:0] mac_src_0_s5_10;
      reg [9:0] mac_src_0_s5_10;
      output [9:0] mac_src_0_s5_11;
      reg [9:0] mac_src_0_s5_11;
      output [9:0] mac_src_0_s5_12;
      reg [9:0] mac_src_0_s5_12;
      output [9:0] mac_src_0_s5_13;
      reg [9:0] mac_src_0_s5_13;
      output [9:0] mac_src_0_s5_14;
      reg [9:0] mac_src_0_s5_14;
      output [9:0] mac_src_0_s5_15;
      reg [9:0] mac_src_0_s5_15;
      output [9:0] mac_src_0_s5_16;
      reg [9:0] mac_src_0_s5_16;
      output [9:0] mac_src_0_s5_17;
      reg [9:0] mac_src_0_s5_17;
      output [9:0] mac_src_0_s5_18;
      reg [9:0] mac_src_0_s5_18;
      output [9:0] mac_src_0_s5_19;
      reg [9:0] mac_src_0_s5_19;
      output [9:0] mac_src_0_s5_20;
      reg [9:0] mac_src_0_s5_20;
      output [9:0] mac_src_0_s5_21;
      reg [9:0] mac_src_0_s5_21;
      output [9:0] mac_src_0_s5_22;
      reg [9:0] mac_src_0_s5_22;
      output [9:0] mac_src_0_s5_23;
      reg [9:0] mac_src_0_s5_23;
      output [9:0] mac_src_0_s5_24;
      reg [9:0] mac_src_0_s5_24;
      output [9:0] mac_src_0_s5_25;
      reg [9:0] mac_src_0_s5_25;
      output [9:0] mac_src_0_s5_26;
      reg [9:0] mac_src_0_s5_26;
      output [9:0] mac_src_0_s5_27;
      reg [9:0] mac_src_0_s5_27;
      output [9:0] mac_src_0_s5_28;
      reg [9:0] mac_src_0_s5_28;
      output [9:0] mac_src_0_s5_29;
      reg [9:0] mac_src_0_s5_29;
      output [9:0] mac_src_0_s5_30;
      reg [9:0] mac_src_0_s5_30;
      output [9:0] mac_src_0_s5_31;
      reg [9:0] mac_src_0_s5_31;
      output [9:0] mac_src_0_s6_0;
      reg [9:0] mac_src_0_s6_0;
      output [9:0] mac_src_0_s6_1;
      reg [9:0] mac_src_0_s6_1;
      output [9:0] mac_src_0_s6_2;
      reg [9:0] mac_src_0_s6_2;
      output [9:0] mac_src_0_s6_3;
      reg [9:0] mac_src_0_s6_3;
      output [9:0] mac_src_0_s6_4;
      reg [9:0] mac_src_0_s6_4;
      output [9:0] mac_src_0_s6_5;
      reg [9:0] mac_src_0_s6_5;
      output [9:0] mac_src_0_s6_6;
      reg [9:0] mac_src_0_s6_6;
      output [9:0] mac_src_0_s6_7;
      reg [9:0] mac_src_0_s6_7;
      output [9:0] mac_src_0_s6_8;
      reg [9:0] mac_src_0_s6_8;
      output [9:0] mac_src_0_s6_9;
      reg [9:0] mac_src_0_s6_9;
      output [9:0] mac_src_0_s6_10;
      reg [9:0] mac_src_0_s6_10;
      output [9:0] mac_src_0_s6_11;
      reg [9:0] mac_src_0_s6_11;
      output [9:0] mac_src_0_s6_12;
      reg [9:0] mac_src_0_s6_12;
      output [9:0] mac_src_0_s6_13;
      reg [9:0] mac_src_0_s6_13;
      output [9:0] mac_src_0_s6_14;
      reg [9:0] mac_src_0_s6_14;
      output [9:0] mac_src_0_s6_15;
      reg [9:0] mac_src_0_s6_15;
      output [9:0] mac_src_0_s6_16;
      reg [9:0] mac_src_0_s6_16;
      output [9:0] mac_src_0_s6_17;
      reg [9:0] mac_src_0_s6_17;
      output [9:0] mac_src_0_s6_18;
      reg [9:0] mac_src_0_s6_18;
      output [9:0] mac_src_0_s6_19;
      reg [9:0] mac_src_0_s6_19;
      output [9:0] mac_src_0_s6_20;
      reg [9:0] mac_src_0_s6_20;
      output [9:0] mac_src_0_s6_21;
      reg [9:0] mac_src_0_s6_21;
      output [9:0] mac_src_0_s6_22;
      reg [9:0] mac_src_0_s6_22;
      output [9:0] mac_src_0_s6_23;
      reg [9:0] mac_src_0_s6_23;
      output [9:0] mac_src_0_s6_24;
      reg [9:0] mac_src_0_s6_24;
      output [9:0] mac_src_0_s6_25;
      reg [9:0] mac_src_0_s6_25;
      output [9:0] mac_src_0_s6_26;
      reg [9:0] mac_src_0_s6_26;
      output [9:0] mac_src_0_s6_27;
      reg [9:0] mac_src_0_s6_27;
      output [9:0] mac_src_0_s6_28;
      reg [9:0] mac_src_0_s6_28;
      output [9:0] mac_src_0_s6_29;
      reg [9:0] mac_src_0_s6_29;
      output [9:0] mac_src_0_s6_30;
      reg [9:0] mac_src_0_s6_30;
      output [9:0] mac_src_0_s6_31;
      reg [9:0] mac_src_0_s6_31;
      output [7:0] mac_src_1_0;
      reg [7:0] mac_src_1_0;
      output [7:0] mac_src_1_1;
      reg [7:0] mac_src_1_1;
      output [7:0] mac_src_1_2;
      reg [7:0] mac_src_1_2;
      output [7:0] mac_src_1_3;
      reg [7:0] mac_src_1_3;
      output [7:0] mac_src_1_4;
      reg [7:0] mac_src_1_4;
      output [7:0] mac_src_1_5;
      reg [7:0] mac_src_1_5;
      output [7:0] mac_src_1_6;
      reg [7:0] mac_src_1_6;
      output [7:0] mac_src_1_7;
      reg [7:0] mac_src_1_7;
      output [7:0] mac_src_1_8;
      reg [7:0] mac_src_1_8;
      output [7:0] mac_src_1_9;
      reg [7:0] mac_src_1_9;
      output [7:0] mac_src_1_10;
      reg [7:0] mac_src_1_10;
      output [7:0] mac_src_1_11;
      reg [7:0] mac_src_1_11;
      output [7:0] mac_src_1_12;
      reg [7:0] mac_src_1_12;
      output [7:0] mac_src_1_13;
      reg [7:0] mac_src_1_13;
      output [7:0] mac_src_1_14;
      reg [7:0] mac_src_1_14;
      output [7:0] mac_src_1_15;
      reg [7:0] mac_src_1_15;
      output [7:0] mac_src_1_16;
      reg [7:0] mac_src_1_16;
      output [7:0] mac_src_1_17;
      reg [7:0] mac_src_1_17;
      output [7:0] mac_src_1_18;
      reg [7:0] mac_src_1_18;
      output [7:0] mac_src_1_19;
      reg [7:0] mac_src_1_19;
      output [7:0] mac_src_1_20;
      reg [7:0] mac_src_1_20;
      output [7:0] mac_src_1_21;
      reg [7:0] mac_src_1_21;
      output [7:0] mac_src_1_22;
      reg [7:0] mac_src_1_22;
      output [7:0] mac_src_1_23;
      reg [7:0] mac_src_1_23;
      output [7:0] mac_src_1_24;
      reg [7:0] mac_src_1_24;
      output [7:0] mac_src_1_25;
      reg [7:0] mac_src_1_25;
      output [7:0] mac_src_1_26;
      reg [7:0] mac_src_1_26;
      output [7:0] mac_src_1_27;
      reg [7:0] mac_src_1_27;
      output [7:0] mac_src_1_28;
      reg [7:0] mac_src_1_28;
      output [7:0] mac_src_1_29;
      reg [7:0] mac_src_1_29;
      output [7:0] mac_src_1_30;
      reg [7:0] mac_src_1_30;
      output [7:0] mac_src_1_31;
      reg [7:0] mac_src_1_31;
      output mac_src_valid;
      reg mac_src_valid;
      output mac_clear;
      reg mac_clear;
      wire cache_Not_1U_1U_4_21_out1;
      wire cache_OrReduction_8U_1U_4_20_out1;
      wire cache_And_1Ux1U_1U_4_22_out1;
      wire cache_Equal_8Ux1U_1U_4_18_out1;
      wire cache_And_1Ux1U_1U_4_19_out1;
      wire cache_Eqi2u8_4_16_out1;
      wire cache_And_1Ux1U_1U_4_17_out1;
      wire cache_Eqi3u8_4_14_out1;
      wire cache_And_1Ux1U_1U_4_15_out1;
      wire cache_Eqi4u8_4_12_out1;
      wire cache_And_1Ux1U_1U_4_13_out1;
      wire cache_Eqi5u8_4_10_out1;
      wire cache_And_1Ux1U_1U_4_11_out1;
      wire cache_Eqi6u8_4_8_out1;
      wire cache_And_1Ux1U_1U_4_9_out1;
      reg[9:0] systolic0_feature_data_1d_31;
      reg[9:0] systolic0_feature_data_1d_30;
      reg[9:0] systolic0_feature_data_1d_29;
      reg[9:0] systolic0_feature_data_1d_28;
      reg[9:0] systolic0_feature_data_1d_27;
      reg[9:0] systolic0_feature_data_1d_26;
      reg[9:0] systolic0_feature_data_1d_25;
      reg[9:0] systolic0_feature_data_1d_24;
      reg[9:0] systolic0_feature_data_1d_23;
      reg[9:0] systolic0_feature_data_1d_22;
      reg[9:0] systolic0_feature_data_1d_21;
      reg[9:0] systolic0_feature_data_1d_20;
      reg[9:0] systolic0_feature_data_1d_19;
      reg[9:0] systolic0_feature_data_1d_18;
      reg[9:0] systolic0_feature_data_1d_17;
      reg[9:0] systolic0_feature_data_1d_16;
      reg[9:0] systolic0_feature_data_1d_15;
      reg[9:0] systolic0_feature_data_1d_14;
      reg[9:0] systolic0_feature_data_1d_13;
      reg[9:0] systolic0_feature_data_1d_12;
      reg[9:0] systolic0_feature_data_1d_11;
      reg[9:0] systolic0_feature_data_1d_10;
      reg[9:0] systolic0_feature_data_1d_9;
      reg[9:0] systolic0_feature_data_1d_8;
      reg[9:0] systolic0_feature_data_1d_7;
      reg[9:0] systolic0_feature_data_1d_6;
      reg[9:0] systolic0_feature_data_1d_5;
      reg[9:0] systolic0_feature_data_1d_4;
      reg[9:0] systolic0_feature_data_1d_3;
      reg[9:0] systolic0_feature_data_1d_2;
      reg[9:0] systolic0_feature_data_1d_1;
      reg[9:0] systolic0_feature_data_1d_0;
      reg[9:0] cache_N_Mux_10_32_9_4_7_out1;
      reg[9:0] systolic1_feature_data_1d_31;
      reg[9:0] systolic1_feature_data_1d_30;
      reg[9:0] systolic1_feature_data_1d_29;
      reg[9:0] systolic1_feature_data_1d_28;
      reg[9:0] systolic1_feature_data_1d_27;
      reg[9:0] systolic1_feature_data_1d_26;
      reg[9:0] systolic1_feature_data_1d_25;
      reg[9:0] systolic1_feature_data_1d_24;
      reg[9:0] systolic1_feature_data_1d_23;
      reg[9:0] systolic1_feature_data_1d_22;
      reg[9:0] systolic1_feature_data_1d_21;
      reg[9:0] systolic1_feature_data_1d_20;
      reg[9:0] systolic1_feature_data_1d_19;
      reg[9:0] systolic1_feature_data_1d_18;
      reg[9:0] systolic1_feature_data_1d_17;
      reg[9:0] systolic1_feature_data_1d_16;
      reg[9:0] systolic1_feature_data_1d_15;
      reg[9:0] systolic1_feature_data_1d_14;
      reg[9:0] systolic1_feature_data_1d_13;
      reg[9:0] systolic1_feature_data_1d_12;
      reg[9:0] systolic1_feature_data_1d_11;
      reg[9:0] systolic1_feature_data_1d_10;
      reg[9:0] systolic1_feature_data_1d_9;
      reg[9:0] systolic1_feature_data_1d_8;
      reg[9:0] systolic1_feature_data_1d_7;
      reg[9:0] systolic1_feature_data_1d_6;
      reg[9:0] systolic1_feature_data_1d_5;
      reg[9:0] systolic1_feature_data_1d_4;
      reg[9:0] systolic1_feature_data_1d_3;
      reg[9:0] systolic1_feature_data_1d_2;
      reg[9:0] systolic1_feature_data_1d_1;
      reg[9:0] systolic1_feature_data_1d_0;
      reg[9:0] cache_N_Mux_10_32_9_4_6_out1;
      reg[9:0] systolic2_feature_data_1d_31;
      reg[9:0] systolic2_feature_data_1d_30;
      reg[9:0] systolic2_feature_data_1d_29;
      reg[9:0] systolic2_feature_data_1d_28;
      reg[9:0] systolic2_feature_data_1d_27;
      reg[9:0] systolic2_feature_data_1d_26;
      reg[9:0] systolic2_feature_data_1d_25;
      reg[9:0] systolic2_feature_data_1d_24;
      reg[9:0] systolic2_feature_data_1d_23;
      reg[9:0] systolic2_feature_data_1d_22;
      reg[9:0] systolic2_feature_data_1d_21;
      reg[9:0] systolic2_feature_data_1d_20;
      reg[9:0] systolic2_feature_data_1d_19;
      reg[9:0] systolic2_feature_data_1d_18;
      reg[9:0] systolic2_feature_data_1d_17;
      reg[9:0] systolic2_feature_data_1d_16;
      reg[9:0] systolic2_feature_data_1d_15;
      reg[9:0] systolic2_feature_data_1d_14;
      reg[9:0] systolic2_feature_data_1d_13;
      reg[9:0] systolic2_feature_data_1d_12;
      reg[9:0] systolic2_feature_data_1d_11;
      reg[9:0] systolic2_feature_data_1d_10;
      reg[9:0] systolic2_feature_data_1d_9;
      reg[9:0] systolic2_feature_data_1d_8;
      reg[9:0] systolic2_feature_data_1d_7;
      reg[9:0] systolic2_feature_data_1d_6;
      reg[9:0] systolic2_feature_data_1d_5;
      reg[9:0] systolic2_feature_data_1d_4;
      reg[9:0] systolic2_feature_data_1d_3;
      reg[9:0] systolic2_feature_data_1d_2;
      reg[9:0] systolic2_feature_data_1d_1;
      reg[9:0] systolic2_feature_data_1d_0;
      reg[9:0] cache_N_Mux_10_32_9_4_5_out1;
      reg[9:0] systolic3_feature_data_1d_31;
      reg[9:0] systolic3_feature_data_1d_30;
      reg[9:0] systolic3_feature_data_1d_29;
      reg[9:0] systolic3_feature_data_1d_28;
      reg[9:0] systolic3_feature_data_1d_27;
      reg[9:0] systolic3_feature_data_1d_26;
      reg[9:0] systolic3_feature_data_1d_25;
      reg[9:0] systolic3_feature_data_1d_24;
      reg[9:0] systolic3_feature_data_1d_23;
      reg[9:0] systolic3_feature_data_1d_22;
      reg[9:0] systolic3_feature_data_1d_21;
      reg[9:0] systolic3_feature_data_1d_20;
      reg[9:0] systolic3_feature_data_1d_19;
      reg[9:0] systolic3_feature_data_1d_18;
      reg[9:0] systolic3_feature_data_1d_17;
      reg[9:0] systolic3_feature_data_1d_16;
      reg[9:0] systolic3_feature_data_1d_15;
      reg[9:0] systolic3_feature_data_1d_14;
      reg[9:0] systolic3_feature_data_1d_13;
      reg[9:0] systolic3_feature_data_1d_12;
      reg[9:0] systolic3_feature_data_1d_11;
      reg[9:0] systolic3_feature_data_1d_10;
      reg[9:0] systolic3_feature_data_1d_9;
      reg[9:0] systolic3_feature_data_1d_8;
      reg[9:0] systolic3_feature_data_1d_7;
      reg[9:0] systolic3_feature_data_1d_6;
      reg[9:0] systolic3_feature_data_1d_5;
      reg[9:0] systolic3_feature_data_1d_4;
      reg[9:0] systolic3_feature_data_1d_3;
      reg[9:0] systolic3_feature_data_1d_2;
      reg[9:0] systolic3_feature_data_1d_1;
      reg[9:0] systolic3_feature_data_1d_0;
      reg[9:0] cache_N_Mux_10_32_9_4_4_out1;
      reg[9:0] systolic4_feature_data_1d_31;
      reg[9:0] systolic4_feature_data_1d_30;
      reg[9:0] systolic4_feature_data_1d_29;
      reg[9:0] systolic4_feature_data_1d_28;
      reg[9:0] systolic4_feature_data_1d_27;
      reg[9:0] systolic4_feature_data_1d_26;
      reg[9:0] systolic4_feature_data_1d_25;
      reg[9:0] systolic4_feature_data_1d_24;
      reg[9:0] systolic4_feature_data_1d_23;
      reg[9:0] systolic4_feature_data_1d_22;
      reg[9:0] systolic4_feature_data_1d_21;
      reg[9:0] systolic4_feature_data_1d_20;
      reg[9:0] systolic4_feature_data_1d_19;
      reg[9:0] systolic4_feature_data_1d_18;
      reg[9:0] systolic4_feature_data_1d_17;
      reg[9:0] systolic4_feature_data_1d_16;
      reg[9:0] systolic4_feature_data_1d_15;
      reg[9:0] systolic4_feature_data_1d_14;
      reg[9:0] systolic4_feature_data_1d_13;
      reg[9:0] systolic4_feature_data_1d_12;
      reg[9:0] systolic4_feature_data_1d_11;
      reg[9:0] systolic4_feature_data_1d_10;
      reg[9:0] systolic4_feature_data_1d_9;
      reg[9:0] systolic4_feature_data_1d_8;
      reg[9:0] systolic4_feature_data_1d_7;
      reg[9:0] systolic4_feature_data_1d_6;
      reg[9:0] systolic4_feature_data_1d_5;
      reg[9:0] systolic4_feature_data_1d_4;
      reg[9:0] systolic4_feature_data_1d_3;
      reg[9:0] systolic4_feature_data_1d_2;
      reg[9:0] systolic4_feature_data_1d_1;
      reg[9:0] systolic4_feature_data_1d_0;
      reg[9:0] cache_N_Mux_10_32_9_4_3_out1;
      reg[9:0] systolic5_feature_data_1d_31;
      reg[9:0] systolic5_feature_data_1d_30;
      reg[9:0] systolic5_feature_data_1d_29;
      reg[9:0] systolic5_feature_data_1d_28;
      reg[9:0] systolic5_feature_data_1d_27;
      reg[9:0] systolic5_feature_data_1d_26;
      reg[9:0] systolic5_feature_data_1d_25;
      reg[9:0] systolic5_feature_data_1d_24;
      reg[9:0] systolic5_feature_data_1d_23;
      reg[9:0] systolic5_feature_data_1d_22;
      reg[9:0] systolic5_feature_data_1d_21;
      reg[9:0] systolic5_feature_data_1d_20;
      reg[9:0] systolic5_feature_data_1d_19;
      reg[9:0] systolic5_feature_data_1d_18;
      reg[9:0] systolic5_feature_data_1d_17;
      reg[9:0] systolic5_feature_data_1d_16;
      reg[9:0] systolic5_feature_data_1d_15;
      reg[9:0] systolic5_feature_data_1d_14;
      reg[9:0] systolic5_feature_data_1d_13;
      reg[9:0] systolic5_feature_data_1d_12;
      reg[9:0] systolic5_feature_data_1d_11;
      reg[9:0] systolic5_feature_data_1d_10;
      reg[9:0] systolic5_feature_data_1d_9;
      reg[9:0] systolic5_feature_data_1d_8;
      reg[9:0] systolic5_feature_data_1d_7;
      reg[9:0] systolic5_feature_data_1d_6;
      reg[9:0] systolic5_feature_data_1d_5;
      reg[9:0] systolic5_feature_data_1d_4;
      reg[9:0] systolic5_feature_data_1d_3;
      reg[9:0] systolic5_feature_data_1d_2;
      reg[9:0] systolic5_feature_data_1d_1;
      reg[9:0] systolic5_feature_data_1d_0;
      reg[9:0] cache_N_Mux_10_32_9_4_2_out1;
      reg[9:0] systolic6_feature_data_1d_31;
      reg[9:0] systolic6_feature_data_1d_30;
      reg[9:0] systolic6_feature_data_1d_29;
      reg[9:0] systolic6_feature_data_1d_28;
      reg[9:0] systolic6_feature_data_1d_27;
      reg[9:0] systolic6_feature_data_1d_26;
      reg[9:0] systolic6_feature_data_1d_25;
      reg[9:0] systolic6_feature_data_1d_24;
      reg[9:0] systolic6_feature_data_1d_23;
      reg[9:0] systolic6_feature_data_1d_22;
      reg[9:0] systolic6_feature_data_1d_21;
      reg[9:0] systolic6_feature_data_1d_20;
      reg[9:0] systolic6_feature_data_1d_19;
      reg[9:0] systolic6_feature_data_1d_18;
      reg[9:0] systolic6_feature_data_1d_17;
      reg[9:0] systolic6_feature_data_1d_16;
      reg[9:0] systolic6_feature_data_1d_15;
      reg[9:0] systolic6_feature_data_1d_14;
      reg[9:0] systolic6_feature_data_1d_13;
      reg[9:0] systolic6_feature_data_1d_12;
      reg[9:0] systolic6_feature_data_1d_11;
      reg[9:0] systolic6_feature_data_1d_10;
      reg[9:0] systolic6_feature_data_1d_9;
      reg[9:0] systolic6_feature_data_1d_8;
      reg[9:0] systolic6_feature_data_1d_7;
      reg[9:0] systolic6_feature_data_1d_6;
      reg[9:0] systolic6_feature_data_1d_5;
      reg[9:0] systolic6_feature_data_1d_4;
      reg[9:0] systolic6_feature_data_1d_3;
      reg[9:0] systolic6_feature_data_1d_2;
      reg[9:0] systolic6_feature_data_1d_1;
      reg[9:0] systolic6_feature_data_1d_0;
      reg[9:0] cache_N_Mux_10_32_9_4_1_out1;
      reg[4:0] feature_data_sel_7d;
      reg[4:0] feature_data_sel_6d;
      reg[4:0] feature_data_sel_5d;
      reg[4:0] feature_data_sel_4d;
      reg[4:0] feature_data_sel_3d;
      reg[4:0] feature_data_sel_2d;
      reg[4:0] feature_data_sel_1d;
      reg feature_share_en_7d;
      reg feature_share_en_6d;
      reg feature_share_en_5d;
      reg feature_share_en_4d;
      reg feature_share_en_3d;
      reg feature_share_en_2d;
      reg feature_data_en_7d;
      reg feature_data_en_6d;
      reg feature_data_en_5d;
      reg feature_data_en_4d;
      reg feature_data_en_3d;
      reg feature_data_en_2d;
      reg feature_data_en_1d;
      reg[255:0] weight_data_1d;
      reg feature_share_en_1d;
      reg cache_en_1d;
      reg addr_if_start_1d;

         // rtl_process:cache/drive_addr_if_start_1d
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_addr_if_start_1d
         // at: cache.h:487:7
         // at: cache.h:517:7
         // at: cache.h:482:19
         always @(posedge clk or negedge rstn)
          begin :drive_addr_if_start_1d
            if (rstn == 1'b0) begin
               // op:_delays/OP0
               addr_if_start_1d <= 1'd0;
            end
            else begin
               // op:_delays/OP92
               addr_if_start_1d <= addr_if_start;
            end
         end

         // rtl_process:cache/drive_cache_en_1d
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_cache_en_1d
         // at: cache.h:488:7
         // at: cache.h:518:7
         // at: cache.h:112:25
         always @(posedge clk or negedge rstn)
          begin :drive_cache_en_1d
            if (rstn == 1'b0) begin
               // op:_delays/OP1
               cache_en_1d <= 1'd0;
            end
            else begin
               // op:_delays/OP91
               cache_en_1d <= cache_en;
            end
         end

         // rtl_process:cache/drive_feature_share_en_1d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_share_en_1d
         // at: cache.h:500:7
         // at: cache.h:519:7
         // at: cache.h:236:11
         always @(posedge clk or negedge rstn)
          begin :drive_feature_share_en_1d
            if (rstn == 1'b0) begin
               // op:_delays/OP11
               feature_share_en_1d <= 1'd0;
            end
            else begin
               // op:_delays/OP90
               feature_share_en_1d <= feature_share_en;
            end
         end

         // rtl_process:cache/drive_weight_data_1d
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_weight_data_1d
         // at: cache.h:490:7
         // at: cache.h:520:7
         // at: cache.h:471:48
         always @(posedge clk or negedge rstn)
          begin :drive_weight_data_1d
            if (rstn == 1'b0) begin
               // op:_delays/OP2
               weight_data_1d <= 256'd0;
            end
            else begin
               // op:_delays/OP89
               weight_data_1d <= weight_data;
            end
         end

         // rtl_process:cache/drive_feature_data_en_1d
         // Sharing or Control mux
         // Sharing/Controlling 5 operation(s) on drive_feature_data_en_1d
         // at: cache.h:492:7
         // at: cache.h:523:7
         // at: cache.h:235:14
         // at: cache.h:137:14
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_en_1d
            if (rstn == 1'b0) begin
               // op:_delays/OP4
               feature_data_en_1d <= 1'd0;
            end
            else begin
               // op:_delays/OP87
               feature_data_en_1d <= feature_data_en;
            end
         end

         // rtl_process:cache/drive_feature_data_en_2d
         // Sharing or Control mux
         // Sharing/Controlling 5 operation(s) on drive_feature_data_en_2d
         // at: cache.h:493:7
         // at: cache.h:524:7
         // at: cache.h:268:14
         // at: cache.h:153:14
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_en_2d
            if (rstn == 1'b0) begin
               // op:_delays/OP5
               feature_data_en_2d <= 1'd0;
            end
            else begin
               // op:_delays/OP86
               feature_data_en_2d <= feature_data_en_1d;
            end
         end

         // rtl_process:cache/drive_feature_data_en_3d
         // Sharing or Control mux
         // Sharing/Controlling 5 operation(s) on drive_feature_data_en_3d
         // at: cache.h:494:7
         // at: cache.h:525:7
         // at: cache.h:301:14
         // at: cache.h:169:14
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_en_3d
            if (rstn == 1'b0) begin
               // op:_delays/OP6
               feature_data_en_3d <= 1'd0;
            end
            else begin
               // op:_delays/OP85
               feature_data_en_3d <= feature_data_en_2d;
            end
         end

         // rtl_process:cache/drive_feature_data_en_4d
         // Sharing or Control mux
         // Sharing/Controlling 5 operation(s) on drive_feature_data_en_4d
         // at: cache.h:495:7
         // at: cache.h:526:7
         // at: cache.h:334:14
         // at: cache.h:185:14
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_en_4d
            if (rstn == 1'b0) begin
               // op:_delays/OP7
               feature_data_en_4d <= 1'd0;
            end
            else begin
               // op:_delays/OP84
               feature_data_en_4d <= feature_data_en_3d;
            end
         end

         // rtl_process:cache/drive_feature_data_en_5d
         // Sharing or Control mux
         // Sharing/Controlling 5 operation(s) on drive_feature_data_en_5d
         // at: cache.h:496:7
         // at: cache.h:527:7
         // at: cache.h:367:14
         // at: cache.h:201:14
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_en_5d
            if (rstn == 1'b0) begin
               // op:_delays/OP8
               feature_data_en_5d <= 1'd0;
            end
            else begin
               // op:_delays/OP83
               feature_data_en_5d <= feature_data_en_4d;
            end
         end

         // rtl_process:cache/drive_feature_data_en_6d
         // Sharing or Control mux
         // Sharing/Controlling 5 operation(s) on drive_feature_data_en_6d
         // at: cache.h:497:7
         // at: cache.h:528:7
         // at: cache.h:400:14
         // at: cache.h:217:14
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_en_6d
            if (rstn == 1'b0) begin
               // op:_delays/OP9
               feature_data_en_6d <= 1'd0;
            end
            else begin
               // op:_delays/OP82
               feature_data_en_6d <= feature_data_en_5d;
            end
         end

         // rtl_process:cache/drive_feature_data_en_7d
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_feature_data_en_7d
         // at: cache.h:498:7
         // at: cache.h:529:7
         // at: cache.h:433:14
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_en_7d
            if (rstn == 1'b0) begin
               // op:_delays/OP10
               feature_data_en_7d <= 1'd0;
            end
            else begin
               // op:_delays/OP81
               feature_data_en_7d <= feature_data_en_6d;
            end
         end

         // rtl_process:cache/drive_feature_share_en_2d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_share_en_2d
         // at: cache.h:501:7
         // at: cache.h:532:7
         // at: cache.h:269:11
         always @(posedge clk or negedge rstn)
          begin :drive_feature_share_en_2d
            if (rstn == 1'b0) begin
               // op:_delays/OP12
               feature_share_en_2d <= 1'd0;
            end
            else begin
               // op:_delays/OP80
               feature_share_en_2d <= feature_share_en_1d;
            end
         end

         // rtl_process:cache/drive_feature_share_en_3d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_share_en_3d
         // at: cache.h:502:7
         // at: cache.h:533:7
         // at: cache.h:302:11
         always @(posedge clk or negedge rstn)
          begin :drive_feature_share_en_3d
            if (rstn == 1'b0) begin
               // op:_delays/OP13
               feature_share_en_3d <= 1'd0;
            end
            else begin
               // op:_delays/OP79
               feature_share_en_3d <= feature_share_en_2d;
            end
         end

         // rtl_process:cache/drive_feature_share_en_4d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_share_en_4d
         // at: cache.h:503:7
         // at: cache.h:534:7
         // at: cache.h:335:11
         always @(posedge clk or negedge rstn)
          begin :drive_feature_share_en_4d
            if (rstn == 1'b0) begin
               // op:_delays/OP14
               feature_share_en_4d <= 1'd0;
            end
            else begin
               // op:_delays/OP78
               feature_share_en_4d <= feature_share_en_3d;
            end
         end

         // rtl_process:cache/drive_feature_share_en_5d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_share_en_5d
         // at: cache.h:504:7
         // at: cache.h:535:7
         // at: cache.h:368:11
         always @(posedge clk or negedge rstn)
          begin :drive_feature_share_en_5d
            if (rstn == 1'b0) begin
               // op:_delays/OP15
               feature_share_en_5d <= 1'd0;
            end
            else begin
               // op:_delays/OP77
               feature_share_en_5d <= feature_share_en_4d;
            end
         end

         // rtl_process:cache/drive_feature_share_en_6d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_share_en_6d
         // at: cache.h:505:7
         // at: cache.h:536:7
         // at: cache.h:401:11
         always @(posedge clk or negedge rstn)
          begin :drive_feature_share_en_6d
            if (rstn == 1'b0) begin
               // op:_delays/OP16
               feature_share_en_6d <= 1'd0;
            end
            else begin
               // op:_delays/OP76
               feature_share_en_6d <= feature_share_en_5d;
            end
         end

         // rtl_process:cache/drive_feature_share_en_7d
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_feature_share_en_7d
         // at: cache.h:506:7
         // at: cache.h:537:7
         // at: cache.h:434:11
         always @(posedge clk or negedge rstn)
          begin :drive_feature_share_en_7d
            if (rstn == 1'b0) begin
               // op:_delays/OP17
               feature_share_en_7d <= 1'd0;
            end
            else begin
               // op:_delays/OP75
               feature_share_en_7d <= feature_share_en_6d;
            end
         end

         // rtl_process:cache/drive_feature_data_sel_1d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_data_sel_1d
         // at: cache.h:508:7
         // at: cache.h:540:7
         // at: cache.h:241:55
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_sel_1d
            if (rstn == 1'b0) begin
               // op:_delays/OP18
               feature_data_sel_1d <= 5'd00;
            end
            else begin
               // op:_delays/OP74
               feature_data_sel_1d <= feature_data_sel[4:0];
            end
         end

         // rtl_process:cache/drive_feature_data_sel_2d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_data_sel_2d
         // at: cache.h:509:7
         // at: cache.h:541:7
         // at: cache.h:274:55
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_sel_2d
            if (rstn == 1'b0) begin
               // op:_delays/OP19
               feature_data_sel_2d <= 5'd00;
            end
            else begin
               // op:_delays/OP73
               feature_data_sel_2d <= feature_data_sel_1d;
            end
         end

         // rtl_process:cache/drive_feature_data_sel_3d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_data_sel_3d
         // at: cache.h:510:7
         // at: cache.h:542:7
         // at: cache.h:307:55
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_sel_3d
            if (rstn == 1'b0) begin
               // op:_delays/OP20
               feature_data_sel_3d <= 5'd00;
            end
            else begin
               // op:_delays/OP72
               feature_data_sel_3d <= feature_data_sel_2d;
            end
         end

         // rtl_process:cache/drive_feature_data_sel_4d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_data_sel_4d
         // at: cache.h:511:7
         // at: cache.h:543:7
         // at: cache.h:340:55
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_sel_4d
            if (rstn == 1'b0) begin
               // op:_delays/OP21
               feature_data_sel_4d <= 5'd00;
            end
            else begin
               // op:_delays/OP71
               feature_data_sel_4d <= feature_data_sel_3d;
            end
         end

         // rtl_process:cache/drive_feature_data_sel_5d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_data_sel_5d
         // at: cache.h:512:7
         // at: cache.h:544:7
         // at: cache.h:373:55
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_sel_5d
            if (rstn == 1'b0) begin
               // op:_delays/OP22
               feature_data_sel_5d <= 5'd00;
            end
            else begin
               // op:_delays/OP70
               feature_data_sel_5d <= feature_data_sel_4d;
            end
         end

         // rtl_process:cache/drive_feature_data_sel_6d
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_feature_data_sel_6d
         // at: cache.h:513:7
         // at: cache.h:545:7
         // at: cache.h:406:55
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_sel_6d
            if (rstn == 1'b0) begin
               // op:_delays/OP23
               feature_data_sel_6d <= 5'd00;
            end
            else begin
               // op:_delays/OP69
               feature_data_sel_6d <= feature_data_sel_5d;
            end
         end

         // rtl_process:cache/drive_feature_data_sel_7d
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_feature_data_sel_7d
         // at: cache.h:514:7
         // at: cache.h:546:7
         // at: cache.h:439:55
         always @(posedge clk or negedge rstn)
          begin :drive_feature_data_sel_7d
            if (rstn == 1'b0) begin
               // op:_delays/OP24
               feature_data_sel_7d <= 5'd00;
            end
            else begin
               // op:_delays/OP68
               feature_data_sel_7d <= feature_data_sel_6d;
            end
         end

         // rtl_process:cache/drive_mac_clear
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_clear
         // at: cache.h:479:7
         // at: cache.h:482:7
         always @(posedge clk or negedge rstn)
          begin :drive_mac_clear
            if (rstn == 1'b0) begin
               // op:_mac_clear/OP93
               mac_clear <= 1'd0;
            end
            else begin
               // op:_mac_clear/OP95
               mac_clear <= addr_if_start_1d;
            end
         end

         // rtl_process:cache/drive_mac_src_1_0
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_0
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_0
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP96
               mac_src_1_0 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP129
               mac_src_1_0 <= weight_data_1d[7:0];
            end
         end

         // rtl_process:cache/drive_mac_src_1_1
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_1
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_1
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP97
               mac_src_1_1 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP130
               mac_src_1_1 <= weight_data_1d[15:8];
            end
         end

         // rtl_process:cache/drive_mac_src_1_2
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_2
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_2
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP98
               mac_src_1_2 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP131
               mac_src_1_2 <= weight_data_1d[23:16];
            end
         end

         // rtl_process:cache/drive_mac_src_1_3
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_3
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_3
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP99
               mac_src_1_3 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP132
               mac_src_1_3 <= weight_data_1d[31:24];
            end
         end

         // rtl_process:cache/drive_mac_src_1_4
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_4
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_4
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP100
               mac_src_1_4 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP133
               mac_src_1_4 <= weight_data_1d[39:32];
            end
         end

         // rtl_process:cache/drive_mac_src_1_5
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_5
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_5
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP101
               mac_src_1_5 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP134
               mac_src_1_5 <= weight_data_1d[47:40];
            end
         end

         // rtl_process:cache/drive_mac_src_1_6
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_6
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_6
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP102
               mac_src_1_6 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP135
               mac_src_1_6 <= weight_data_1d[55:48];
            end
         end

         // rtl_process:cache/drive_mac_src_1_7
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_7
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_7
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP103
               mac_src_1_7 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP136
               mac_src_1_7 <= weight_data_1d[63:56];
            end
         end

         // rtl_process:cache/drive_mac_src_1_8
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_8
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_8
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP104
               mac_src_1_8 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP137
               mac_src_1_8 <= weight_data_1d[71:64];
            end
         end

         // rtl_process:cache/drive_mac_src_1_9
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_9
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_9
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP105
               mac_src_1_9 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP138
               mac_src_1_9 <= weight_data_1d[79:72];
            end
         end

         // rtl_process:cache/drive_mac_src_1_10
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_10
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_10
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP106
               mac_src_1_10 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP139
               mac_src_1_10 <= weight_data_1d[87:80];
            end
         end

         // rtl_process:cache/drive_mac_src_1_11
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_11
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_11
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP107
               mac_src_1_11 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP140
               mac_src_1_11 <= weight_data_1d[95:88];
            end
         end

         // rtl_process:cache/drive_mac_src_1_12
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_12
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_12
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP108
               mac_src_1_12 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP141
               mac_src_1_12 <= weight_data_1d[103:96];
            end
         end

         // rtl_process:cache/drive_mac_src_1_13
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_13
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_13
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP109
               mac_src_1_13 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP142
               mac_src_1_13 <= weight_data_1d[111:104];
            end
         end

         // rtl_process:cache/drive_mac_src_1_14
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_14
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_14
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP110
               mac_src_1_14 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP143
               mac_src_1_14 <= weight_data_1d[119:112];
            end
         end

         // rtl_process:cache/drive_mac_src_1_15
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_15
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_15
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP111
               mac_src_1_15 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP144
               mac_src_1_15 <= weight_data_1d[127:120];
            end
         end

         // rtl_process:cache/drive_mac_src_1_16
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_16
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_16
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP112
               mac_src_1_16 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP145
               mac_src_1_16 <= weight_data_1d[135:128];
            end
         end

         // rtl_process:cache/drive_mac_src_1_17
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_17
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_17
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP113
               mac_src_1_17 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP146
               mac_src_1_17 <= weight_data_1d[143:136];
            end
         end

         // rtl_process:cache/drive_mac_src_1_18
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_18
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_18
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP114
               mac_src_1_18 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP147
               mac_src_1_18 <= weight_data_1d[151:144];
            end
         end

         // rtl_process:cache/drive_mac_src_1_19
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_19
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_19
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP115
               mac_src_1_19 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP148
               mac_src_1_19 <= weight_data_1d[159:152];
            end
         end

         // rtl_process:cache/drive_mac_src_1_20
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_20
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_20
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP116
               mac_src_1_20 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP149
               mac_src_1_20 <= weight_data_1d[167:160];
            end
         end

         // rtl_process:cache/drive_mac_src_1_21
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_21
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_21
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP117
               mac_src_1_21 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP150
               mac_src_1_21 <= weight_data_1d[175:168];
            end
         end

         // rtl_process:cache/drive_mac_src_1_22
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_22
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_22
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP118
               mac_src_1_22 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP151
               mac_src_1_22 <= weight_data_1d[183:176];
            end
         end

         // rtl_process:cache/drive_mac_src_1_23
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_23
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_23
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP119
               mac_src_1_23 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP152
               mac_src_1_23 <= weight_data_1d[191:184];
            end
         end

         // rtl_process:cache/drive_mac_src_1_24
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_24
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_24
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP120
               mac_src_1_24 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP153
               mac_src_1_24 <= weight_data_1d[199:192];
            end
         end

         // rtl_process:cache/drive_mac_src_1_25
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_25
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_25
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP121
               mac_src_1_25 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP154
               mac_src_1_25 <= weight_data_1d[207:200];
            end
         end

         // rtl_process:cache/drive_mac_src_1_26
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_26
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_26
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP122
               mac_src_1_26 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP155
               mac_src_1_26 <= weight_data_1d[215:208];
            end
         end

         // rtl_process:cache/drive_mac_src_1_27
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_27
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_27
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP123
               mac_src_1_27 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP156
               mac_src_1_27 <= weight_data_1d[223:216];
            end
         end

         // rtl_process:cache/drive_mac_src_1_28
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_28
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_28
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP124
               mac_src_1_28 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP157
               mac_src_1_28 <= weight_data_1d[231:224];
            end
         end

         // rtl_process:cache/drive_mac_src_1_29
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_29
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_29
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP125
               mac_src_1_29 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP158
               mac_src_1_29 <= weight_data_1d[239:232];
            end
         end

         // rtl_process:cache/drive_mac_src_1_30
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_30
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_30
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP126
               mac_src_1_30 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP159
               mac_src_1_30 <= weight_data_1d[247:240];
            end
         end

         // rtl_process:cache/drive_mac_src_1_31
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_1_31
         // at: cache.h:464:16
         // at: cache.h:471:16
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_1_31
            if (rstn == 1'b0) begin
               // op:_weight_split_data/OP127
               mac_src_1_31 <= 8'd000;
            end
            else begin
               // op:_weight_split_data/OP160
               mac_src_1_31 <= weight_data_1d[255:248];
            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_0
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_0
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP161
               mac_src_0_s6_0 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP327
                        mac_src_0_s6_0 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP230
                        mac_src_0_s6_0 <= systolic6_feature_data_1d_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP195
                     mac_src_0_s6_0 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_1
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_1
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP162
               mac_src_0_s6_1 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP328
                        mac_src_0_s6_1 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP232
                        mac_src_0_s6_1 <= systolic6_feature_data_1d_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP196
                     mac_src_0_s6_1 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_2
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_2
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP163
               mac_src_0_s6_2 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP329
                        mac_src_0_s6_2 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP234
                        mac_src_0_s6_2 <= systolic6_feature_data_1d_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP197
                     mac_src_0_s6_2 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_3
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_3
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP164
               mac_src_0_s6_3 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP330
                        mac_src_0_s6_3 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP236
                        mac_src_0_s6_3 <= systolic6_feature_data_1d_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP198
                     mac_src_0_s6_3 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_4
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_4
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP165
               mac_src_0_s6_4 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP331
                        mac_src_0_s6_4 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP238
                        mac_src_0_s6_4 <= systolic6_feature_data_1d_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP199
                     mac_src_0_s6_4 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_5
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_5
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP166
               mac_src_0_s6_5 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP332
                        mac_src_0_s6_5 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP240
                        mac_src_0_s6_5 <= systolic6_feature_data_1d_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP200
                     mac_src_0_s6_5 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_6
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_6
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP167
               mac_src_0_s6_6 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP333
                        mac_src_0_s6_6 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP242
                        mac_src_0_s6_6 <= systolic6_feature_data_1d_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP201
                     mac_src_0_s6_6 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_7
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_7
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP168
               mac_src_0_s6_7 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP334
                        mac_src_0_s6_7 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP244
                        mac_src_0_s6_7 <= systolic6_feature_data_1d_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP202
                     mac_src_0_s6_7 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_8
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_8
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP169
               mac_src_0_s6_8 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP335
                        mac_src_0_s6_8 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP246
                        mac_src_0_s6_8 <= systolic6_feature_data_1d_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP203
                     mac_src_0_s6_8 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_9
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_9
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP170
               mac_src_0_s6_9 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP336
                        mac_src_0_s6_9 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP248
                        mac_src_0_s6_9 <= systolic6_feature_data_1d_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP204
                     mac_src_0_s6_9 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_10
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_10
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP171
               mac_src_0_s6_10 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP337
                        mac_src_0_s6_10 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP250
                        mac_src_0_s6_10 <= systolic6_feature_data_1d_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP205
                     mac_src_0_s6_10 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_11
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_11
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP172
               mac_src_0_s6_11 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP338
                        mac_src_0_s6_11 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP252
                        mac_src_0_s6_11 <= systolic6_feature_data_1d_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP206
                     mac_src_0_s6_11 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_12
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_12
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP173
               mac_src_0_s6_12 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP339
                        mac_src_0_s6_12 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP254
                        mac_src_0_s6_12 <= systolic6_feature_data_1d_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP207
                     mac_src_0_s6_12 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_13
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_13
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP174
               mac_src_0_s6_13 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP340
                        mac_src_0_s6_13 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP256
                        mac_src_0_s6_13 <= systolic6_feature_data_1d_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP208
                     mac_src_0_s6_13 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_14
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_14
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP175
               mac_src_0_s6_14 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP341
                        mac_src_0_s6_14 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP258
                        mac_src_0_s6_14 <= systolic6_feature_data_1d_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP209
                     mac_src_0_s6_14 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_15
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_15
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP176
               mac_src_0_s6_15 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP342
                        mac_src_0_s6_15 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP260
                        mac_src_0_s6_15 <= systolic6_feature_data_1d_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP210
                     mac_src_0_s6_15 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_16
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_16
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP177
               mac_src_0_s6_16 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP343
                        mac_src_0_s6_16 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP262
                        mac_src_0_s6_16 <= systolic6_feature_data_1d_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP211
                     mac_src_0_s6_16 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_17
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_17
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP178
               mac_src_0_s6_17 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP344
                        mac_src_0_s6_17 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP264
                        mac_src_0_s6_17 <= systolic6_feature_data_1d_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP212
                     mac_src_0_s6_17 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_18
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_18
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP179
               mac_src_0_s6_18 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP345
                        mac_src_0_s6_18 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP266
                        mac_src_0_s6_18 <= systolic6_feature_data_1d_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP213
                     mac_src_0_s6_18 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_19
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_19
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP180
               mac_src_0_s6_19 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP346
                        mac_src_0_s6_19 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP268
                        mac_src_0_s6_19 <= systolic6_feature_data_1d_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP214
                     mac_src_0_s6_19 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_20
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_20
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP181
               mac_src_0_s6_20 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP347
                        mac_src_0_s6_20 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP270
                        mac_src_0_s6_20 <= systolic6_feature_data_1d_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP215
                     mac_src_0_s6_20 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_21
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_21
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP182
               mac_src_0_s6_21 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP348
                        mac_src_0_s6_21 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP272
                        mac_src_0_s6_21 <= systolic6_feature_data_1d_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP216
                     mac_src_0_s6_21 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_22
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_22
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP183
               mac_src_0_s6_22 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP349
                        mac_src_0_s6_22 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP274
                        mac_src_0_s6_22 <= systolic6_feature_data_1d_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP217
                     mac_src_0_s6_22 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_23
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_23
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP184
               mac_src_0_s6_23 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP350
                        mac_src_0_s6_23 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP276
                        mac_src_0_s6_23 <= systolic6_feature_data_1d_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP218
                     mac_src_0_s6_23 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_24
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_24
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP185
               mac_src_0_s6_24 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP351
                        mac_src_0_s6_24 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP278
                        mac_src_0_s6_24 <= systolic6_feature_data_1d_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP219
                     mac_src_0_s6_24 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_25
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_25
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP186
               mac_src_0_s6_25 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP352
                        mac_src_0_s6_25 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP280
                        mac_src_0_s6_25 <= systolic6_feature_data_1d_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP220
                     mac_src_0_s6_25 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_26
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_26
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP187
               mac_src_0_s6_26 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP353
                        mac_src_0_s6_26 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP282
                        mac_src_0_s6_26 <= systolic6_feature_data_1d_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP221
                     mac_src_0_s6_26 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_27
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_27
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP188
               mac_src_0_s6_27 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP354
                        mac_src_0_s6_27 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP284
                        mac_src_0_s6_27 <= systolic6_feature_data_1d_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP222
                     mac_src_0_s6_27 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_28
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_28
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP189
               mac_src_0_s6_28 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP355
                        mac_src_0_s6_28 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP286
                        mac_src_0_s6_28 <= systolic6_feature_data_1d_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP223
                     mac_src_0_s6_28 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_29
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_29
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP190
               mac_src_0_s6_29 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP356
                        mac_src_0_s6_29 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP288
                        mac_src_0_s6_29 <= systolic6_feature_data_1d_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP224
                     mac_src_0_s6_29 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_30
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_30
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP191
               mac_src_0_s6_30 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP357
                        mac_src_0_s6_30 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP290
                        mac_src_0_s6_30 <= systolic6_feature_data_1d_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP225
                     mac_src_0_s6_30 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s6_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s6_31
         // at: cache.h:430:16
         // at: cache.h:454:21
         // at: cache.h:447:23
         // at: cache.h:439:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s6_31
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data6/OP192
               mac_src_0_s6_31 <= 10'd0000;
            end
            else begin
               case (feature_data_en_7d) 

                  1'b1:                   begin
                     if (feature_share_en_7d) begin
                        // op:_feature_split_src_data6/OP358
                        mac_src_0_s6_31 <= cache_N_Mux_10_32_9_4_1_out1;
                     end
                     else begin
                        // op:_feature_split_src_data6/OP292
                        mac_src_0_s6_31 <= systolic6_feature_data_1d_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data6/OP226
                     mac_src_0_s6_31 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_N_Mux_10_32_9_4
         always @(feature_data_sel_7d or systolic6_feature_data_1d_0 or systolic6_feature_data_1d_1 or systolic6_feature_data_1d_2 or systolic6_feature_data_1d_3 or systolic6_feature_data_1d_4 or systolic6_feature_data_1d_5 or systolic6_feature_data_1d_6 or systolic6_feature_data_1d_7 or systolic6_feature_data_1d_8 or systolic6_feature_data_1d_9 or systolic6_feature_data_1d_10 or systolic6_feature_data_1d_11 or systolic6_feature_data_1d_12 or systolic6_feature_data_1d_13 or 
systolic6_feature_data_1d_14
          or systolic6_feature_data_1d_15 or systolic6_feature_data_1d_16 or systolic6_feature_data_1d_17 or systolic6_feature_data_1d_18 or systolic6_feature_data_1d_19 or systolic6_feature_data_1d_20 or systolic6_feature_data_1d_21 or systolic6_feature_data_1d_22 or systolic6_feature_data_1d_23 or systolic6_feature_data_1d_24 or systolic6_feature_data_1d_25 or systolic6_feature_data_1d_26 or systolic6_feature_data_1d_27 or systolic6_feature_data_1d_28 or systolic6_feature_data_1d_29 or 
systolic6_feature_data_1d_30
          or systolic6_feature_data_1d_31)
          begin :cache_N_Mux_10_32_9_4_1
            case (feature_data_sel_7d) 

               5'd00:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_0;
               end
               
               5'd01:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_1;
               end
               
               5'd02:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_2;
               end
               
               5'd03:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_3;
               end
               
               5'd04:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_4;
               end
               
               5'd05:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_5;
               end
               
               5'd06:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_6;
               end
               
               5'd07:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_7;
               end
               
               5'd08:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_8;
               end
               
               5'd09:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_9;
               end
               
               5'd10:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_10;
               end
               
               5'd11:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_11;
               end
               
               5'd12:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_12;
               end
               
               5'd13:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_13;
               end
               
               5'd14:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_14;
               end
               
               5'd15:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_15;
               end
               
               5'd16:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_16;
               end
               
               5'd17:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_17;
               end
               
               5'd18:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_18;
               end
               
               5'd19:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_19;
               end
               
               5'd20:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_20;
               end
               
               5'd21:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_21;
               end
               
               5'd22:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_22;
               end
               
               5'd23:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_23;
               end
               
               5'd24:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_24;
               end
               
               5'd25:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_25;
               end
               
               5'd26:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_26;
               end
               
               5'd27:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_27;
               end
               
               5'd28:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_28;
               end
               
               5'd29:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_29;
               end
               
               5'd30:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_30;
               end
               
               default:                begin
                  cache_N_Mux_10_32_9_4_1_out1 = systolic6_feature_data_1d_31;
               end
               
            endcase

         end

         // rtl_process:cache/drive_mac_src_0_s5_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_0
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_0
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP392
               mac_src_0_s5_0 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP558
                        mac_src_0_s5_0 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP461
                        mac_src_0_s5_0 <= systolic5_feature_data_1d_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP426
                     mac_src_0_s5_0 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_1
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_1
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP393
               mac_src_0_s5_1 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP559
                        mac_src_0_s5_1 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP463
                        mac_src_0_s5_1 <= systolic5_feature_data_1d_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP427
                     mac_src_0_s5_1 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_2
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_2
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP394
               mac_src_0_s5_2 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP560
                        mac_src_0_s5_2 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP465
                        mac_src_0_s5_2 <= systolic5_feature_data_1d_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP428
                     mac_src_0_s5_2 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_3
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_3
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP395
               mac_src_0_s5_3 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP561
                        mac_src_0_s5_3 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP467
                        mac_src_0_s5_3 <= systolic5_feature_data_1d_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP429
                     mac_src_0_s5_3 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_4
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_4
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP396
               mac_src_0_s5_4 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP562
                        mac_src_0_s5_4 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP469
                        mac_src_0_s5_4 <= systolic5_feature_data_1d_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP430
                     mac_src_0_s5_4 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_5
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_5
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP397
               mac_src_0_s5_5 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP563
                        mac_src_0_s5_5 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP471
                        mac_src_0_s5_5 <= systolic5_feature_data_1d_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP431
                     mac_src_0_s5_5 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_6
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_6
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP398
               mac_src_0_s5_6 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP564
                        mac_src_0_s5_6 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP473
                        mac_src_0_s5_6 <= systolic5_feature_data_1d_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP432
                     mac_src_0_s5_6 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_7
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_7
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP399
               mac_src_0_s5_7 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP565
                        mac_src_0_s5_7 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP475
                        mac_src_0_s5_7 <= systolic5_feature_data_1d_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP433
                     mac_src_0_s5_7 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_8
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_8
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP400
               mac_src_0_s5_8 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP566
                        mac_src_0_s5_8 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP477
                        mac_src_0_s5_8 <= systolic5_feature_data_1d_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP434
                     mac_src_0_s5_8 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_9
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_9
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP401
               mac_src_0_s5_9 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP567
                        mac_src_0_s5_9 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP479
                        mac_src_0_s5_9 <= systolic5_feature_data_1d_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP435
                     mac_src_0_s5_9 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_10
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_10
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP402
               mac_src_0_s5_10 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP568
                        mac_src_0_s5_10 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP481
                        mac_src_0_s5_10 <= systolic5_feature_data_1d_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP436
                     mac_src_0_s5_10 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_11
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_11
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP403
               mac_src_0_s5_11 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP569
                        mac_src_0_s5_11 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP483
                        mac_src_0_s5_11 <= systolic5_feature_data_1d_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP437
                     mac_src_0_s5_11 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_12
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_12
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP404
               mac_src_0_s5_12 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP570
                        mac_src_0_s5_12 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP485
                        mac_src_0_s5_12 <= systolic5_feature_data_1d_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP438
                     mac_src_0_s5_12 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_13
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_13
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP405
               mac_src_0_s5_13 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP571
                        mac_src_0_s5_13 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP487
                        mac_src_0_s5_13 <= systolic5_feature_data_1d_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP439
                     mac_src_0_s5_13 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_14
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_14
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP406
               mac_src_0_s5_14 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP572
                        mac_src_0_s5_14 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP489
                        mac_src_0_s5_14 <= systolic5_feature_data_1d_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP440
                     mac_src_0_s5_14 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_15
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_15
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP407
               mac_src_0_s5_15 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP573
                        mac_src_0_s5_15 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP491
                        mac_src_0_s5_15 <= systolic5_feature_data_1d_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP441
                     mac_src_0_s5_15 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_16
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_16
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP408
               mac_src_0_s5_16 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP574
                        mac_src_0_s5_16 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP493
                        mac_src_0_s5_16 <= systolic5_feature_data_1d_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP442
                     mac_src_0_s5_16 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_17
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_17
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP409
               mac_src_0_s5_17 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP575
                        mac_src_0_s5_17 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP495
                        mac_src_0_s5_17 <= systolic5_feature_data_1d_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP443
                     mac_src_0_s5_17 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_18
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_18
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP410
               mac_src_0_s5_18 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP576
                        mac_src_0_s5_18 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP497
                        mac_src_0_s5_18 <= systolic5_feature_data_1d_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP444
                     mac_src_0_s5_18 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_19
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_19
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP411
               mac_src_0_s5_19 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP577
                        mac_src_0_s5_19 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP499
                        mac_src_0_s5_19 <= systolic5_feature_data_1d_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP445
                     mac_src_0_s5_19 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_20
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_20
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP412
               mac_src_0_s5_20 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP578
                        mac_src_0_s5_20 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP501
                        mac_src_0_s5_20 <= systolic5_feature_data_1d_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP446
                     mac_src_0_s5_20 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_21
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_21
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP413
               mac_src_0_s5_21 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP579
                        mac_src_0_s5_21 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP503
                        mac_src_0_s5_21 <= systolic5_feature_data_1d_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP447
                     mac_src_0_s5_21 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_22
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_22
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP414
               mac_src_0_s5_22 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP580
                        mac_src_0_s5_22 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP505
                        mac_src_0_s5_22 <= systolic5_feature_data_1d_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP448
                     mac_src_0_s5_22 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_23
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_23
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP415
               mac_src_0_s5_23 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP581
                        mac_src_0_s5_23 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP507
                        mac_src_0_s5_23 <= systolic5_feature_data_1d_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP449
                     mac_src_0_s5_23 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_24
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_24
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP416
               mac_src_0_s5_24 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP582
                        mac_src_0_s5_24 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP509
                        mac_src_0_s5_24 <= systolic5_feature_data_1d_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP450
                     mac_src_0_s5_24 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_25
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_25
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP417
               mac_src_0_s5_25 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP583
                        mac_src_0_s5_25 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP511
                        mac_src_0_s5_25 <= systolic5_feature_data_1d_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP451
                     mac_src_0_s5_25 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_26
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_26
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP418
               mac_src_0_s5_26 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP584
                        mac_src_0_s5_26 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP513
                        mac_src_0_s5_26 <= systolic5_feature_data_1d_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP452
                     mac_src_0_s5_26 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_27
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_27
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP419
               mac_src_0_s5_27 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP585
                        mac_src_0_s5_27 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP515
                        mac_src_0_s5_27 <= systolic5_feature_data_1d_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP453
                     mac_src_0_s5_27 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_28
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_28
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP420
               mac_src_0_s5_28 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP586
                        mac_src_0_s5_28 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP517
                        mac_src_0_s5_28 <= systolic5_feature_data_1d_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP454
                     mac_src_0_s5_28 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_29
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_29
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP421
               mac_src_0_s5_29 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP587
                        mac_src_0_s5_29 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP519
                        mac_src_0_s5_29 <= systolic5_feature_data_1d_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP455
                     mac_src_0_s5_29 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_30
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_30
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP422
               mac_src_0_s5_30 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP588
                        mac_src_0_s5_30 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP521
                        mac_src_0_s5_30 <= systolic5_feature_data_1d_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP456
                     mac_src_0_s5_30 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s5_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s5_31
         // at: cache.h:397:16
         // at: cache.h:421:21
         // at: cache.h:414:23
         // at: cache.h:406:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s5_31
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data5/OP423
               mac_src_0_s5_31 <= 10'd0000;
            end
            else begin
               case (feature_data_en_6d) 

                  1'b1:                   begin
                     if (feature_share_en_6d) begin
                        // op:_feature_split_src_data5/OP589
                        mac_src_0_s5_31 <= cache_N_Mux_10_32_9_4_2_out1;
                     end
                     else begin
                        // op:_feature_split_src_data5/OP523
                        mac_src_0_s5_31 <= systolic5_feature_data_1d_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data5/OP457
                     mac_src_0_s5_31 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_N_Mux_10_32_9_4
         always @(feature_data_sel_6d or systolic5_feature_data_1d_0 or systolic5_feature_data_1d_1 or systolic5_feature_data_1d_2 or systolic5_feature_data_1d_3 or systolic5_feature_data_1d_4 or systolic5_feature_data_1d_5 or systolic5_feature_data_1d_6 or systolic5_feature_data_1d_7 or systolic5_feature_data_1d_8 or systolic5_feature_data_1d_9 or systolic5_feature_data_1d_10 or systolic5_feature_data_1d_11 or systolic5_feature_data_1d_12 or systolic5_feature_data_1d_13 or 
systolic5_feature_data_1d_14
          or systolic5_feature_data_1d_15 or systolic5_feature_data_1d_16 or systolic5_feature_data_1d_17 or systolic5_feature_data_1d_18 or systolic5_feature_data_1d_19 or systolic5_feature_data_1d_20 or systolic5_feature_data_1d_21 or systolic5_feature_data_1d_22 or systolic5_feature_data_1d_23 or systolic5_feature_data_1d_24 or systolic5_feature_data_1d_25 or systolic5_feature_data_1d_26 or systolic5_feature_data_1d_27 or systolic5_feature_data_1d_28 or systolic5_feature_data_1d_29 or 
systolic5_feature_data_1d_30
          or systolic5_feature_data_1d_31)
          begin :cache_N_Mux_10_32_9_4_2
            case (feature_data_sel_6d) 

               5'd00:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_0;
               end
               
               5'd01:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_1;
               end
               
               5'd02:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_2;
               end
               
               5'd03:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_3;
               end
               
               5'd04:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_4;
               end
               
               5'd05:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_5;
               end
               
               5'd06:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_6;
               end
               
               5'd07:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_7;
               end
               
               5'd08:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_8;
               end
               
               5'd09:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_9;
               end
               
               5'd10:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_10;
               end
               
               5'd11:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_11;
               end
               
               5'd12:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_12;
               end
               
               5'd13:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_13;
               end
               
               5'd14:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_14;
               end
               
               5'd15:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_15;
               end
               
               5'd16:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_16;
               end
               
               5'd17:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_17;
               end
               
               5'd18:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_18;
               end
               
               5'd19:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_19;
               end
               
               5'd20:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_20;
               end
               
               5'd21:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_21;
               end
               
               5'd22:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_22;
               end
               
               5'd23:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_23;
               end
               
               5'd24:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_24;
               end
               
               5'd25:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_25;
               end
               
               5'd26:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_26;
               end
               
               5'd27:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_27;
               end
               
               5'd28:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_28;
               end
               
               5'd29:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_29;
               end
               
               5'd30:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_30;
               end
               
               default:                begin
                  cache_N_Mux_10_32_9_4_2_out1 = systolic5_feature_data_1d_31;
               end
               
            endcase

         end

         // rtl_process:cache/drive_mac_src_0_s4_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_0
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_0
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP623
               mac_src_0_s4_0 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP789
                        mac_src_0_s4_0 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP692
                        mac_src_0_s4_0 <= systolic4_feature_data_1d_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP657
                     mac_src_0_s4_0 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_1
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_1
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP624
               mac_src_0_s4_1 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP790
                        mac_src_0_s4_1 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP694
                        mac_src_0_s4_1 <= systolic4_feature_data_1d_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP658
                     mac_src_0_s4_1 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_2
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_2
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP625
               mac_src_0_s4_2 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP791
                        mac_src_0_s4_2 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP696
                        mac_src_0_s4_2 <= systolic4_feature_data_1d_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP659
                     mac_src_0_s4_2 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_3
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_3
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP626
               mac_src_0_s4_3 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP792
                        mac_src_0_s4_3 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP698
                        mac_src_0_s4_3 <= systolic4_feature_data_1d_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP660
                     mac_src_0_s4_3 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_4
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_4
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP627
               mac_src_0_s4_4 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP793
                        mac_src_0_s4_4 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP700
                        mac_src_0_s4_4 <= systolic4_feature_data_1d_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP661
                     mac_src_0_s4_4 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_5
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_5
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP628
               mac_src_0_s4_5 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP794
                        mac_src_0_s4_5 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP702
                        mac_src_0_s4_5 <= systolic4_feature_data_1d_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP662
                     mac_src_0_s4_5 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_6
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_6
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP629
               mac_src_0_s4_6 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP795
                        mac_src_0_s4_6 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP704
                        mac_src_0_s4_6 <= systolic4_feature_data_1d_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP663
                     mac_src_0_s4_6 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_7
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_7
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP630
               mac_src_0_s4_7 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP796
                        mac_src_0_s4_7 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP706
                        mac_src_0_s4_7 <= systolic4_feature_data_1d_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP664
                     mac_src_0_s4_7 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_8
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_8
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP631
               mac_src_0_s4_8 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP797
                        mac_src_0_s4_8 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP708
                        mac_src_0_s4_8 <= systolic4_feature_data_1d_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP665
                     mac_src_0_s4_8 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_9
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_9
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP632
               mac_src_0_s4_9 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP798
                        mac_src_0_s4_9 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP710
                        mac_src_0_s4_9 <= systolic4_feature_data_1d_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP666
                     mac_src_0_s4_9 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_10
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_10
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP633
               mac_src_0_s4_10 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP799
                        mac_src_0_s4_10 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP712
                        mac_src_0_s4_10 <= systolic4_feature_data_1d_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP667
                     mac_src_0_s4_10 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_11
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_11
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP634
               mac_src_0_s4_11 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP800
                        mac_src_0_s4_11 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP714
                        mac_src_0_s4_11 <= systolic4_feature_data_1d_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP668
                     mac_src_0_s4_11 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_12
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_12
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP635
               mac_src_0_s4_12 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP801
                        mac_src_0_s4_12 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP716
                        mac_src_0_s4_12 <= systolic4_feature_data_1d_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP669
                     mac_src_0_s4_12 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_13
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_13
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP636
               mac_src_0_s4_13 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP802
                        mac_src_0_s4_13 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP718
                        mac_src_0_s4_13 <= systolic4_feature_data_1d_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP670
                     mac_src_0_s4_13 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_14
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_14
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP637
               mac_src_0_s4_14 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP803
                        mac_src_0_s4_14 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP720
                        mac_src_0_s4_14 <= systolic4_feature_data_1d_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP671
                     mac_src_0_s4_14 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_15
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_15
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP638
               mac_src_0_s4_15 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP804
                        mac_src_0_s4_15 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP722
                        mac_src_0_s4_15 <= systolic4_feature_data_1d_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP672
                     mac_src_0_s4_15 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_16
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_16
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP639
               mac_src_0_s4_16 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP805
                        mac_src_0_s4_16 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP724
                        mac_src_0_s4_16 <= systolic4_feature_data_1d_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP673
                     mac_src_0_s4_16 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_17
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_17
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP640
               mac_src_0_s4_17 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP806
                        mac_src_0_s4_17 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP726
                        mac_src_0_s4_17 <= systolic4_feature_data_1d_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP674
                     mac_src_0_s4_17 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_18
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_18
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP641
               mac_src_0_s4_18 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP807
                        mac_src_0_s4_18 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP728
                        mac_src_0_s4_18 <= systolic4_feature_data_1d_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP675
                     mac_src_0_s4_18 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_19
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_19
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP642
               mac_src_0_s4_19 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP808
                        mac_src_0_s4_19 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP730
                        mac_src_0_s4_19 <= systolic4_feature_data_1d_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP676
                     mac_src_0_s4_19 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_20
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_20
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP643
               mac_src_0_s4_20 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP809
                        mac_src_0_s4_20 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP732
                        mac_src_0_s4_20 <= systolic4_feature_data_1d_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP677
                     mac_src_0_s4_20 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_21
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_21
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP644
               mac_src_0_s4_21 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP810
                        mac_src_0_s4_21 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP734
                        mac_src_0_s4_21 <= systolic4_feature_data_1d_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP678
                     mac_src_0_s4_21 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_22
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_22
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP645
               mac_src_0_s4_22 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP811
                        mac_src_0_s4_22 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP736
                        mac_src_0_s4_22 <= systolic4_feature_data_1d_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP679
                     mac_src_0_s4_22 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_23
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_23
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP646
               mac_src_0_s4_23 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP812
                        mac_src_0_s4_23 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP738
                        mac_src_0_s4_23 <= systolic4_feature_data_1d_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP680
                     mac_src_0_s4_23 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_24
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_24
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP647
               mac_src_0_s4_24 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP813
                        mac_src_0_s4_24 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP740
                        mac_src_0_s4_24 <= systolic4_feature_data_1d_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP681
                     mac_src_0_s4_24 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_25
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_25
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP648
               mac_src_0_s4_25 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP814
                        mac_src_0_s4_25 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP742
                        mac_src_0_s4_25 <= systolic4_feature_data_1d_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP682
                     mac_src_0_s4_25 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_26
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_26
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP649
               mac_src_0_s4_26 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP815
                        mac_src_0_s4_26 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP744
                        mac_src_0_s4_26 <= systolic4_feature_data_1d_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP683
                     mac_src_0_s4_26 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_27
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_27
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP650
               mac_src_0_s4_27 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP816
                        mac_src_0_s4_27 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP746
                        mac_src_0_s4_27 <= systolic4_feature_data_1d_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP684
                     mac_src_0_s4_27 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_28
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_28
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP651
               mac_src_0_s4_28 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP817
                        mac_src_0_s4_28 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP748
                        mac_src_0_s4_28 <= systolic4_feature_data_1d_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP685
                     mac_src_0_s4_28 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_29
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_29
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP652
               mac_src_0_s4_29 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP818
                        mac_src_0_s4_29 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP750
                        mac_src_0_s4_29 <= systolic4_feature_data_1d_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP686
                     mac_src_0_s4_29 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_30
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_30
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP653
               mac_src_0_s4_30 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP819
                        mac_src_0_s4_30 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP752
                        mac_src_0_s4_30 <= systolic4_feature_data_1d_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP687
                     mac_src_0_s4_30 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s4_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s4_31
         // at: cache.h:364:16
         // at: cache.h:388:21
         // at: cache.h:381:23
         // at: cache.h:373:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s4_31
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data4/OP654
               mac_src_0_s4_31 <= 10'd0000;
            end
            else begin
               case (feature_data_en_5d) 

                  1'b1:                   begin
                     if (feature_share_en_5d) begin
                        // op:_feature_split_src_data4/OP820
                        mac_src_0_s4_31 <= cache_N_Mux_10_32_9_4_3_out1;
                     end
                     else begin
                        // op:_feature_split_src_data4/OP754
                        mac_src_0_s4_31 <= systolic4_feature_data_1d_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data4/OP688
                     mac_src_0_s4_31 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_N_Mux_10_32_9_4
         always @(feature_data_sel_5d or systolic4_feature_data_1d_0 or systolic4_feature_data_1d_1 or systolic4_feature_data_1d_2 or systolic4_feature_data_1d_3 or systolic4_feature_data_1d_4 or systolic4_feature_data_1d_5 or systolic4_feature_data_1d_6 or systolic4_feature_data_1d_7 or systolic4_feature_data_1d_8 or systolic4_feature_data_1d_9 or systolic4_feature_data_1d_10 or systolic4_feature_data_1d_11 or systolic4_feature_data_1d_12 or systolic4_feature_data_1d_13 or 
systolic4_feature_data_1d_14
          or systolic4_feature_data_1d_15 or systolic4_feature_data_1d_16 or systolic4_feature_data_1d_17 or systolic4_feature_data_1d_18 or systolic4_feature_data_1d_19 or systolic4_feature_data_1d_20 or systolic4_feature_data_1d_21 or systolic4_feature_data_1d_22 or systolic4_feature_data_1d_23 or systolic4_feature_data_1d_24 or systolic4_feature_data_1d_25 or systolic4_feature_data_1d_26 or systolic4_feature_data_1d_27 or systolic4_feature_data_1d_28 or systolic4_feature_data_1d_29 or 
systolic4_feature_data_1d_30
          or systolic4_feature_data_1d_31)
          begin :cache_N_Mux_10_32_9_4_3
            case (feature_data_sel_5d) 

               5'd00:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_0;
               end
               
               5'd01:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_1;
               end
               
               5'd02:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_2;
               end
               
               5'd03:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_3;
               end
               
               5'd04:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_4;
               end
               
               5'd05:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_5;
               end
               
               5'd06:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_6;
               end
               
               5'd07:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_7;
               end
               
               5'd08:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_8;
               end
               
               5'd09:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_9;
               end
               
               5'd10:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_10;
               end
               
               5'd11:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_11;
               end
               
               5'd12:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_12;
               end
               
               5'd13:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_13;
               end
               
               5'd14:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_14;
               end
               
               5'd15:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_15;
               end
               
               5'd16:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_16;
               end
               
               5'd17:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_17;
               end
               
               5'd18:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_18;
               end
               
               5'd19:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_19;
               end
               
               5'd20:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_20;
               end
               
               5'd21:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_21;
               end
               
               5'd22:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_22;
               end
               
               5'd23:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_23;
               end
               
               5'd24:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_24;
               end
               
               5'd25:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_25;
               end
               
               5'd26:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_26;
               end
               
               5'd27:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_27;
               end
               
               5'd28:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_28;
               end
               
               5'd29:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_29;
               end
               
               5'd30:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_30;
               end
               
               default:                begin
                  cache_N_Mux_10_32_9_4_3_out1 = systolic4_feature_data_1d_31;
               end
               
            endcase

         end

         // rtl_process:cache/drive_mac_src_0_s3_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_0
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_0
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP854
               mac_src_0_s3_0 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1020
                        mac_src_0_s3_0 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP923
                        mac_src_0_s3_0 <= systolic3_feature_data_1d_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP888
                     mac_src_0_s3_0 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_1
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_1
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP855
               mac_src_0_s3_1 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1021
                        mac_src_0_s3_1 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP925
                        mac_src_0_s3_1 <= systolic3_feature_data_1d_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP889
                     mac_src_0_s3_1 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_2
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_2
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP856
               mac_src_0_s3_2 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1022
                        mac_src_0_s3_2 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP927
                        mac_src_0_s3_2 <= systolic3_feature_data_1d_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP890
                     mac_src_0_s3_2 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_3
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_3
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP857
               mac_src_0_s3_3 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1023
                        mac_src_0_s3_3 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP929
                        mac_src_0_s3_3 <= systolic3_feature_data_1d_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP891
                     mac_src_0_s3_3 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_4
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_4
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP858
               mac_src_0_s3_4 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1024
                        mac_src_0_s3_4 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP931
                        mac_src_0_s3_4 <= systolic3_feature_data_1d_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP892
                     mac_src_0_s3_4 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_5
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_5
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP859
               mac_src_0_s3_5 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1025
                        mac_src_0_s3_5 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP933
                        mac_src_0_s3_5 <= systolic3_feature_data_1d_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP893
                     mac_src_0_s3_5 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_6
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_6
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP860
               mac_src_0_s3_6 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1026
                        mac_src_0_s3_6 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP935
                        mac_src_0_s3_6 <= systolic3_feature_data_1d_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP894
                     mac_src_0_s3_6 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_7
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_7
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP861
               mac_src_0_s3_7 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1027
                        mac_src_0_s3_7 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP937
                        mac_src_0_s3_7 <= systolic3_feature_data_1d_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP895
                     mac_src_0_s3_7 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_8
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_8
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP862
               mac_src_0_s3_8 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1028
                        mac_src_0_s3_8 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP939
                        mac_src_0_s3_8 <= systolic3_feature_data_1d_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP896
                     mac_src_0_s3_8 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_9
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_9
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP863
               mac_src_0_s3_9 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1029
                        mac_src_0_s3_9 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP941
                        mac_src_0_s3_9 <= systolic3_feature_data_1d_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP897
                     mac_src_0_s3_9 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_10
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_10
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP864
               mac_src_0_s3_10 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1030
                        mac_src_0_s3_10 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP943
                        mac_src_0_s3_10 <= systolic3_feature_data_1d_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP898
                     mac_src_0_s3_10 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_11
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_11
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP865
               mac_src_0_s3_11 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1031
                        mac_src_0_s3_11 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP945
                        mac_src_0_s3_11 <= systolic3_feature_data_1d_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP899
                     mac_src_0_s3_11 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_12
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_12
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP866
               mac_src_0_s3_12 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1032
                        mac_src_0_s3_12 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP947
                        mac_src_0_s3_12 <= systolic3_feature_data_1d_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP900
                     mac_src_0_s3_12 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_13
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_13
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP867
               mac_src_0_s3_13 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1033
                        mac_src_0_s3_13 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP949
                        mac_src_0_s3_13 <= systolic3_feature_data_1d_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP901
                     mac_src_0_s3_13 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_14
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_14
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP868
               mac_src_0_s3_14 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1034
                        mac_src_0_s3_14 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP951
                        mac_src_0_s3_14 <= systolic3_feature_data_1d_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP902
                     mac_src_0_s3_14 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_15
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_15
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP869
               mac_src_0_s3_15 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1035
                        mac_src_0_s3_15 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP953
                        mac_src_0_s3_15 <= systolic3_feature_data_1d_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP903
                     mac_src_0_s3_15 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_16
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_16
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP870
               mac_src_0_s3_16 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1036
                        mac_src_0_s3_16 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP955
                        mac_src_0_s3_16 <= systolic3_feature_data_1d_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP904
                     mac_src_0_s3_16 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_17
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_17
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP871
               mac_src_0_s3_17 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1037
                        mac_src_0_s3_17 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP957
                        mac_src_0_s3_17 <= systolic3_feature_data_1d_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP905
                     mac_src_0_s3_17 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_18
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_18
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP872
               mac_src_0_s3_18 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1038
                        mac_src_0_s3_18 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP959
                        mac_src_0_s3_18 <= systolic3_feature_data_1d_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP906
                     mac_src_0_s3_18 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_19
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_19
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP873
               mac_src_0_s3_19 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1039
                        mac_src_0_s3_19 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP961
                        mac_src_0_s3_19 <= systolic3_feature_data_1d_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP907
                     mac_src_0_s3_19 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_20
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_20
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP874
               mac_src_0_s3_20 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1040
                        mac_src_0_s3_20 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP963
                        mac_src_0_s3_20 <= systolic3_feature_data_1d_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP908
                     mac_src_0_s3_20 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_21
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_21
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP875
               mac_src_0_s3_21 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1041
                        mac_src_0_s3_21 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP965
                        mac_src_0_s3_21 <= systolic3_feature_data_1d_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP909
                     mac_src_0_s3_21 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_22
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_22
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP876
               mac_src_0_s3_22 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1042
                        mac_src_0_s3_22 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP967
                        mac_src_0_s3_22 <= systolic3_feature_data_1d_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP910
                     mac_src_0_s3_22 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_23
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_23
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP877
               mac_src_0_s3_23 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1043
                        mac_src_0_s3_23 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP969
                        mac_src_0_s3_23 <= systolic3_feature_data_1d_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP911
                     mac_src_0_s3_23 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_24
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_24
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP878
               mac_src_0_s3_24 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1044
                        mac_src_0_s3_24 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP971
                        mac_src_0_s3_24 <= systolic3_feature_data_1d_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP912
                     mac_src_0_s3_24 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_25
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_25
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP879
               mac_src_0_s3_25 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1045
                        mac_src_0_s3_25 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP973
                        mac_src_0_s3_25 <= systolic3_feature_data_1d_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP913
                     mac_src_0_s3_25 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_26
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_26
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP880
               mac_src_0_s3_26 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1046
                        mac_src_0_s3_26 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP975
                        mac_src_0_s3_26 <= systolic3_feature_data_1d_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP914
                     mac_src_0_s3_26 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_27
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_27
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP881
               mac_src_0_s3_27 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1047
                        mac_src_0_s3_27 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP977
                        mac_src_0_s3_27 <= systolic3_feature_data_1d_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP915
                     mac_src_0_s3_27 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_28
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_28
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP882
               mac_src_0_s3_28 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1048
                        mac_src_0_s3_28 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP979
                        mac_src_0_s3_28 <= systolic3_feature_data_1d_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP916
                     mac_src_0_s3_28 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_29
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_29
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP883
               mac_src_0_s3_29 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1049
                        mac_src_0_s3_29 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP981
                        mac_src_0_s3_29 <= systolic3_feature_data_1d_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP917
                     mac_src_0_s3_29 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_30
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_30
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP884
               mac_src_0_s3_30 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1050
                        mac_src_0_s3_30 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP983
                        mac_src_0_s3_30 <= systolic3_feature_data_1d_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP918
                     mac_src_0_s3_30 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s3_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s3_31
         // at: cache.h:331:16
         // at: cache.h:355:21
         // at: cache.h:348:23
         // at: cache.h:340:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s3_31
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data3/OP885
               mac_src_0_s3_31 <= 10'd0000;
            end
            else begin
               case (feature_data_en_4d) 

                  1'b1:                   begin
                     if (feature_share_en_4d) begin
                        // op:_feature_split_src_data3/OP1051
                        mac_src_0_s3_31 <= cache_N_Mux_10_32_9_4_4_out1;
                     end
                     else begin
                        // op:_feature_split_src_data3/OP985
                        mac_src_0_s3_31 <= systolic3_feature_data_1d_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data3/OP919
                     mac_src_0_s3_31 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_N_Mux_10_32_9_4
         always @(feature_data_sel_4d or systolic3_feature_data_1d_0 or systolic3_feature_data_1d_1 or systolic3_feature_data_1d_2 or systolic3_feature_data_1d_3 or systolic3_feature_data_1d_4 or systolic3_feature_data_1d_5 or systolic3_feature_data_1d_6 or systolic3_feature_data_1d_7 or systolic3_feature_data_1d_8 or systolic3_feature_data_1d_9 or systolic3_feature_data_1d_10 or systolic3_feature_data_1d_11 or systolic3_feature_data_1d_12 or systolic3_feature_data_1d_13 or 
systolic3_feature_data_1d_14
          or systolic3_feature_data_1d_15 or systolic3_feature_data_1d_16 or systolic3_feature_data_1d_17 or systolic3_feature_data_1d_18 or systolic3_feature_data_1d_19 or systolic3_feature_data_1d_20 or systolic3_feature_data_1d_21 or systolic3_feature_data_1d_22 or systolic3_feature_data_1d_23 or systolic3_feature_data_1d_24 or systolic3_feature_data_1d_25 or systolic3_feature_data_1d_26 or systolic3_feature_data_1d_27 or systolic3_feature_data_1d_28 or systolic3_feature_data_1d_29 or 
systolic3_feature_data_1d_30
          or systolic3_feature_data_1d_31)
          begin :cache_N_Mux_10_32_9_4_4
            case (feature_data_sel_4d) 

               5'd00:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_0;
               end
               
               5'd01:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_1;
               end
               
               5'd02:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_2;
               end
               
               5'd03:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_3;
               end
               
               5'd04:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_4;
               end
               
               5'd05:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_5;
               end
               
               5'd06:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_6;
               end
               
               5'd07:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_7;
               end
               
               5'd08:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_8;
               end
               
               5'd09:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_9;
               end
               
               5'd10:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_10;
               end
               
               5'd11:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_11;
               end
               
               5'd12:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_12;
               end
               
               5'd13:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_13;
               end
               
               5'd14:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_14;
               end
               
               5'd15:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_15;
               end
               
               5'd16:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_16;
               end
               
               5'd17:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_17;
               end
               
               5'd18:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_18;
               end
               
               5'd19:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_19;
               end
               
               5'd20:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_20;
               end
               
               5'd21:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_21;
               end
               
               5'd22:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_22;
               end
               
               5'd23:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_23;
               end
               
               5'd24:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_24;
               end
               
               5'd25:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_25;
               end
               
               5'd26:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_26;
               end
               
               5'd27:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_27;
               end
               
               5'd28:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_28;
               end
               
               5'd29:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_29;
               end
               
               5'd30:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_30;
               end
               
               default:                begin
                  cache_N_Mux_10_32_9_4_4_out1 = systolic3_feature_data_1d_31;
               end
               
            endcase

         end

         // rtl_process:cache/drive_mac_src_0_s2_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_0
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_0
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1085
               mac_src_0_s2_0 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1251
                        mac_src_0_s2_0 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1154
                        mac_src_0_s2_0 <= systolic2_feature_data_1d_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1119
                     mac_src_0_s2_0 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_1
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_1
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1086
               mac_src_0_s2_1 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1252
                        mac_src_0_s2_1 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1156
                        mac_src_0_s2_1 <= systolic2_feature_data_1d_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1120
                     mac_src_0_s2_1 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_2
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_2
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1087
               mac_src_0_s2_2 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1253
                        mac_src_0_s2_2 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1158
                        mac_src_0_s2_2 <= systolic2_feature_data_1d_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1121
                     mac_src_0_s2_2 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_3
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_3
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1088
               mac_src_0_s2_3 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1254
                        mac_src_0_s2_3 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1160
                        mac_src_0_s2_3 <= systolic2_feature_data_1d_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1122
                     mac_src_0_s2_3 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_4
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_4
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1089
               mac_src_0_s2_4 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1255
                        mac_src_0_s2_4 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1162
                        mac_src_0_s2_4 <= systolic2_feature_data_1d_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1123
                     mac_src_0_s2_4 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_5
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_5
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1090
               mac_src_0_s2_5 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1256
                        mac_src_0_s2_5 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1164
                        mac_src_0_s2_5 <= systolic2_feature_data_1d_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1124
                     mac_src_0_s2_5 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_6
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_6
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1091
               mac_src_0_s2_6 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1257
                        mac_src_0_s2_6 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1166
                        mac_src_0_s2_6 <= systolic2_feature_data_1d_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1125
                     mac_src_0_s2_6 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_7
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_7
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1092
               mac_src_0_s2_7 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1258
                        mac_src_0_s2_7 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1168
                        mac_src_0_s2_7 <= systolic2_feature_data_1d_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1126
                     mac_src_0_s2_7 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_8
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_8
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1093
               mac_src_0_s2_8 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1259
                        mac_src_0_s2_8 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1170
                        mac_src_0_s2_8 <= systolic2_feature_data_1d_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1127
                     mac_src_0_s2_8 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_9
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_9
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1094
               mac_src_0_s2_9 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1260
                        mac_src_0_s2_9 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1172
                        mac_src_0_s2_9 <= systolic2_feature_data_1d_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1128
                     mac_src_0_s2_9 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_10
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_10
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1095
               mac_src_0_s2_10 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1261
                        mac_src_0_s2_10 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1174
                        mac_src_0_s2_10 <= systolic2_feature_data_1d_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1129
                     mac_src_0_s2_10 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_11
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_11
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1096
               mac_src_0_s2_11 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1262
                        mac_src_0_s2_11 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1176
                        mac_src_0_s2_11 <= systolic2_feature_data_1d_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1130
                     mac_src_0_s2_11 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_12
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_12
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1097
               mac_src_0_s2_12 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1263
                        mac_src_0_s2_12 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1178
                        mac_src_0_s2_12 <= systolic2_feature_data_1d_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1131
                     mac_src_0_s2_12 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_13
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_13
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1098
               mac_src_0_s2_13 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1264
                        mac_src_0_s2_13 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1180
                        mac_src_0_s2_13 <= systolic2_feature_data_1d_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1132
                     mac_src_0_s2_13 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_14
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_14
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1099
               mac_src_0_s2_14 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1265
                        mac_src_0_s2_14 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1182
                        mac_src_0_s2_14 <= systolic2_feature_data_1d_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1133
                     mac_src_0_s2_14 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_15
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_15
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1100
               mac_src_0_s2_15 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1266
                        mac_src_0_s2_15 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1184
                        mac_src_0_s2_15 <= systolic2_feature_data_1d_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1134
                     mac_src_0_s2_15 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_16
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_16
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1101
               mac_src_0_s2_16 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1267
                        mac_src_0_s2_16 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1186
                        mac_src_0_s2_16 <= systolic2_feature_data_1d_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1135
                     mac_src_0_s2_16 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_17
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_17
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1102
               mac_src_0_s2_17 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1268
                        mac_src_0_s2_17 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1188
                        mac_src_0_s2_17 <= systolic2_feature_data_1d_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1136
                     mac_src_0_s2_17 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_18
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_18
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1103
               mac_src_0_s2_18 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1269
                        mac_src_0_s2_18 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1190
                        mac_src_0_s2_18 <= systolic2_feature_data_1d_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1137
                     mac_src_0_s2_18 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_19
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_19
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1104
               mac_src_0_s2_19 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1270
                        mac_src_0_s2_19 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1192
                        mac_src_0_s2_19 <= systolic2_feature_data_1d_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1138
                     mac_src_0_s2_19 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_20
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_20
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1105
               mac_src_0_s2_20 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1271
                        mac_src_0_s2_20 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1194
                        mac_src_0_s2_20 <= systolic2_feature_data_1d_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1139
                     mac_src_0_s2_20 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_21
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_21
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1106
               mac_src_0_s2_21 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1272
                        mac_src_0_s2_21 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1196
                        mac_src_0_s2_21 <= systolic2_feature_data_1d_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1140
                     mac_src_0_s2_21 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_22
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_22
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1107
               mac_src_0_s2_22 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1273
                        mac_src_0_s2_22 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1198
                        mac_src_0_s2_22 <= systolic2_feature_data_1d_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1141
                     mac_src_0_s2_22 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_23
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_23
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1108
               mac_src_0_s2_23 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1274
                        mac_src_0_s2_23 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1200
                        mac_src_0_s2_23 <= systolic2_feature_data_1d_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1142
                     mac_src_0_s2_23 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_24
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_24
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1109
               mac_src_0_s2_24 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1275
                        mac_src_0_s2_24 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1202
                        mac_src_0_s2_24 <= systolic2_feature_data_1d_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1143
                     mac_src_0_s2_24 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_25
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_25
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1110
               mac_src_0_s2_25 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1276
                        mac_src_0_s2_25 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1204
                        mac_src_0_s2_25 <= systolic2_feature_data_1d_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1144
                     mac_src_0_s2_25 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_26
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_26
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1111
               mac_src_0_s2_26 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1277
                        mac_src_0_s2_26 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1206
                        mac_src_0_s2_26 <= systolic2_feature_data_1d_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1145
                     mac_src_0_s2_26 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_27
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_27
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1112
               mac_src_0_s2_27 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1278
                        mac_src_0_s2_27 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1208
                        mac_src_0_s2_27 <= systolic2_feature_data_1d_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1146
                     mac_src_0_s2_27 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_28
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_28
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1113
               mac_src_0_s2_28 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1279
                        mac_src_0_s2_28 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1210
                        mac_src_0_s2_28 <= systolic2_feature_data_1d_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1147
                     mac_src_0_s2_28 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_29
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_29
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1114
               mac_src_0_s2_29 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1280
                        mac_src_0_s2_29 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1212
                        mac_src_0_s2_29 <= systolic2_feature_data_1d_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1148
                     mac_src_0_s2_29 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_30
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_30
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1115
               mac_src_0_s2_30 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1281
                        mac_src_0_s2_30 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1214
                        mac_src_0_s2_30 <= systolic2_feature_data_1d_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1149
                     mac_src_0_s2_30 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s2_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s2_31
         // at: cache.h:298:16
         // at: cache.h:322:21
         // at: cache.h:315:23
         // at: cache.h:307:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s2_31
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data2/OP1116
               mac_src_0_s2_31 <= 10'd0000;
            end
            else begin
               case (feature_data_en_3d) 

                  1'b1:                   begin
                     if (feature_share_en_3d) begin
                        // op:_feature_split_src_data2/OP1282
                        mac_src_0_s2_31 <= cache_N_Mux_10_32_9_4_5_out1;
                     end
                     else begin
                        // op:_feature_split_src_data2/OP1216
                        mac_src_0_s2_31 <= systolic2_feature_data_1d_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data2/OP1150
                     mac_src_0_s2_31 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_N_Mux_10_32_9_4
         always @(feature_data_sel_3d or systolic2_feature_data_1d_0 or systolic2_feature_data_1d_1 or systolic2_feature_data_1d_2 or systolic2_feature_data_1d_3 or systolic2_feature_data_1d_4 or systolic2_feature_data_1d_5 or systolic2_feature_data_1d_6 or systolic2_feature_data_1d_7 or systolic2_feature_data_1d_8 or systolic2_feature_data_1d_9 or systolic2_feature_data_1d_10 or systolic2_feature_data_1d_11 or systolic2_feature_data_1d_12 or systolic2_feature_data_1d_13 or 
systolic2_feature_data_1d_14
          or systolic2_feature_data_1d_15 or systolic2_feature_data_1d_16 or systolic2_feature_data_1d_17 or systolic2_feature_data_1d_18 or systolic2_feature_data_1d_19 or systolic2_feature_data_1d_20 or systolic2_feature_data_1d_21 or systolic2_feature_data_1d_22 or systolic2_feature_data_1d_23 or systolic2_feature_data_1d_24 or systolic2_feature_data_1d_25 or systolic2_feature_data_1d_26 or systolic2_feature_data_1d_27 or systolic2_feature_data_1d_28 or systolic2_feature_data_1d_29 or 
systolic2_feature_data_1d_30
          or systolic2_feature_data_1d_31)
          begin :cache_N_Mux_10_32_9_4_5
            case (feature_data_sel_3d) 

               5'd00:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_0;
               end
               
               5'd01:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_1;
               end
               
               5'd02:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_2;
               end
               
               5'd03:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_3;
               end
               
               5'd04:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_4;
               end
               
               5'd05:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_5;
               end
               
               5'd06:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_6;
               end
               
               5'd07:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_7;
               end
               
               5'd08:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_8;
               end
               
               5'd09:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_9;
               end
               
               5'd10:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_10;
               end
               
               5'd11:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_11;
               end
               
               5'd12:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_12;
               end
               
               5'd13:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_13;
               end
               
               5'd14:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_14;
               end
               
               5'd15:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_15;
               end
               
               5'd16:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_16;
               end
               
               5'd17:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_17;
               end
               
               5'd18:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_18;
               end
               
               5'd19:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_19;
               end
               
               5'd20:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_20;
               end
               
               5'd21:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_21;
               end
               
               5'd22:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_22;
               end
               
               5'd23:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_23;
               end
               
               5'd24:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_24;
               end
               
               5'd25:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_25;
               end
               
               5'd26:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_26;
               end
               
               5'd27:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_27;
               end
               
               5'd28:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_28;
               end
               
               5'd29:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_29;
               end
               
               5'd30:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_30;
               end
               
               default:                begin
                  cache_N_Mux_10_32_9_4_5_out1 = systolic2_feature_data_1d_31;
               end
               
            endcase

         end

         // rtl_process:cache/drive_mac_src_0_s1_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_0
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_0
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1316
               mac_src_0_s1_0 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1482
                        mac_src_0_s1_0 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1385
                        mac_src_0_s1_0 <= systolic1_feature_data_1d_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1350
                     mac_src_0_s1_0 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_1
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_1
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1317
               mac_src_0_s1_1 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1483
                        mac_src_0_s1_1 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1387
                        mac_src_0_s1_1 <= systolic1_feature_data_1d_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1351
                     mac_src_0_s1_1 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_2
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_2
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1318
               mac_src_0_s1_2 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1484
                        mac_src_0_s1_2 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1389
                        mac_src_0_s1_2 <= systolic1_feature_data_1d_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1352
                     mac_src_0_s1_2 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_3
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_3
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1319
               mac_src_0_s1_3 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1485
                        mac_src_0_s1_3 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1391
                        mac_src_0_s1_3 <= systolic1_feature_data_1d_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1353
                     mac_src_0_s1_3 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_4
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_4
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1320
               mac_src_0_s1_4 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1486
                        mac_src_0_s1_4 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1393
                        mac_src_0_s1_4 <= systolic1_feature_data_1d_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1354
                     mac_src_0_s1_4 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_5
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_5
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1321
               mac_src_0_s1_5 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1487
                        mac_src_0_s1_5 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1395
                        mac_src_0_s1_5 <= systolic1_feature_data_1d_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1355
                     mac_src_0_s1_5 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_6
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_6
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1322
               mac_src_0_s1_6 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1488
                        mac_src_0_s1_6 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1397
                        mac_src_0_s1_6 <= systolic1_feature_data_1d_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1356
                     mac_src_0_s1_6 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_7
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_7
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1323
               mac_src_0_s1_7 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1489
                        mac_src_0_s1_7 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1399
                        mac_src_0_s1_7 <= systolic1_feature_data_1d_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1357
                     mac_src_0_s1_7 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_8
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_8
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1324
               mac_src_0_s1_8 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1490
                        mac_src_0_s1_8 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1401
                        mac_src_0_s1_8 <= systolic1_feature_data_1d_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1358
                     mac_src_0_s1_8 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_9
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_9
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1325
               mac_src_0_s1_9 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1491
                        mac_src_0_s1_9 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1403
                        mac_src_0_s1_9 <= systolic1_feature_data_1d_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1359
                     mac_src_0_s1_9 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_10
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_10
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1326
               mac_src_0_s1_10 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1492
                        mac_src_0_s1_10 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1405
                        mac_src_0_s1_10 <= systolic1_feature_data_1d_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1360
                     mac_src_0_s1_10 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_11
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_11
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1327
               mac_src_0_s1_11 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1493
                        mac_src_0_s1_11 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1407
                        mac_src_0_s1_11 <= systolic1_feature_data_1d_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1361
                     mac_src_0_s1_11 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_12
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_12
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1328
               mac_src_0_s1_12 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1494
                        mac_src_0_s1_12 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1409
                        mac_src_0_s1_12 <= systolic1_feature_data_1d_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1362
                     mac_src_0_s1_12 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_13
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_13
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1329
               mac_src_0_s1_13 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1495
                        mac_src_0_s1_13 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1411
                        mac_src_0_s1_13 <= systolic1_feature_data_1d_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1363
                     mac_src_0_s1_13 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_14
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_14
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1330
               mac_src_0_s1_14 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1496
                        mac_src_0_s1_14 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1413
                        mac_src_0_s1_14 <= systolic1_feature_data_1d_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1364
                     mac_src_0_s1_14 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_15
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_15
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1331
               mac_src_0_s1_15 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1497
                        mac_src_0_s1_15 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1415
                        mac_src_0_s1_15 <= systolic1_feature_data_1d_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1365
                     mac_src_0_s1_15 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_16
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_16
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1332
               mac_src_0_s1_16 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1498
                        mac_src_0_s1_16 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1417
                        mac_src_0_s1_16 <= systolic1_feature_data_1d_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1366
                     mac_src_0_s1_16 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_17
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_17
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1333
               mac_src_0_s1_17 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1499
                        mac_src_0_s1_17 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1419
                        mac_src_0_s1_17 <= systolic1_feature_data_1d_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1367
                     mac_src_0_s1_17 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_18
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_18
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1334
               mac_src_0_s1_18 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1500
                        mac_src_0_s1_18 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1421
                        mac_src_0_s1_18 <= systolic1_feature_data_1d_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1368
                     mac_src_0_s1_18 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_19
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_19
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1335
               mac_src_0_s1_19 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1501
                        mac_src_0_s1_19 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1423
                        mac_src_0_s1_19 <= systolic1_feature_data_1d_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1369
                     mac_src_0_s1_19 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_20
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_20
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1336
               mac_src_0_s1_20 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1502
                        mac_src_0_s1_20 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1425
                        mac_src_0_s1_20 <= systolic1_feature_data_1d_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1370
                     mac_src_0_s1_20 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_21
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_21
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1337
               mac_src_0_s1_21 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1503
                        mac_src_0_s1_21 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1427
                        mac_src_0_s1_21 <= systolic1_feature_data_1d_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1371
                     mac_src_0_s1_21 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_22
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_22
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1338
               mac_src_0_s1_22 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1504
                        mac_src_0_s1_22 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1429
                        mac_src_0_s1_22 <= systolic1_feature_data_1d_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1372
                     mac_src_0_s1_22 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_23
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_23
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1339
               mac_src_0_s1_23 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1505
                        mac_src_0_s1_23 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1431
                        mac_src_0_s1_23 <= systolic1_feature_data_1d_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1373
                     mac_src_0_s1_23 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_24
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_24
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1340
               mac_src_0_s1_24 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1506
                        mac_src_0_s1_24 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1433
                        mac_src_0_s1_24 <= systolic1_feature_data_1d_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1374
                     mac_src_0_s1_24 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_25
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_25
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1341
               mac_src_0_s1_25 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1507
                        mac_src_0_s1_25 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1435
                        mac_src_0_s1_25 <= systolic1_feature_data_1d_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1375
                     mac_src_0_s1_25 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_26
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_26
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1342
               mac_src_0_s1_26 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1508
                        mac_src_0_s1_26 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1437
                        mac_src_0_s1_26 <= systolic1_feature_data_1d_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1376
                     mac_src_0_s1_26 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_27
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_27
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1343
               mac_src_0_s1_27 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1509
                        mac_src_0_s1_27 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1439
                        mac_src_0_s1_27 <= systolic1_feature_data_1d_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1377
                     mac_src_0_s1_27 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_28
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_28
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1344
               mac_src_0_s1_28 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1510
                        mac_src_0_s1_28 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1441
                        mac_src_0_s1_28 <= systolic1_feature_data_1d_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1378
                     mac_src_0_s1_28 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_29
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_29
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1345
               mac_src_0_s1_29 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1511
                        mac_src_0_s1_29 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1443
                        mac_src_0_s1_29 <= systolic1_feature_data_1d_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1379
                     mac_src_0_s1_29 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_30
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_30
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1346
               mac_src_0_s1_30 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1512
                        mac_src_0_s1_30 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1445
                        mac_src_0_s1_30 <= systolic1_feature_data_1d_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1380
                     mac_src_0_s1_30 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s1_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s1_31
         // at: cache.h:265:16
         // at: cache.h:289:21
         // at: cache.h:282:23
         // at: cache.h:274:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s1_31
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data1/OP1347
               mac_src_0_s1_31 <= 10'd0000;
            end
            else begin
               case (feature_data_en_2d) 

                  1'b1:                   begin
                     if (feature_share_en_2d) begin
                        // op:_feature_split_src_data1/OP1513
                        mac_src_0_s1_31 <= cache_N_Mux_10_32_9_4_6_out1;
                     end
                     else begin
                        // op:_feature_split_src_data1/OP1447
                        mac_src_0_s1_31 <= systolic1_feature_data_1d_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data1/OP1381
                     mac_src_0_s1_31 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_N_Mux_10_32_9_4
         always @(feature_data_sel_2d or systolic1_feature_data_1d_0 or systolic1_feature_data_1d_1 or systolic1_feature_data_1d_2 or systolic1_feature_data_1d_3 or systolic1_feature_data_1d_4 or systolic1_feature_data_1d_5 or systolic1_feature_data_1d_6 or systolic1_feature_data_1d_7 or systolic1_feature_data_1d_8 or systolic1_feature_data_1d_9 or systolic1_feature_data_1d_10 or systolic1_feature_data_1d_11 or systolic1_feature_data_1d_12 or systolic1_feature_data_1d_13 or 
systolic1_feature_data_1d_14
          or systolic1_feature_data_1d_15 or systolic1_feature_data_1d_16 or systolic1_feature_data_1d_17 or systolic1_feature_data_1d_18 or systolic1_feature_data_1d_19 or systolic1_feature_data_1d_20 or systolic1_feature_data_1d_21 or systolic1_feature_data_1d_22 or systolic1_feature_data_1d_23 or systolic1_feature_data_1d_24 or systolic1_feature_data_1d_25 or systolic1_feature_data_1d_26 or systolic1_feature_data_1d_27 or systolic1_feature_data_1d_28 or systolic1_feature_data_1d_29 or 
systolic1_feature_data_1d_30
          or systolic1_feature_data_1d_31)
          begin :cache_N_Mux_10_32_9_4_6
            case (feature_data_sel_2d) 

               5'd00:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_0;
               end
               
               5'd01:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_1;
               end
               
               5'd02:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_2;
               end
               
               5'd03:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_3;
               end
               
               5'd04:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_4;
               end
               
               5'd05:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_5;
               end
               
               5'd06:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_6;
               end
               
               5'd07:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_7;
               end
               
               5'd08:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_8;
               end
               
               5'd09:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_9;
               end
               
               5'd10:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_10;
               end
               
               5'd11:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_11;
               end
               
               5'd12:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_12;
               end
               
               5'd13:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_13;
               end
               
               5'd14:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_14;
               end
               
               5'd15:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_15;
               end
               
               5'd16:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_16;
               end
               
               5'd17:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_17;
               end
               
               5'd18:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_18;
               end
               
               5'd19:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_19;
               end
               
               5'd20:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_20;
               end
               
               5'd21:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_21;
               end
               
               5'd22:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_22;
               end
               
               5'd23:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_23;
               end
               
               5'd24:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_24;
               end
               
               5'd25:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_25;
               end
               
               5'd26:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_26;
               end
               
               5'd27:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_27;
               end
               
               5'd28:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_28;
               end
               
               5'd29:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_29;
               end
               
               5'd30:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_30;
               end
               
               default:                begin
                  cache_N_Mux_10_32_9_4_6_out1 = systolic1_feature_data_1d_31;
               end
               
            endcase

         end

         // rtl_process:cache/drive_mac_src_0_s0_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_0
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_0
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1547
               mac_src_0_s0_0 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1713
                        mac_src_0_s0_0 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1616
                        mac_src_0_s0_0 <= systolic0_feature_data_1d_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1581
                     mac_src_0_s0_0 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_1
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_1
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1548
               mac_src_0_s0_1 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1714
                        mac_src_0_s0_1 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1618
                        mac_src_0_s0_1 <= systolic0_feature_data_1d_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1582
                     mac_src_0_s0_1 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_2
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_2
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1549
               mac_src_0_s0_2 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1715
                        mac_src_0_s0_2 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1620
                        mac_src_0_s0_2 <= systolic0_feature_data_1d_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1583
                     mac_src_0_s0_2 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_3
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_3
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1550
               mac_src_0_s0_3 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1716
                        mac_src_0_s0_3 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1622
                        mac_src_0_s0_3 <= systolic0_feature_data_1d_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1584
                     mac_src_0_s0_3 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_4
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_4
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1551
               mac_src_0_s0_4 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1717
                        mac_src_0_s0_4 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1624
                        mac_src_0_s0_4 <= systolic0_feature_data_1d_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1585
                     mac_src_0_s0_4 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_5
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_5
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1552
               mac_src_0_s0_5 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1718
                        mac_src_0_s0_5 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1626
                        mac_src_0_s0_5 <= systolic0_feature_data_1d_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1586
                     mac_src_0_s0_5 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_6
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_6
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1553
               mac_src_0_s0_6 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1719
                        mac_src_0_s0_6 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1628
                        mac_src_0_s0_6 <= systolic0_feature_data_1d_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1587
                     mac_src_0_s0_6 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_7
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_7
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1554
               mac_src_0_s0_7 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1720
                        mac_src_0_s0_7 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1630
                        mac_src_0_s0_7 <= systolic0_feature_data_1d_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1588
                     mac_src_0_s0_7 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_8
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_8
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1555
               mac_src_0_s0_8 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1721
                        mac_src_0_s0_8 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1632
                        mac_src_0_s0_8 <= systolic0_feature_data_1d_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1589
                     mac_src_0_s0_8 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_9
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_9
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1556
               mac_src_0_s0_9 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1722
                        mac_src_0_s0_9 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1634
                        mac_src_0_s0_9 <= systolic0_feature_data_1d_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1590
                     mac_src_0_s0_9 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_10
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_10
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1557
               mac_src_0_s0_10 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1723
                        mac_src_0_s0_10 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1636
                        mac_src_0_s0_10 <= systolic0_feature_data_1d_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1591
                     mac_src_0_s0_10 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_11
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_11
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1558
               mac_src_0_s0_11 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1724
                        mac_src_0_s0_11 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1638
                        mac_src_0_s0_11 <= systolic0_feature_data_1d_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1592
                     mac_src_0_s0_11 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_12
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_12
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1559
               mac_src_0_s0_12 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1725
                        mac_src_0_s0_12 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1640
                        mac_src_0_s0_12 <= systolic0_feature_data_1d_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1593
                     mac_src_0_s0_12 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_13
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_13
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1560
               mac_src_0_s0_13 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1726
                        mac_src_0_s0_13 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1642
                        mac_src_0_s0_13 <= systolic0_feature_data_1d_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1594
                     mac_src_0_s0_13 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_14
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_14
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1561
               mac_src_0_s0_14 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1727
                        mac_src_0_s0_14 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1644
                        mac_src_0_s0_14 <= systolic0_feature_data_1d_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1595
                     mac_src_0_s0_14 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_15
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_15
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1562
               mac_src_0_s0_15 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1728
                        mac_src_0_s0_15 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1646
                        mac_src_0_s0_15 <= systolic0_feature_data_1d_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1596
                     mac_src_0_s0_15 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_16
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_16
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1563
               mac_src_0_s0_16 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1729
                        mac_src_0_s0_16 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1648
                        mac_src_0_s0_16 <= systolic0_feature_data_1d_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1597
                     mac_src_0_s0_16 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_17
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_17
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1564
               mac_src_0_s0_17 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1730
                        mac_src_0_s0_17 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1650
                        mac_src_0_s0_17 <= systolic0_feature_data_1d_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1598
                     mac_src_0_s0_17 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_18
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_18
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1565
               mac_src_0_s0_18 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1731
                        mac_src_0_s0_18 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1652
                        mac_src_0_s0_18 <= systolic0_feature_data_1d_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1599
                     mac_src_0_s0_18 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_19
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_19
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1566
               mac_src_0_s0_19 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1732
                        mac_src_0_s0_19 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1654
                        mac_src_0_s0_19 <= systolic0_feature_data_1d_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1600
                     mac_src_0_s0_19 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_20
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_20
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1567
               mac_src_0_s0_20 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1733
                        mac_src_0_s0_20 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1656
                        mac_src_0_s0_20 <= systolic0_feature_data_1d_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1601
                     mac_src_0_s0_20 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_21
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_21
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1568
               mac_src_0_s0_21 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1734
                        mac_src_0_s0_21 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1658
                        mac_src_0_s0_21 <= systolic0_feature_data_1d_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1602
                     mac_src_0_s0_21 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_22
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_22
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1569
               mac_src_0_s0_22 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1735
                        mac_src_0_s0_22 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1660
                        mac_src_0_s0_22 <= systolic0_feature_data_1d_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1603
                     mac_src_0_s0_22 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_23
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_23
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1570
               mac_src_0_s0_23 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1736
                        mac_src_0_s0_23 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1662
                        mac_src_0_s0_23 <= systolic0_feature_data_1d_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1604
                     mac_src_0_s0_23 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_24
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_24
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1571
               mac_src_0_s0_24 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1737
                        mac_src_0_s0_24 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1664
                        mac_src_0_s0_24 <= systolic0_feature_data_1d_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1605
                     mac_src_0_s0_24 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_25
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_25
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1572
               mac_src_0_s0_25 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1738
                        mac_src_0_s0_25 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1666
                        mac_src_0_s0_25 <= systolic0_feature_data_1d_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1606
                     mac_src_0_s0_25 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_26
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_26
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1573
               mac_src_0_s0_26 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1739
                        mac_src_0_s0_26 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1668
                        mac_src_0_s0_26 <= systolic0_feature_data_1d_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1607
                     mac_src_0_s0_26 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_27
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_27
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1574
               mac_src_0_s0_27 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1740
                        mac_src_0_s0_27 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1670
                        mac_src_0_s0_27 <= systolic0_feature_data_1d_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1608
                     mac_src_0_s0_27 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_28
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_28
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1575
               mac_src_0_s0_28 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1741
                        mac_src_0_s0_28 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1672
                        mac_src_0_s0_28 <= systolic0_feature_data_1d_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1609
                     mac_src_0_s0_28 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_29
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_29
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1576
               mac_src_0_s0_29 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1742
                        mac_src_0_s0_29 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1674
                        mac_src_0_s0_29 <= systolic0_feature_data_1d_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1610
                     mac_src_0_s0_29 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_30
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_30
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1577
               mac_src_0_s0_30 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1743
                        mac_src_0_s0_30 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1676
                        mac_src_0_s0_30 <= systolic0_feature_data_1d_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1611
                     mac_src_0_s0_30 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_mac_src_0_s0_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_mac_src_0_s0_31
         // at: cache.h:232:16
         // at: cache.h:256:21
         // at: cache.h:249:23
         // at: cache.h:241:23
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_0_s0_31
            if (rstn == 1'b0) begin
               // op:_feature_split_src_data0/OP1578
               mac_src_0_s0_31 <= 10'd0000;
            end
            else begin
               case (feature_data_en_1d) 

                  1'b1:                   begin
                     if (feature_share_en_1d) begin
                        // op:_feature_split_src_data0/OP1744
                        mac_src_0_s0_31 <= cache_N_Mux_10_32_9_4_7_out1;
                     end
                     else begin
                        // op:_feature_split_src_data0/OP1678
                        mac_src_0_s0_31 <= systolic0_feature_data_1d_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_feature_split_src_data0/OP1612
                     mac_src_0_s0_31 <= 10'd0000;
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_N_Mux_10_32_9_4
         always @(feature_data_sel_1d or systolic0_feature_data_1d_0 or systolic0_feature_data_1d_1 or systolic0_feature_data_1d_2 or systolic0_feature_data_1d_3 or systolic0_feature_data_1d_4 or systolic0_feature_data_1d_5 or systolic0_feature_data_1d_6 or systolic0_feature_data_1d_7 or systolic0_feature_data_1d_8 or systolic0_feature_data_1d_9 or systolic0_feature_data_1d_10 or systolic0_feature_data_1d_11 or systolic0_feature_data_1d_12 or systolic0_feature_data_1d_13 or 
systolic0_feature_data_1d_14
          or systolic0_feature_data_1d_15 or systolic0_feature_data_1d_16 or systolic0_feature_data_1d_17 or systolic0_feature_data_1d_18 or systolic0_feature_data_1d_19 or systolic0_feature_data_1d_20 or systolic0_feature_data_1d_21 or systolic0_feature_data_1d_22 or systolic0_feature_data_1d_23 or systolic0_feature_data_1d_24 or systolic0_feature_data_1d_25 or systolic0_feature_data_1d_26 or systolic0_feature_data_1d_27 or systolic0_feature_data_1d_28 or systolic0_feature_data_1d_29 or 
systolic0_feature_data_1d_30
          or systolic0_feature_data_1d_31)
          begin :cache_N_Mux_10_32_9_4_7
            case (feature_data_sel_1d) 

               5'd00:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_0;
               end
               
               5'd01:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_1;
               end
               
               5'd02:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_2;
               end
               
               5'd03:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_3;
               end
               
               5'd04:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_4;
               end
               
               5'd05:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_5;
               end
               
               5'd06:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_6;
               end
               
               5'd07:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_7;
               end
               
               5'd08:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_8;
               end
               
               5'd09:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_9;
               end
               
               5'd10:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_10;
               end
               
               5'd11:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_11;
               end
               
               5'd12:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_12;
               end
               
               5'd13:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_13;
               end
               
               5'd14:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_14;
               end
               
               5'd15:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_15;
               end
               
               5'd16:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_16;
               end
               
               5'd17:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_17;
               end
               
               5'd18:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_18;
               end
               
               5'd19:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_19;
               end
               
               5'd20:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_20;
               end
               
               5'd21:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_21;
               end
               
               5'd22:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_22;
               end
               
               5'd23:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_23;
               end
               
               5'd24:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_24;
               end
               
               5'd25:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_25;
               end
               
               5'd26:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_26;
               end
               
               5'd27:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_27;
               end
               
               5'd28:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_28;
               end
               
               5'd29:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_29;
               end
               
               5'd30:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_30;
               end
               
               default:                begin
                  cache_N_Mux_10_32_9_4_7_out1 = systolic0_feature_data_1d_31;
               end
               
            endcase

         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_0
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_0
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1778
               systolic6_feature_data_1d_0 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1816
                     systolic6_feature_data_1d_0 <= feature_data[9:0];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_1
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_1
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1779
               systolic6_feature_data_1d_1 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1817
                     systolic6_feature_data_1d_1 <= feature_data[19:10];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_2
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_2
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1780
               systolic6_feature_data_1d_2 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1818
                     systolic6_feature_data_1d_2 <= feature_data[29:20];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_3
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_3
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1781
               systolic6_feature_data_1d_3 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1819
                     systolic6_feature_data_1d_3 <= feature_data[39:30];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_4
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_4
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1782
               systolic6_feature_data_1d_4 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1820
                     systolic6_feature_data_1d_4 <= feature_data[49:40];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_5
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_5
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1783
               systolic6_feature_data_1d_5 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1821
                     systolic6_feature_data_1d_5 <= feature_data[59:50];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_6
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_6
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1784
               systolic6_feature_data_1d_6 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1822
                     systolic6_feature_data_1d_6 <= feature_data[69:60];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_7
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_7
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1785
               systolic6_feature_data_1d_7 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1823
                     systolic6_feature_data_1d_7 <= feature_data[79:70];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_8
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_8
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1786
               systolic6_feature_data_1d_8 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1824
                     systolic6_feature_data_1d_8 <= feature_data[89:80];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_9
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_9
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1787
               systolic6_feature_data_1d_9 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1825
                     systolic6_feature_data_1d_9 <= feature_data[99:90];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_10
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_10
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1788
               systolic6_feature_data_1d_10 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1826
                     systolic6_feature_data_1d_10 <= feature_data[109:100];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_11
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_11
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1789
               systolic6_feature_data_1d_11 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1827
                     systolic6_feature_data_1d_11 <= feature_data[119:110];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_12
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_12
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1790
               systolic6_feature_data_1d_12 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1828
                     systolic6_feature_data_1d_12 <= feature_data[129:120];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_13
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_13
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1791
               systolic6_feature_data_1d_13 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1829
                     systolic6_feature_data_1d_13 <= feature_data[139:130];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_14
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_14
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1792
               systolic6_feature_data_1d_14 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1830
                     systolic6_feature_data_1d_14 <= feature_data[149:140];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_15
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_15
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1793
               systolic6_feature_data_1d_15 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1831
                     systolic6_feature_data_1d_15 <= feature_data[159:150];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_16
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_16
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1794
               systolic6_feature_data_1d_16 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1832
                     systolic6_feature_data_1d_16 <= feature_data[169:160];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_17
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_17
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1795
               systolic6_feature_data_1d_17 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1833
                     systolic6_feature_data_1d_17 <= feature_data[179:170];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_18
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_18
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1796
               systolic6_feature_data_1d_18 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1834
                     systolic6_feature_data_1d_18 <= feature_data[189:180];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_19
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_19
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1797
               systolic6_feature_data_1d_19 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1835
                     systolic6_feature_data_1d_19 <= feature_data[199:190];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_20
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_20
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1798
               systolic6_feature_data_1d_20 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1836
                     systolic6_feature_data_1d_20 <= feature_data[209:200];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_21
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_21
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1799
               systolic6_feature_data_1d_21 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1837
                     systolic6_feature_data_1d_21 <= feature_data[219:210];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_22
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_22
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1800
               systolic6_feature_data_1d_22 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1838
                     systolic6_feature_data_1d_22 <= feature_data[229:220];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_23
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_23
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1801
               systolic6_feature_data_1d_23 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1839
                     systolic6_feature_data_1d_23 <= feature_data[239:230];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_24
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_24
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1802
               systolic6_feature_data_1d_24 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1840
                     systolic6_feature_data_1d_24 <= feature_data[249:240];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_25
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_25
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1803
               systolic6_feature_data_1d_25 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1841
                     systolic6_feature_data_1d_25 <= feature_data[259:250];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_26
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_26
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1804
               systolic6_feature_data_1d_26 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1842
                     systolic6_feature_data_1d_26 <= feature_data[269:260];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_27
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_27
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1805
               systolic6_feature_data_1d_27 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1843
                     systolic6_feature_data_1d_27 <= feature_data[279:270];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_28
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_28
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1806
               systolic6_feature_data_1d_28 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1844
                     systolic6_feature_data_1d_28 <= feature_data[289:280];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_29
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_29
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1807
               systolic6_feature_data_1d_29 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1845
                     systolic6_feature_data_1d_29 <= feature_data[299:290];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_30
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_30
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1808
               systolic6_feature_data_1d_30 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1846
                     systolic6_feature_data_1d_30 <= feature_data[309:300];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic6_feature_data_1d_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic6_feature_data_1d_31
         // at: cache.h:447:27
         // at: cache.h:439:54
         // at: cache.h:214:34
         // at: cache.h:221:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic6_feature_data_1d_31
            if (rstn == 1'b0) begin
               // op:_systolic6_feature_data/OP1809
               systolic6_feature_data_1d_31 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_9_out1) 

                  1'b1:                   begin
                     // op:_systolic6_feature_data/OP1847
                     systolic6_feature_data_1d_31 <= feature_data[319:310];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_Eqi6u8_4_8
         // Resource=cache_Eqi6u8_4, Function=eq : Inputs=8 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:218:11
         assign cache_Eqi6u8_4_8_out1 = systolic_sel == 8'd006;

         // rtl_instance:cache/cache_And_1Ux1U_1U_4_9
         // Resource=cache_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:217:10
         assign cache_And_1Ux1U_1U_4_9_out1 = cache_Eqi6u8_4_8_out1 & feature_data_en_6d;

         // rtl_process:cache/drive_systolic5_feature_data_1d_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_0
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_0
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1851
               systolic5_feature_data_1d_0 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1889
                     systolic5_feature_data_1d_0 <= feature_data[9:0];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_1
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_1
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1852
               systolic5_feature_data_1d_1 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1890
                     systolic5_feature_data_1d_1 <= feature_data[19:10];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_2
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_2
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1853
               systolic5_feature_data_1d_2 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1891
                     systolic5_feature_data_1d_2 <= feature_data[29:20];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_3
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_3
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1854
               systolic5_feature_data_1d_3 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1892
                     systolic5_feature_data_1d_3 <= feature_data[39:30];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_4
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_4
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1855
               systolic5_feature_data_1d_4 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1893
                     systolic5_feature_data_1d_4 <= feature_data[49:40];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_5
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_5
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1856
               systolic5_feature_data_1d_5 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1894
                     systolic5_feature_data_1d_5 <= feature_data[59:50];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_6
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_6
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1857
               systolic5_feature_data_1d_6 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1895
                     systolic5_feature_data_1d_6 <= feature_data[69:60];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_7
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_7
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1858
               systolic5_feature_data_1d_7 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1896
                     systolic5_feature_data_1d_7 <= feature_data[79:70];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_8
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_8
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1859
               systolic5_feature_data_1d_8 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1897
                     systolic5_feature_data_1d_8 <= feature_data[89:80];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_9
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_9
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1860
               systolic5_feature_data_1d_9 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1898
                     systolic5_feature_data_1d_9 <= feature_data[99:90];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_10
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_10
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1861
               systolic5_feature_data_1d_10 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1899
                     systolic5_feature_data_1d_10 <= feature_data[109:100];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_11
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_11
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1862
               systolic5_feature_data_1d_11 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1900
                     systolic5_feature_data_1d_11 <= feature_data[119:110];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_12
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_12
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1863
               systolic5_feature_data_1d_12 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1901
                     systolic5_feature_data_1d_12 <= feature_data[129:120];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_13
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_13
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1864
               systolic5_feature_data_1d_13 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1902
                     systolic5_feature_data_1d_13 <= feature_data[139:130];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_14
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_14
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1865
               systolic5_feature_data_1d_14 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1903
                     systolic5_feature_data_1d_14 <= feature_data[149:140];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_15
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_15
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1866
               systolic5_feature_data_1d_15 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1904
                     systolic5_feature_data_1d_15 <= feature_data[159:150];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_16
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_16
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1867
               systolic5_feature_data_1d_16 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1905
                     systolic5_feature_data_1d_16 <= feature_data[169:160];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_17
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_17
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1868
               systolic5_feature_data_1d_17 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1906
                     systolic5_feature_data_1d_17 <= feature_data[179:170];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_18
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_18
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1869
               systolic5_feature_data_1d_18 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1907
                     systolic5_feature_data_1d_18 <= feature_data[189:180];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_19
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_19
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1870
               systolic5_feature_data_1d_19 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1908
                     systolic5_feature_data_1d_19 <= feature_data[199:190];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_20
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_20
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1871
               systolic5_feature_data_1d_20 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1909
                     systolic5_feature_data_1d_20 <= feature_data[209:200];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_21
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_21
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1872
               systolic5_feature_data_1d_21 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1910
                     systolic5_feature_data_1d_21 <= feature_data[219:210];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_22
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_22
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1873
               systolic5_feature_data_1d_22 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1911
                     systolic5_feature_data_1d_22 <= feature_data[229:220];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_23
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_23
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1874
               systolic5_feature_data_1d_23 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1912
                     systolic5_feature_data_1d_23 <= feature_data[239:230];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_24
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_24
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1875
               systolic5_feature_data_1d_24 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1913
                     systolic5_feature_data_1d_24 <= feature_data[249:240];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_25
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_25
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1876
               systolic5_feature_data_1d_25 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1914
                     systolic5_feature_data_1d_25 <= feature_data[259:250];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_26
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_26
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1877
               systolic5_feature_data_1d_26 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1915
                     systolic5_feature_data_1d_26 <= feature_data[269:260];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_27
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_27
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1878
               systolic5_feature_data_1d_27 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1916
                     systolic5_feature_data_1d_27 <= feature_data[279:270];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_28
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_28
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1879
               systolic5_feature_data_1d_28 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1917
                     systolic5_feature_data_1d_28 <= feature_data[289:280];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_29
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_29
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1880
               systolic5_feature_data_1d_29 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1918
                     systolic5_feature_data_1d_29 <= feature_data[299:290];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_30
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_30
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1881
               systolic5_feature_data_1d_30 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1919
                     systolic5_feature_data_1d_30 <= feature_data[309:300];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic5_feature_data_1d_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic5_feature_data_1d_31
         // at: cache.h:414:27
         // at: cache.h:406:54
         // at: cache.h:198:34
         // at: cache.h:205:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic5_feature_data_1d_31
            if (rstn == 1'b0) begin
               // op:_systolic5_feature_data/OP1882
               systolic5_feature_data_1d_31 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_11_out1) 

                  1'b1:                   begin
                     // op:_systolic5_feature_data/OP1920
                     systolic5_feature_data_1d_31 <= feature_data[319:310];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_Eqi5u8_4_10
         // Resource=cache_Eqi5u8_4, Function=eq : Inputs=8 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:202:11
         assign cache_Eqi5u8_4_10_out1 = systolic_sel == 8'd005;

         // rtl_instance:cache/cache_And_1Ux1U_1U_4_11
         // Resource=cache_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:201:10
         assign cache_And_1Ux1U_1U_4_11_out1 = cache_Eqi5u8_4_10_out1 & feature_data_en_5d;

         // rtl_process:cache/drive_systolic4_feature_data_1d_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_0
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_0
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1924
               systolic4_feature_data_1d_0 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1962
                     systolic4_feature_data_1d_0 <= feature_data[9:0];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_1
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_1
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1925
               systolic4_feature_data_1d_1 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1963
                     systolic4_feature_data_1d_1 <= feature_data[19:10];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_2
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_2
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1926
               systolic4_feature_data_1d_2 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1964
                     systolic4_feature_data_1d_2 <= feature_data[29:20];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_3
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_3
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1927
               systolic4_feature_data_1d_3 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1965
                     systolic4_feature_data_1d_3 <= feature_data[39:30];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_4
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_4
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1928
               systolic4_feature_data_1d_4 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1966
                     systolic4_feature_data_1d_4 <= feature_data[49:40];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_5
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_5
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1929
               systolic4_feature_data_1d_5 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1967
                     systolic4_feature_data_1d_5 <= feature_data[59:50];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_6
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_6
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1930
               systolic4_feature_data_1d_6 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1968
                     systolic4_feature_data_1d_6 <= feature_data[69:60];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_7
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_7
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1931
               systolic4_feature_data_1d_7 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1969
                     systolic4_feature_data_1d_7 <= feature_data[79:70];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_8
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_8
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1932
               systolic4_feature_data_1d_8 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1970
                     systolic4_feature_data_1d_8 <= feature_data[89:80];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_9
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_9
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1933
               systolic4_feature_data_1d_9 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1971
                     systolic4_feature_data_1d_9 <= feature_data[99:90];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_10
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_10
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1934
               systolic4_feature_data_1d_10 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1972
                     systolic4_feature_data_1d_10 <= feature_data[109:100];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_11
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_11
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1935
               systolic4_feature_data_1d_11 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1973
                     systolic4_feature_data_1d_11 <= feature_data[119:110];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_12
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_12
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1936
               systolic4_feature_data_1d_12 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1974
                     systolic4_feature_data_1d_12 <= feature_data[129:120];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_13
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_13
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1937
               systolic4_feature_data_1d_13 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1975
                     systolic4_feature_data_1d_13 <= feature_data[139:130];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_14
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_14
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1938
               systolic4_feature_data_1d_14 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1976
                     systolic4_feature_data_1d_14 <= feature_data[149:140];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_15
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_15
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1939
               systolic4_feature_data_1d_15 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1977
                     systolic4_feature_data_1d_15 <= feature_data[159:150];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_16
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_16
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1940
               systolic4_feature_data_1d_16 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1978
                     systolic4_feature_data_1d_16 <= feature_data[169:160];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_17
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_17
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1941
               systolic4_feature_data_1d_17 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1979
                     systolic4_feature_data_1d_17 <= feature_data[179:170];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_18
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_18
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1942
               systolic4_feature_data_1d_18 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1980
                     systolic4_feature_data_1d_18 <= feature_data[189:180];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_19
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_19
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1943
               systolic4_feature_data_1d_19 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1981
                     systolic4_feature_data_1d_19 <= feature_data[199:190];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_20
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_20
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1944
               systolic4_feature_data_1d_20 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1982
                     systolic4_feature_data_1d_20 <= feature_data[209:200];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_21
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_21
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1945
               systolic4_feature_data_1d_21 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1983
                     systolic4_feature_data_1d_21 <= feature_data[219:210];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_22
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_22
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1946
               systolic4_feature_data_1d_22 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1984
                     systolic4_feature_data_1d_22 <= feature_data[229:220];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_23
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_23
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1947
               systolic4_feature_data_1d_23 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1985
                     systolic4_feature_data_1d_23 <= feature_data[239:230];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_24
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_24
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1948
               systolic4_feature_data_1d_24 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1986
                     systolic4_feature_data_1d_24 <= feature_data[249:240];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_25
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_25
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1949
               systolic4_feature_data_1d_25 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1987
                     systolic4_feature_data_1d_25 <= feature_data[259:250];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_26
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_26
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1950
               systolic4_feature_data_1d_26 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1988
                     systolic4_feature_data_1d_26 <= feature_data[269:260];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_27
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_27
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1951
               systolic4_feature_data_1d_27 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1989
                     systolic4_feature_data_1d_27 <= feature_data[279:270];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_28
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_28
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1952
               systolic4_feature_data_1d_28 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1990
                     systolic4_feature_data_1d_28 <= feature_data[289:280];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_29
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_29
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1953
               systolic4_feature_data_1d_29 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1991
                     systolic4_feature_data_1d_29 <= feature_data[299:290];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_30
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_30
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1954
               systolic4_feature_data_1d_30 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1992
                     systolic4_feature_data_1d_30 <= feature_data[309:300];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic4_feature_data_1d_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic4_feature_data_1d_31
         // at: cache.h:381:27
         // at: cache.h:373:54
         // at: cache.h:182:34
         // at: cache.h:189:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic4_feature_data_1d_31
            if (rstn == 1'b0) begin
               // op:_systolic4_feature_data/OP1955
               systolic4_feature_data_1d_31 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_13_out1) 

                  1'b1:                   begin
                     // op:_systolic4_feature_data/OP1993
                     systolic4_feature_data_1d_31 <= feature_data[319:310];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_Eqi4u8_4_12
         // Resource=cache_Eqi4u8_4, Function=eq : Inputs=8 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:186:11
         assign cache_Eqi4u8_4_12_out1 = systolic_sel == 8'd004;

         // rtl_instance:cache/cache_And_1Ux1U_1U_4_13
         // Resource=cache_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:185:10
         assign cache_And_1Ux1U_1U_4_13_out1 = cache_Eqi4u8_4_12_out1 & feature_data_en_4d;

         // rtl_process:cache/drive_systolic3_feature_data_1d_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_0
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_0
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP1997
               systolic3_feature_data_1d_0 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2035
                     systolic3_feature_data_1d_0 <= feature_data[9:0];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_1
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_1
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP1998
               systolic3_feature_data_1d_1 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2036
                     systolic3_feature_data_1d_1 <= feature_data[19:10];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_2
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_2
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP1999
               systolic3_feature_data_1d_2 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2037
                     systolic3_feature_data_1d_2 <= feature_data[29:20];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_3
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_3
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2000
               systolic3_feature_data_1d_3 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2038
                     systolic3_feature_data_1d_3 <= feature_data[39:30];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_4
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_4
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2001
               systolic3_feature_data_1d_4 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2039
                     systolic3_feature_data_1d_4 <= feature_data[49:40];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_5
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_5
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2002
               systolic3_feature_data_1d_5 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2040
                     systolic3_feature_data_1d_5 <= feature_data[59:50];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_6
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_6
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2003
               systolic3_feature_data_1d_6 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2041
                     systolic3_feature_data_1d_6 <= feature_data[69:60];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_7
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_7
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2004
               systolic3_feature_data_1d_7 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2042
                     systolic3_feature_data_1d_7 <= feature_data[79:70];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_8
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_8
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2005
               systolic3_feature_data_1d_8 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2043
                     systolic3_feature_data_1d_8 <= feature_data[89:80];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_9
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_9
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2006
               systolic3_feature_data_1d_9 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2044
                     systolic3_feature_data_1d_9 <= feature_data[99:90];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_10
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_10
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2007
               systolic3_feature_data_1d_10 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2045
                     systolic3_feature_data_1d_10 <= feature_data[109:100];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_11
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_11
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2008
               systolic3_feature_data_1d_11 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2046
                     systolic3_feature_data_1d_11 <= feature_data[119:110];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_12
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_12
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2009
               systolic3_feature_data_1d_12 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2047
                     systolic3_feature_data_1d_12 <= feature_data[129:120];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_13
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_13
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2010
               systolic3_feature_data_1d_13 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2048
                     systolic3_feature_data_1d_13 <= feature_data[139:130];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_14
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_14
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2011
               systolic3_feature_data_1d_14 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2049
                     systolic3_feature_data_1d_14 <= feature_data[149:140];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_15
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_15
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2012
               systolic3_feature_data_1d_15 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2050
                     systolic3_feature_data_1d_15 <= feature_data[159:150];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_16
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_16
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2013
               systolic3_feature_data_1d_16 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2051
                     systolic3_feature_data_1d_16 <= feature_data[169:160];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_17
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_17
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2014
               systolic3_feature_data_1d_17 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2052
                     systolic3_feature_data_1d_17 <= feature_data[179:170];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_18
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_18
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2015
               systolic3_feature_data_1d_18 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2053
                     systolic3_feature_data_1d_18 <= feature_data[189:180];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_19
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_19
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2016
               systolic3_feature_data_1d_19 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2054
                     systolic3_feature_data_1d_19 <= feature_data[199:190];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_20
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_20
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2017
               systolic3_feature_data_1d_20 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2055
                     systolic3_feature_data_1d_20 <= feature_data[209:200];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_21
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_21
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2018
               systolic3_feature_data_1d_21 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2056
                     systolic3_feature_data_1d_21 <= feature_data[219:210];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_22
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_22
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2019
               systolic3_feature_data_1d_22 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2057
                     systolic3_feature_data_1d_22 <= feature_data[229:220];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_23
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_23
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2020
               systolic3_feature_data_1d_23 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2058
                     systolic3_feature_data_1d_23 <= feature_data[239:230];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_24
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_24
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2021
               systolic3_feature_data_1d_24 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2059
                     systolic3_feature_data_1d_24 <= feature_data[249:240];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_25
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_25
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2022
               systolic3_feature_data_1d_25 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2060
                     systolic3_feature_data_1d_25 <= feature_data[259:250];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_26
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_26
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2023
               systolic3_feature_data_1d_26 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2061
                     systolic3_feature_data_1d_26 <= feature_data[269:260];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_27
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_27
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2024
               systolic3_feature_data_1d_27 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2062
                     systolic3_feature_data_1d_27 <= feature_data[279:270];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_28
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_28
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2025
               systolic3_feature_data_1d_28 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2063
                     systolic3_feature_data_1d_28 <= feature_data[289:280];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_29
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_29
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2026
               systolic3_feature_data_1d_29 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2064
                     systolic3_feature_data_1d_29 <= feature_data[299:290];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_30
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_30
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2027
               systolic3_feature_data_1d_30 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2065
                     systolic3_feature_data_1d_30 <= feature_data[309:300];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic3_feature_data_1d_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic3_feature_data_1d_31
         // at: cache.h:348:27
         // at: cache.h:340:54
         // at: cache.h:166:34
         // at: cache.h:173:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic3_feature_data_1d_31
            if (rstn == 1'b0) begin
               // op:_systolic3_feature_data/OP2028
               systolic3_feature_data_1d_31 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_15_out1) 

                  1'b1:                   begin
                     // op:_systolic3_feature_data/OP2066
                     systolic3_feature_data_1d_31 <= feature_data[319:310];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_Eqi3u8_4_14
         // Resource=cache_Eqi3u8_4, Function=eq : Inputs=8 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:170:11
         assign cache_Eqi3u8_4_14_out1 = systolic_sel == 8'd003;

         // rtl_instance:cache/cache_And_1Ux1U_1U_4_15
         // Resource=cache_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:169:10
         assign cache_And_1Ux1U_1U_4_15_out1 = cache_Eqi3u8_4_14_out1 & feature_data_en_3d;

         // rtl_process:cache/drive_systolic2_feature_data_1d_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_0
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_0
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2070
               systolic2_feature_data_1d_0 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2108
                     systolic2_feature_data_1d_0 <= feature_data[9:0];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_1
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_1
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2071
               systolic2_feature_data_1d_1 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2109
                     systolic2_feature_data_1d_1 <= feature_data[19:10];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_2
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_2
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2072
               systolic2_feature_data_1d_2 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2110
                     systolic2_feature_data_1d_2 <= feature_data[29:20];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_3
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_3
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2073
               systolic2_feature_data_1d_3 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2111
                     systolic2_feature_data_1d_3 <= feature_data[39:30];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_4
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_4
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2074
               systolic2_feature_data_1d_4 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2112
                     systolic2_feature_data_1d_4 <= feature_data[49:40];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_5
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_5
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2075
               systolic2_feature_data_1d_5 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2113
                     systolic2_feature_data_1d_5 <= feature_data[59:50];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_6
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_6
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2076
               systolic2_feature_data_1d_6 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2114
                     systolic2_feature_data_1d_6 <= feature_data[69:60];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_7
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_7
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2077
               systolic2_feature_data_1d_7 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2115
                     systolic2_feature_data_1d_7 <= feature_data[79:70];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_8
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_8
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2078
               systolic2_feature_data_1d_8 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2116
                     systolic2_feature_data_1d_8 <= feature_data[89:80];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_9
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_9
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2079
               systolic2_feature_data_1d_9 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2117
                     systolic2_feature_data_1d_9 <= feature_data[99:90];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_10
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_10
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2080
               systolic2_feature_data_1d_10 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2118
                     systolic2_feature_data_1d_10 <= feature_data[109:100];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_11
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_11
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2081
               systolic2_feature_data_1d_11 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2119
                     systolic2_feature_data_1d_11 <= feature_data[119:110];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_12
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_12
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2082
               systolic2_feature_data_1d_12 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2120
                     systolic2_feature_data_1d_12 <= feature_data[129:120];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_13
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_13
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2083
               systolic2_feature_data_1d_13 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2121
                     systolic2_feature_data_1d_13 <= feature_data[139:130];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_14
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_14
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2084
               systolic2_feature_data_1d_14 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2122
                     systolic2_feature_data_1d_14 <= feature_data[149:140];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_15
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_15
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2085
               systolic2_feature_data_1d_15 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2123
                     systolic2_feature_data_1d_15 <= feature_data[159:150];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_16
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_16
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2086
               systolic2_feature_data_1d_16 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2124
                     systolic2_feature_data_1d_16 <= feature_data[169:160];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_17
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_17
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2087
               systolic2_feature_data_1d_17 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2125
                     systolic2_feature_data_1d_17 <= feature_data[179:170];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_18
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_18
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2088
               systolic2_feature_data_1d_18 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2126
                     systolic2_feature_data_1d_18 <= feature_data[189:180];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_19
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_19
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2089
               systolic2_feature_data_1d_19 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2127
                     systolic2_feature_data_1d_19 <= feature_data[199:190];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_20
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_20
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2090
               systolic2_feature_data_1d_20 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2128
                     systolic2_feature_data_1d_20 <= feature_data[209:200];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_21
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_21
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2091
               systolic2_feature_data_1d_21 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2129
                     systolic2_feature_data_1d_21 <= feature_data[219:210];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_22
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_22
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2092
               systolic2_feature_data_1d_22 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2130
                     systolic2_feature_data_1d_22 <= feature_data[229:220];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_23
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_23
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2093
               systolic2_feature_data_1d_23 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2131
                     systolic2_feature_data_1d_23 <= feature_data[239:230];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_24
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_24
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2094
               systolic2_feature_data_1d_24 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2132
                     systolic2_feature_data_1d_24 <= feature_data[249:240];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_25
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_25
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2095
               systolic2_feature_data_1d_25 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2133
                     systolic2_feature_data_1d_25 <= feature_data[259:250];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_26
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_26
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2096
               systolic2_feature_data_1d_26 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2134
                     systolic2_feature_data_1d_26 <= feature_data[269:260];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_27
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_27
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2097
               systolic2_feature_data_1d_27 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2135
                     systolic2_feature_data_1d_27 <= feature_data[279:270];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_28
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_28
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2098
               systolic2_feature_data_1d_28 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2136
                     systolic2_feature_data_1d_28 <= feature_data[289:280];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_29
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_29
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2099
               systolic2_feature_data_1d_29 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2137
                     systolic2_feature_data_1d_29 <= feature_data[299:290];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_30
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_30
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2100
               systolic2_feature_data_1d_30 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2138
                     systolic2_feature_data_1d_30 <= feature_data[309:300];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic2_feature_data_1d_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic2_feature_data_1d_31
         // at: cache.h:315:27
         // at: cache.h:307:54
         // at: cache.h:150:34
         // at: cache.h:157:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic2_feature_data_1d_31
            if (rstn == 1'b0) begin
               // op:_systolic2_feature_data/OP2101
               systolic2_feature_data_1d_31 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_17_out1) 

                  1'b1:                   begin
                     // op:_systolic2_feature_data/OP2139
                     systolic2_feature_data_1d_31 <= feature_data[319:310];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_Eqi2u8_4_16
         // Resource=cache_Eqi2u8_4, Function=eq : Inputs=8 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:154:11
         assign cache_Eqi2u8_4_16_out1 = systolic_sel == 8'd002;

         // rtl_instance:cache/cache_And_1Ux1U_1U_4_17
         // Resource=cache_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:153:10
         assign cache_And_1Ux1U_1U_4_17_out1 = cache_Eqi2u8_4_16_out1 & feature_data_en_2d;

         // rtl_process:cache/drive_systolic1_feature_data_1d_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_0
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_0
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2143
               systolic1_feature_data_1d_0 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2181
                     systolic1_feature_data_1d_0 <= feature_data[9:0];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_1
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_1
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2144
               systolic1_feature_data_1d_1 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2182
                     systolic1_feature_data_1d_1 <= feature_data[19:10];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_2
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_2
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2145
               systolic1_feature_data_1d_2 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2183
                     systolic1_feature_data_1d_2 <= feature_data[29:20];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_3
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_3
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2146
               systolic1_feature_data_1d_3 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2184
                     systolic1_feature_data_1d_3 <= feature_data[39:30];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_4
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_4
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2147
               systolic1_feature_data_1d_4 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2185
                     systolic1_feature_data_1d_4 <= feature_data[49:40];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_5
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_5
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2148
               systolic1_feature_data_1d_5 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2186
                     systolic1_feature_data_1d_5 <= feature_data[59:50];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_6
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_6
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2149
               systolic1_feature_data_1d_6 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2187
                     systolic1_feature_data_1d_6 <= feature_data[69:60];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_7
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_7
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2150
               systolic1_feature_data_1d_7 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2188
                     systolic1_feature_data_1d_7 <= feature_data[79:70];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_8
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_8
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2151
               systolic1_feature_data_1d_8 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2189
                     systolic1_feature_data_1d_8 <= feature_data[89:80];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_9
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_9
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2152
               systolic1_feature_data_1d_9 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2190
                     systolic1_feature_data_1d_9 <= feature_data[99:90];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_10
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_10
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2153
               systolic1_feature_data_1d_10 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2191
                     systolic1_feature_data_1d_10 <= feature_data[109:100];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_11
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_11
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2154
               systolic1_feature_data_1d_11 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2192
                     systolic1_feature_data_1d_11 <= feature_data[119:110];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_12
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_12
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2155
               systolic1_feature_data_1d_12 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2193
                     systolic1_feature_data_1d_12 <= feature_data[129:120];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_13
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_13
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2156
               systolic1_feature_data_1d_13 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2194
                     systolic1_feature_data_1d_13 <= feature_data[139:130];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_14
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_14
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2157
               systolic1_feature_data_1d_14 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2195
                     systolic1_feature_data_1d_14 <= feature_data[149:140];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_15
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_15
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2158
               systolic1_feature_data_1d_15 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2196
                     systolic1_feature_data_1d_15 <= feature_data[159:150];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_16
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_16
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2159
               systolic1_feature_data_1d_16 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2197
                     systolic1_feature_data_1d_16 <= feature_data[169:160];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_17
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_17
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2160
               systolic1_feature_data_1d_17 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2198
                     systolic1_feature_data_1d_17 <= feature_data[179:170];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_18
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_18
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2161
               systolic1_feature_data_1d_18 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2199
                     systolic1_feature_data_1d_18 <= feature_data[189:180];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_19
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_19
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2162
               systolic1_feature_data_1d_19 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2200
                     systolic1_feature_data_1d_19 <= feature_data[199:190];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_20
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_20
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2163
               systolic1_feature_data_1d_20 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2201
                     systolic1_feature_data_1d_20 <= feature_data[209:200];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_21
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_21
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2164
               systolic1_feature_data_1d_21 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2202
                     systolic1_feature_data_1d_21 <= feature_data[219:210];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_22
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_22
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2165
               systolic1_feature_data_1d_22 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2203
                     systolic1_feature_data_1d_22 <= feature_data[229:220];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_23
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_23
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2166
               systolic1_feature_data_1d_23 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2204
                     systolic1_feature_data_1d_23 <= feature_data[239:230];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_24
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_24
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2167
               systolic1_feature_data_1d_24 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2205
                     systolic1_feature_data_1d_24 <= feature_data[249:240];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_25
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_25
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2168
               systolic1_feature_data_1d_25 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2206
                     systolic1_feature_data_1d_25 <= feature_data[259:250];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_26
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_26
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2169
               systolic1_feature_data_1d_26 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2207
                     systolic1_feature_data_1d_26 <= feature_data[269:260];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_27
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_27
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2170
               systolic1_feature_data_1d_27 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2208
                     systolic1_feature_data_1d_27 <= feature_data[279:270];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_28
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_28
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2171
               systolic1_feature_data_1d_28 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2209
                     systolic1_feature_data_1d_28 <= feature_data[289:280];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_29
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_29
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2172
               systolic1_feature_data_1d_29 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2210
                     systolic1_feature_data_1d_29 <= feature_data[299:290];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_30
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_30
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2173
               systolic1_feature_data_1d_30 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2211
                     systolic1_feature_data_1d_30 <= feature_data[309:300];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic1_feature_data_1d_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic1_feature_data_1d_31
         // at: cache.h:282:27
         // at: cache.h:274:54
         // at: cache.h:134:34
         // at: cache.h:141:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic1_feature_data_1d_31
            if (rstn == 1'b0) begin
               // op:_systolic1_feature_data/OP2174
               systolic1_feature_data_1d_31 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_19_out1) 

                  1'b1:                   begin
                     // op:_systolic1_feature_data/OP2212
                     systolic1_feature_data_1d_31 <= feature_data[319:310];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_Equal_8Ux1U_1U_4_18
         // Resource=cache_Equal_8Ux1U_1U_4, Function=eq : Inputs=8,1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:138:11
         assign cache_Equal_8Ux1U_1U_4_18_out1 = systolic_sel == 8'd001;

         // rtl_instance:cache/cache_And_1Ux1U_1U_4_19
         // Resource=cache_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:137:10
         assign cache_And_1Ux1U_1U_4_19_out1 = cache_Equal_8Ux1U_1U_4_18_out1 & feature_data_en_1d;

         // rtl_process:cache/drive_systolic0_feature_data_1d_0
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_0
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_0
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2217
               systolic0_feature_data_1d_0 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2256
                     systolic0_feature_data_1d_0 <= feature_data[9:0];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_1
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_1
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_1
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2218
               systolic0_feature_data_1d_1 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2257
                     systolic0_feature_data_1d_1 <= feature_data[19:10];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_2
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_2
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_2
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2219
               systolic0_feature_data_1d_2 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2258
                     systolic0_feature_data_1d_2 <= feature_data[29:20];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_3
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_3
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_3
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2220
               systolic0_feature_data_1d_3 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2259
                     systolic0_feature_data_1d_3 <= feature_data[39:30];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_4
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_4
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_4
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2221
               systolic0_feature_data_1d_4 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2260
                     systolic0_feature_data_1d_4 <= feature_data[49:40];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_5
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_5
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_5
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2222
               systolic0_feature_data_1d_5 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2261
                     systolic0_feature_data_1d_5 <= feature_data[59:50];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_6
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_6
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_6
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2223
               systolic0_feature_data_1d_6 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2262
                     systolic0_feature_data_1d_6 <= feature_data[69:60];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_7
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_7
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_7
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2224
               systolic0_feature_data_1d_7 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2263
                     systolic0_feature_data_1d_7 <= feature_data[79:70];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_8
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_8
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_8
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2225
               systolic0_feature_data_1d_8 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2264
                     systolic0_feature_data_1d_8 <= feature_data[89:80];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_9
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_9
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_9
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2226
               systolic0_feature_data_1d_9 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2265
                     systolic0_feature_data_1d_9 <= feature_data[99:90];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_10
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_10
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_10
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2227
               systolic0_feature_data_1d_10 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2266
                     systolic0_feature_data_1d_10 <= feature_data[109:100];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_11
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_11
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_11
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2228
               systolic0_feature_data_1d_11 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2267
                     systolic0_feature_data_1d_11 <= feature_data[119:110];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_12
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_12
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_12
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2229
               systolic0_feature_data_1d_12 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2268
                     systolic0_feature_data_1d_12 <= feature_data[129:120];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_13
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_13
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_13
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2230
               systolic0_feature_data_1d_13 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2269
                     systolic0_feature_data_1d_13 <= feature_data[139:130];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_14
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_14
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_14
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2231
               systolic0_feature_data_1d_14 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2270
                     systolic0_feature_data_1d_14 <= feature_data[149:140];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_15
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_15
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_15
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2232
               systolic0_feature_data_1d_15 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2271
                     systolic0_feature_data_1d_15 <= feature_data[159:150];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_16
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_16
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_16
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2233
               systolic0_feature_data_1d_16 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2272
                     systolic0_feature_data_1d_16 <= feature_data[169:160];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_17
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_17
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_17
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2234
               systolic0_feature_data_1d_17 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2273
                     systolic0_feature_data_1d_17 <= feature_data[179:170];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_18
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_18
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_18
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2235
               systolic0_feature_data_1d_18 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2274
                     systolic0_feature_data_1d_18 <= feature_data[189:180];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_19
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_19
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_19
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2236
               systolic0_feature_data_1d_19 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2275
                     systolic0_feature_data_1d_19 <= feature_data[199:190];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_20
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_20
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_20
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2237
               systolic0_feature_data_1d_20 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2276
                     systolic0_feature_data_1d_20 <= feature_data[209:200];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_21
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_21
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_21
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2238
               systolic0_feature_data_1d_21 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2277
                     systolic0_feature_data_1d_21 <= feature_data[219:210];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_22
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_22
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_22
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2239
               systolic0_feature_data_1d_22 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2278
                     systolic0_feature_data_1d_22 <= feature_data[229:220];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_23
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_23
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_23
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2240
               systolic0_feature_data_1d_23 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2279
                     systolic0_feature_data_1d_23 <= feature_data[239:230];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_24
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_24
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_24
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2241
               systolic0_feature_data_1d_24 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2280
                     systolic0_feature_data_1d_24 <= feature_data[249:240];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_25
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_25
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_25
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2242
               systolic0_feature_data_1d_25 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2281
                     systolic0_feature_data_1d_25 <= feature_data[259:250];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_26
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_26
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_26
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2243
               systolic0_feature_data_1d_26 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2282
                     systolic0_feature_data_1d_26 <= feature_data[269:260];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_27
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_27
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_27
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2244
               systolic0_feature_data_1d_27 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2283
                     systolic0_feature_data_1d_27 <= feature_data[279:270];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_28
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_28
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_28
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2245
               systolic0_feature_data_1d_28 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2284
                     systolic0_feature_data_1d_28 <= feature_data[289:280];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_29
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_29
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_29
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2246
               systolic0_feature_data_1d_29 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2285
                     systolic0_feature_data_1d_29 <= feature_data[299:290];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_30
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_30
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_30
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2247
               systolic0_feature_data_1d_30 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2286
                     systolic0_feature_data_1d_30 <= feature_data[309:300];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_process:cache/drive_systolic0_feature_data_1d_31
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_systolic0_feature_data_1d_31
         // at: cache.h:249:27
         // at: cache.h:241:54
         // at: cache.h:118:34
         // at: cache.h:125:34
         always @(posedge clk or negedge rstn)
          begin :drive_systolic0_feature_data_1d_31
            if (rstn == 1'b0) begin
               // op:_systolic0_feature_data/OP2248
               systolic0_feature_data_1d_31 <= 10'd0000;
            end
            else begin
               case (cache_And_1Ux1U_1U_4_22_out1) 

                  1'b1:                   begin
                     // op:_systolic0_feature_data/OP2287
                     systolic0_feature_data_1d_31 <= feature_data[319:310];
                  end
                  
                  1'b0:                   begin
                  end
                  
               endcase

            end
         end

         // rtl_instance:cache/cache_OrReduction_8U_1U_4_20
         // Resource=cache_OrReduction_8U_1U_4, Function=or : Inputs=8 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:122:11
         assign cache_OrReduction_8U_1U_4_20_out1 = (|systolic_sel);

         // rtl_instance:cache/cache_Not_1U_1U_4_21
         // Resource=cache_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:122:11
         assign cache_Not_1U_1U_4_21_out1 = !cache_OrReduction_8U_1U_4_20_out1;

         // rtl_instance:cache/cache_And_1Ux1U_1U_4_22
         // Resource=cache_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: cache.h:121:10
         assign cache_And_1Ux1U_1U_4_22_out1 = cache_Not_1U_1U_4_21_out1 & feature_data_en;

         // rtl_process:cache/drive_mac_src_valid
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_mac_src_valid
         // at: cache.h:110:9
         // at: cache.h:112:9
         always @(posedge clk or negedge rstn)
          begin :drive_mac_src_valid
            if (rstn == 1'b0) begin
               // op:_mac_src_valid/OP2292
               mac_src_valid <= 1'd0;
            end
            else begin
               // op:_mac_src_valid/OP2294
               mac_src_valid <= cache_en_1d;
            end
         end


endmodule


