Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\CLOCK.v" into library work
Parsing module <CLOCK>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\utils.v" into library work
Parsing module <divisor>.
Parsing module <counter>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\txd.v" into library work
Parsing verilog file ".\\head_uart.v" included at line 14.
Parsing module <tx_unit>.
Parsing module <ctrl_shift>.
Parsing module <trans_reg>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\rxd.v" into library work
Parsing verilog file ".\\head_uart.v" included at line 9.
Parsing module <rx_unit>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\InstructionMemory.v" into library work
Parsing module <InstructionMemory>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\DataMemory.v" into library work
Parsing module <DataMemory>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\uart.v" into library work
Parsing verilog file ".\\head_uart.v" included at line 12.
Parsing module <MiniUART>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\Timer.v" into library work
Parsing module <Timer>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\Switches.v" into library work
Parsing module <Switches>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\Stall.v" into library work
Parsing module <Stall>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\NPC.v" into library work
Parsing module <NPC>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\MEM_WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\LED.v" into library work
Parsing module <LED>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\IM.v" into library work
Parsing module <IM>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\ID_EXE.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\Forward.v" into library work
Parsing module <Forward>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\EX_MEM.v" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\EXT.v" into library work
Parsing module <EXT>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\DM.v" into library work
Parsing module <DM>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\Digitaltube.v" into library work
Parsing module <Digitaltube>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\CP0.v" into library work
Parsing module <CP0>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\Buttons.v" into library work
Parsing module <Buttons>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\P8_BLACKBOX.v" into library work
Parsing module <wrapper>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" into library work
Parsing module <Bridge>.
Analyzing Verilog file "D:\tongt\Desktop\P8\P8_5.0\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <wrapper>.
WARNING:HDLCompiler:1499 - "D:\tongt\Desktop\P8\P8_5.0\P8_BLACKBOX.v" Line 21: Empty module <wrapper> remains a black box.
WARNING:HDLCompiler:189 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" Line 67: Size mismatch in connection of port <M_RE>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <CLOCK>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=16,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=40,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=40.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\CLOCK.v" Line 119: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\CLOCK.v" Line 120: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\CLOCK.v" Line 121: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\CLOCK.v" Line 122: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\CLOCK.v" Line 123: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1016 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 142: Port RegWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 250: Port MemtoReg is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 326: Port MemtoReg is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 425: Port MemWrite is not connected to this instance

Elaborating module <CPU>.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\PC.v" Line 39: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <IM>.

Elaborating module <InstructionMemory>.
WARNING:HDLCompiler:1499 - "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\InstructionMemory.v" Line 39: Empty module <InstructionMemory> remains a black box.
WARNING:HDLCompiler:189 - "D:\tongt\Desktop\P8\P8_5.0\IM.v" Line 29: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <IF_ID>.

Elaborating module <Controller>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\Controller.v" Line 155: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <GRF>.
"D:\tongt\Desktop\P8\P8_5.0\GRF.v" Line 47. $display @0: $0 <= 0

Elaborating module <EXT>.

Elaborating module <NPC>.

Elaborating module <ID_EX>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\ID_EXE.v" Line 125: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 265: Assignment to Branch_E ignored, since the identifier is never used

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\ALU.v" Line 38: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <EX_MEM>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\EX_MEM.v" Line 104: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 312: Assignment to A1_M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 345: Assignment to ERET_M ignored, since the identifier is never used

Elaborating module <DM>.

Elaborating module <DataMemory>.
WARNING:HDLCompiler:1499 - "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\DataMemory.v" Line 39: Empty module <DataMemory> remains a black box.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\DM.v" Line 82: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <CP0>.

Elaborating module <MEM_WB>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\MEM_WB.v" Line 85: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 409: Assignment to PC4_W ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" Line 421: Assignment to BD_W ignored, since the identifier is never used

Elaborating module <Stall>.

Elaborating module <Forward>.

Elaborating module <Bridge>.
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" Line 92: Assignment to DEV1_Addr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" Line 93: Result of 30-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" Line 93: Assignment to DEV2_Addr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" Line 94: Result of 8-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" Line 95: Result of 8-bit expression is truncated to fit in 3-bit target.

Elaborating module <Timer>.

Elaborating module <MiniUART>.

Elaborating module <rx_unit>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\rxd.v" Line 54: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\rxd.v" Line 55: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\rxd.v" Line 62: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\rxd.v" Line 65: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\rxd.v" Line 73: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <tx_unit>.

Elaborating module <ctrl_shift>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\txd.v" Line 74: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <trans_reg>.

Elaborating module <divisor(size_cnt_rx=16,size_cnt_tx=16)>.

Elaborating module <counter(size_cnt=16)>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\utils.v" Line 58: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\uart.v" Line 56: Result of 39-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:189 - "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" Line 121: Size mismatch in connection of port <STB_I>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" Line 123: Assignment to ack_uart ignored, since the identifier is never used

Elaborating module <Switches>.

Elaborating module <LED>.

Elaborating module <Digitaltube>.
WARNING:HDLCompiler:413 - "D:\tongt\Desktop\P8\P8_5.0\Digitaltube.v" Line 48: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <Buttons>.
WARNING:HDLCompiler:634 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" Line 62: Net <reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\mips.v".
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" line 60: Output port <user_F_addr> of the instance <wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" line 60: Output port <user_F_instr> of the instance <wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" line 60: Output port <user_M_addr> of the instance <wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" line 60: Output port <user_M_WData> of the instance <wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" line 60: Output port <user_M_RData> of the instance <wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" line 60: Output port <txd_buffer> of the instance <wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" line 60: Output port <user_M_WE> of the instance <wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\mips.v" line 60: Output port <user_M_RE> of the instance <wrapper> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <CLOCK>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\ipcore_dir\CLOCK.v".
    Summary:
	no macro.
Unit <CLOCK> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\CPU.v".
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <ALUOp> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <Store> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <Load> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <RegWrite> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <MemtoReg> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <MemWrite> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <ALUSrc> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <MFC0> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <MTC0> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <ADD_E> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <ADDI_E> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 142: Output port <SUB_E> of the instance <Controller_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <RegDst> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <ExtOp> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <Branch> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <Jump> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <Tnew_D> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <ExcCode> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <MemtoReg> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <MemWrite> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <Tuse_RSD> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <Tuse_RTD> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <Tuse_RSE> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <Tuse_RTE> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <Tuse_RTM> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <MFC0> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 250: Output port <ERET> of the instance <Controller_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 297: Output port <A1Out> of the instance <EX_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <ALUOp> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <RegDst> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <ExtOp> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <Tnew_D> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <ExcCode> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <MemtoReg> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <ALUSrc> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <Tuse_RSD> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <Tuse_RTD> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <Tuse_RSE> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <Tuse_RTE> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <Tuse_RTM> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <ERET> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <ADD_E> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <ADDI_E> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 326: Output port <SUB_E> of the instance <Controller_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 402: Output port <PC4Out> of the instance <MEM_WB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 402: Output port <BDOut> of the instance <MEM_WB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <ALUOp> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <RegDst> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <ExtOp> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Store> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Load> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Branch> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Tnew_D> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <ExcCode> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <MemWrite> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <ALUSrc> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Tuse_RSD> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Tuse_RTD> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Tuse_RSE> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Tuse_RTE> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <Tuse_RTM> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <MFC0> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <MTC0> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <ADD_E> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <ADDI_E> of the instance <Controller_W> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\CPU.v" line 425: Output port <SUB_E> of the instance <Controller_W> is unconnected or connected to loadless signal.
    Found 32-bit subtractor for signal <PC_F[31]_GND_7_o_sub_5_OUT> created at line 113.
    Found 32-bit subtractor for signal <PC8_W[31]_GND_7_o_sub_15_OUT> created at line 175.
    Found 32-bit subtractor for signal <PC8_M[31]_GND_7_o_sub_28_OUT> created at line 359.
    Found 32-bit subtractor for signal <PC4_M[31]_GND_7_o_sub_29_OUT> created at line 380.
    Found 32-bit adder for signal <PC_F[31]_GND_7_o_add_2_OUT> created at line 104.
    Found 32-bit adder for signal <NPC_F[31]_GND_7_o_add_6_OUT> created at line 131.
    Found 32-bit adder for signal <NPC_F[31]_GND_7_o_add_9_OUT> created at line 133.
    Found 32-bit adder for signal <PC_F[31]_GND_7_o_add_10_OUT> created at line 133.
    Found 5-bit 4-to-1 multiplexer for signal <WriteReg_Addr_D> created at line 79.
    Found 32-bit 4-to-1 multiplexer for signal <_n0200> created at line 75.
    Found 32-bit 4-to-1 multiplexer for signal <_n0202> created at line 75.
    Found 32-bit 4-to-1 multiplexer for signal <_n0204> created at line 75.
    Found 32-bit 4-to-1 multiplexer for signal <_n0206> created at line 75.
    Found 3-bit comparator greater for signal <GND_7_o_Branch_D[2]_LessThan_1_o> created at line 104
    Found 3-bit comparator greater for signal <GND_7_o_Jump_D[2]_LessThan_2_o> created at line 104
    Found 32-bit comparator lessequal for signal <n0028> created at line 349
    Found 3-bit comparator greater for signal <GND_7_o_Jump_M[2]_LessThan_32_o> created at line 390
    Found 3-bit comparator greater for signal <GND_7_o_Branch_M[2]_LessThan_33_o> created at line 391
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <PC>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\PC.v".
    Found 32-bit register for signal <PCOut>.
    Found 32-bit comparator greater for signal <PCOut[31]_GND_8_o_LessThan_6_o> created at line 39
    Found 32-bit comparator greater for signal <GND_8_o_PCOut[31]_LessThan_7_o> created at line 39
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <PC> synthesized.

Synthesizing Unit <IM>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\IM.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator lessequal for signal <n0001> created at line 32
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <IM> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\IF_ID.v".
    Found 32-bit register for signal <PC4_FD>.
    Found 32-bit register for signal <PC8_FD>.
    Found 5-bit register for signal <ExcCode_FD>.
    Found 1-bit register for signal <BD_FD>.
    Found 32-bit register for signal <IR_FD>.
    Summary:
	inferred 102 D-type flip-flop(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\Controller.v".
    Found 3-bit comparator greater for signal <GND_12_o_Load[2]_LessThan_86_o> created at line 161
    Found 2-bit comparator greater for signal <MemWrite> created at line 162
    Found 3-bit comparator greater for signal <GND_12_o_Branch[2]_LessThan_93_o> created at line 182
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Controller> synthesized.

Synthesizing Unit <GRF>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\GRF.v".
WARNING:Xst:647 - Input <PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <n0057[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <A1[4]_register[31][31]_wide_mux_39_OUT> created at line 54.
    Found 32-bit 32-to-1 multiplexer for signal <A2[4]_register[31][31]_wide_mux_44_OUT> created at line 55.
    Found 5-bit comparator equal for signal <A1[4]_A3[4]_equal_39_o> created at line 54
    Found 5-bit comparator equal for signal <A2[4]_A3[4]_equal_44_o> created at line 55
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <GRF> synthesized.

Synthesizing Unit <EXT>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\EXT.v".
    Found 32-bit 4-to-1 multiplexer for signal <Ext32> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <EXT> synthesized.

Synthesizing Unit <NPC>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\NPC.v".
WARNING:Xst:647 - Input <Instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Jump<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <PC4[31]_Instr[15]_add_12_OUT> created at line 48.
    Found 32-bit adder for signal <PC4[31]_GND_15_o_add_17_OUT> created at line 56.
    Found 32-bit comparator equal for signal <MFRSD[31]_MFRTD[31]_equal_2_o> created at line 42
    Found 32-bit comparator greater for signal <n0009> created at line 44
    Found 32-bit comparator greater for signal <GND_15_o_MFRSD[31]_LessThan_10_o> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <NPC> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\ID_EXE.v".
    Found 32-bit register for signal <PC4_DE>.
    Found 32-bit register for signal <PC8_DE>.
    Found 32-bit register for signal <RS_DE>.
    Found 32-bit register for signal <RT_DE>.
    Found 32-bit register for signal <EXT_DE>.
    Found 5-bit register for signal <A1_DE>.
    Found 5-bit register for signal <A2_DE>.
    Found 5-bit register for signal <WriteAddr_DE>.
    Found 2-bit register for signal <Tnew_DE>.
    Found 5-bit register for signal <ExcCode_DE>.
    Found 1-bit register for signal <BD_DE>.
    Found 32-bit register for signal <IR_DE>.
    Found 2-bit subtractor for signal <GND_16_o_GND_16_o_sub_14_OUT<1:0>> created at line 125.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 215 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\ALU.v".
    Found 33-bit subtractor for signal <temp2> created at line 37.
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_13_OUT> created at line 45.
    Found 33-bit adder for signal <temp1> created at line 36.
    Found 32-bit adder for signal <A[31]_B[31]_add_11_OUT> created at line 44.
    Found 32-bit shifter logical left for signal <B[31]_s[4]_shift_left_15_OUT> created at line 48
    Found 32-bit shifter logical right for signal <B[31]_s[4]_shift_right_16_OUT> created at line 49
    Found 32-bit shifter arithmetic right for signal <B[31]_s[4]_shift_right_17_OUT> created at line 50
    Found 32-bit shifter logical left for signal <B[31]_A[4]_shift_left_18_OUT> created at line 51
    Found 32-bit shifter logical right for signal <B[31]_A[4]_shift_right_19_OUT> created at line 52
    Found 32-bit shifter arithmetic right for signal <B[31]_A[4]_shift_right_20_OUT> created at line 53
    Found 32-bit 15-to-1 multiplexer for signal <C> created at line 43.
    Found 1-bit comparator not equal for signal <n0004> created at line 38
    Found 3-bit comparator greater for signal <GND_17_o_Load[2]_LessThan_5_o> created at line 39
    Found 2-bit comparator greater for signal <GND_17_o_Store[1]_LessThan_7_o> created at line 40
    Found 1-bit comparator not equal for signal <n0011> created at line 40
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_29_o> created at line 56
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_30_o> created at line 57
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\EX_MEM.v".
    Found 32-bit register for signal <PC4_EM>.
    Found 32-bit register for signal <PC8_EM>.
    Found 32-bit register for signal <ALUResult_EM>.
    Found 32-bit register for signal <RT_EM>.
    Found 5-bit register for signal <A1_EM>.
    Found 5-bit register for signal <A2_EM>.
    Found 5-bit register for signal <WriteAddr_EM>.
    Found 2-bit register for signal <Tnew_EM>.
    Found 5-bit register for signal <ExcCode_EM>.
    Found 1-bit register for signal <BD_EM>.
    Found 32-bit register for signal <IR_EM>.
    Found 2-bit subtractor for signal <GND_18_o_GND_18_o_sub_13_OUT<1:0>> created at line 104.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 183 D-type flip-flop(s).
Unit <EX_MEM> synthesized.

Synthesizing Unit <DM>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\DM.v".
WARNING:Xst:647 - Input <PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MemWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_33_OUT> created at line 61.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_40_OUT> created at line 66.
    Found 32-bit shifter logical left for signal <n0175> created at line 61
    Found 32-bit shifter logical left for signal <n0177> created at line 66
    Found 32-bit comparator lessequal for signal <n0080> created at line 72
    Found 32-bit comparator lessequal for signal <n0082> created at line 73
    Found 32-bit comparator lessequal for signal <n0084> created at line 73
    Found 32-bit comparator lessequal for signal <n0087> created at line 74
    Found 32-bit comparator lessequal for signal <n0089> created at line 74
    Found 32-bit comparator lessequal for signal <n0092> created at line 75
    Found 32-bit comparator lessequal for signal <n0094> created at line 75
    Found 32-bit comparator lessequal for signal <n0097> created at line 76
    Found 32-bit comparator lessequal for signal <n0099> created at line 76
    Found 32-bit comparator lessequal for signal <n0102> created at line 77
    Found 32-bit comparator lessequal for signal <n0104> created at line 77
    Found 32-bit comparator lessequal for signal <n0107> created at line 78
    Found 32-bit comparator lessequal for signal <n0109> created at line 78
    Found 3-bit comparator greater for signal <GND_19_o_Load[2]_LessThan_74_o> created at line 92
    Found 2-bit comparator greater for signal <GND_19_o_Store[1]_LessThan_83_o> created at line 103
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <DM> synthesized.

Synthesizing Unit <CP0>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\CP0.v".
WARNING:Xst:647 - Input <EXLSet> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Jump> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Branch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <im>.
    Found 1-bit register for signal <exl>.
    Found 1-bit register for signal <ie>.
    Found 5-bit register for signal <exccode>.
    Found 1-bit register for signal <bd>.
    Found 32-bit register for signal <epc>.
    Found 32-bit register for signal <PRId>.
    Found 6-bit register for signal <hwint_pend>.
    Found 32-bit subtractor for signal <PC[31]_GND_22_o_sub_14_OUT> created at line 89.
    Found 32-bit comparator greater for signal <PC[31]_GND_22_o_LessThan_17_o> created at line 93
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <CP0> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\MEM_WB.v".
    Found 32-bit register for signal <PC4_MW>.
    Found 32-bit register for signal <PC8_MW>.
    Found 32-bit register for signal <ALUResult_MW>.
    Found 32-bit register for signal <RD_MW>.
    Found 5-bit register for signal <WriteAddr_MW>.
    Found 2-bit register for signal <Tnew_MW>.
    Found 1-bit register for signal <BD_MW>.
    Found 32-bit register for signal <IR_MW>.
    Found 2-bit subtractor for signal <GND_23_o_GND_23_o_sub_10_OUT<1:0>> created at line 85.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 168 D-type flip-flop(s).
Unit <MEM_WB> synthesized.

Synthesizing Unit <Stall>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\Stall.v".
WARNING:Xst:647 - Input <Tnew_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A3_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tuse_RTM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RegWrite_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator greater for signal <GND_24_o_Tnew_E[1]_LessThan_1_o> created at line 50
    Found 5-bit comparator equal for signal <A1[4]_A3_E[4]_equal_2_o> created at line 50
    Found 2-bit comparator greater for signal <GND_24_o_Tnew_M[1]_LessThan_4_o> created at line 51
    Found 5-bit comparator equal for signal <A1[4]_A3_M[4]_equal_5_o> created at line 51
    Found 5-bit comparator equal for signal <A2[4]_A3_E[4]_equal_8_o> created at line 52
    Found 5-bit comparator equal for signal <A2[4]_A3_M[4]_equal_11_o> created at line 53
    Summary:
	inferred   6 Comparator(s).
Unit <Stall> synthesized.

Synthesizing Unit <Forward>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\Forward.v".
    Found 5-bit comparator equal for signal <A1_D[4]_A3_E[4]_equal_1_o> created at line 46
    Found 5-bit comparator equal for signal <A1_D[4]_A3_M[4]_equal_4_o> created at line 47
    Found 5-bit comparator equal for signal <A1_D[4]_A3_W[4]_equal_7_o> created at line 48
    Found 5-bit comparator equal for signal <A2_D[4]_A3_E[4]_equal_13_o> created at line 51
    Found 5-bit comparator equal for signal <A2_D[4]_A3_M[4]_equal_16_o> created at line 52
    Found 5-bit comparator equal for signal <A2_D[4]_A3_W[4]_equal_19_o> created at line 53
    Found 5-bit comparator equal for signal <A1_E[4]_A3_M[4]_equal_25_o> created at line 56
    Found 5-bit comparator equal for signal <A1_E[4]_A3_W[4]_equal_28_o> created at line 57
    Found 5-bit comparator equal for signal <A2_E[4]_A3_M[4]_equal_33_o> created at line 60
    Found 5-bit comparator equal for signal <A2_E[4]_A3_W[4]_equal_36_o> created at line 61
    Found 5-bit comparator equal for signal <A2_M[4]_A3_W[4]_equal_41_o> created at line 64
    Summary:
	inferred  11 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Forward> synthesized.

Synthesizing Unit <Bridge>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\Bridge.v".
INFO:Xst:3210 - "D:\tongt\Desktop\P8\P8_5.0\Bridge.v" line 114: Output port <ACK_O> of the instance <MiniUART> is unconnected or connected to loadless signal.
    Found 3-bit subtractor for signal <DEV3_Addr> created at line 91.
    Found 32-bit comparator lessequal for signal <n0000> created at line 62
    Found 32-bit comparator lessequal for signal <n0002> created at line 62
    Found 32-bit comparator lessequal for signal <n0005> created at line 63
    Found 32-bit comparator lessequal for signal <n0007> created at line 63
    Found 32-bit comparator lessequal for signal <n0010> created at line 64
    Found 32-bit comparator lessequal for signal <n0012> created at line 64
    Found 32-bit comparator lessequal for signal <n0015> created at line 65
    Found 32-bit comparator lessequal for signal <n0017> created at line 65
    Found 32-bit comparator lessequal for signal <n0020> created at line 66
    Found 32-bit comparator lessequal for signal <n0022> created at line 66
    Found 32-bit comparator lessequal for signal <n0025> created at line 67
    Found 32-bit comparator lessequal for signal <n0027> created at line 67
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Bridge> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\Timer.v".
WARNING:Xst:647 - Input <Addr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <_IRQ>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <mem[2][31]_GND_27_o_sub_10_OUT> created at line 72.
    Found 32-bit 3-to-1 multiplexer for signal <Dout> created at line 45.
    Found 32-bit comparator greater for signal <GND_27_o_mem[2][31]_LessThan_9_o> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 126 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Timer> synthesized.

Synthesizing Unit <MiniUART>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\uart.v".
WARNING:Xst:647 - Input <DAT_I<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <load>.
    Found 16-bit register for signal <divt>.
    Found 8-bit register for signal <tx_data>.
    Found 16-bit register for signal <divr>.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <MiniUART> synthesized.

Synthesizing Unit <rx_unit>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\rxd.v".
        IDLE = 32'b00000000000000000000000000000000
        START = 32'b00000000000000000000000000000001
        BIT_RECV = 32'b00000000000000000000000000000010
        STOP = 32'b00000000000000000000000000000011
        WAIT_IDLE = 32'b00000000000000000000000000000100
    Found 3-bit register for signal <cnt_sample>.
    Found 3-bit register for signal <cnt_bits>.
    Found 3-bit register for signal <fsm>.
    Found 8-bit register for signal <byte>.
    Found 1-bit register for signal <clk_rf_av>.
    Found 1-bit register for signal <rf_av>.
    Found 3-bit subtractor for signal <GND_29_o_GND_29_o_sub_8_OUT<2:0>> created at line 62.
    Found 3-bit subtractor for signal <GND_29_o_GND_29_o_sub_15_OUT<2:0>> created at line 73.
    Found 3-bit 7-to-1 multiplexer for signal <fsm[2]_GND_29_o_wide_mux_16_OUT> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <rx_unit> synthesized.

Synthesizing Unit <tx_unit>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\txd.v".
    Summary:
	no macro.
Unit <tx_unit> synthesized.

Synthesizing Unit <ctrl_shift>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\txd.v".
        IDLE = 0
        SHIFT = 1
    Found 4-bit register for signal <cnt_tx>.
    Found 1-bit register for signal <fsm>.
    Found 4-bit subtractor for signal <GND_31_o_GND_31_o_sub_6_OUT<3:0>> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <ctrl_shift> synthesized.

Synthesizing Unit <trans_reg>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\txd.v".
    Found 1-bit register for signal <t_reg<9>>.
    Found 1-bit register for signal <t_reg<8>>.
    Found 1-bit register for signal <t_reg<7>>.
    Found 1-bit register for signal <t_reg<6>>.
    Found 1-bit register for signal <t_reg<5>>.
    Found 1-bit register for signal <t_reg<4>>.
    Found 1-bit register for signal <t_reg<3>>.
    Found 1-bit register for signal <t_reg<2>>.
    Found 1-bit register for signal <t_reg<1>>.
    Found 1-bit register for signal <t_reg<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <trans_reg> synthesized.

Synthesizing Unit <divisor>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\utils.v".
        size_cnt_rx = 16
        size_cnt_tx = 16
    Summary:
	no macro.
Unit <divisor> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\utils.v".
        size_cnt = 16
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <q>.
    Found 16-bit subtractor for signal <GND_36_o_GND_36_o_sub_2_OUT<15:0>> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <Switches>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\Switches.v".
    Found 64-bit register for signal <switch64>.
    Found 3-bit comparator lessequal for signal <n0000> created at line 37
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Switches> synthesized.

Synthesizing Unit <LED>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\LED.v".
    Found 32-bit register for signal <RD>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <LED> synthesized.

Synthesizing Unit <Digitaltube>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\Digitaltube.v".
    Found 36-bit register for signal <data>.
    Found 10-bit register for signal <counter>.
    Found 32-bit register for signal <i>.
    Found 11-bit adder for signal <n0226[10:0]> created at line 48.
    Found 32-bit adder for signal <i[31]_GND_40_o_add_132_OUT> created at line 146.
    Found 4x4-bit Read Only RAM for signal <sel1>
    Found 16x8-bit Read Only RAM for signal <digital_tube0>
    Found 16x8-bit Read Only RAM for signal <digital_tube1>
    Found 16x8-bit Read Only RAM for signal <digital_tube2>
    Summary:
	inferred   4 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <Digitaltube> synthesized.

Synthesizing Unit <Buttons>.
    Related source file is "D:\tongt\Desktop\P8\P8_5.0\Buttons.v".
    Found 32-bit register for signal <RD>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Buttons> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 3
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 26
 11-bit adder                                          : 1
 16-bit subtractor                                     : 2
 2-bit subtractor                                      : 3
 3-bit subtractor                                      : 3
 32-bit adder                                          : 5
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 6
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 6-bit subtractor                                      : 2
# Registers                                            : 113
 1-bit register                                        : 56
 10-bit register                                       : 1
 1024-bit register                                     : 1
 16-bit register                                       : 4
 2-bit register                                        : 3
 3-bit register                                        : 3
 32-bit register                                       : 27
 36-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 11
 6-bit register                                        : 2
 64-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 78
 1-bit comparator not equal                            : 2
 2-bit comparator greater                              : 8
 3-bit comparator greater                              : 14
 3-bit comparator lessequal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 27
 5-bit comparator equal                                : 17
# Multiplexers                                         : 358
 1-bit 2-to-1 multiplexer                              : 170
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 15
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 114
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 5
 36-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 26
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 4
 32-bit shifter logical right                          : 2
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <wrapper.ngc>.
Reading core <FIFO.ngc>.
Reading core <ipcore_dir/InstructionMemory.ngc>.
Reading core <ipcore_dir/DataMemory.ngc>.
Loading core <FIFO> for timing and area information for instance <FIFO_wrapper/fifo>.
Loading core <wrapper> for timing and area information for instance <wrapper>.
Loading core <InstructionMemory> for timing and area information for instance <InstructionMemory>.
Loading core <DataMemory> for timing and area information for instance <DataMemory>.
INFO:Xst:2261 - The FF/Latch <RD_8> in Unit <Buttons> is equivalent to the following 23 FFs/Latches, which will be removed : <RD_9> <RD_10> <RD_11> <RD_12> <RD_13> <RD_14> <RD_15> <RD_16> <RD_17> <RD_18> <RD_19> <RD_20> <RD_21> <RD_22> <RD_23> <RD_24> <RD_25> <RD_26> <RD_27> <RD_28> <RD_29> <RD_30> <RD_31> 
WARNING:Xst:1710 - FF/Latch <RD_8> (without init value) has a constant value of 0 in block <Buttons>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ExcCode_FD_0> (without init value) has a constant value of 0 in block <IF_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ExcCode_FD_1> (without init value) has a constant value of 0 in block <IF_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ExcCode_FD_3> (without init value) has a constant value of 0 in block <IF_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ExcCode_FD_4> (without init value) has a constant value of 0 in block <IF_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <RD<31:8>> (without init value) have a constant value of 0 in block <Buttons>.

Synthesizing (advanced) Unit <Digitaltube>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <counter> prevents it from being combined with the RAM <Mram_sel1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sel1>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <data> prevents it from being combined with the RAM <Mram_digital_tube2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data<35:32>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digital_tube2> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digital_tube0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <trans0>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digital_tube0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digital_tube1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <trans1>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digital_tube1> |          |
    -----------------------------------------------------------------------
Unit <Digitaltube> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <ctrl_shift>.
The following registers are absorbed into counter <cnt_tx>: 1 register on signal <cnt_tx>.
Unit <ctrl_shift> synthesized (advanced).

Synthesizing (advanced) Unit <rx_unit>.
The following registers are absorbed into counter <cnt_bits>: 1 register on signal <cnt_bits>.
Unit <rx_unit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 3
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 21
 11-bit adder                                          : 1
 2-bit subtractor                                      : 3
 3-bit subtractor                                      : 2
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 6
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 6-bit subtractor                                      : 2
# Counters                                             : 5
 16-bit down counter                                   : 2
 3-bit down counter                                    : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 2087
 Flip-Flops                                            : 2087
# Comparators                                          : 76
 1-bit comparator not equal                            : 2
 2-bit comparator greater                              : 8
 3-bit comparator greater                              : 12
 3-bit comparator lessequal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 27
 5-bit comparator equal                                : 17
# Multiplexers                                         : 442
 1-bit 2-to-1 multiplexer                              : 234
 1-bit 3-to-1 multiplexer                              : 32
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 111
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 5
 36-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 26
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 4
 32-bit shifter logical right                          : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <IR_DE_16> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A2_DE_0> 
INFO:Xst:2261 - The FF/Latch <IR_DE_21> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A1_DE_0> 
INFO:Xst:2261 - The FF/Latch <IR_DE_25> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A1_DE_4> 
INFO:Xst:2261 - The FF/Latch <IR_DE_20> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A2_DE_4> 
INFO:Xst:2261 - The FF/Latch <IR_DE_19> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A2_DE_3> 
INFO:Xst:2261 - The FF/Latch <IR_DE_24> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A1_DE_3> 
INFO:Xst:2261 - The FF/Latch <IR_DE_18> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A2_DE_2> 
INFO:Xst:2261 - The FF/Latch <IR_DE_23> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A1_DE_2> 
INFO:Xst:2261 - The FF/Latch <IR_DE_17> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A2_DE_1> 
INFO:Xst:2261 - The FF/Latch <IR_DE_22> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <A1_DE_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Bridge/Timer/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2677 - Node <EX_MEM/PC4_EM_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <EX_MEM/PC4_EM_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:1710 - FF/Latch <CP0/epc_0> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CP0/epc_1> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance CLOCK/pll_base_inst in unit CLOCK/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <mips> ...

Optimizing unit <Bridge> ...

Optimizing unit <Timer> ...

Optimizing unit <MiniUART> ...

Optimizing unit <rx_unit> ...

Optimizing unit <trans_reg> ...

Optimizing unit <ctrl_shift> ...

Optimizing unit <LED> ...

Optimizing unit <Digitaltube> ...
WARNING:Xst:2677 - Node <counter_2> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_3> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_4> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_5> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_6> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_7> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_8> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_9> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_2> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_3> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_4> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_5> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_6> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_7> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_8> of sequential type is unconnected in block <Digitaltube>.
WARNING:Xst:2677 - Node <counter_9> of sequential type is unconnected in block <Digitaltube>.

Optimizing unit <Switches> ...

Optimizing unit <Buttons> ...

Optimizing unit <CPU> ...

Optimizing unit <PC> ...

Optimizing unit <IF_ID> ...

Optimizing unit <GRF> ...

Optimizing unit <ID_EX> ...

Optimizing unit <DM> ...

Optimizing unit <NPC> ...

Optimizing unit <Controller> ...

Optimizing unit <Forward> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <CPU/EX_MEM/ExcCode_EM_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/IF_ID/ExcCode_FD_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/IF_ID/ExcCode_FD_3> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/IF_ID/ExcCode_FD_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/IF_ID/ExcCode_FD_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/ID_EX/ExcCode_DE_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/ID_EX/ExcCode_DE_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CPU/ID_EX/PC4_DE_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <CPU/ID_EX/PC4_DE_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_3> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_2> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Bridge/Timer/mem<0>_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CPU/GRF/register_0_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CPU/EX_MEM/IR_EM_20> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <CPU/EX_MEM/A2_EM_4> 
INFO:Xst:2261 - The FF/Latch <CPU/EX_MEM/IR_EM_16> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <CPU/EX_MEM/A2_EM_0> 
INFO:Xst:2261 - The FF/Latch <CPU/EX_MEM/IR_EM_17> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <CPU/EX_MEM/A2_EM_1> 
INFO:Xst:2261 - The FF/Latch <CPU/EX_MEM/IR_EM_18> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <CPU/EX_MEM/A2_EM_2> 
INFO:Xst:2261 - The FF/Latch <CPU/EX_MEM/IR_EM_19> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <CPU/EX_MEM/A2_EM_3> 
INFO:Xst:2261 - The FF/Latch <CPU/ID_EX/ExcCode_DE_3> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <CPU/ID_EX/ExcCode_DE_1> 
INFO:Xst:2261 - The FF/Latch <CPU/IF_ID/PC4_FD_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <CPU/IF_ID/PC8_FD_0> 
INFO:Xst:2261 - The FF/Latch <CPU/IF_ID/PC4_FD_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <CPU/IF_ID/PC8_FD_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FIFO_wrapper/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
FlipFlop CPU/EX_MEM/ALUResult_EM_22 has been replicated 1 time(s)
FlipFlop CPU/EX_MEM/ALUResult_EM_23 has been replicated 1 time(s)
FlipFlop CPU/EX_MEM/IR_EM_11 has been replicated 1 time(s)
FlipFlop CPU/EX_MEM/IR_EM_12 has been replicated 1 time(s)
FlipFlop CPU/ID_EX/IR_DE_10 has been replicated 1 time(s)
FlipFlop CPU/ID_EX/IR_DE_6 has been replicated 1 time(s)
FlipFlop CPU/ID_EX/IR_DE_7 has been replicated 1 time(s)
FlipFlop CPU/ID_EX/IR_DE_8 has been replicated 1 time(s)
FlipFlop CPU/ID_EX/IR_DE_9 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_16 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_17 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_18 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_19 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_21 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_22 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_23 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_24 has been replicated 1 time(s)
FlipFlop CPU/IF_ID/IR_FD_25 has been replicated 1 time(s)
FlipFlop CPU/MEM_WB/WriteAddr_MW_0 has been replicated 2 time(s)
FlipFlop CPU/MEM_WB/WriteAddr_MW_2 has been replicated 1 time(s)
FlipFlop CPU/MEM_WB/WriteAddr_MW_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2083
 Flip-Flops                                            : 2083

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6328
#      GND                         : 6
#      INV                         : 237
#      LUT1                        : 70
#      LUT2                        : 98
#      LUT3                        : 1624
#      LUT4                        : 443
#      LUT5                        : 848
#      LUT6                        : 1883
#      MUXCY                       : 622
#      MUXF7                       : 139
#      VCC                         : 5
#      XORCY                       : 353
# FlipFlops/Latches                : 2265
#      FD                          : 491
#      FDC                         : 49
#      FDCE                        : 1088
#      FDE                         : 116
#      FDP                         : 12
#      FDPE                        : 36
#      FDR                         : 184
#      FDRE                        : 255
#      FDSE                        : 34
# RAMS                             : 12
#      RAMB16BWER                  : 12
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 143
#      IBUF                        : 75
#      IBUFG                       : 1
#      OBUF                        : 67
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2265  out of  126576     1%  
 Number of Slice LUTs:                 5203  out of  63288     8%  
    Number used as Logic:              5203  out of  63288     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6377
   Number with an unused Flip Flop:    4112  out of   6377    64%  
   Number with an unused LUT:          1174  out of   6377    18%  
   Number of fully used LUT-FF pairs:  1091  out of   6377    17%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                         143
 Number of bonded IOBs:                 143  out of    480    29%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               12  out of    268     4%  
    Number using Block RAM only:         12
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                             | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
CLOCK/pll_base_inst/CLKOUT0        | BUFG                                                                                                                                              | 2268  |
Bridge/MiniUART/U_RX_UNIT/clk_rf_av| NONE(Bridge/MiniUART/U_RX_UNIT/rf_av)                                                                                                             | 1     |
CLOCK/pll_base_inst/CLKOUT1        | BUFG                                                                                                                                              | 8     |
CPU/IM/InstructionMemory/N1        | NONE(CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 4     |
CPU/DM/DataMemory/N1               | NONE(CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram)     | 4     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.413ns (Maximum Frequency: 64.880MHz)
   Minimum input arrival time before clock: 7.200ns
   Maximum output required time after clock: 7.394ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK/pll_base_inst/CLKOUT0'
  Clock period: 15.413ns (frequency: 64.880MHz)
  Total number of paths / destination ports: 113158257 / 4087
-------------------------------------------------------------------------
Delay:               15.413ns (Levels of Logic = 11)
  Source:            CPU/MEM_WB/IR_MW_16 (FF)
  Destination:       CPU/EX_MEM/ALUResult_EM_17 (FF)
  Source Clock:      CLOCK/pll_base_inst/CLKOUT0 rising
  Destination Clock: CLOCK/pll_base_inst/CLKOUT0 rising

  Data Path: CPU/MEM_WB/IR_MW_16 to CPU/EX_MEM/ALUResult_EM_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  CPU/MEM_WB/IR_MW_16 (CPU/MEM_WB/IR_MW_16)
     LUT6:I0->O            1   0.254   0.910  CPU/Controller_W/JALR_SW1 (N364)
     LUT6:I3->O            8   0.235   0.944  CPU/Controller_W/JALR (CPU/Controller_W/JALR)
     LUT6:I5->O           43   0.254   1.704  CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1 (CPU/Jump_W[2]_Jump_W[2]_OR_321_o1)
     LUT5:I4->O           39   0.254   1.637  CPU/mux10161 (CPU/WriteReg_Data_W<24>)
     LUT6:I5->O           10   0.254   1.008  CPU/MFRTE<24>1 (CPU/MFRTE<24>)
     LUT3:I2->O            5   0.254   1.117  CPU/Mmux_MFRTE[31]_EXT_E[31]_mux_23_OUT171_1 (CPU/Mmux_MFRTE[31]_EXT_E[31]_mux_23_OUT171)
     LUT6:I2->O           10   0.254   1.116  CPU/ALU/Sh1171 (CPU/ALU/Sh117)
     LUT6:I4->O            1   0.250   0.790  CPU/ALU/Sh2731_F (N733)
     LUT3:I1->O            1   0.250   0.958  CPU/ALU/Sh27311 (CPU/ALU/Sh273)
     LUT6:I2->O            1   0.254   0.682  CPU/ALU/ALUOp<3>_714 (CPU/ALU/ALUOp<3>_714)
     LUT5:I4->O            1   0.254   0.000  CPU/ALU/ALUOp<3>81 (CPU/ALUResult_E<17>)
     FDR:D                     0.074          CPU/EX_MEM/ALUResult_EM_17
    ----------------------------------------
    Total                     15.413ns (3.366ns logic, 12.047ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bridge/MiniUART/U_RX_UNIT/clk_rf_av'
  Clock period: 7.935ns (frequency: 126.021MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.935ns (Levels of Logic = 5)
  Source:            Bridge/MiniUART/U_RX_UNIT/rf_av (FF)
  Destination:       Bridge/MiniUART/U_RX_UNIT/rf_av (FF)
  Source Clock:      Bridge/MiniUART/U_RX_UNIT/clk_rf_av rising
  Destination Clock: Bridge/MiniUART/U_RX_UNIT/clk_rf_av rising

  Data Path: Bridge/MiniUART/U_RX_UNIT/rf_av to Bridge/MiniUART/U_RX_UNIT/rf_av
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.766  Bridge/MiniUART/U_RX_UNIT/rf_av (Bridge/MiniUART/U_RX_UNIT/rf_av)
     LUT4:I3->O            4   0.254   1.080  CPU/CP0/IntReq_SW0 (N204)
     LUT6:I2->O            3   0.254   0.994  CPU/CP0/n0014<6>_SW0 (N592)
     LUT6:I3->O            2   0.235   0.726  CPU/CP0/Interrupt1_1 (CPU/CP0/Interrupt1)
     LUT6:I5->O           28   0.254   1.453  CPU/PrWe (PrWe)
     LUT4:I3->O            1   0.254   0.681  Bridge/MiniUART/U_RX_UNIT/rst_over_read_OR_322_o1 (Bridge/MiniUART/U_RX_UNIT/rst_over_read_OR_322_o)
     FDC:CLR                   0.459          Bridge/MiniUART/U_RX_UNIT/rf_av
    ----------------------------------------
    Total                      7.935ns (2.235ns logic, 5.700ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 2153 / 2153
-------------------------------------------------------------------------
Offset:              7.200ns (Levels of Logic = 2)
  Source:            sys_rstn (PAD)
  Destination:       Bridge/Timer/state_FSM_FFd1 (FF)
  Destination Clock: CLOCK/pll_base_inst/CLKOUT0 rising

  Data Path: sys_rstn to Bridge/Timer/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           459   1.328   2.453  sys_rstn_IBUF (sys_rstn_IBUF)
     INV:I->O           1387   0.255   2.705  sys_rstn_INV_232_o1_INV_0 (sys_rstn_INV_232_o)
     FDRE:R                    0.459          Bridge/Timer/mem<0>_3
    ----------------------------------------
    Total                      7.200ns (2.042ns logic, 5.158ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bridge/MiniUART/U_RX_UNIT/clk_rf_av'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.452ns (Levels of Logic = 2)
  Source:            sys_rstn (PAD)
  Destination:       Bridge/MiniUART/U_RX_UNIT/rf_av (FF)
  Destination Clock: Bridge/MiniUART/U_RX_UNIT/clk_rf_av rising

  Data Path: sys_rstn to Bridge/MiniUART/U_RX_UNIT/rf_av
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           459   1.328   2.730  sys_rstn_IBUF (sys_rstn_IBUF)
     LUT4:I0->O            1   0.254   0.681  Bridge/MiniUART/U_RX_UNIT/rst_over_read_OR_322_o1 (Bridge/MiniUART/U_RX_UNIT/rst_over_read_OR_322_o)
     FDC:CLR                   0.459          Bridge/MiniUART/U_RX_UNIT/rf_av
    ----------------------------------------
    Total                      5.452ns (2.041ns logic, 3.411ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 414 / 63
-------------------------------------------------------------------------
Offset:              7.394ns (Levels of Logic = 3)
  Source:            Bridge/Digitaltube/counter_0 (FF)
  Destination:       digital_tube1<6> (PAD)
  Source Clock:      CLOCK/pll_base_inst/CLKOUT0 rising

  Data Path: Bridge/Digitaltube/counter_0 to digital_tube1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.525   1.582  Bridge/Digitaltube/counter_0 (Bridge/Digitaltube/counter_0)
     LUT6:I0->O            7   0.254   1.186  Bridge/Digitaltube/Mmux_trans141 (Bridge/Digitaltube/trans1<3>)
     LUT4:I0->O            1   0.254   0.681  Bridge/Digitaltube/Mram_digital_tube1111 (digital_tube1_1_OBUF)
     OBUF:I->O                 2.912          digital_tube1_1_OBUF (digital_tube1<1>)
    ----------------------------------------
    Total                      7.394ns (3.945ns logic, 3.449ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Bridge/MiniUART/U_RX_UNIT/clk_rf_av
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Bridge/MiniUART/U_RX_UNIT/clk_rf_av|    7.935|         |         |         |
CLOCK/pll_base_inst/CLKOUT0        |   12.961|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK/pll_base_inst/CLKOUT0
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Bridge/MiniUART/U_RX_UNIT/clk_rf_av|    9.439|         |         |         |
CLOCK/pll_base_inst/CLKOUT0        |   15.413|         |         |         |
CLOCK/pll_base_inst/CLKOUT1        |    8.608|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK/pll_base_inst/CLKOUT1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLOCK/pll_base_inst/CLKOUT0|   12.833|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 49.53 secs
 
--> 

Total memory usage is 4599728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  156 (   0 filtered)
Number of infos    :  110 (   0 filtered)

