#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564aa8f6dce0 .scope module, "tb_mod_reg16" "tb_mod_reg16" 2 12;
 .timescale -9 -11;
P_0x564aa8f64440 .param/l "N" 1 2 14, +C4<00000000000000000000000000010000>;
P_0x564aa8f64480 .param/l "period" 1 2 15, +C4<00000000000000000000000000010100>;
v0x564aa8f97e60_0 .var "clk", 0 0;
v0x564aa8f97f50_0 .var "i", 127 0;
v0x564aa8f98010_0 .var/i "index", 31 0;
v0x564aa8f980e0_0 .net "o", 127 0, v0x564aa8f5bef0_0;  1 drivers
v0x564aa8f981e0_0 .net "outp", 31 0, v0x564aa8f971c0_0;  1 drivers
v0x564aa8f98300_0 .var "read", 0 0;
v0x564aa8f983f0_0 .var "resetn", 0 0;
L_0x564aa8f984e0 .part v0x564aa8f5bef0_0, 0, 32;
S_0x564aa8f70f40 .scope module, "DUT" "mod_reg16" 2 26, 3 8 0, S_0x564aa8f6dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 128 "i"
    .port_info 4 /OUTPUT 128 "o"
P_0x564aa8f71110 .param/l "N" 1 3 13, +C4<00000000000000000000000000010000>;
v0x564aa8f5c250_0 .net "clk", 0 0, v0x564aa8f97e60_0;  1 drivers
v0x564aa8f5c560_0 .net "i", 127 0, v0x564aa8f97f50_0;  1 drivers
v0x564aa8f5bbe0_0 .var/i "index", 31 0;
v0x564aa8f5bef0_0 .var "o", 127 0;
v0x564aa8f62d10_0 .net "read", 0 0, v0x564aa8f98300_0;  1 drivers
v0x564aa8f653f0_0 .net "resetn", 0 0, v0x564aa8f983f0_0;  1 drivers
E_0x564aa8f6be90 .event posedge, v0x564aa8f5c250_0;
S_0x564aa8f96bf0 .scope module, "DUT4" "mod_reg4" 2 31, 4 8 0, S_0x564aa8f6dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 32 "i"
    .port_info 4 /OUTPUT 32 "o"
P_0x564aa8f96de0 .param/l "N" 1 4 13, +C4<00000000000000000000000000000100>;
v0x564aa8f96f30_0 .net "clk", 0 0, v0x564aa8f97e60_0;  alias, 1 drivers
v0x564aa8f97000_0 .net "i", 31 0, L_0x564aa8f984e0;  1 drivers
v0x564aa8f970d0_0 .var/i "index", 31 0;
v0x564aa8f971c0_0 .var "o", 31 0;
v0x564aa8f972b0_0 .net "read", 0 0, v0x564aa8f98300_0;  alias, 1 drivers
v0x564aa8f973a0_0 .net "resetn", 0 0, v0x564aa8f983f0_0;  alias, 1 drivers
S_0x564aa8f97500 .scope task, "enableRead" "enableRead" 2 60, 2 60 0, S_0x564aa8f6dce0;
 .timescale -9 -11;
TD_tb_mod_reg16.enableRead ;
    %vpi_call 2 62 "$display", "Enabling read signal" {0 0 0};
    %wait E_0x564aa8f6be90;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564aa8f98300_0, 0, 1;
    %wait E_0x564aa8f6be90;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564aa8f98300_0, 0, 1;
    %end;
S_0x564aa8f976d0 .scope task, "enableResetn" "enableResetn" 2 51, 2 51 0, S_0x564aa8f6dce0;
 .timescale -9 -11;
TD_tb_mod_reg16.enableResetn ;
    %wait E_0x564aa8f6be90;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564aa8f983f0_0, 0, 1;
    %wait E_0x564aa8f6be90;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564aa8f983f0_0, 0, 1;
    %end;
S_0x564aa8f978a0 .scope task, "test_print" "test_print" 2 88, 2 88 0, S_0x564aa8f6dce0;
 .timescale -9 -11;
TD_tb_mod_reg16.test_print ;
    %delay 2000, 0;
    %vpi_call 2 91 "$display", "Value: %h \012", &PV<v0x564aa8f980e0_0, 0, 32> {0 0 0};
    %vpi_call 2 92 "$display", "Values o: %h \012", v0x564aa8f980e0_0 {0 0 0};
    %vpi_call 2 93 "$stop" {0 0 0};
    %end;
S_0x564aa8f97ac0 .scope task, "test_read" "test_read" 2 98, 2 98 0, S_0x564aa8f6dce0;
 .timescale -9 -11;
TD_tb_mod_reg16.test_read ;
    %delay 2000, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564aa8f98010_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x564aa8f98010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 2000, 0;
    %load/vec4 v0x564aa8f97f50_0;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x564aa8f981e0_0;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x564aa8f981e0_0;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 106 "$display", "Correct value: %h \012", S<0,vec4,u8> {1 0 0};
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x564aa8f97f50_0;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x564aa8f981e0_0;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 108 "$display", "Expected value: %h ;; Value read: %h ;; Pos: %d \012", S<1,vec4,u8>, S<0,vec4,u8>, v0x564aa8f98010_0 {2 0 0};
T_3.3 ;
    %load/vec4 v0x564aa8f98010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564aa8f98010_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 110 "$stop" {0 0 0};
    %end;
S_0x564aa8f97c90 .scope task, "test_resetn" "test_resetn" 2 70, 2 70 0, S_0x564aa8f6dce0;
 .timescale -9 -11;
TD_tb_mod_reg16.test_resetn ;
    %load/vec4 v0x564aa8f983f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564aa8f98010_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x564aa8f98010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.7, 5;
    %delay 2000, 0;
    %load/vec4 v0x564aa8f980e0_0;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x564aa8f980e0_0;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 79 "$display", "Correct value in position %d \012", S<0,vec4,u8> {1 0 0};
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x564aa8f980e0_0;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 81 "$display", "Something not working properly. Value: %h ; Pos: %d \012", S<0,vec4,u8>, v0x564aa8f98010_0 {1 0 0};
T_4.9 ;
    %load/vec4 v0x564aa8f98010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564aa8f98010_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
T_4.4 ;
    %vpi_call 2 84 "$stop" {0 0 0};
    %end;
    .scope S_0x564aa8f70f40;
T_5 ;
    %wait E_0x564aa8f6be90;
    %load/vec4 v0x564aa8f653f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564aa8f5bbe0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x564aa8f5bbe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x564aa8f5bbe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x564aa8f5bef0_0, 4, 8;
    %load/vec4 v0x564aa8f5bbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564aa8f5bbe0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x564aa8f62d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564aa8f5bbe0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x564aa8f5bbe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x564aa8f5c560_0;
    %load/vec4 v0x564aa8f5bbe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x564aa8f5bbe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x564aa8f5bef0_0, 4, 8;
    %load/vec4 v0x564aa8f5bbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564aa8f5bbe0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564aa8f96bf0;
T_6 ;
    %wait E_0x564aa8f6be90;
    %load/vec4 v0x564aa8f973a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564aa8f970d0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x564aa8f970d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x564aa8f970d0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x564aa8f971c0_0, 4, 8;
    %load/vec4 v0x564aa8f970d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564aa8f970d0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564aa8f972b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564aa8f970d0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x564aa8f970d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x564aa8f97000_0;
    %load/vec4 v0x564aa8f970d0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x564aa8f970d0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x564aa8f971c0_0, 4, 8;
    %load/vec4 v0x564aa8f970d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564aa8f970d0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564aa8f6dce0;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v0x564aa8f97e60_0;
    %nor/r;
    %store/vec4 v0x564aa8f97e60_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564aa8f6dce0;
T_8 ;
    %vpi_call 2 42 "$dumpfile", "wv_testConnection.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564aa8f6dce0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564aa8f97f50_0, 4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564aa8f98010_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x564aa8f98010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x564aa8f97f50_0;
    %load/vec4 v0x564aa8f98010_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %addi 1, 0, 8;
    %load/vec4 v0x564aa8f98010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x564aa8f97f50_0, 4, 8;
    %load/vec4 v0x564aa8f98010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564aa8f98010_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x564aa8f6dce0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564aa8f97e60_0, 0, 1;
    %fork TD_tb_mod_reg16.enableResetn, S_0x564aa8f976d0;
    %join;
    %fork TD_tb_mod_reg16.enableRead, S_0x564aa8f97500;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564aa8f98300_0, 0, 1;
    %fork TD_tb_mod_reg16.test_read, S_0x564aa8f97ac0;
    %join;
    %vpi_call 2 123 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test_connectingModules.sv";
    "./../design/mod_reg16.sv";
    "./../design/mod_reg4.sv";
