// Seed: 3241223884
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout reg id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_7 <= (-1);
endmodule
module module_1 (
    input wor id_0
    , id_9,
    output supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri1 id_7
);
  logic id_10;
  reg   id_11;
  always id_11 <= id_6;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_9,
      id_9,
      id_9,
      id_11
  );
endmodule
