// Seed: 188430898
`celldefine
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input  logic id_1,
    output logic id_2
);
  logic id_3;
endmodule
