Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Sep 13 20:55:28 2022
| Host         : jakob-G550JK running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          
TIMING-23  Warning   Combinational loop found       1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1600)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1600)
------------------------
 There are 1600 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    992.548        0.000                      0                  316        0.106        0.000                      0                  316        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       992.548        0.000                      0                  316        0.106        0.000                      0                  316        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      992.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             992.548ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_B_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 2.246ns (32.614%)  route 4.641ns (67.386%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 1004.807 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           0.647     6.270    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.777 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.777    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.111 r  vga_inst/hsync_inst/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.661     7.773    vga_inst/hsync_inst/minusOp_carry__0_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.303     8.076 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.650     8.726    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.850    vga_inst/hsync_inst_n_4
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.248 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          0.736     9.984    vga_inst/hsync_inst/CO[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.108 r  vga_inst/hsync_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.946    12.054    vga_inst/hsync_inst_n_17
    SLICE_X13Y91         FDRE                                         r  vga_inst/VGA_B_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.436  1004.807    vga_inst/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  vga_inst/VGA_B_reg[3]/C
                         clock pessimism              0.259  1005.066    
                         clock uncertainty           -0.035  1005.031    
    SLICE_X13Y91         FDRE (Setup_fdre_C_R)       -0.429  1004.602    vga_inst/VGA_B_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.602    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                992.548    

Slack (MET) :             992.548ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 2.246ns (32.614%)  route 4.641ns (67.386%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 1004.807 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           0.647     6.270    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.777 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.777    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.111 r  vga_inst/hsync_inst/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.661     7.773    vga_inst/hsync_inst/minusOp_carry__0_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.303     8.076 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.650     8.726    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.850    vga_inst/hsync_inst_n_4
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.248 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          0.736     9.984    vga_inst/hsync_inst/CO[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.108 r  vga_inst/hsync_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.946    12.054    vga_inst/hsync_inst_n_17
    SLICE_X13Y91         FDRE                                         r  vga_inst/VGA_G_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.436  1004.807    vga_inst/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  vga_inst/VGA_G_reg[3]/C
                         clock pessimism              0.259  1005.066    
                         clock uncertainty           -0.035  1005.031    
    SLICE_X13Y91         FDRE (Setup_fdre_C_R)       -0.429  1004.602    vga_inst/VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.602    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                992.548    

Slack (MET) :             992.680ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_B_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.246ns (33.251%)  route 4.509ns (66.749%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 1004.807 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           0.647     6.270    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.777 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.777    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.111 r  vga_inst/hsync_inst/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.661     7.773    vga_inst/hsync_inst/minusOp_carry__0_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.303     8.076 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.650     8.726    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.850    vga_inst/hsync_inst_n_4
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.248 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          0.736     9.984    vga_inst/hsync_inst/CO[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.108 r  vga_inst/hsync_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.814    11.922    vga_inst/hsync_inst_n_17
    SLICE_X15Y91         FDRE                                         r  vga_inst/VGA_B_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.436  1004.807    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y91         FDRE                                         r  vga_inst/VGA_B_reg[0]/C
                         clock pessimism              0.259  1005.066    
                         clock uncertainty           -0.035  1005.031    
    SLICE_X15Y91         FDRE (Setup_fdre_C_R)       -0.429  1004.602    vga_inst/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.602    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                992.680    

Slack (MET) :             992.680ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.246ns (33.251%)  route 4.509ns (66.749%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 1004.807 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           0.647     6.270    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.777 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.777    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.111 r  vga_inst/hsync_inst/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.661     7.773    vga_inst/hsync_inst/minusOp_carry__0_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.303     8.076 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.650     8.726    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.850    vga_inst/hsync_inst_n_4
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.248 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          0.736     9.984    vga_inst/hsync_inst/CO[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.108 r  vga_inst/hsync_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.814    11.922    vga_inst/hsync_inst_n_17
    SLICE_X15Y91         FDRE                                         r  vga_inst/VGA_G_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.436  1004.807    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y91         FDRE                                         r  vga_inst/VGA_G_reg[0]/C
                         clock pessimism              0.259  1005.066    
                         clock uncertainty           -0.035  1005.031    
    SLICE_X15Y91         FDRE (Setup_fdre_C_R)       -0.429  1004.602    vga_inst/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.602    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                992.680    

Slack (MET) :             992.738ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_B_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.246ns (33.561%)  route 4.446ns (66.439%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 1004.803 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           0.647     6.270    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.777 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.777    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.111 r  vga_inst/hsync_inst/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.661     7.773    vga_inst/hsync_inst/minusOp_carry__0_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.303     8.076 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.650     8.726    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.850    vga_inst/hsync_inst_n_4
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.248 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          0.736     9.984    vga_inst/hsync_inst/CO[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.108 r  vga_inst/hsync_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.751    11.860    vga_inst/hsync_inst_n_17
    SLICE_X15Y85         FDRE                                         r  vga_inst/VGA_B_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432  1004.803    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  vga_inst/VGA_B_reg[2]/C
                         clock pessimism              0.259  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X15Y85         FDRE (Setup_fdre_C_R)       -0.429  1004.598    vga_inst/VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                992.738    

Slack (MET) :             992.738ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.246ns (33.561%)  route 4.446ns (66.439%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 1004.803 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           0.647     6.270    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.777 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.777    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.111 r  vga_inst/hsync_inst/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.661     7.773    vga_inst/hsync_inst/minusOp_carry__0_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.303     8.076 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.650     8.726    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.850    vga_inst/hsync_inst_n_4
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.248 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          0.736     9.984    vga_inst/hsync_inst/CO[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.108 r  vga_inst/hsync_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.751    11.860    vga_inst/hsync_inst_n_17
    SLICE_X15Y85         FDRE                                         r  vga_inst/VGA_G_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432  1004.803    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  vga_inst/VGA_G_reg[2]/C
                         clock pessimism              0.259  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X15Y85         FDRE (Setup_fdre_C_R)       -0.429  1004.598    vga_inst/VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                992.738    

Slack (MET) :             992.738ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.246ns (33.561%)  route 4.446ns (66.439%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 1004.803 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           0.647     6.270    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.777 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.777    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.111 r  vga_inst/hsync_inst/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.661     7.773    vga_inst/hsync_inst/minusOp_carry__0_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.303     8.076 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.650     8.726    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.850    vga_inst/hsync_inst_n_4
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.248 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          0.736     9.984    vga_inst/hsync_inst/CO[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.108 r  vga_inst/hsync_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.751    11.860    vga_inst/hsync_inst_n_17
    SLICE_X15Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432  1004.803    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  vga_inst/VGA_R_reg[2]/C
                         clock pessimism              0.259  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X15Y85         FDRE (Setup_fdre_C_R)       -0.429  1004.598    vga_inst/VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                992.738    

Slack (MET) :             993.016ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.246ns (35.023%)  route 4.167ns (64.977%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 1004.801 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           0.647     6.270    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X5Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.777 r  vga_inst/hsync_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.777    vga_inst/hsync_inst/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.111 r  vga_inst/hsync_inst/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.661     7.773    vga_inst/hsync_inst/minusOp_carry__0_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.303     8.076 r  vga_inst/hsync_inst/VGA_R0_carry_i_5/O
                         net (fo=1, routed)           0.650     8.726    vga_inst/hsync_inst/VGA_R0_carry_i_5_n_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.124     8.850 r  vga_inst/hsync_inst/VGA_R0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.850    vga_inst/hsync_inst_n_4
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.248 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          0.736     9.984    vga_inst/hsync_inst/CO[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124    10.108 r  vga_inst/hsync_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.472    11.580    vga_inst/hsync_inst_n_17
    SLICE_X15Y83         FDRE                                         r  vga_inst/VGA_R_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430  1004.801    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y83         FDRE                                         r  vga_inst/VGA_R_reg[0]/C
                         clock pessimism              0.259  1005.060    
                         clock uncertainty           -0.035  1005.025    
    SLICE_X15Y83         FDRE (Setup_fdre_C_R)       -0.429  1004.596    vga_inst/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.596    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                993.016    

Slack (MET) :             993.121ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/vsync_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 1.186ns (18.569%)  route 5.201ns (81.431%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 1004.868 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.065     6.688    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X6Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.812 f  vga_inst/hsync_inst/count[11]_i_4/O
                         net (fo=1, routed)           0.720     7.533    vga_inst/hsync_inst/count[11]_i_4_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.657 f  vga_inst/hsync_inst/count[11]_i_3/O
                         net (fo=2, routed)           0.715     8.372    vga_inst/hsync_inst/count[11]_i_3_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.150     8.522 r  vga_inst/hsync_inst/count[11]_i_2/O
                         net (fo=14, routed)          1.636    10.157    vga_inst/vsync_inst/count_reg[0]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.332    10.489 r  vga_inst/vsync_inst/count[9]_i_1__0/O
                         net (fo=10, routed)          1.065    11.555    vga_inst/vsync_inst/count[9]_i_1__0_n_0
    SLICE_X5Y83          FDRE                                         r  vga_inst/vsync_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.497  1004.868    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  vga_inst/vsync_inst/count_reg[0]/C
                         clock pessimism              0.272  1005.140    
                         clock uncertainty           -0.035  1005.105    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429  1004.676    vga_inst/vsync_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.676    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                993.121    

Slack (MET) :             993.253ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/vsync_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.186ns (18.960%)  route 5.069ns (81.040%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 1004.868 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.616     5.167    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.065     6.688    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X6Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.812 f  vga_inst/hsync_inst/count[11]_i_4/O
                         net (fo=1, routed)           0.720     7.533    vga_inst/hsync_inst/count[11]_i_4_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.657 f  vga_inst/hsync_inst/count[11]_i_3/O
                         net (fo=2, routed)           0.715     8.372    vga_inst/hsync_inst/count[11]_i_3_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.150     8.522 r  vga_inst/hsync_inst/count[11]_i_2/O
                         net (fo=14, routed)          1.636    10.157    vga_inst/vsync_inst/count_reg[0]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.332    10.489 r  vga_inst/vsync_inst/count[9]_i_1__0/O
                         net (fo=10, routed)          0.933    11.423    vga_inst/vsync_inst/count[9]_i_1__0_n_0
    SLICE_X7Y83          FDRE                                         r  vga_inst/vsync_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.497  1004.868    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  vga_inst/vsync_inst/count_reg[8]/C
                         clock pessimism              0.272  1005.140    
                         clock uncertainty           -0.035  1005.105    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429  1004.676    vga_inst/vsync_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                       1004.676    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                993.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 num_handler/number_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    num_handler/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  num_handler/number_reg[12]/Q
                         net (fo=1, routed)           0.054     1.670    display_inst/Q[12]
    SLICE_X8Y57          FDRE                                         r  display_inst/memory_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    display_inst/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  display_inst/memory_reg[12]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.076     1.563    display_inst/memory_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 num_handler/number_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    num_handler/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  num_handler/number_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  num_handler/number_reg[20]/Q
                         net (fo=1, routed)           0.117     1.732    display_inst/Q[20]
    SLICE_X8Y57          FDRE                                         r  display_inst/memory_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    display_inst/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  display_inst/memory_reg[20]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.063     1.573    display_inst/memory_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 num_handler/number_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    num_handler/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  num_handler/number_reg[10]/Q
                         net (fo=1, routed)           0.110     1.725    display_inst/Q[10]
    SLICE_X9Y56          FDRE                                         r  display_inst/memory_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.990    display_inst/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  display_inst/memory_reg[10]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.075     1.566    display_inst/memory_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_inst/vsync_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/vsync_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.583     1.496    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  vga_inst/vsync_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  vga_inst/vsync_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.110     1.747    vga_inst/vsync_inst/count_reg_n_0_[2]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  vga_inst/vsync_inst/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.792    vga_inst/vsync_inst/count[5]_i_1__0_n_0
    SLICE_X6Y82          FDRE                                         r  vga_inst/vsync_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.852     2.010    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  vga_inst/vsync_inst/count_reg[5]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.121     1.630    vga_inst/vsync_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_inst/vsync_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/vsync_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.495%)  route 0.112ns (37.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.583     1.496    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  vga_inst/vsync_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  vga_inst/vsync_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.112     1.749    vga_inst/vsync_inst/count_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  vga_inst/vsync_inst/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    vga_inst/vsync_inst/count[4]_i_1__0_n_0
    SLICE_X6Y82          FDRE                                         r  vga_inst/vsync_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.852     2.010    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  vga_inst/vsync_inst/count_reg[4]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.120     1.629    vga_inst/vsync_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 num_handler/number_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    num_handler/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  num_handler/number_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  num_handler/number_reg[18]/Q
                         net (fo=1, routed)           0.115     1.731    display_inst/Q[18]
    SLICE_X8Y56          FDRE                                         r  display_inst/memory_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.990    display_inst/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  display_inst/memory_reg[18]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.052     1.563    display_inst/memory_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 num_handler/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    num_handler/clk_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  num_handler/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  num_handler/number_reg[6]/Q
                         net (fo=1, routed)           0.115     1.754    display_inst/Q[6]
    SLICE_X8Y56          FDRE                                         r  display_inst/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.990    display_inst/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  display_inst/memory_reg[6]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.063     1.574    display_inst/memory_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_inst/hsync_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/column_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.038%)  route 0.134ns (41.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.498    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  vga_inst/hsync_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  vga_inst/hsync_inst/count_reg[3]/Q
                         net (fo=4, routed)           0.134     1.774    vga_inst/hsync_inst/count_reg_n_0_[3]
    SLICE_X6Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  vga_inst/hsync_inst/column_prev[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_inst/column[1]
    SLICE_X6Y85          FDRE                                         r  vga_inst/column_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     2.013    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  vga_inst/column_prev_reg[1]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.120     1.633    vga_inst/column_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_inst/vsync_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/vsync_inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.495    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  vga_inst/vsync_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  vga_inst/vsync_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.134     1.770    vga_inst/vsync_inst/count_reg_n_0_[1]
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.815 r  vga_inst/vsync_inst/q_i_2__0/O
                         net (fo=1, routed)           0.000     1.815    vga_inst/vsync_inst/q02_out
    SLICE_X6Y81          FDRE                                         r  vga_inst/vsync_inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.851     2.009    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  vga_inst/vsync_inst/q_reg/C
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.120     1.628    vga_inst/vsync_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 num_handler/number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_inst/memory_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    num_handler/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  num_handler/number_reg[8]/Q
                         net (fo=1, routed)           0.112     1.727    display_inst/Q[8]
    SLICE_X8Y57          FDRE                                         r  display_inst/memory_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    display_inst/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  display_inst/memory_reg[8]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.053     1.540    display_inst/memory_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X5Y57     display_inst/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X5Y57     display_inst/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X9Y56     display_inst/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y57     display_inst/memory_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X9Y56     display_inst/memory_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X6Y58     display_inst/memory_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y57     display_inst/memory_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X7Y58     display_inst/memory_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X8Y56     display_inst/memory_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X5Y57     display_inst/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X5Y57     display_inst/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X5Y57     display_inst/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X5Y57     display_inst/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X9Y56     display_inst/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X9Y56     display_inst/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y57     display_inst/memory_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X8Y57     display_inst/memory_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X9Y56     display_inst/memory_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X9Y56     display_inst/memory_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57     display_inst/index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57     display_inst/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57     display_inst/index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57     display_inst/index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y56     display_inst/index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y56     display_inst/index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57     display_inst/memory_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57     display_inst/memory_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y56     display_inst/memory_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y56     display_inst/memory_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.488ns  (logic 5.165ns (22.968%)  route 17.323ns (77.032%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1622, routed)       15.209    16.715    rst_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.124    16.839 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.114    18.953    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.535    22.488 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.488    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.858ns  (logic 5.370ns (25.747%)  route 15.487ns (74.253%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1622, routed)       13.674    15.180    rst_IBUF
    SLICE_X1Y34          LUT2 (Prop_lut2_I1_O)        0.118    15.298 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813    17.111    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.746    20.858 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.858    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.359ns  (logic 5.156ns (25.326%)  route 15.203ns (74.674%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1622, routed)       13.674    15.180    rst_IBUF
    SLICE_X1Y34          LUT2 (Prop_lut2_I1_O)        0.124    15.304 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.529    16.833    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526    20.359 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.359    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.027ns  (logic 5.165ns (27.144%)  route 13.863ns (72.856%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       11.329    12.835    display_inst/rst_IBUF
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.124    12.959 r  display_inst/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.534    15.493    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.535    19.027 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.027    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.920ns  (logic 5.372ns (28.393%)  route 13.548ns (71.607%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       10.161    11.666    display_inst/rst_IBUF
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.116    11.782 r  display_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387    15.170    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.750    18.920 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.920    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.559ns  (logic 5.372ns (28.943%)  route 13.187ns (71.057%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       11.329    12.835    display_inst/rst_IBUF
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.118    12.953 r  display_inst/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.859    14.811    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.748    18.559 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.559    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.343ns  (logic 5.421ns (29.554%)  route 12.922ns (70.446%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       11.053    12.559    display_inst/rst_IBUF
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.152    12.711 r  display_inst/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.868    14.580    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.763    18.343 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.343    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.054ns  (logic 5.176ns (28.671%)  route 12.878ns (71.329%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       11.048    12.554    display_inst/rst_IBUF
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.124    12.678 r  display_inst/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.829    14.508    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    18.054 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.054    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.715ns  (logic 5.350ns (30.200%)  route 12.365ns (69.800%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)        9.110    10.616    display_inst/rst_IBUF
    SLICE_X9Y52          LUT4 (Prop_lut4_I3_O)        0.118    10.734 r  display_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.255    13.989    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    17.715 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.715    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.019ns  (logic 5.167ns (30.360%)  route 11.852ns (69.640%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)        9.110    10.616    display_inst/rst_IBUF
    SLICE_X9Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.740 r  display_inst/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.742    13.482    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.537    17.019 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.019    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.529ns (64.483%)  route 0.842ns (35.517%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.500     0.758    SW_IBUF[0]
    SLICE_X1Y62          LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.146    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     2.371 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.371    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.509ns (63.003%)  route 0.886ns (36.997%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=25, routed)          0.604     0.841    SW_IBUF[3]
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.045     0.886 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.168    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     2.395 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.395    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.541ns (61.566%)  route 0.962ns (38.434%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          0.634     0.886    SW_IBUF[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     0.931 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.259    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.503 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.503    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.595ns (62.689%)  route 0.949ns (37.311%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  SW_IBUF[4]_inst/O
                         net (fo=23, routed)          0.555     0.797    SW_IBUF[4]
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.046     0.843 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.237    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.307     2.544 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.544    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.540ns (60.225%)  route 1.017ns (39.775%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[5]_inst/O
                         net (fo=23, routed)          0.492     0.751    SW_IBUF[5]
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.796 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.321    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.236     2.557 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.557    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.578ns (55.507%)  route 1.265ns (44.493%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=29, routed)          0.908     1.146    SW_IBUF[2]
    SLICE_X1Y62          LUT2 (Prop_lut2_I0_O)        0.044     1.190 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.547    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.296     2.843 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.843    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_CTS
                            (input port)
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.770ns  (logic 1.534ns (40.687%)  route 2.236ns (59.313%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  UART_CTS (IN)
                         net (fo=0)                   0.000     0.000    UART_CTS
    D3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 f  UART_CTS_IBUF_inst/O
                         net (fo=4, routed)           1.643     1.900    UART_CTS_IBUF
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.045     1.945 r  LED16_R_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.593     2.538    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.770 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.770    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.197ns  (logic 1.625ns (26.220%)  route 4.572ns (73.780%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=1622, routed)        3.268     3.541    display_inst/rst_IBUF
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.049     3.590 r  display_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.305     4.895    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.302     6.197 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.197    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.576ns  (logic 1.556ns (23.666%)  route 5.020ns (76.334%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=1622, routed)        4.172     4.445    display_inst/rst_IBUF
    SLICE_X9Y52          LUT4 (Prop_lut4_I3_O)        0.045     4.490 r  display_inst/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.848     5.338    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     6.576 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.576    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.868ns  (logic 1.608ns (23.421%)  route 5.259ns (76.579%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=1622, routed)        4.172     4.445    display_inst/rst_IBUF
    SLICE_X9Y52          LUT4 (Prop_lut4_I3_O)        0.048     4.493 r  display_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.087     5.581    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.287     6.868 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.868    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 4.594ns (38.818%)  route 7.240ns (61.182%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.620     5.171    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  display_inst/index_reg[0]/Q
                         net (fo=21, routed)          1.315     6.942    display_inst/index[0]
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.066 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.061     8.127    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  display_inst/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.137     9.388    display_inst/digit[2]
    SLICE_X6Y56          LUT4 (Prop_lut4_I1_O)        0.150     9.538 r  display_inst/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.727    13.265    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.740    17.005 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.005    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.578ns  (logic 4.367ns (37.721%)  route 7.211ns (62.279%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.620     5.171    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  display_inst/index_reg[0]/Q
                         net (fo=21, routed)          1.315     6.942    display_inst/index[0]
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.066 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.061     8.127    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  display_inst/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.137     9.388    display_inst/digit[2]
    SLICE_X6Y56          LUT4 (Prop_lut4_I1_O)        0.124     9.512 r  display_inst/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.698    13.210    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    16.750 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.750    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.061ns  (logic 4.594ns (41.536%)  route 6.467ns (58.464%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.620     5.171    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  display_inst/index_reg[0]/Q
                         net (fo=21, routed)          1.315     6.942    display_inst/index[0]
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.066 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.061     8.127    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  display_inst/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.921     9.173    display_inst/digit[2]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.152     9.325 r  display_inst/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.170    12.494    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.738    16.233 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.233    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.317ns  (logic 4.346ns (42.122%)  route 5.971ns (57.878%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.620     5.171    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  display_inst/index_reg[0]/Q
                         net (fo=21, routed)          1.315     6.942    display_inst/index[0]
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.066 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.061     8.127    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  display_inst/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.921     9.173    display_inst/digit[2]
    SLICE_X7Y56          LUT4 (Prop_lut4_I2_O)        0.124     9.297 r  display_inst/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.674    11.971    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    15.489 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.489    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 4.616ns (45.341%)  route 5.564ns (54.659%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.620     5.171    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  display_inst/index_reg[0]/Q
                         net (fo=21, routed)          1.315     6.942    display_inst/index[0]
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.066 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.061     8.127    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  display_inst/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.127     9.378    display_inst/digit[2]
    SLICE_X6Y56          LUT4 (Prop_lut4_I1_O)        0.152     9.530 r  display_inst/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.061    11.592    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.760    15.351 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.351    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 4.334ns (44.466%)  route 5.412ns (55.534%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.620     5.171    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  display_inst/index_reg[0]/Q
                         net (fo=21, routed)          1.315     6.942    display_inst/index[0]
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.066 r  display_inst/CA_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.061     8.127    display_inst/CA_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  display_inst/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.127     9.378    display_inst/digit[2]
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.124     9.502 r  display_inst/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.909    11.412    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    14.917 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.917    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_comm/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.760ns  (logic 4.545ns (46.573%)  route 5.214ns (53.427%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.104    uart_comm/clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  uart_comm/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  uart_comm/index_reg[1]/Q
                         net (fo=9, routed)           1.026     6.649    uart_comm/index_reg_n_0_[1]
    SLICE_X11Y60         LUT5 (Prop_lut5_I4_O)        0.154     6.803 r  uart_comm/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.639     7.441    uart_comm/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.327     7.768 r  uart_comm/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.549    11.318    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    14.864 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    14.864    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.660ns  (logic 4.366ns (45.199%)  route 5.294ns (54.801%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.555     5.106    display_inst/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  display_inst/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     5.562 r  display_inst/index_reg[2]/Q
                         net (fo=19, routed)          1.262     6.824    display_inst/index[2]
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124     6.948 r  display_inst/CA_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.093     8.041    display_inst/CA_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  display_inst/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.828     8.993    display_inst/digit[3]
    SLICE_X7Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  display_inst/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.111    11.228    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    14.767 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.767    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 4.348ns (45.539%)  route 5.199ns (54.461%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.620     5.171    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 f  display_inst/index_reg[0]/Q
                         net (fo=21, routed)          1.392     7.019    display_inst/index[0]
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.149     7.168 r  display_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.808    10.976    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.743    14.718 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.718    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 4.334ns (48.072%)  route 4.682ns (51.928%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.620     5.171    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 f  display_inst/index_reg[1]/Q
                         net (fo=20, routed)          1.426     7.054    display_inst/index[1]
    SLICE_X9Y52          LUT4 (Prop_lut4_I2_O)        0.152     7.206 r  display_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.255    10.461    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    14.187 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.187    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/hsync_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.433ns (77.907%)  route 0.406ns (22.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.501    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  vga_inst/hsync_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  vga_inst/hsync_inst/q_reg/Q
                         net (fo=2, routed)           0.406     2.072    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.341 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.341    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vsync_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.428ns (74.345%)  route 0.493ns (25.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.495    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  vga_inst/vsync_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  vga_inst/vsync_inst/q_reg/Q
                         net (fo=1, routed)           0.493     2.152    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     3.416 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.416    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.433ns (68.747%)  route 0.652ns (31.253%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.501    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display_inst/index_reg[1]/Q
                         net (fo=20, routed)          0.260     1.903    display_inst/index[1]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.948 r  display_inst/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.339    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.586 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.586    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.509ns (68.977%)  route 0.679ns (31.023%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.501    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display_inst/index_reg[1]/Q
                         net (fo=20, routed)          0.260     1.903    display_inst/index[1]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.948 r  display_inst/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.366    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.323     3.689 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.689    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.492ns (67.754%)  route 0.710ns (32.246%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.501    display_inst/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  display_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  display_inst/index_reg[0]/Q
                         net (fo=21, routed)          0.298     1.941    display_inst/index[0]
    SLICE_X4Y58          LUT4 (Prop_lut4_I1_O)        0.042     1.983 r  display_inst/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.394    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.309     3.703 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.703    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/memory_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.470ns (65.977%)  route 0.758ns (34.023%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.589     1.502    display_inst/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  display_inst/memory_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display_inst/memory_reg[24]/Q
                         net (fo=1, routed)           0.158     1.802    display_inst/data6[0]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  display_inst/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.082     1.928    display_inst/digit[0]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.973 r  display_inst/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.518     2.492    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.731 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.731    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/memory_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.438ns (62.928%)  route 0.847ns (37.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.589     1.502    display_inst/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  display_inst/memory_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.643 f  display_inst/memory_reg[24]/Q
                         net (fo=1, routed)           0.158     1.802    display_inst/data6[0]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045     1.847 f  display_inst/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.254     2.100    display_inst/digit[0]
    SLICE_X6Y56          LUT4 (Prop_lut4_I1_O)        0.045     2.145 r  display_inst/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.580    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.787 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.787    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.385ns (58.440%)  route 0.985ns (41.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  vga_inst/VGA_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/VGA_B_reg[2]/Q
                         net (fo=1, routed)           0.985     2.598    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.244     3.842 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.842    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.402ns (58.981%)  route 0.975ns (41.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.470    vga_inst/clk_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  vga_inst/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_inst/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.975     2.587    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.848 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.848    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.400ns (58.931%)  route 0.975ns (41.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.474    vga_inst/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  vga_inst/VGA_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vga_inst/VGA_B_reg[3]/Q
                         net (fo=1, routed)           0.975     2.591    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.259     3.849 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.849    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[4].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.077ns  (logic 2.592ns (9.939%)  route 23.485ns (90.061%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       19.609    21.115    random_byte_inst/generate_bits[4].rand_bit/generate_oscillators[127].oscillator_group.oscil/rst_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.152    21.267 r  random_byte_inst/generate_bits[4].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_13__726/O
                         net (fo=1, routed)           0.848    22.115    random_byte_inst/generate_bits[4].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain[0]
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.354    22.469 r  random_byte_inst/generate_bits[4].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.782    23.251    random_byte_inst/generate_bits[4].rand_bit/oscillators[127]
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.332    23.583 r  random_byte_inst/generate_bits[4].rand_bit/output_i_21/O
                         net (fo=1, routed)           0.789    24.372    random_byte_inst/generate_bits[4].rand_bit/output_i_21_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.496 r  random_byte_inst/generate_bits[4].rand_bit/output_i_4/O
                         net (fo=1, routed)           1.457    25.953    random_byte_inst/generate_bits[4].rand_bit/output_i_4_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I2_O)        0.124    26.077 r  random_byte_inst/generate_bits[4].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    26.077    random_byte_inst/generate_bits[4].rand_bit/output_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  random_byte_inst/generate_bits[4].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.448     4.820    random_byte_inst/generate_bits[4].rand_bit/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  random_byte_inst/generate_bits[4].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[6].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.520ns  (logic 2.587ns (11.487%)  route 19.933ns (88.513%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       16.810    18.316    random_byte_inst/generate_bits[6].rand_bit/generate_oscillators[173].oscillator_group.oscil/rst_IBUF
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.150    18.466 r  random_byte_inst/generate_bits[6].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain_inferred_i_17__441/O
                         net (fo=1, routed)           0.436    18.902    random_byte_inst/generate_bits[6].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain[0]
    SLICE_X47Y37         LUT1 (Prop_lut1_I0_O)        0.351    19.253 r  random_byte_inst/generate_bits[6].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.815    20.068    random_byte_inst/generate_bits[6].rand_bit/oscillators[173]
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.332    20.400 r  random_byte_inst/generate_bits[6].rand_bit/output_i_23/O
                         net (fo=1, routed)           0.842    21.242    random_byte_inst/generate_bits[6].rand_bit/output_i_23_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.366 r  random_byte_inst/generate_bits[6].rand_bit/output_i_5/O
                         net (fo=1, routed)           1.030    22.396    random_byte_inst/generate_bits[6].rand_bit/output_i_5_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    22.520 r  random_byte_inst/generate_bits[6].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    22.520    random_byte_inst/generate_bits[6].rand_bit/output_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  random_byte_inst/generate_bits[6].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.449     4.821    random_byte_inst/generate_bits[6].rand_bit/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  random_byte_inst/generate_bits[6].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[5].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.086ns  (logic 2.608ns (11.808%)  route 19.478ns (88.192%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       15.995    17.501    random_byte_inst/generate_bits[5].rand_bit/generate_oscillators[145].oscillator_group.oscil/rst_IBUF
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.146    17.647 r  random_byte_inst/generate_bits[5].rand_bit/generate_oscillators[145].oscillator_group.oscil/chain_inferred_i_7__1384/O
                         net (fo=1, routed)           0.469    18.116    random_byte_inst/generate_bits[5].rand_bit/generate_oscillators[145].oscillator_group.oscil/chain[0]
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.353    18.469 r  random_byte_inst/generate_bits[5].rand_bit/generate_oscillators[145].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.767    19.236    random_byte_inst/generate_bits[5].rand_bit/oscillators[145]
    SLICE_X56Y58         LUT6 (Prop_lut6_I3_O)        0.355    19.591 r  random_byte_inst/generate_bits[5].rand_bit/output_i_26/O
                         net (fo=1, routed)           1.147    20.738    random_byte_inst/generate_bits[5].rand_bit/output_i_26_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.862 r  random_byte_inst/generate_bits[5].rand_bit/output_i_5/O
                         net (fo=1, routed)           1.100    21.962    random_byte_inst/generate_bits[5].rand_bit/output_i_5_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.124    22.086 r  random_byte_inst/generate_bits[5].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    22.086    random_byte_inst/generate_bits[5].rand_bit/output_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  random_byte_inst/generate_bits[5].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.427     4.798    random_byte_inst/generate_bits[5].rand_bit/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  random_byte_inst/generate_bits[5].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[2].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.654ns  (logic 2.356ns (11.987%)  route 17.298ns (88.013%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       13.814    15.320    random_byte_inst/generate_bits[2].rand_bit/generate_oscillators[113].oscillator_group.oscil/rst_IBUF
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.152    15.472 r  random_byte_inst/generate_bits[2].rand_bit/generate_oscillators[113].oscillator_group.oscil/chain_inferred_i_17__367/O
                         net (fo=1, routed)           0.436    15.908    random_byte_inst/generate_bits[2].rand_bit/generate_oscillators[113].oscillator_group.oscil/chain[0]
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.326    16.234 r  random_byte_inst/generate_bits[2].rand_bit/generate_oscillators[113].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.902    17.136    random_byte_inst/generate_bits[2].rand_bit/oscillators[113]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.260 r  random_byte_inst/generate_bits[2].rand_bit/output_i_20/O
                         net (fo=1, routed)           1.243    18.504    random_byte_inst/generate_bits[2].rand_bit/output_i_20_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.628 r  random_byte_inst/generate_bits[2].rand_bit/output_i_4/O
                         net (fo=1, routed)           0.902    19.530    random_byte_inst/generate_bits[2].rand_bit/output_i_4_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    19.654 r  random_byte_inst/generate_bits[2].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    19.654    random_byte_inst/generate_bits[2].rand_bit/output_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  random_byte_inst/generate_bits[2].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.422     4.793    random_byte_inst/generate_bits[2].rand_bit/clk_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  random_byte_inst/generate_bits[2].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[7].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.280ns  (logic 2.126ns (11.026%)  route 17.154ns (88.974%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       13.496    15.002    random_byte_inst/generate_bits[7].rand_bit/generate_oscillators[132].oscillator_group.oscil/rst_IBUF
    SLICE_X29Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.126 r  random_byte_inst/generate_bits[7].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_13__812/O
                         net (fo=1, routed)           0.670    15.796    random_byte_inst/generate_bits[7].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain[0]
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.124    15.920 r  random_byte_inst/generate_bits[7].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           1.329    17.249    random_byte_inst/generate_bits[7].rand_bit/oscillators[132]
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.373 r  random_byte_inst/generate_bits[7].rand_bit/output_i_17/O
                         net (fo=1, routed)           0.440    17.813    random_byte_inst/generate_bits[7].rand_bit/output_i_17_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124    17.937 r  random_byte_inst/generate_bits[7].rand_bit/output_i_4/O
                         net (fo=1, routed)           1.219    19.156    random_byte_inst/generate_bits[7].rand_bit/output_i_4_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124    19.280 r  random_byte_inst/generate_bits[7].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    19.280    random_byte_inst/generate_bits[7].rand_bit/p_0_in
    SLICE_X8Y64          FDRE                                         r  random_byte_inst/generate_bits[7].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432     4.803    random_byte_inst/generate_bits[7].rand_bit/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  random_byte_inst/generate_bits[7].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[0].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.034ns  (logic 2.322ns (12.875%)  route 15.712ns (87.125%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       12.157    13.663    random_byte_inst/generate_bits[0].rand_bit/generate_oscillators[79].oscillator_group.oscil/rst_IBUF
    SLICE_X52Y103        LUT2 (Prop_lut2_I1_O)        0.116    13.779 r  random_byte_inst/generate_bits[0].rand_bit/generate_oscillators[79].oscillator_group.oscil/chain_inferred_i_19__11/O
                         net (fo=1, routed)           0.469    14.248    random_byte_inst/generate_bits[0].rand_bit/generate_oscillators[79].oscillator_group.oscil/chain[0]
    SLICE_X52Y103        LUT1 (Prop_lut1_I0_O)        0.328    14.576 r  random_byte_inst/generate_bits[0].rand_bit/generate_oscillators[79].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.822    15.398    random_byte_inst/generate_bits[0].rand_bit/oscillators[79]
    SLICE_X52Y102        LUT6 (Prop_lut6_I2_O)        0.124    15.522 r  random_byte_inst/generate_bits[0].rand_bit/output_i_37/O
                         net (fo=1, routed)           1.264    16.787    random_byte_inst/generate_bits[0].rand_bit/output_i_37_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.911 r  random_byte_inst/generate_bits[0].rand_bit/output_i_7/O
                         net (fo=1, routed)           0.999    17.910    random_byte_inst/generate_bits[0].rand_bit/output_i_7_n_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.034 r  random_byte_inst/generate_bits[0].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    18.034    random_byte_inst/generate_bits[0].rand_bit/output_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  random_byte_inst/generate_bits[0].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432     4.803    random_byte_inst/generate_bits[0].rand_bit/clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  random_byte_inst/generate_bits[0].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[1].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.328ns  (logic 2.362ns (14.465%)  route 13.966ns (85.535%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)       10.189    11.695    random_byte_inst/generate_bits[1].rand_bit/generate_oscillators[179].oscillator_group.oscil/rst_IBUF
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.819 r  random_byte_inst/generate_bits[1].rand_bit/generate_oscillators[179].oscillator_group.oscil/chain_inferred_i_19__21/O
                         net (fo=1, routed)           0.985    12.804    random_byte_inst/generate_bits[1].rand_bit/generate_oscillators[179].oscillator_group.oscil/chain[0]
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.153    12.957 r  random_byte_inst/generate_bits[1].rand_bit/generate_oscillators[179].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.826    13.783    random_byte_inst/generate_bits[1].rand_bit/oscillators[179]
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.331    14.114 r  random_byte_inst/generate_bits[1].rand_bit/output_i_24/O
                         net (fo=1, routed)           0.967    15.081    random_byte_inst/generate_bits[1].rand_bit/output_i_24_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.205 r  random_byte_inst/generate_bits[1].rand_bit/output_i_5/O
                         net (fo=1, routed)           0.999    16.204    random_byte_inst/generate_bits[1].rand_bit/output_i_5_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    16.328 r  random_byte_inst/generate_bits[1].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    16.328    random_byte_inst/generate_bits[1].rand_bit/output_i_1_n_0
    SLICE_X10Y85         FDRE                                         r  random_byte_inst/generate_bits[1].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.804    random_byte_inst/generate_bits[1].rand_bit/clk_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  random_byte_inst/generate_bits[1].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            random_byte_inst/generate_bits[3].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.677ns  (logic 2.389ns (17.466%)  route 11.288ns (82.534%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=1622, routed)        7.261     8.767    random_byte_inst/generate_bits[3].rand_bit/generate_oscillators[11].oscillator_group.oscil/rst_IBUF
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.891 r  random_byte_inst/generate_bits[3].rand_bit/generate_oscillators[11].oscillator_group.oscil/chain_inferred_i_11__1037/O
                         net (fo=1, routed)           1.122    10.013    random_byte_inst/generate_bits[3].rand_bit/generate_oscillators[11].oscillator_group.oscil/chain[0]
    SLICE_X2Y117         LUT1 (Prop_lut1_I0_O)        0.156    10.169 r  random_byte_inst/generate_bits[3].rand_bit/generate_oscillators[11].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.728    10.897    random_byte_inst/generate_bits[3].rand_bit/oscillators[11]
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.355    11.252 r  random_byte_inst/generate_bits[3].rand_bit/output_i_10/O
                         net (fo=1, routed)           0.805    12.057    random_byte_inst/generate_bits[3].rand_bit/output_i_10_n_0
    SLICE_X5Y117         LUT6 (Prop_lut6_I2_O)        0.124    12.181 r  random_byte_inst/generate_bits[3].rand_bit/output_i_2/O
                         net (fo=1, routed)           1.372    13.553    random_byte_inst/generate_bits[3].rand_bit/output_i_2_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124    13.677 r  random_byte_inst/generate_bits[3].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    13.677    random_byte_inst/generate_bits[3].rand_bit/output_i_1_n_0
    SLICE_X9Y109         FDRE                                         r  random_byte_inst/generate_bits[3].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.610     4.981    random_byte_inst/generate_bits[3].rand_bit/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  random_byte_inst/generate_bits[3].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            num_handler/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.491ns  (logic 1.630ns (12.081%)  route 11.861ns (87.919%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1622, routed)       11.861    13.367    num_handler/rst_IBUF
    SLICE_X7Y57          LUT3 (Prop_lut3_I0_O)        0.124    13.491 r  num_handler/index[1]_i_1/O
                         net (fo=1, routed)           0.000    13.491    num_handler/index[1]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  num_handler/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503     4.874    num_handler/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  num_handler/index_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            num_handler/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.489ns  (logic 1.630ns (12.083%)  route 11.859ns (87.917%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=1622, routed)       11.859    13.365    num_handler/rst_IBUF
    SLICE_X7Y57          LUT5 (Prop_lut5_I1_O)        0.124    13.489 r  num_handler/index[0]_i_1/O
                         net (fo=1, routed)           0.000    13.489    num_handler/index[0]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  num_handler/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503     4.874    num_handler/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  num_handler/index_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.304ns (35.961%)  route 0.541ns (64.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.541     0.799    random_byte_inst/SW_IBUF[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045     0.844 r  random_byte_inst/number[14]_i_1/O
                         net (fo=1, routed)           0.000     0.844    num_handler/D[14]
    SLICE_X8Y55          FDRE                                         r  num_handler/number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.990    num_handler/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  num_handler/number_reg[14]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/BTNC_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.238ns (25.941%)  route 0.680ns (74.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.680     0.919    num_handler/BTNC_IBUF
    SLICE_X7Y57          FDRE                                         r  num_handler/BTNC_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     2.017    num_handler/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  num_handler/BTNC_prev_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            num_handler/number_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.287ns (29.507%)  route 0.685ns (70.493%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  SW_IBUF[4]_inst/O
                         net (fo=23, routed)          0.685     0.927    random_byte_inst/SW_IBUF[4]
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.045     0.972 r  random_byte_inst/number[27]_i_1/O
                         net (fo=1, routed)           0.000     0.972    num_handler/D[27]
    SLICE_X6Y57          FDRE                                         r  num_handler/number_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     2.017    num_handler/clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  num_handler/number_reg[27]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.283ns (28.627%)  route 0.706ns (71.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.706     0.945    num_handler/BTNC_IBUF
    SLICE_X7Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.990 r  num_handler/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.990    num_handler/index[0]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  num_handler/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     2.017    num_handler/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  num_handler/index_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.304ns (28.939%)  route 0.745ns (71.061%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.745     1.004    random_byte_inst/SW_IBUF[0]
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.049 r  random_byte_inst/number[12]_i_1/O
                         net (fo=1, routed)           0.000     1.049    num_handler/D[12]
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    num_handler/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[12]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.304ns (28.857%)  route 0.748ns (71.143%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.748     1.007    random_byte_inst/SW_IBUF[0]
    SLICE_X9Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.052 r  random_byte_inst/number[8]_i_1/O
                         net (fo=1, routed)           0.000     1.052    num_handler/D[8]
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    num_handler/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[8]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            num_handler/number_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.297ns (28.030%)  route 0.763ns (71.970%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          0.763     1.015    random_byte_inst/SW_IBUF[1]
    SLICE_X11Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.060 r  random_byte_inst/number[24]_i_1/O
                         net (fo=1, routed)           0.000     1.060    num_handler/D[24]
    SLICE_X11Y58         FDRE                                         r  num_handler/number_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    num_handler/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  num_handler/number_reg[24]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.304ns (28.194%)  route 0.773ns (71.806%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.773     1.032    random_byte_inst/SW_IBUF[0]
    SLICE_X11Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.077 r  random_byte_inst/number[18]_i_1/O
                         net (fo=1, routed)           0.000     1.077    num_handler/D[18]
    SLICE_X11Y57         FDRE                                         r  num_handler/number_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    num_handler/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  num_handler/number_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.304ns (27.313%)  route 0.808ns (72.687%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.808     1.067    random_byte_inst/SW_IBUF[0]
    SLICE_X9Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.112 r  random_byte_inst/number[10]_i_1/O
                         net (fo=1, routed)           0.000     1.112    num_handler/D[10]
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    num_handler/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  num_handler/number_reg[10]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            num_handler/number_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.297ns (26.389%)  route 0.829ns (73.611%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          0.829     1.081    random_byte_inst/SW_IBUF[1]
    SLICE_X11Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.126 r  random_byte_inst/number[13]_i_1/O
                         net (fo=1, routed)           0.000     1.126    num_handler/D[13]
    SLICE_X11Y59         FDRE                                         r  num_handler/number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.989    num_handler/clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  num_handler/number_reg[13]/C





