{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696019506349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696019506349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 17:31:46 2023 " "Processing started: Fri Sep 29 17:31:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696019506349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019506349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019506350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696019506932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696019506933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(499) " "Verilog HDL Module Instantiation warning at mainmodule.v(499): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 499 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696019511887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderline.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderline " "Found entity 1: decoderline" {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex21to7.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex21to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex21to7 " "Found entity 1: multiplex21to7" {  } { { "multiplex21to7.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex21to7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file displayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayselector " "Found entity 1: displayselector" {  } { { "displayselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/displayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower18clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower18clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower18clockdivider " "Found entity 1: binpower18clockdivider" {  } { { "binpower18clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower4buttonbouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower4buttonbouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower4buttonbouncer " "Found entity 1: binpower4buttonbouncer" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex140to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex140to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex140to35 " "Found entity 1: multiplex140to35" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bselector.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bselector " "Found entity 1: bin2bselector" {  } { { "bin2bselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin2bselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex70to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex70to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex70to35 " "Found entity 1: multiplex70to35" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019511893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(29) " "Verilog HDL Implicit Net warning at shipgunner.v(29): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(30) " "Verilog HDL Implicit Net warning at shipgunner.v(30): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit0 binpower4buttonbouncer.v(25) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(25): created implicit net for \"Nconditionbit0\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit1 binpower4buttonbouncer.v(26) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(26): created implicit net for \"Nconditionbit1\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit2 binpower4buttonbouncer.v(27) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(27): created implicit net for \"Nconditionbit2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit3 binpower4buttonbouncer.v(28) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(28): created implicit net for \"Nconditionbit3\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "togglecondition2 binpower4buttonbouncer.v(35) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(35): created implicit net for \"togglecondition2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex140to35.v(129) " "Verilog HDL Implicit Net warning at multiplex140to35.v(129): created implicit net for \"bitsel0\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex140to35.v(130) " "Verilog HDL Implicit Net warning at multiplex140to35.v(130): created implicit net for \"bitsel1\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel2 multiplex140to35.v(131) " "Verilog HDL Implicit Net warning at multiplex140to35.v(131): created implicit net for \"bitsel2\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel3 multiplex140to35.v(132) " "Verilog HDL Implicit Net warning at multiplex140to35.v(132): created implicit net for \"bitsel3\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex70to35.v(98) " "Verilog HDL Implicit Net warning at multiplex70to35.v(98): created implicit net for \"bitsel0\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex70to35.v(99) " "Verilog HDL Implicit Net warning at multiplex70to35.v(99): created implicit net for \"bitsel1\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019511893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696019512104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower18clockdivider binpower18clockdivider:clkdiv_0 " "Elaborating entity \"binpower18clockdivider\" for hierarchy \"binpower18clockdivider:clkdiv_0\"" {  } { { "mainmodule.v" "clkdiv_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_gate binpower18clockdivider:clkdiv_0\|tff_gate:ff00 " "Elaborating entity \"tff_gate\" for hierarchy \"binpower18clockdivider:clkdiv_0\|tff_gate:ff00\"" {  } { { "binpower18clockdivider.v" "ff00" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcount bin3bcount:bin3bc_0 " "Elaborating entity \"bin3bcount\" for hierarchy \"bin3bcount:bin3bc_0\"" {  } { { "mainmodule.v" "bin3bc_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower4buttonbouncer binpower4buttonbouncer:btnbnc_0 " "Elaborating entity \"binpower4buttonbouncer\" for hierarchy \"binpower4buttonbouncer:btnbnc_0\"" {  } { { "mainmodule.v" "btnbnc_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bselector bin2bselector:shpsel_0 " "Elaborating entity \"bin2bselector\" for hierarchy \"bin2bselector:shpsel_0\"" {  } { { "mainmodule.v" "shpsel_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex140to35 multiplex140to35:shparrmux_0 " "Elaborating entity \"multiplex140to35\" for hierarchy \"multiplex140to35:shparrmux_0\"" {  } { { "mainmodule.v" "shparrmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablememory7by5 tablememory7by5:shotsfired_0 " "Elaborating entity \"tablememory7by5\" for hierarchy \"tablememory7by5:shotsfired_0\"" {  } { { "mainmodule.v" "shotsfired_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srlt_gate tablememory7by5:shotsfired_0\|srlt_gate:cell0_0 " "Elaborating entity \"srlt_gate\" for hierarchy \"tablememory7by5:shotsfired_0\|srlt_gate:cell0_0\"" {  } { { "tablememory7by5.v" "cell0_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to1 multiplex35to1:shipcoordinatemux_0 " "Elaborating entity \"multiplex35to1\" for hierarchy \"multiplex35to1:shipcoordinatemux_0\"" {  } { { "mainmodule.v" "shipcoordinatemux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shipgunner shipgunner:shpart_0 " "Elaborating entity \"shipgunner\" for hierarchy \"shipgunner:shpart_0\"" {  } { { "mainmodule.v" "shpart_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex1to35 multiplex1to35:artiptmux_0 " "Elaborating entity \"multiplex1to35\" for hierarchy \"multiplex1to35:artiptmux_0\"" {  } { { "mainmodule.v" "artiptmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodermode decodermode:modedec_0 " "Elaborating entity \"decodermode\" for hierarchy \"decodermode:modedec_0\"" {  } { { "mainmodule.v" "modedec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodercolumn decodercolumn:columndec_0 " "Elaborating entity \"decodercolumn\" for hierarchy \"decodercolumn:columndec_0\"" {  } { { "mainmodule.v" "columndec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderline decoderline:linedec_0 " "Elaborating entity \"decoderline\" for hierarchy \"decoderline:linedec_0\"" {  } { { "mainmodule.v" "linedec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex21to7 multiplex21to7:decmux_0 " "Elaborating entity \"multiplex21to7\" for hierarchy \"multiplex21to7:decmux_0\"" {  } { { "mainmodule.v" "decmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayselector displayselector:sevsegdplsel_0 " "Elaborating entity \"displayselector\" for hierarchy \"displayselector:sevsegdplsel_0\"" {  } { { "mainmodule.v" "sevsegdplsel_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex70to35 multiplex70to35:displayselmux_0 " "Elaborating entity \"multiplex70to35\" for hierarchy \"multiplex70to35:displayselmux_0\"" {  } { { "mainmodule.v" "displayselmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to5 multiplex35to5:displayfinalmux_0 " "Elaborating entity \"multiplex35to5\" for hierarchy \"multiplex35to5:displayfinalmux_0\"" {  } { { "mainmodule.v" "displayfinalmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019512680 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "45 " "Ignored 45 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "45 " "Ignored 45 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1696019514994 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1696019514994 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "59 " "59 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696019516592 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SGDP VCC " "Pin \"SGDP\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696019516967 "|mainmodule|SGDP"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGD1 VCC " "Pin \"SGD1\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696019516967 "|mainmodule|SGD1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696019516967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT2 " "No output dependent on input pin \"BT2\"" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696019517463 "|mainmodule|BT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT3 " "No output dependent on input pin \"BT3\"" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696019517463 "|mainmodule|BT3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696019517463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696019517463 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696019517463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696019517463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696019517463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696019518725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 17:31:58 2023 " "Processing ended: Fri Sep 29 17:31:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696019518725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696019518725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696019518725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019518725 ""}
