$date
  Sat Sep 21 15:06:28 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module myfulladd_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # ci $end
$var reg 1 $ s $end
$var reg 1 % co $end
$scope module instmyfulladd $end
$var reg 1 & pia $end
$var reg 1 ' pib $end
$var reg 1 ( pici $end
$var reg 1 ) pos $end
$var reg 1 * poco $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
1#
1$
1(
1)
#20000000
1"
0#
1'
0(
#30000000
1#
0$
1%
1(
0)
1*
#40000000
1!
0"
0#
1$
0%
1&
0'
0(
1)
0*
#50000000
1#
0$
1%
1(
0)
1*
#60000000
1"
0#
1'
0(
#70000000
1#
1$
1(
1)
#80000000
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
