{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,  // Clock input\n    input logic ar,   // Asynchronous reset, active high\n    input logic d,    // Data input\n    output logic q    // Data output\n);\n\nalways_ff @(posedge clk or posedge ar) begin\n    if (ar) begin\n        q <= 1'b0;   // Asynchronously reset output to 0\n    end else begin\n        q <= d;      // Latch data input to output\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}