- name: DR0_ADDR_MASK
  long_name: "Address Mask For DR0 Breakpoints"
  purpose: |
       "
        MSRC001_1027 [Address Mask For DR0 Breakpoints] (Core::X86::Msr::DR0_ADDR_MASK)

        Support for DR0[31:12] is indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension]. See 
        Core::X86::Msr::DR1_ADDR_MASK.
       "
  size: 64
  arch: amd64
  
  access_mechanisms:
      - name: rdmsr
        is_read: True
        address: 0xC0011027

      - name: wrmsr
        is_write: True
        address: 0xC0011027 

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the AMD architecture"
        size: 64

        fields:
            - name: DR0
              long_name: "mask for DR0 linear address data breakpoint"
              lsb: 0
              msb: 31
              readable: True 
              writable: True
