<dec f='linux/drivers/gpu/drm/i915/intel_lrc.h' l='52'/>
<doc f='linux/drivers/gpu/drm/i915/intel_lrc.h' l='45'>/* The docs specify that the write pointer wraps around after 5h, &quot;After status
 * is written out to the last available status QW at offset 5h, this pointer
 * wraps to 0.&quot;
 *
 * Therefore, one must infer than even though there are 3 bits available, 6 and
 * 7 appear to be * reserved.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_engine_cs.c' l='1727' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_engine_cs.c' l='1729' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_engine_cs.c' l='1732' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_engine_cs.c' l='1734' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_lrc.c' l='835' u='c'/>
