
risc16f84_clk2x pic (
        .prog_dat_i(rom_data),   		        
        .prog_adr_o(rom_addr),           
        .ram_dat_i(ram_data_rd),         
        .ram_dat_o(ram_data_wr),         
        .ram_adr_o(ram_addr),                           
        .ram_we_o(ram_we),               
        .aux_adr_o(aux_addr),            
        .aux_dat_io(aux_data),           
        .aux_we_o(aux_wr_stb),                          
        .aux_re_o(aux_rd_stb),                          
        .int0_i(int0),                   
        .reset_i(reset),                 
        .clk_en_i(clken),                
        .clk_i(clk)                      
    );

endmodule
// [13:0] ROM read data
// [12:0] ROM address
// [7:0] RAM read data
// [7:0] RAM write data
// [8:0] RAM address; ram_adr[8:7] indicates RAM-BANK
// RAM write strobe (H active)
// [15:0] Auxiliary address bus
// [7:0] Auxiliary data bus (tri-state bidirectional)
// Auxiliary write strobe (H active)
// PORT-B(0) INT
// Power-on reset (H active)
// Clock enable for all clocked logic
// Clock inputZ
