# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ECE385_Lab_01_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ECE385_Lab_01.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:41 on Jan 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ECE385_Lab_01.vo 
# -- Compiling module ECE385_Lab_01
# 
# Top level modules:
# 	ECE385_Lab_01
# End time: 00:19:41 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript lab
# vsim -gui -l msim_transcript lab 
# Start time: 00:20:35 on Jan 24,2024
# ** Error: (vsim-3170) Could not find 'lab'.
#         Searched libraries:
#             D:/intelFPGA_lite/Lab/lab01/simulation/modelsim/gate_work
# Error loading design
