<strong>verilog-align-ifelse</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is nil<br/>
<br/>
  This variable is safe as a file local variable if its value<br/>
  satisfies the predicate `verilog-booleanp'.<br/>
<br/>
Documentation:<br/>
Non-nil means align `else' under matching `if'.<br/>
Otherwise else is lined up with first character on line holding matching if.<br/>
<br/>
You can customize this variable.