
// Generated by Cadence Genus(TM) Synthesis Solution 23.14-s090_1
// Generated on: Dec  5 2025 12:35:37 MSK (Dec  5 2025 09:35:37 UTC)

// Verification Directory fv/cascade_delays 

module cascade_delays(in, select, out);
  input in;
  input [7:0] select;
  output out;
  wire in;
  wire [7:0] select;
  wire out;
  wire \delay_in[0] , \delay_in[1] , \delay_in[2] , \delay_in[3] ,
       \delay_in[4] , \delay_in[5] , \delay_in[6] , \delay_in[7] ;
  wire \delay_out[0] , \delay_out[1] , \delay_out[2] , \delay_out[3] ,
       \delay_out[4] , \delay_out[5] , \delay_out[6] ;
  BUFV1_140P9T30R \DELAY_STAGES[0].genblk1.delay_inst (.I (in), .Z
       (\delay_in[0] ));
  CLKMUX2V0_140P9T30R \DELAY_STAGES[0].genblk1.mux_inst (.I0
       (\delay_in[0] ), .I1 (in), .S (select[0]), .Z (\delay_out[0] ));
  BUFV1_140P9T30R \DELAY_STAGES[1].genblk1.delay_inst (.I
       (\delay_out[0] ), .Z (\delay_in[1] ));
  CLKMUX2V0_140P9T30R \DELAY_STAGES[1].genblk1.mux_inst (.I0
       (\delay_in[1] ), .I1 (\delay_out[0] ), .S (select[1]), .Z
       (\delay_out[1] ));
  BUFV1_140P9T30R \DELAY_STAGES[2].genblk1.delay_inst (.I
       (\delay_out[1] ), .Z (\delay_in[2] ));
  CLKMUX2V0_140P9T30R \DELAY_STAGES[2].genblk1.mux_inst (.I0
       (\delay_in[2] ), .I1 (\delay_out[1] ), .S (select[2]), .Z
       (\delay_out[2] ));
  BUFV1_140P9T30R \DELAY_STAGES[3].genblk1.delay_inst (.I
       (\delay_out[2] ), .Z (\delay_in[3] ));
  CLKMUX2V0_140P9T30R \DELAY_STAGES[3].genblk1.mux_inst (.I0
       (\delay_in[3] ), .I1 (\delay_out[2] ), .S (select[3]), .Z
       (\delay_out[3] ));
  BUFV1_140P9T30R \DELAY_STAGES[4].genblk1.delay_inst (.I
       (\delay_out[3] ), .Z (\delay_in[4] ));
  CLKMUX2V0_140P9T30R \DELAY_STAGES[4].genblk1.mux_inst (.I0
       (\delay_in[4] ), .I1 (\delay_out[3] ), .S (select[4]), .Z
       (\delay_out[4] ));
  BUFV1_140P9T30R \DELAY_STAGES[5].genblk1.delay_inst (.I
       (\delay_out[4] ), .Z (\delay_in[5] ));
  CLKMUX2V0_140P9T30R \DELAY_STAGES[5].genblk1.mux_inst (.I0
       (\delay_in[5] ), .I1 (\delay_out[4] ), .S (select[5]), .Z
       (\delay_out[5] ));
  BUFV1_140P9T30R \DELAY_STAGES[6].genblk1.delay_inst (.I
       (\delay_out[5] ), .Z (\delay_in[6] ));
  CLKMUX2V0_140P9T30R \DELAY_STAGES[6].genblk1.mux_inst (.I0
       (\delay_in[6] ), .I1 (\delay_out[5] ), .S (select[6]), .Z
       (\delay_out[6] ));
  BUFV1_140P9T30R \DELAY_STAGES[7].genblk1.delay_inst (.I
       (\delay_out[6] ), .Z (\delay_in[7] ));
  CLKMUX2V0_140P9T30R \DELAY_STAGES[7].genblk1.mux_inst (.I0
       (\delay_in[7] ), .I1 (\delay_out[6] ), .S (select[7]), .Z (out));
endmodule

