// hssi_ss_1_hssi_ss_dr_cpu_191_niad63y.v

// This file was auto-generated from hssi_ss_dr_cpu_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_hssi_ss_dr_cpu_191_niad63y (
		input  wire        clk_clk,                      //                   clk.clk,          Clock Input
		input  wire [15:0] cpu_cmd_type_export,          //          cpu_cmd_type.export
		input  wire [31:0] cpu_cmd_export,               //               cpu_cmd.export
		input  wire [31:0] cpu_wr_data_export,           //           cpu_wr_data.export
		input  wire        cpu_cmd_start_export,         //         cpu_cmd_start.export
		output wire [3:0]  cpu_cmd_complete_export,      //      cpu_cmd_complete.export
		output wire [31:0] cpu_rd_data_export,           //           cpu_rd_data.export
		output wire [25:0] cpu_reconfig_address,         //          cpu_reconfig.address
		output wire [0:0]  cpu_reconfig_burstcount,      //                      .burstcount
		output wire        cpu_reconfig_read,            //                      .read
		output wire        cpu_reconfig_write,           //                      .write
		input  wire        cpu_reconfig_waitrequest,     //                      .waitrequest
		input  wire        cpu_reconfig_readdatavalid,   //                      .readdatavalid
		output wire [3:0]  cpu_reconfig_byteenable,      //                      .byteenable
		input  wire [31:0] cpu_reconfig_readdata,        //                      .readdata
		output wire [31:0] cpu_reconfig_writedata,       //                      .writedata
		output wire        cpu_reconfig_lock,            //                      .lock
		output wire        cpu_reconfig_debugaccess,     //                      .debugaccess
		input  wire        reset_reset,                  //                 reset.reset,        Reset Input
		output wire [3:0]  cpu_p0_reset_pio_export,      //      cpu_p0_reset_pio.export
		input  wire [3:0]  cpu_p0_reset_pio_ack_export,  //  cpu_p0_reset_pio_ack.export
		input  wire [19:0] cpu_p0_port_params_export,    //    cpu_p0_port_params.export
		output wire [3:0]  cpu_p1_reset_pio_export,      //      cpu_p1_reset_pio.export
		input  wire [3:0]  cpu_p1_reset_pio_ack_export,  //  cpu_p1_reset_pio_ack.export
		input  wire [19:0] cpu_p1_port_params_export,    //    cpu_p1_port_params.export
		output wire [3:0]  cpu_p2_reset_pio_export,      //      cpu_p2_reset_pio.export
		input  wire [3:0]  cpu_p2_reset_pio_ack_export,  //  cpu_p2_reset_pio_ack.export
		input  wire [19:0] cpu_p2_port_params_export,    //    cpu_p2_port_params.export
		output wire [3:0]  cpu_p3_reset_pio_export,      //      cpu_p3_reset_pio.export
		input  wire [3:0]  cpu_p3_reset_pio_ack_export,  //  cpu_p3_reset_pio_ack.export
		input  wire [19:0] cpu_p3_port_params_export,    //    cpu_p3_port_params.export
		output wire [3:0]  cpu_p4_reset_pio_export,      //      cpu_p4_reset_pio.export
		input  wire [3:0]  cpu_p4_reset_pio_ack_export,  //  cpu_p4_reset_pio_ack.export
		input  wire [19:0] cpu_p4_port_params_export,    //    cpu_p4_port_params.export
		output wire [3:0]  cpu_p5_reset_pio_export,      //      cpu_p5_reset_pio.export
		input  wire [3:0]  cpu_p5_reset_pio_ack_export,  //  cpu_p5_reset_pio_ack.export
		input  wire [19:0] cpu_p5_port_params_export,    //    cpu_p5_port_params.export
		output wire [3:0]  cpu_p6_reset_pio_export,      //      cpu_p6_reset_pio.export
		input  wire [3:0]  cpu_p6_reset_pio_ack_export,  //  cpu_p6_reset_pio_ack.export
		input  wire [19:0] cpu_p6_port_params_export,    //    cpu_p6_port_params.export
		output wire [3:0]  cpu_p7_reset_pio_export,      //      cpu_p7_reset_pio.export
		input  wire [3:0]  cpu_p7_reset_pio_ack_export,  //  cpu_p7_reset_pio_ack.export
		input  wire [19:0] cpu_p7_port_params_export,    //    cpu_p7_port_params.export
		output wire [3:0]  cpu_p8_reset_pio_export,      //      cpu_p8_reset_pio.export
		input  wire [3:0]  cpu_p8_reset_pio_ack_export,  //  cpu_p8_reset_pio_ack.export
		input  wire [19:0] cpu_p8_port_params_export,    //    cpu_p8_port_params.export
		output wire [3:0]  cpu_p9_reset_pio_export,      //      cpu_p9_reset_pio.export
		input  wire [3:0]  cpu_p9_reset_pio_ack_export,  //  cpu_p9_reset_pio_ack.export
		input  wire [19:0] cpu_p9_port_params_export,    //    cpu_p9_port_params.export
		output wire [3:0]  cpu_p10_reset_pio_export,     //     cpu_p10_reset_pio.export
		input  wire [3:0]  cpu_p10_reset_pio_ack_export, // cpu_p10_reset_pio_ack.export
		input  wire [19:0] cpu_p10_port_params_export,   //   cpu_p10_port_params.export
		output wire [3:0]  cpu_p11_reset_pio_export,     //     cpu_p11_reset_pio.export
		input  wire [3:0]  cpu_p11_reset_pio_ack_export, // cpu_p11_reset_pio_ack.export
		input  wire [19:0] cpu_p11_port_params_export,   //   cpu_p11_port_params.export
		output wire [3:0]  cpu_p12_reset_pio_export,     //     cpu_p12_reset_pio.export
		input  wire [3:0]  cpu_p12_reset_pio_ack_export, // cpu_p12_reset_pio_ack.export
		input  wire [19:0] cpu_p12_port_params_export,   //   cpu_p12_port_params.export
		output wire [3:0]  cpu_p13_reset_pio_export,     //     cpu_p13_reset_pio.export
		input  wire [3:0]  cpu_p13_reset_pio_ack_export, // cpu_p13_reset_pio_ack.export
		input  wire [19:0] cpu_p13_port_params_export,   //   cpu_p13_port_params.export
		output wire [3:0]  cpu_p14_reset_pio_export,     //     cpu_p14_reset_pio.export
		input  wire [3:0]  cpu_p14_reset_pio_ack_export, // cpu_p14_reset_pio_ack.export
		input  wire [19:0] cpu_p14_port_params_export,   //   cpu_p14_port_params.export
		output wire [3:0]  cpu_p15_reset_pio_export,     //     cpu_p15_reset_pio.export
		input  wire [3:0]  cpu_p15_reset_pio_ack_export, // cpu_p15_reset_pio_ack.export
		input  wire [19:0] cpu_p15_port_params_export,   //   cpu_p15_port_params.export
		output wire [3:0]  cpu_p16_reset_pio_export,     //     cpu_p16_reset_pio.export
		input  wire [3:0]  cpu_p16_reset_pio_ack_export, // cpu_p16_reset_pio_ack.export
		input  wire [19:0] cpu_p16_port_params_export,   //   cpu_p16_port_params.export
		output wire [3:0]  cpu_p17_reset_pio_export,     //     cpu_p17_reset_pio.export
		input  wire [3:0]  cpu_p17_reset_pio_ack_export, // cpu_p17_reset_pio_ack.export
		input  wire [19:0] cpu_p17_port_params_export,   //   cpu_p17_port_params.export
		output wire [3:0]  cpu_p18_reset_pio_export,     //     cpu_p18_reset_pio.export
		input  wire [3:0]  cpu_p18_reset_pio_ack_export, // cpu_p18_reset_pio_ack.export
		input  wire [19:0] cpu_p18_port_params_export,   //   cpu_p18_port_params.export
		output wire [3:0]  cpu_p19_reset_pio_export,     //     cpu_p19_reset_pio.export
		input  wire [3:0]  cpu_p19_reset_pio_ack_export, // cpu_p19_reset_pio_ack.export
		input  wire [19:0] cpu_p19_port_params_export    //   cpu_p19_port_params.export
	);

	wire  [31:0] intel_niosv_data_manager_awaddr;                                   // intel_niosv:data_manager_awaddr -> mm_interconnect_0:intel_niosv_data_manager_awaddr
	wire   [1:0] intel_niosv_data_manager_bresp;                                    // mm_interconnect_0:intel_niosv_data_manager_bresp -> intel_niosv:data_manager_bresp
	wire         intel_niosv_data_manager_arready;                                  // mm_interconnect_0:intel_niosv_data_manager_arready -> intel_niosv:data_manager_arready
	wire  [31:0] intel_niosv_data_manager_rdata;                                    // mm_interconnect_0:intel_niosv_data_manager_rdata -> intel_niosv:data_manager_rdata
	wire   [3:0] intel_niosv_data_manager_wstrb;                                    // intel_niosv:data_manager_wstrb -> mm_interconnect_0:intel_niosv_data_manager_wstrb
	wire         intel_niosv_data_manager_wready;                                   // mm_interconnect_0:intel_niosv_data_manager_wready -> intel_niosv:data_manager_wready
	wire         intel_niosv_data_manager_awready;                                  // mm_interconnect_0:intel_niosv_data_manager_awready -> intel_niosv:data_manager_awready
	wire         intel_niosv_data_manager_rready;                                   // intel_niosv:data_manager_rready -> mm_interconnect_0:intel_niosv_data_manager_rready
	wire         intel_niosv_data_manager_bready;                                   // intel_niosv:data_manager_bready -> mm_interconnect_0:intel_niosv_data_manager_bready
	wire         intel_niosv_data_manager_wvalid;                                   // intel_niosv:data_manager_wvalid -> mm_interconnect_0:intel_niosv_data_manager_wvalid
	wire  [31:0] intel_niosv_data_manager_araddr;                                   // intel_niosv:data_manager_araddr -> mm_interconnect_0:intel_niosv_data_manager_araddr
	wire   [2:0] intel_niosv_data_manager_arprot;                                   // intel_niosv:data_manager_arprot -> mm_interconnect_0:intel_niosv_data_manager_arprot
	wire   [1:0] intel_niosv_data_manager_rresp;                                    // mm_interconnect_0:intel_niosv_data_manager_rresp -> intel_niosv:data_manager_rresp
	wire   [2:0] intel_niosv_data_manager_awprot;                                   // intel_niosv:data_manager_awprot -> mm_interconnect_0:intel_niosv_data_manager_awprot
	wire  [31:0] intel_niosv_data_manager_wdata;                                    // intel_niosv:data_manager_wdata -> mm_interconnect_0:intel_niosv_data_manager_wdata
	wire         intel_niosv_data_manager_arvalid;                                  // intel_niosv:data_manager_arvalid -> mm_interconnect_0:intel_niosv_data_manager_arvalid
	wire         intel_niosv_data_manager_bvalid;                                   // mm_interconnect_0:intel_niosv_data_manager_bvalid -> intel_niosv:data_manager_bvalid
	wire         intel_niosv_data_manager_awvalid;                                  // intel_niosv:data_manager_awvalid -> mm_interconnect_0:intel_niosv_data_manager_awvalid
	wire         intel_niosv_data_manager_rvalid;                                   // mm_interconnect_0:intel_niosv_data_manager_rvalid -> intel_niosv:data_manager_rvalid
	wire  [31:0] mm_interconnect_0_cpu_cmd_type_s1_readdata;                        // cpu_cmd_type:readdata -> mm_interconnect_0:cpu_cmd_type_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_cmd_type_s1_address;                         // mm_interconnect_0:cpu_cmd_type_s1_address -> cpu_cmd_type:address
	wire  [31:0] mm_interconnect_0_cpu_cmd_s1_readdata;                             // cpu_cmd:readdata -> mm_interconnect_0:cpu_cmd_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_cmd_s1_address;                              // mm_interconnect_0:cpu_cmd_s1_address -> cpu_cmd:address
	wire  [31:0] mm_interconnect_0_cpu_wr_data_s1_readdata;                         // cpu_wr_data:readdata -> mm_interconnect_0:cpu_wr_data_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_wr_data_s1_address;                          // mm_interconnect_0:cpu_wr_data_s1_address -> cpu_wr_data:address
	wire         mm_interconnect_0_cpu_cmd_start_s1_chipselect;                     // mm_interconnect_0:cpu_cmd_start_s1_chipselect -> cpu_cmd_start:chipselect
	wire  [31:0] mm_interconnect_0_cpu_cmd_start_s1_readdata;                       // cpu_cmd_start:readdata -> mm_interconnect_0:cpu_cmd_start_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_cmd_start_s1_address;                        // mm_interconnect_0:cpu_cmd_start_s1_address -> cpu_cmd_start:address
	wire         mm_interconnect_0_cpu_cmd_start_s1_write;                          // mm_interconnect_0:cpu_cmd_start_s1_write -> cpu_cmd_start:write_n
	wire  [31:0] mm_interconnect_0_cpu_cmd_start_s1_writedata;                      // mm_interconnect_0:cpu_cmd_start_s1_writedata -> cpu_cmd_start:writedata
	wire         mm_interconnect_0_cpu_cmd_complete_s1_chipselect;                  // mm_interconnect_0:cpu_cmd_complete_s1_chipselect -> cpu_cmd_complete:chipselect
	wire  [31:0] mm_interconnect_0_cpu_cmd_complete_s1_readdata;                    // cpu_cmd_complete:readdata -> mm_interconnect_0:cpu_cmd_complete_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_cmd_complete_s1_address;                     // mm_interconnect_0:cpu_cmd_complete_s1_address -> cpu_cmd_complete:address
	wire         mm_interconnect_0_cpu_cmd_complete_s1_write;                       // mm_interconnect_0:cpu_cmd_complete_s1_write -> cpu_cmd_complete:write_n
	wire  [31:0] mm_interconnect_0_cpu_cmd_complete_s1_writedata;                   // mm_interconnect_0:cpu_cmd_complete_s1_writedata -> cpu_cmd_complete:writedata
	wire         mm_interconnect_0_cpu_rd_data_s1_chipselect;                       // mm_interconnect_0:cpu_rd_data_s1_chipselect -> cpu_rd_data:chipselect
	wire  [31:0] mm_interconnect_0_cpu_rd_data_s1_readdata;                         // cpu_rd_data:readdata -> mm_interconnect_0:cpu_rd_data_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_rd_data_s1_address;                          // mm_interconnect_0:cpu_rd_data_s1_address -> cpu_rd_data:address
	wire         mm_interconnect_0_cpu_rd_data_s1_write;                            // mm_interconnect_0:cpu_rd_data_s1_write -> cpu_rd_data:write_n
	wire  [31:0] mm_interconnect_0_cpu_rd_data_s1_writedata;                        // mm_interconnect_0:cpu_rd_data_s1_writedata -> cpu_rd_data:writedata
	wire         mm_interconnect_0_dmem_s1_chipselect;                              // mm_interconnect_0:dmem_s1_chipselect -> dmem:chipselect
	wire  [31:0] mm_interconnect_0_dmem_s1_readdata;                                // dmem:readdata -> mm_interconnect_0:dmem_s1_readdata
	wire  [11:0] mm_interconnect_0_dmem_s1_address;                                 // mm_interconnect_0:dmem_s1_address -> dmem:address
	wire   [3:0] mm_interconnect_0_dmem_s1_byteenable;                              // mm_interconnect_0:dmem_s1_byteenable -> dmem:byteenable
	wire         mm_interconnect_0_dmem_s1_write;                                   // mm_interconnect_0:dmem_s1_write -> dmem:write
	wire  [31:0] mm_interconnect_0_dmem_s1_writedata;                               // mm_interconnect_0:dmem_s1_writedata -> dmem:writedata
	wire         mm_interconnect_0_dmem_s1_clken;                                   // mm_interconnect_0:dmem_s1_clken -> dmem:clken
	wire  [31:0] mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_readdata;      // cpu_reconfig:av_readdata -> mm_interconnect_0:cpu_reconfig_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_waitrequest;   // cpu_reconfig:av_waitrequest -> mm_interconnect_0:cpu_reconfig_avalon_anti_master_0_waitrequest
	wire  [23:0] mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_address;       // mm_interconnect_0:cpu_reconfig_avalon_anti_master_0_address -> cpu_reconfig:av_address
	wire         mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_read;          // mm_interconnect_0:cpu_reconfig_avalon_anti_master_0_read -> cpu_reconfig:av_read
	wire   [3:0] mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_byteenable;    // mm_interconnect_0:cpu_reconfig_avalon_anti_master_0_byteenable -> cpu_reconfig:av_byteenable
	wire         mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_readdatavalid; // cpu_reconfig:av_readdatavalid -> mm_interconnect_0:cpu_reconfig_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_write;         // mm_interconnect_0:cpu_reconfig_avalon_anti_master_0_write -> cpu_reconfig:av_write
	wire  [31:0] mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_writedata;     // mm_interconnect_0:cpu_reconfig_avalon_anti_master_0_writedata -> cpu_reconfig:av_writedata
	wire         mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_chipselect;        // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_chipselect -> jtag_uart_0:av_chipselect
	wire  [31:0] mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_readdata;          // jtag_uart_0:av_readdata -> mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_readdata
	wire         mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_waitrequest;       // jtag_uart_0:av_waitrequest -> mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_waitrequest
	wire   [0:0] mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_address;           // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_address -> jtag_uart_0:av_address
	wire         mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_read;              // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_read -> jtag_uart_0:av_read_n
	wire         mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_write;             // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_write -> jtag_uart_0:av_write_n
	wire  [31:0] mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_writedata;         // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_writedata -> jtag_uart_0:av_writedata
	wire         mm_interconnect_0_timer_0_s1_chipselect;                           // mm_interconnect_0:timer_0_s1_chipselect -> timer_0:chipselect
	wire  [15:0] mm_interconnect_0_timer_0_s1_readdata;                             // timer_0:readdata -> mm_interconnect_0:timer_0_s1_readdata
	wire   [2:0] mm_interconnect_0_timer_0_s1_address;                              // mm_interconnect_0:timer_0_s1_address -> timer_0:address
	wire         mm_interconnect_0_timer_0_s1_write;                                // mm_interconnect_0:timer_0_s1_write -> timer_0:write_n
	wire  [15:0] mm_interconnect_0_timer_0_s1_writedata;                            // mm_interconnect_0:timer_0_s1_writedata -> timer_0:writedata
	wire         mm_interconnect_0_timer_1_s1_chipselect;                           // mm_interconnect_0:timer_1_s1_chipselect -> timer_1:chipselect
	wire  [15:0] mm_interconnect_0_timer_1_s1_readdata;                             // timer_1:readdata -> mm_interconnect_0:timer_1_s1_readdata
	wire   [2:0] mm_interconnect_0_timer_1_s1_address;                              // mm_interconnect_0:timer_1_s1_address -> timer_1:address
	wire         mm_interconnect_0_timer_1_s1_write;                                // mm_interconnect_0:timer_1_s1_write -> timer_1:write_n
	wire  [15:0] mm_interconnect_0_timer_1_s1_writedata;                            // mm_interconnect_0:timer_1_s1_writedata -> timer_1:writedata
	wire         mm_interconnect_0_cpu_p0_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p0_reset_pio_s1_chipselect -> cpu_p0_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p0_reset_pio_s1_readdata;                    // cpu_p0_reset_pio:readdata -> mm_interconnect_0:cpu_p0_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p0_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p0_reset_pio_s1_address -> cpu_p0_reset_pio:address
	wire         mm_interconnect_0_cpu_p0_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p0_reset_pio_s1_write -> cpu_p0_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p0_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p0_reset_pio_s1_writedata -> cpu_p0_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p0_reset_pio_ack_s1_readdata;                // cpu_p0_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p0_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p0_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p0_reset_pio_ack_s1_address -> cpu_p0_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p0_port_params_s1_readdata;                  // cpu_p0_port_params:readdata -> mm_interconnect_0:cpu_p0_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p0_port_params_s1_address;                   // mm_interconnect_0:cpu_p0_port_params_s1_address -> cpu_p0_port_params:address
	wire         mm_interconnect_0_cpu_p1_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p1_reset_pio_s1_chipselect -> cpu_p1_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p1_reset_pio_s1_readdata;                    // cpu_p1_reset_pio:readdata -> mm_interconnect_0:cpu_p1_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p1_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p1_reset_pio_s1_address -> cpu_p1_reset_pio:address
	wire         mm_interconnect_0_cpu_p1_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p1_reset_pio_s1_write -> cpu_p1_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p1_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p1_reset_pio_s1_writedata -> cpu_p1_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p1_reset_pio_ack_s1_readdata;                // cpu_p1_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p1_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p1_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p1_reset_pio_ack_s1_address -> cpu_p1_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p1_port_params_s1_readdata;                  // cpu_p1_port_params:readdata -> mm_interconnect_0:cpu_p1_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p1_port_params_s1_address;                   // mm_interconnect_0:cpu_p1_port_params_s1_address -> cpu_p1_port_params:address
	wire         mm_interconnect_0_cpu_p2_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p2_reset_pio_s1_chipselect -> cpu_p2_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p2_reset_pio_s1_readdata;                    // cpu_p2_reset_pio:readdata -> mm_interconnect_0:cpu_p2_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p2_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p2_reset_pio_s1_address -> cpu_p2_reset_pio:address
	wire         mm_interconnect_0_cpu_p2_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p2_reset_pio_s1_write -> cpu_p2_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p2_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p2_reset_pio_s1_writedata -> cpu_p2_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p2_reset_pio_ack_s1_readdata;                // cpu_p2_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p2_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p2_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p2_reset_pio_ack_s1_address -> cpu_p2_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p2_port_params_s1_readdata;                  // cpu_p2_port_params:readdata -> mm_interconnect_0:cpu_p2_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p2_port_params_s1_address;                   // mm_interconnect_0:cpu_p2_port_params_s1_address -> cpu_p2_port_params:address
	wire         mm_interconnect_0_cpu_p3_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p3_reset_pio_s1_chipselect -> cpu_p3_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p3_reset_pio_s1_readdata;                    // cpu_p3_reset_pio:readdata -> mm_interconnect_0:cpu_p3_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p3_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p3_reset_pio_s1_address -> cpu_p3_reset_pio:address
	wire         mm_interconnect_0_cpu_p3_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p3_reset_pio_s1_write -> cpu_p3_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p3_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p3_reset_pio_s1_writedata -> cpu_p3_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p3_reset_pio_ack_s1_readdata;                // cpu_p3_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p3_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p3_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p3_reset_pio_ack_s1_address -> cpu_p3_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p3_port_params_s1_readdata;                  // cpu_p3_port_params:readdata -> mm_interconnect_0:cpu_p3_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p3_port_params_s1_address;                   // mm_interconnect_0:cpu_p3_port_params_s1_address -> cpu_p3_port_params:address
	wire         mm_interconnect_0_cpu_p4_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p4_reset_pio_s1_chipselect -> cpu_p4_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p4_reset_pio_s1_readdata;                    // cpu_p4_reset_pio:readdata -> mm_interconnect_0:cpu_p4_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p4_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p4_reset_pio_s1_address -> cpu_p4_reset_pio:address
	wire         mm_interconnect_0_cpu_p4_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p4_reset_pio_s1_write -> cpu_p4_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p4_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p4_reset_pio_s1_writedata -> cpu_p4_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p4_reset_pio_ack_s1_readdata;                // cpu_p4_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p4_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p4_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p4_reset_pio_ack_s1_address -> cpu_p4_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p4_port_params_s1_readdata;                  // cpu_p4_port_params:readdata -> mm_interconnect_0:cpu_p4_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p4_port_params_s1_address;                   // mm_interconnect_0:cpu_p4_port_params_s1_address -> cpu_p4_port_params:address
	wire         mm_interconnect_0_cpu_p5_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p5_reset_pio_s1_chipselect -> cpu_p5_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p5_reset_pio_s1_readdata;                    // cpu_p5_reset_pio:readdata -> mm_interconnect_0:cpu_p5_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p5_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p5_reset_pio_s1_address -> cpu_p5_reset_pio:address
	wire         mm_interconnect_0_cpu_p5_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p5_reset_pio_s1_write -> cpu_p5_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p5_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p5_reset_pio_s1_writedata -> cpu_p5_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p5_reset_pio_ack_s1_readdata;                // cpu_p5_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p5_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p5_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p5_reset_pio_ack_s1_address -> cpu_p5_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p5_port_params_s1_readdata;                  // cpu_p5_port_params:readdata -> mm_interconnect_0:cpu_p5_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p5_port_params_s1_address;                   // mm_interconnect_0:cpu_p5_port_params_s1_address -> cpu_p5_port_params:address
	wire         mm_interconnect_0_cpu_p6_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p6_reset_pio_s1_chipselect -> cpu_p6_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p6_reset_pio_s1_readdata;                    // cpu_p6_reset_pio:readdata -> mm_interconnect_0:cpu_p6_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p6_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p6_reset_pio_s1_address -> cpu_p6_reset_pio:address
	wire         mm_interconnect_0_cpu_p6_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p6_reset_pio_s1_write -> cpu_p6_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p6_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p6_reset_pio_s1_writedata -> cpu_p6_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p6_reset_pio_ack_s1_readdata;                // cpu_p6_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p6_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p6_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p6_reset_pio_ack_s1_address -> cpu_p6_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p6_port_params_s1_readdata;                  // cpu_p6_port_params:readdata -> mm_interconnect_0:cpu_p6_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p6_port_params_s1_address;                   // mm_interconnect_0:cpu_p6_port_params_s1_address -> cpu_p6_port_params:address
	wire         mm_interconnect_0_cpu_p7_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p7_reset_pio_s1_chipselect -> cpu_p7_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p7_reset_pio_s1_readdata;                    // cpu_p7_reset_pio:readdata -> mm_interconnect_0:cpu_p7_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p7_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p7_reset_pio_s1_address -> cpu_p7_reset_pio:address
	wire         mm_interconnect_0_cpu_p7_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p7_reset_pio_s1_write -> cpu_p7_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p7_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p7_reset_pio_s1_writedata -> cpu_p7_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p7_reset_pio_ack_s1_readdata;                // cpu_p7_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p7_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p7_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p7_reset_pio_ack_s1_address -> cpu_p7_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p7_port_params_s1_readdata;                  // cpu_p7_port_params:readdata -> mm_interconnect_0:cpu_p7_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p7_port_params_s1_address;                   // mm_interconnect_0:cpu_p7_port_params_s1_address -> cpu_p7_port_params:address
	wire         mm_interconnect_0_cpu_p8_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p8_reset_pio_s1_chipselect -> cpu_p8_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p8_reset_pio_s1_readdata;                    // cpu_p8_reset_pio:readdata -> mm_interconnect_0:cpu_p8_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p8_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p8_reset_pio_s1_address -> cpu_p8_reset_pio:address
	wire         mm_interconnect_0_cpu_p8_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p8_reset_pio_s1_write -> cpu_p8_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p8_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p8_reset_pio_s1_writedata -> cpu_p8_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p8_reset_pio_ack_s1_readdata;                // cpu_p8_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p8_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p8_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p8_reset_pio_ack_s1_address -> cpu_p8_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p8_port_params_s1_readdata;                  // cpu_p8_port_params:readdata -> mm_interconnect_0:cpu_p8_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p8_port_params_s1_address;                   // mm_interconnect_0:cpu_p8_port_params_s1_address -> cpu_p8_port_params:address
	wire         mm_interconnect_0_cpu_p9_reset_pio_s1_chipselect;                  // mm_interconnect_0:cpu_p9_reset_pio_s1_chipselect -> cpu_p9_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p9_reset_pio_s1_readdata;                    // cpu_p9_reset_pio:readdata -> mm_interconnect_0:cpu_p9_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p9_reset_pio_s1_address;                     // mm_interconnect_0:cpu_p9_reset_pio_s1_address -> cpu_p9_reset_pio:address
	wire         mm_interconnect_0_cpu_p9_reset_pio_s1_write;                       // mm_interconnect_0:cpu_p9_reset_pio_s1_write -> cpu_p9_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p9_reset_pio_s1_writedata;                   // mm_interconnect_0:cpu_p9_reset_pio_s1_writedata -> cpu_p9_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p9_reset_pio_ack_s1_readdata;                // cpu_p9_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p9_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p9_reset_pio_ack_s1_address;                 // mm_interconnect_0:cpu_p9_reset_pio_ack_s1_address -> cpu_p9_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p9_port_params_s1_readdata;                  // cpu_p9_port_params:readdata -> mm_interconnect_0:cpu_p9_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p9_port_params_s1_address;                   // mm_interconnect_0:cpu_p9_port_params_s1_address -> cpu_p9_port_params:address
	wire         mm_interconnect_0_cpu_p10_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p10_reset_pio_s1_chipselect -> cpu_p10_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p10_reset_pio_s1_readdata;                   // cpu_p10_reset_pio:readdata -> mm_interconnect_0:cpu_p10_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p10_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p10_reset_pio_s1_address -> cpu_p10_reset_pio:address
	wire         mm_interconnect_0_cpu_p10_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p10_reset_pio_s1_write -> cpu_p10_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p10_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p10_reset_pio_s1_writedata -> cpu_p10_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p10_reset_pio_ack_s1_readdata;               // cpu_p10_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p10_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p10_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p10_reset_pio_ack_s1_address -> cpu_p10_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p10_port_params_s1_readdata;                 // cpu_p10_port_params:readdata -> mm_interconnect_0:cpu_p10_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p10_port_params_s1_address;                  // mm_interconnect_0:cpu_p10_port_params_s1_address -> cpu_p10_port_params:address
	wire         mm_interconnect_0_cpu_p11_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p11_reset_pio_s1_chipselect -> cpu_p11_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p11_reset_pio_s1_readdata;                   // cpu_p11_reset_pio:readdata -> mm_interconnect_0:cpu_p11_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p11_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p11_reset_pio_s1_address -> cpu_p11_reset_pio:address
	wire         mm_interconnect_0_cpu_p11_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p11_reset_pio_s1_write -> cpu_p11_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p11_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p11_reset_pio_s1_writedata -> cpu_p11_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p11_reset_pio_ack_s1_readdata;               // cpu_p11_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p11_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p11_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p11_reset_pio_ack_s1_address -> cpu_p11_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p11_port_params_s1_readdata;                 // cpu_p11_port_params:readdata -> mm_interconnect_0:cpu_p11_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p11_port_params_s1_address;                  // mm_interconnect_0:cpu_p11_port_params_s1_address -> cpu_p11_port_params:address
	wire         mm_interconnect_0_cpu_p12_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p12_reset_pio_s1_chipselect -> cpu_p12_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p12_reset_pio_s1_readdata;                   // cpu_p12_reset_pio:readdata -> mm_interconnect_0:cpu_p12_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p12_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p12_reset_pio_s1_address -> cpu_p12_reset_pio:address
	wire         mm_interconnect_0_cpu_p12_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p12_reset_pio_s1_write -> cpu_p12_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p12_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p12_reset_pio_s1_writedata -> cpu_p12_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p12_reset_pio_ack_s1_readdata;               // cpu_p12_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p12_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p12_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p12_reset_pio_ack_s1_address -> cpu_p12_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p12_port_params_s1_readdata;                 // cpu_p12_port_params:readdata -> mm_interconnect_0:cpu_p12_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p12_port_params_s1_address;                  // mm_interconnect_0:cpu_p12_port_params_s1_address -> cpu_p12_port_params:address
	wire         mm_interconnect_0_cpu_p13_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p13_reset_pio_s1_chipselect -> cpu_p13_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p13_reset_pio_s1_readdata;                   // cpu_p13_reset_pio:readdata -> mm_interconnect_0:cpu_p13_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p13_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p13_reset_pio_s1_address -> cpu_p13_reset_pio:address
	wire         mm_interconnect_0_cpu_p13_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p13_reset_pio_s1_write -> cpu_p13_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p13_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p13_reset_pio_s1_writedata -> cpu_p13_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p13_reset_pio_ack_s1_readdata;               // cpu_p13_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p13_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p13_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p13_reset_pio_ack_s1_address -> cpu_p13_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p13_port_params_s1_readdata;                 // cpu_p13_port_params:readdata -> mm_interconnect_0:cpu_p13_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p13_port_params_s1_address;                  // mm_interconnect_0:cpu_p13_port_params_s1_address -> cpu_p13_port_params:address
	wire         mm_interconnect_0_cpu_p14_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p14_reset_pio_s1_chipselect -> cpu_p14_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p14_reset_pio_s1_readdata;                   // cpu_p14_reset_pio:readdata -> mm_interconnect_0:cpu_p14_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p14_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p14_reset_pio_s1_address -> cpu_p14_reset_pio:address
	wire         mm_interconnect_0_cpu_p14_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p14_reset_pio_s1_write -> cpu_p14_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p14_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p14_reset_pio_s1_writedata -> cpu_p14_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p14_reset_pio_ack_s1_readdata;               // cpu_p14_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p14_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p14_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p14_reset_pio_ack_s1_address -> cpu_p14_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p14_port_params_s1_readdata;                 // cpu_p14_port_params:readdata -> mm_interconnect_0:cpu_p14_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p14_port_params_s1_address;                  // mm_interconnect_0:cpu_p14_port_params_s1_address -> cpu_p14_port_params:address
	wire         mm_interconnect_0_cpu_p15_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p15_reset_pio_s1_chipselect -> cpu_p15_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p15_reset_pio_s1_readdata;                   // cpu_p15_reset_pio:readdata -> mm_interconnect_0:cpu_p15_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p15_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p15_reset_pio_s1_address -> cpu_p15_reset_pio:address
	wire         mm_interconnect_0_cpu_p15_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p15_reset_pio_s1_write -> cpu_p15_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p15_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p15_reset_pio_s1_writedata -> cpu_p15_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p15_reset_pio_ack_s1_readdata;               // cpu_p15_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p15_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p15_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p15_reset_pio_ack_s1_address -> cpu_p15_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p15_port_params_s1_readdata;                 // cpu_p15_port_params:readdata -> mm_interconnect_0:cpu_p15_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p15_port_params_s1_address;                  // mm_interconnect_0:cpu_p15_port_params_s1_address -> cpu_p15_port_params:address
	wire         mm_interconnect_0_cpu_p16_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p16_reset_pio_s1_chipselect -> cpu_p16_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p16_reset_pio_s1_readdata;                   // cpu_p16_reset_pio:readdata -> mm_interconnect_0:cpu_p16_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p16_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p16_reset_pio_s1_address -> cpu_p16_reset_pio:address
	wire         mm_interconnect_0_cpu_p16_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p16_reset_pio_s1_write -> cpu_p16_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p16_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p16_reset_pio_s1_writedata -> cpu_p16_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p16_reset_pio_ack_s1_readdata;               // cpu_p16_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p16_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p16_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p16_reset_pio_ack_s1_address -> cpu_p16_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p16_port_params_s1_readdata;                 // cpu_p16_port_params:readdata -> mm_interconnect_0:cpu_p16_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p16_port_params_s1_address;                  // mm_interconnect_0:cpu_p16_port_params_s1_address -> cpu_p16_port_params:address
	wire         mm_interconnect_0_cpu_p17_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p17_reset_pio_s1_chipselect -> cpu_p17_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p17_reset_pio_s1_readdata;                   // cpu_p17_reset_pio:readdata -> mm_interconnect_0:cpu_p17_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p17_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p17_reset_pio_s1_address -> cpu_p17_reset_pio:address
	wire         mm_interconnect_0_cpu_p17_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p17_reset_pio_s1_write -> cpu_p17_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p17_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p17_reset_pio_s1_writedata -> cpu_p17_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p17_reset_pio_ack_s1_readdata;               // cpu_p17_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p17_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p17_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p17_reset_pio_ack_s1_address -> cpu_p17_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p17_port_params_s1_readdata;                 // cpu_p17_port_params:readdata -> mm_interconnect_0:cpu_p17_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p17_port_params_s1_address;                  // mm_interconnect_0:cpu_p17_port_params_s1_address -> cpu_p17_port_params:address
	wire         mm_interconnect_0_cpu_p18_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p18_reset_pio_s1_chipselect -> cpu_p18_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p18_reset_pio_s1_readdata;                   // cpu_p18_reset_pio:readdata -> mm_interconnect_0:cpu_p18_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p18_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p18_reset_pio_s1_address -> cpu_p18_reset_pio:address
	wire         mm_interconnect_0_cpu_p18_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p18_reset_pio_s1_write -> cpu_p18_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p18_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p18_reset_pio_s1_writedata -> cpu_p18_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p18_reset_pio_ack_s1_readdata;               // cpu_p18_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p18_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p18_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p18_reset_pio_ack_s1_address -> cpu_p18_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p18_port_params_s1_readdata;                 // cpu_p18_port_params:readdata -> mm_interconnect_0:cpu_p18_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p18_port_params_s1_address;                  // mm_interconnect_0:cpu_p18_port_params_s1_address -> cpu_p18_port_params:address
	wire         mm_interconnect_0_cpu_p19_reset_pio_s1_chipselect;                 // mm_interconnect_0:cpu_p19_reset_pio_s1_chipselect -> cpu_p19_reset_pio:chipselect
	wire  [31:0] mm_interconnect_0_cpu_p19_reset_pio_s1_readdata;                   // cpu_p19_reset_pio:readdata -> mm_interconnect_0:cpu_p19_reset_pio_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p19_reset_pio_s1_address;                    // mm_interconnect_0:cpu_p19_reset_pio_s1_address -> cpu_p19_reset_pio:address
	wire         mm_interconnect_0_cpu_p19_reset_pio_s1_write;                      // mm_interconnect_0:cpu_p19_reset_pio_s1_write -> cpu_p19_reset_pio:write_n
	wire  [31:0] mm_interconnect_0_cpu_p19_reset_pio_s1_writedata;                  // mm_interconnect_0:cpu_p19_reset_pio_s1_writedata -> cpu_p19_reset_pio:writedata
	wire  [31:0] mm_interconnect_0_cpu_p19_reset_pio_ack_s1_readdata;               // cpu_p19_reset_pio_ack:readdata -> mm_interconnect_0:cpu_p19_reset_pio_ack_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p19_reset_pio_ack_s1_address;                // mm_interconnect_0:cpu_p19_reset_pio_ack_s1_address -> cpu_p19_reset_pio_ack:address
	wire  [31:0] mm_interconnect_0_cpu_p19_port_params_s1_readdata;                 // cpu_p19_port_params:readdata -> mm_interconnect_0:cpu_p19_port_params_s1_readdata
	wire   [1:0] mm_interconnect_0_cpu_p19_port_params_s1_address;                  // mm_interconnect_0:cpu_p19_port_params_s1_address -> cpu_p19_port_params:address
	wire  [31:0] intel_niosv_instruction_manager_awaddr;                            // intel_niosv:instruction_manager_awaddr -> mm_interconnect_1:intel_niosv_instruction_manager_awaddr
	wire   [1:0] intel_niosv_instruction_manager_bresp;                             // mm_interconnect_1:intel_niosv_instruction_manager_bresp -> intel_niosv:instruction_manager_bresp
	wire         intel_niosv_instruction_manager_arready;                           // mm_interconnect_1:intel_niosv_instruction_manager_arready -> intel_niosv:instruction_manager_arready
	wire  [31:0] intel_niosv_instruction_manager_rdata;                             // mm_interconnect_1:intel_niosv_instruction_manager_rdata -> intel_niosv:instruction_manager_rdata
	wire   [3:0] intel_niosv_instruction_manager_wstrb;                             // intel_niosv:instruction_manager_wstrb -> mm_interconnect_1:intel_niosv_instruction_manager_wstrb
	wire         intel_niosv_instruction_manager_wready;                            // mm_interconnect_1:intel_niosv_instruction_manager_wready -> intel_niosv:instruction_manager_wready
	wire         intel_niosv_instruction_manager_awready;                           // mm_interconnect_1:intel_niosv_instruction_manager_awready -> intel_niosv:instruction_manager_awready
	wire         intel_niosv_instruction_manager_rready;                            // intel_niosv:instruction_manager_rready -> mm_interconnect_1:intel_niosv_instruction_manager_rready
	wire         intel_niosv_instruction_manager_bready;                            // intel_niosv:instruction_manager_bready -> mm_interconnect_1:intel_niosv_instruction_manager_bready
	wire         intel_niosv_instruction_manager_wvalid;                            // intel_niosv:instruction_manager_wvalid -> mm_interconnect_1:intel_niosv_instruction_manager_wvalid
	wire  [31:0] intel_niosv_instruction_manager_araddr;                            // intel_niosv:instruction_manager_araddr -> mm_interconnect_1:intel_niosv_instruction_manager_araddr
	wire   [2:0] intel_niosv_instruction_manager_arprot;                            // intel_niosv:instruction_manager_arprot -> mm_interconnect_1:intel_niosv_instruction_manager_arprot
	wire   [1:0] intel_niosv_instruction_manager_rresp;                             // mm_interconnect_1:intel_niosv_instruction_manager_rresp -> intel_niosv:instruction_manager_rresp
	wire   [2:0] intel_niosv_instruction_manager_awprot;                            // intel_niosv:instruction_manager_awprot -> mm_interconnect_1:intel_niosv_instruction_manager_awprot
	wire  [31:0] intel_niosv_instruction_manager_wdata;                             // intel_niosv:instruction_manager_wdata -> mm_interconnect_1:intel_niosv_instruction_manager_wdata
	wire         intel_niosv_instruction_manager_arvalid;                           // intel_niosv:instruction_manager_arvalid -> mm_interconnect_1:intel_niosv_instruction_manager_arvalid
	wire         intel_niosv_instruction_manager_bvalid;                            // mm_interconnect_1:intel_niosv_instruction_manager_bvalid -> intel_niosv:instruction_manager_bvalid
	wire         intel_niosv_instruction_manager_awvalid;                           // intel_niosv:instruction_manager_awvalid -> mm_interconnect_1:intel_niosv_instruction_manager_awvalid
	wire         intel_niosv_instruction_manager_rvalid;                            // mm_interconnect_1:intel_niosv_instruction_manager_rvalid -> intel_niosv:instruction_manager_rvalid
	wire         mm_interconnect_1_imem_s1_chipselect;                              // mm_interconnect_1:imem_s1_chipselect -> imem:chipselect
	wire  [31:0] mm_interconnect_1_imem_s1_readdata;                                // imem:readdata -> mm_interconnect_1:imem_s1_readdata
	wire  [14:0] mm_interconnect_1_imem_s1_address;                                 // mm_interconnect_1:imem_s1_address -> imem:address
	wire   [3:0] mm_interconnect_1_imem_s1_byteenable;                              // mm_interconnect_1:imem_s1_byteenable -> imem:byteenable
	wire         mm_interconnect_1_imem_s1_write;                                   // mm_interconnect_1:imem_s1_write -> imem:write
	wire  [31:0] mm_interconnect_1_imem_s1_writedata;                               // mm_interconnect_1:imem_s1_writedata -> imem:writedata
	wire         mm_interconnect_1_imem_s1_clken;                                   // mm_interconnect_1:imem_s1_clken -> imem:clken
	wire         rst_controller_reset_out_reset;                                    // rst_controller:reset_out -> [cpu_cmd:reset_n, cpu_cmd_complete:reset_n, cpu_cmd_start:reset_n, cpu_cmd_type:reset_n, cpu_p0_port_params:reset_n, cpu_p0_reset_pio:reset_n, cpu_p0_reset_pio_ack:reset_n, cpu_p10_port_params:reset_n, cpu_p10_reset_pio:reset_n, cpu_p10_reset_pio_ack:reset_n, cpu_p11_port_params:reset_n, cpu_p11_reset_pio:reset_n, cpu_p11_reset_pio_ack:reset_n, cpu_p12_port_params:reset_n, cpu_p12_reset_pio:reset_n, cpu_p12_reset_pio_ack:reset_n, cpu_p13_port_params:reset_n, cpu_p13_reset_pio:reset_n, cpu_p13_reset_pio_ack:reset_n, cpu_p14_port_params:reset_n, cpu_p14_reset_pio:reset_n, cpu_p14_reset_pio_ack:reset_n, cpu_p15_port_params:reset_n, cpu_p15_reset_pio:reset_n, cpu_p15_reset_pio_ack:reset_n, cpu_p16_port_params:reset_n, cpu_p16_reset_pio:reset_n, cpu_p16_reset_pio_ack:reset_n, cpu_p17_port_params:reset_n, cpu_p17_reset_pio:reset_n, cpu_p17_reset_pio_ack:reset_n, cpu_p18_port_params:reset_n, cpu_p18_reset_pio:reset_n, cpu_p18_reset_pio_ack:reset_n, cpu_p19_port_params:reset_n, cpu_p19_reset_pio:reset_n, cpu_p19_reset_pio_ack:reset_n, cpu_p1_port_params:reset_n, cpu_p1_reset_pio:reset_n, cpu_p1_reset_pio_ack:reset_n, cpu_p2_port_params:reset_n, cpu_p2_reset_pio:reset_n, cpu_p2_reset_pio_ack:reset_n, cpu_p3_port_params:reset_n, cpu_p3_reset_pio:reset_n, cpu_p3_reset_pio_ack:reset_n, cpu_p4_port_params:reset_n, cpu_p4_reset_pio:reset_n, cpu_p4_reset_pio_ack:reset_n, cpu_p5_port_params:reset_n, cpu_p5_reset_pio:reset_n, cpu_p5_reset_pio_ack:reset_n, cpu_p6_port_params:reset_n, cpu_p6_reset_pio:reset_n, cpu_p6_reset_pio_ack:reset_n, cpu_p7_port_params:reset_n, cpu_p7_reset_pio:reset_n, cpu_p7_reset_pio_ack:reset_n, cpu_p8_port_params:reset_n, cpu_p8_reset_pio:reset_n, cpu_p8_reset_pio_ack:reset_n, cpu_p9_port_params:reset_n, cpu_p9_reset_pio:reset_n, cpu_p9_reset_pio_ack:reset_n, cpu_rd_data:reset_n, cpu_reconfig:reset, cpu_wr_data:reset_n, dmem:reset, imem:reset, intel_niosv:reset_reset, jtag_uart_0:rst_n, mm_interconnect_0:intel_niosv_reset_reset_bridge_in_reset_reset, mm_interconnect_1:intel_niosv_reset_reset_bridge_in_reset_reset, rst_translator:in_reset, timer_0:reset_n, timer_1:reset_n]
	wire         rst_controller_reset_out_reset_req;                                // rst_controller:reset_req -> [dmem:reset_req, imem:reset_req, rst_translator:reset_req_in]

	hssi_ss_1_altera_avalon_pio_1923_5k4uelq cpu_cmd_type (
		.clk      (clk_clk),                                    //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),            //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_cmd_type_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_cmd_type_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_cmd_type_export)                         //   input,  width = 16, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_3bctcky cpu_cmd (
		.clk      (clk_clk),                               //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),       //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_cmd_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_cmd_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_cmd_export)                         //   input,  width = 32, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_3bctcky cpu_wr_data (
		.clk      (clk_clk),                                   //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),           //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_wr_data_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_wr_data_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_wr_data_export)                         //   input,  width = 32, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_t7llikq cpu_cmd_start (
		.clk        (clk_clk),                                       //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),               //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_cmd_start_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_cmd_start_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_cmd_start_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_cmd_start_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_cmd_start_s1_readdata),   //  output,  width = 32,                    .readdata
		.in_port    (cpu_cmd_start_export),                          //   input,   width = 1, external_connection.export
		.irq        ()                                               //  output,   width = 1,                 irq.irq
	);

	hssi_ss_1_altera_avalon_pio_1923_fz5xg5a cpu_cmd_complete (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_cmd_complete_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_cmd_complete_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_cmd_complete_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_cmd_complete_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_cmd_complete_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_cmd_complete_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jrp7phy cpu_rd_data (
		.clk        (clk_clk),                                     //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_rd_data_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_rd_data_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_rd_data_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_rd_data_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_rd_data_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_rd_data_export)                           //  output,  width = 32, external_connection.export
	);

	hssi_ss_1_altera_avalon_onchip_memory2_1939_vytuvtq #(
		.INIT_FILE ("hssi_ss_f_dr_cpu_onchip_memory2_1_onchip_memory2_1.hex")
	) dmem (
		.clk        (clk_clk),                              //   input,   width = 1,   clk1.clk
		.address    (mm_interconnect_0_dmem_s1_address),    //   input,  width = 12,     s1.address
		.clken      (mm_interconnect_0_dmem_s1_clken),      //   input,   width = 1,       .clken
		.chipselect (mm_interconnect_0_dmem_s1_chipselect), //   input,   width = 1,       .chipselect
		.write      (mm_interconnect_0_dmem_s1_write),      //   input,   width = 1,       .write
		.readdata   (mm_interconnect_0_dmem_s1_readdata),   //  output,  width = 32,       .readdata
		.writedata  (mm_interconnect_0_dmem_s1_writedata),  //   input,  width = 32,       .writedata
		.byteenable (mm_interconnect_0_dmem_s1_byteenable), //   input,   width = 4,       .byteenable
		.reset      (rst_controller_reset_out_reset),       //   input,   width = 1, reset1.reset
		.reset_req  (rst_controller_reset_out_reset_req),   //   input,   width = 1,       .reset_req
		.freeze     (1'b0)                                  // (terminated),                     
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (24),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (26),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (0),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) cpu_reconfig (
		.clk                    (clk_clk),                                                           //   input,   width = 1,                       clk.clk
		.reset                  (rst_controller_reset_out_reset),                                    //   input,   width = 1,                     reset.reset
		.uav_address            (cpu_reconfig_address),                                              //  output,  width = 26, avalon_universal_master_0.address
		.uav_burstcount         (cpu_reconfig_burstcount),                                           //  output,   width = 1,                          .burstcount
		.uav_read               (cpu_reconfig_read),                                                 //  output,   width = 1,                          .read
		.uav_write              (cpu_reconfig_write),                                                //  output,   width = 1,                          .write
		.uav_waitrequest        (cpu_reconfig_waitrequest),                                          //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (cpu_reconfig_readdatavalid),                                        //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (cpu_reconfig_byteenable),                                           //  output,   width = 4,                          .byteenable
		.uav_readdata           (cpu_reconfig_readdata),                                             //   input,  width = 32,                          .readdata
		.uav_writedata          (cpu_reconfig_writedata),                                            //  output,  width = 32,                          .writedata
		.uav_lock               (cpu_reconfig_lock),                                                 //  output,   width = 1,                          .lock
		.uav_debugaccess        (cpu_reconfig_debugaccess),                                          //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_address),       //   input,  width = 24,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_byteenable          (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_byteenable),    //   input,   width = 4,                          .byteenable
		.av_read                (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                              // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                              // (terminated),                                        
		.av_begintransfer       (1'b0),                                                              // (terminated),                                        
		.av_chipselect          (1'b0),                                                              // (terminated),                                        
		.av_lock                (1'b0),                                                              // (terminated),                                        
		.av_debugaccess         (1'b0),                                                              // (terminated),                                        
		.uav_outputenable       (1'b0),                                                              // (terminated),                                        
		.uav_clken              (),                                                                  // (terminated),                                        
		.av_clken               (1'b1),                                                              // (terminated),                                        
		.uav_response           (2'b00),                                                             // (terminated),                                        
		.av_response            (),                                                                  // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                              // (terminated),                                        
		.av_writeresponsevalid  ()                                                                   // (terminated),                                        
	);

	hssi_ss_1_altera_avalon_onchip_memory2_1939_wrqhtvy #(
		.INIT_FILE ("hssi_ss_f_dr_cpu_onchip_memory2_1_onchip_memory2_1_imem.hex")
	) imem (
		.clk        (clk_clk),                              //   input,   width = 1,   clk1.clk
		.address    (mm_interconnect_1_imem_s1_address),    //   input,  width = 15,     s1.address
		.clken      (mm_interconnect_1_imem_s1_clken),      //   input,   width = 1,       .clken
		.chipselect (mm_interconnect_1_imem_s1_chipselect), //   input,   width = 1,       .chipselect
		.write      (mm_interconnect_1_imem_s1_write),      //   input,   width = 1,       .write
		.readdata   (mm_interconnect_1_imem_s1_readdata),   //  output,  width = 32,       .readdata
		.writedata  (mm_interconnect_1_imem_s1_writedata),  //   input,  width = 32,       .writedata
		.byteenable (mm_interconnect_1_imem_s1_byteenable), //   input,   width = 4,       .byteenable
		.reset      (rst_controller_reset_out_reset),       //   input,   width = 1, reset1.reset
		.reset_req  (rst_controller_reset_out_reset_req),   //   input,   width = 1,       .reset_req
		.freeze     (1'b0)                                  // (terminated),                     
	);

	hssi_ss_1_altera_avalon_jtag_uart_1924_dwkezqq jtag_uart_0 (
		.clk            (clk_clk),                                                     //   input,   width = 1,               clk.clk
		.rst_n          (~rst_controller_reset_out_reset),                             //   input,   width = 1,             reset.reset_n
		.av_chipselect  (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_chipselect),  //   input,   width = 1, avalon_jtag_slave.chipselect
		.av_address     (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_address),     //   input,   width = 1,                  .address
		.av_read_n      (~mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_read),       //   input,   width = 1,                  .read_n
		.av_readdata    (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_readdata),    //  output,  width = 32,                  .readdata
		.av_write_n     (~mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_write),      //   input,   width = 1,                  .write_n
		.av_writedata   (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_writedata),   //   input,  width = 32,                  .writedata
		.av_waitrequest (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_waitrequest), //  output,   width = 1,                  .waitrequest
		.av_irq         ()                                                             //  output,   width = 1,               irq.irq
	);

	hssi_ss_1_intel_niosv_c_120_h6d6boy intel_niosv (
		.clk                         (clk_clk),                                 //   input,   width = 1,                 clk.clk
		.reset_reset                 (rst_controller_reset_out_reset),          //   input,   width = 1,               reset.reset
		.cpu_ecc_status_ecc_status   (),                                        //  output,   width = 2,      cpu_ecc_status.ecc_status
		.cpu_ecc_status_ecc_source   (),                                        //  output,   width = 4,                    .ecc_source
		.instruction_manager_awaddr  (intel_niosv_instruction_manager_awaddr),  //  output,  width = 32, instruction_manager.awaddr
		.instruction_manager_awprot  (intel_niosv_instruction_manager_awprot),  //  output,   width = 3,                    .awprot
		.instruction_manager_awvalid (intel_niosv_instruction_manager_awvalid), //  output,   width = 1,                    .awvalid
		.instruction_manager_awready (intel_niosv_instruction_manager_awready), //   input,   width = 1,                    .awready
		.instruction_manager_wdata   (intel_niosv_instruction_manager_wdata),   //  output,  width = 32,                    .wdata
		.instruction_manager_wstrb   (intel_niosv_instruction_manager_wstrb),   //  output,   width = 4,                    .wstrb
		.instruction_manager_wvalid  (intel_niosv_instruction_manager_wvalid),  //  output,   width = 1,                    .wvalid
		.instruction_manager_wready  (intel_niosv_instruction_manager_wready),  //   input,   width = 1,                    .wready
		.instruction_manager_bresp   (intel_niosv_instruction_manager_bresp),   //   input,   width = 2,                    .bresp
		.instruction_manager_bvalid  (intel_niosv_instruction_manager_bvalid),  //   input,   width = 1,                    .bvalid
		.instruction_manager_bready  (intel_niosv_instruction_manager_bready),  //  output,   width = 1,                    .bready
		.instruction_manager_araddr  (intel_niosv_instruction_manager_araddr),  //  output,  width = 32,                    .araddr
		.instruction_manager_arprot  (intel_niosv_instruction_manager_arprot),  //  output,   width = 3,                    .arprot
		.instruction_manager_arvalid (intel_niosv_instruction_manager_arvalid), //  output,   width = 1,                    .arvalid
		.instruction_manager_arready (intel_niosv_instruction_manager_arready), //   input,   width = 1,                    .arready
		.instruction_manager_rdata   (intel_niosv_instruction_manager_rdata),   //   input,  width = 32,                    .rdata
		.instruction_manager_rresp   (intel_niosv_instruction_manager_rresp),   //   input,   width = 2,                    .rresp
		.instruction_manager_rvalid  (intel_niosv_instruction_manager_rvalid),  //   input,   width = 1,                    .rvalid
		.instruction_manager_rready  (intel_niosv_instruction_manager_rready),  //  output,   width = 1,                    .rready
		.data_manager_awaddr         (intel_niosv_data_manager_awaddr),         //  output,  width = 32,        data_manager.awaddr
		.data_manager_awprot         (intel_niosv_data_manager_awprot),         //  output,   width = 3,                    .awprot
		.data_manager_awvalid        (intel_niosv_data_manager_awvalid),        //  output,   width = 1,                    .awvalid
		.data_manager_awready        (intel_niosv_data_manager_awready),        //   input,   width = 1,                    .awready
		.data_manager_wdata          (intel_niosv_data_manager_wdata),          //  output,  width = 32,                    .wdata
		.data_manager_wstrb          (intel_niosv_data_manager_wstrb),          //  output,   width = 4,                    .wstrb
		.data_manager_wvalid         (intel_niosv_data_manager_wvalid),         //  output,   width = 1,                    .wvalid
		.data_manager_wready         (intel_niosv_data_manager_wready),         //   input,   width = 1,                    .wready
		.data_manager_bresp          (intel_niosv_data_manager_bresp),          //   input,   width = 2,                    .bresp
		.data_manager_bvalid         (intel_niosv_data_manager_bvalid),         //   input,   width = 1,                    .bvalid
		.data_manager_bready         (intel_niosv_data_manager_bready),         //  output,   width = 1,                    .bready
		.data_manager_araddr         (intel_niosv_data_manager_araddr),         //  output,  width = 32,                    .araddr
		.data_manager_arprot         (intel_niosv_data_manager_arprot),         //  output,   width = 3,                    .arprot
		.data_manager_arvalid        (intel_niosv_data_manager_arvalid),        //  output,   width = 1,                    .arvalid
		.data_manager_arready        (intel_niosv_data_manager_arready),        //   input,   width = 1,                    .arready
		.data_manager_rdata          (intel_niosv_data_manager_rdata),          //   input,  width = 32,                    .rdata
		.data_manager_rresp          (intel_niosv_data_manager_rresp),          //   input,   width = 2,                    .rresp
		.data_manager_rvalid         (intel_niosv_data_manager_rvalid),         //   input,   width = 1,                    .rvalid
		.data_manager_rready         (intel_niosv_data_manager_rready)          //  output,   width = 1,                    .rready
	);

	hssi_ss_1_altera_avalon_timer_1934_uaqnuvi timer_0 (
		.clk        (clk_clk),                                 //   input,   width = 1,   clk.clk
		.reset_n    (~rst_controller_reset_out_reset),         //   input,   width = 1, reset.reset_n
		.address    (mm_interconnect_0_timer_0_s1_address),    //   input,   width = 3,    s1.address
		.writedata  (mm_interconnect_0_timer_0_s1_writedata),  //   input,  width = 16,      .writedata
		.readdata   (mm_interconnect_0_timer_0_s1_readdata),   //  output,  width = 16,      .readdata
		.chipselect (mm_interconnect_0_timer_0_s1_chipselect), //   input,   width = 1,      .chipselect
		.write_n    (~mm_interconnect_0_timer_0_s1_write),     //   input,   width = 1,      .write_n
		.irq        ()                                         //  output,   width = 1,   irq.irq
	);

	hssi_ss_1_altera_avalon_timer_1934_uaqnuvi timer_1 (
		.clk        (clk_clk),                                 //   input,   width = 1,   clk.clk
		.reset_n    (~rst_controller_reset_out_reset),         //   input,   width = 1, reset.reset_n
		.address    (mm_interconnect_0_timer_1_s1_address),    //   input,   width = 3,    s1.address
		.writedata  (mm_interconnect_0_timer_1_s1_writedata),  //   input,  width = 16,      .writedata
		.readdata   (mm_interconnect_0_timer_1_s1_readdata),   //  output,  width = 16,      .readdata
		.chipselect (mm_interconnect_0_timer_1_s1_chipselect), //   input,   width = 1,      .chipselect
		.write_n    (~mm_interconnect_0_timer_1_s1_write),     //   input,   width = 1,      .write_n
		.irq        ()                                         //  output,   width = 1,   irq.irq
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p0_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p0_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p0_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p0_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p0_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p0_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p0_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p0_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p0_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p0_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p0_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_kx7dgra cpu_p0_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p0_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p0_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p0_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p1_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p1_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p1_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p1_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p1_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p1_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p1_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p1_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p1_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p1_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p1_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p1_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p1_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p1_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p1_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p2_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p2_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p2_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p2_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p2_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p2_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p2_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p2_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p2_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p2_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p2_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p2_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p2_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p2_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p2_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p3_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p3_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p3_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p3_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p3_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p3_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p3_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p3_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p3_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p3_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p3_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p3_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p3_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p3_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p3_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p4_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p4_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p4_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p4_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p4_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p4_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p4_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p4_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p4_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p4_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p4_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p4_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p4_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p4_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p4_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p5_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p5_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p5_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p5_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p5_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p5_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p5_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p5_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p5_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p5_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p5_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p5_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p5_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p5_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p5_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p6_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p6_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p6_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p6_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p6_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p6_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p6_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p6_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p6_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p6_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p6_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p6_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p6_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p6_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p6_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p7_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p7_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p7_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p7_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p7_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p7_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p7_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p7_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p7_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p7_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p7_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p7_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p7_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p7_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p7_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p8_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p8_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p8_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p8_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p8_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p8_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p8_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p8_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p8_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p8_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p8_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p8_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p8_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p8_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p8_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p9_reset_pio (
		.clk        (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p9_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p9_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p9_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p9_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p9_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p9_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p9_reset_pio_ack (
		.clk      (clk_clk),                                            //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                    //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p9_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p9_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p9_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p9_port_params (
		.clk      (clk_clk),                                          //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                  //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p9_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p9_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p9_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p10_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p10_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p10_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p10_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p10_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p10_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p10_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p10_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p10_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p10_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p10_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p10_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p10_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p10_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p10_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p11_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p11_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p11_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p11_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p11_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p11_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p11_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p11_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p11_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p11_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p11_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p11_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p11_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p11_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p11_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p12_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p12_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p12_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p12_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p12_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p12_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p12_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p12_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p12_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p12_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p12_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p12_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p12_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p12_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p12_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p13_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p13_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p13_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p13_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p13_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p13_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p13_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p13_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p13_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p13_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p13_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p13_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p13_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p13_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p13_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p14_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p14_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p14_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p14_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p14_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p14_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p14_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p14_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p14_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p14_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p14_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p14_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p14_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p14_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p14_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p15_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p15_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p15_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p15_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p15_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p15_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p15_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p15_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p15_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p15_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p15_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p15_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p15_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p15_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p15_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p16_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p16_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p16_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p16_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p16_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p16_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p16_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p16_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p16_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p16_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p16_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p16_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p16_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p16_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p16_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p17_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p17_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p17_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p17_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p17_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p17_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p17_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p17_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p17_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p17_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p17_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p17_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p17_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p17_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p17_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p18_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p18_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p18_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p18_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p18_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p18_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p18_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p18_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p18_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p18_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p18_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p18_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p18_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p18_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p18_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_jv2vkgi cpu_p19_reset_pio (
		.clk        (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address    (mm_interconnect_0_cpu_p19_reset_pio_s1_address),    //   input,   width = 2,                  s1.address
		.write_n    (~mm_interconnect_0_cpu_p19_reset_pio_s1_write),     //   input,   width = 1,                    .write_n
		.writedata  (mm_interconnect_0_cpu_p19_reset_pio_s1_writedata),  //   input,  width = 32,                    .writedata
		.chipselect (mm_interconnect_0_cpu_p19_reset_pio_s1_chipselect), //   input,   width = 1,                    .chipselect
		.readdata   (mm_interconnect_0_cpu_p19_reset_pio_s1_readdata),   //  output,  width = 32,                    .readdata
		.out_port   (cpu_p19_reset_pio_export)                           //  output,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_l53esli cpu_p19_reset_pio_ack (
		.clk      (clk_clk),                                             //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                     //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p19_reset_pio_ack_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p19_reset_pio_ack_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p19_reset_pio_ack_export)                         //   input,   width = 4, external_connection.export
	);

	hssi_ss_1_altera_avalon_pio_1923_rpotrli cpu_p19_port_params (
		.clk      (clk_clk),                                           //   input,   width = 1,                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                   //   input,   width = 1,               reset.reset_n
		.address  (mm_interconnect_0_cpu_p19_port_params_s1_address),  //   input,   width = 2,                  s1.address
		.readdata (mm_interconnect_0_cpu_p19_port_params_s1_readdata), //  output,  width = 32,                    .readdata
		.in_port  (cpu_p19_port_params_export)                         //   input,  width = 20, external_connection.export
	);

	hssi_ss_1_altera_mm_interconnect_1920_yc2ai6i mm_interconnect_0 (
		.cpu_cmd_type_s1_address                         (mm_interconnect_0_cpu_cmd_type_s1_address),                         //  output,   width = 2,                         cpu_cmd_type_s1.address
		.cpu_cmd_type_s1_readdata                        (mm_interconnect_0_cpu_cmd_type_s1_readdata),                        //   input,  width = 32,                                        .readdata
		.cpu_cmd_s1_address                              (mm_interconnect_0_cpu_cmd_s1_address),                              //  output,   width = 2,                              cpu_cmd_s1.address
		.cpu_cmd_s1_readdata                             (mm_interconnect_0_cpu_cmd_s1_readdata),                             //   input,  width = 32,                                        .readdata
		.cpu_wr_data_s1_address                          (mm_interconnect_0_cpu_wr_data_s1_address),                          //  output,   width = 2,                          cpu_wr_data_s1.address
		.cpu_wr_data_s1_readdata                         (mm_interconnect_0_cpu_wr_data_s1_readdata),                         //   input,  width = 32,                                        .readdata
		.cpu_cmd_start_s1_address                        (mm_interconnect_0_cpu_cmd_start_s1_address),                        //  output,   width = 2,                        cpu_cmd_start_s1.address
		.cpu_cmd_start_s1_write                          (mm_interconnect_0_cpu_cmd_start_s1_write),                          //  output,   width = 1,                                        .write
		.cpu_cmd_start_s1_readdata                       (mm_interconnect_0_cpu_cmd_start_s1_readdata),                       //   input,  width = 32,                                        .readdata
		.cpu_cmd_start_s1_writedata                      (mm_interconnect_0_cpu_cmd_start_s1_writedata),                      //  output,  width = 32,                                        .writedata
		.cpu_cmd_start_s1_chipselect                     (mm_interconnect_0_cpu_cmd_start_s1_chipselect),                     //  output,   width = 1,                                        .chipselect
		.cpu_cmd_complete_s1_address                     (mm_interconnect_0_cpu_cmd_complete_s1_address),                     //  output,   width = 2,                     cpu_cmd_complete_s1.address
		.cpu_cmd_complete_s1_write                       (mm_interconnect_0_cpu_cmd_complete_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_cmd_complete_s1_readdata                    (mm_interconnect_0_cpu_cmd_complete_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_cmd_complete_s1_writedata                   (mm_interconnect_0_cpu_cmd_complete_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_cmd_complete_s1_chipselect                  (mm_interconnect_0_cpu_cmd_complete_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_rd_data_s1_address                          (mm_interconnect_0_cpu_rd_data_s1_address),                          //  output,   width = 2,                          cpu_rd_data_s1.address
		.cpu_rd_data_s1_write                            (mm_interconnect_0_cpu_rd_data_s1_write),                            //  output,   width = 1,                                        .write
		.cpu_rd_data_s1_readdata                         (mm_interconnect_0_cpu_rd_data_s1_readdata),                         //   input,  width = 32,                                        .readdata
		.cpu_rd_data_s1_writedata                        (mm_interconnect_0_cpu_rd_data_s1_writedata),                        //  output,  width = 32,                                        .writedata
		.cpu_rd_data_s1_chipselect                       (mm_interconnect_0_cpu_rd_data_s1_chipselect),                       //  output,   width = 1,                                        .chipselect
		.dmem_s1_address                                 (mm_interconnect_0_dmem_s1_address),                                 //  output,  width = 12,                                 dmem_s1.address
		.dmem_s1_write                                   (mm_interconnect_0_dmem_s1_write),                                   //  output,   width = 1,                                        .write
		.dmem_s1_readdata                                (mm_interconnect_0_dmem_s1_readdata),                                //   input,  width = 32,                                        .readdata
		.dmem_s1_writedata                               (mm_interconnect_0_dmem_s1_writedata),                               //  output,  width = 32,                                        .writedata
		.dmem_s1_byteenable                              (mm_interconnect_0_dmem_s1_byteenable),                              //  output,   width = 4,                                        .byteenable
		.dmem_s1_chipselect                              (mm_interconnect_0_dmem_s1_chipselect),                              //  output,   width = 1,                                        .chipselect
		.dmem_s1_clken                                   (mm_interconnect_0_dmem_s1_clken),                                   //  output,   width = 1,                                        .clken
		.cpu_reconfig_avalon_anti_master_0_address       (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_address),       //  output,  width = 24,       cpu_reconfig_avalon_anti_master_0.address
		.cpu_reconfig_avalon_anti_master_0_write         (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_write),         //  output,   width = 1,                                        .write
		.cpu_reconfig_avalon_anti_master_0_read          (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_read),          //  output,   width = 1,                                        .read
		.cpu_reconfig_avalon_anti_master_0_readdata      (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_readdata),      //   input,  width = 32,                                        .readdata
		.cpu_reconfig_avalon_anti_master_0_writedata     (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_writedata),     //  output,  width = 32,                                        .writedata
		.cpu_reconfig_avalon_anti_master_0_byteenable    (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_byteenable),    //  output,   width = 4,                                        .byteenable
		.cpu_reconfig_avalon_anti_master_0_readdatavalid (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_readdatavalid), //   input,   width = 1,                                        .readdatavalid
		.cpu_reconfig_avalon_anti_master_0_waitrequest   (mm_interconnect_0_cpu_reconfig_avalon_anti_master_0_waitrequest),   //   input,   width = 1,                                        .waitrequest
		.jtag_uart_0_avalon_jtag_slave_address           (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_address),           //  output,   width = 1,           jtag_uart_0_avalon_jtag_slave.address
		.jtag_uart_0_avalon_jtag_slave_write             (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_write),             //  output,   width = 1,                                        .write
		.jtag_uart_0_avalon_jtag_slave_read              (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_read),              //  output,   width = 1,                                        .read
		.jtag_uart_0_avalon_jtag_slave_readdata          (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_readdata),          //   input,  width = 32,                                        .readdata
		.jtag_uart_0_avalon_jtag_slave_writedata         (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_writedata),         //  output,  width = 32,                                        .writedata
		.jtag_uart_0_avalon_jtag_slave_waitrequest       (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_waitrequest),       //   input,   width = 1,                                        .waitrequest
		.jtag_uart_0_avalon_jtag_slave_chipselect        (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_chipselect),        //  output,   width = 1,                                        .chipselect
		.timer_0_s1_address                              (mm_interconnect_0_timer_0_s1_address),                              //  output,   width = 3,                              timer_0_s1.address
		.timer_0_s1_write                                (mm_interconnect_0_timer_0_s1_write),                                //  output,   width = 1,                                        .write
		.timer_0_s1_readdata                             (mm_interconnect_0_timer_0_s1_readdata),                             //   input,  width = 16,                                        .readdata
		.timer_0_s1_writedata                            (mm_interconnect_0_timer_0_s1_writedata),                            //  output,  width = 16,                                        .writedata
		.timer_0_s1_chipselect                           (mm_interconnect_0_timer_0_s1_chipselect),                           //  output,   width = 1,                                        .chipselect
		.timer_1_s1_address                              (mm_interconnect_0_timer_1_s1_address),                              //  output,   width = 3,                              timer_1_s1.address
		.timer_1_s1_write                                (mm_interconnect_0_timer_1_s1_write),                                //  output,   width = 1,                                        .write
		.timer_1_s1_readdata                             (mm_interconnect_0_timer_1_s1_readdata),                             //   input,  width = 16,                                        .readdata
		.timer_1_s1_writedata                            (mm_interconnect_0_timer_1_s1_writedata),                            //  output,  width = 16,                                        .writedata
		.timer_1_s1_chipselect                           (mm_interconnect_0_timer_1_s1_chipselect),                           //  output,   width = 1,                                        .chipselect
		.cpu_p0_reset_pio_s1_address                     (mm_interconnect_0_cpu_p0_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p0_reset_pio_s1.address
		.cpu_p0_reset_pio_s1_write                       (mm_interconnect_0_cpu_p0_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p0_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p0_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p0_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p0_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p0_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p0_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p0_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p0_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p0_reset_pio_ack_s1.address
		.cpu_p0_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p0_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p0_port_params_s1_address                   (mm_interconnect_0_cpu_p0_port_params_s1_address),                   //  output,   width = 2,                   cpu_p0_port_params_s1.address
		.cpu_p0_port_params_s1_readdata                  (mm_interconnect_0_cpu_p0_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p1_reset_pio_s1_address                     (mm_interconnect_0_cpu_p1_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p1_reset_pio_s1.address
		.cpu_p1_reset_pio_s1_write                       (mm_interconnect_0_cpu_p1_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p1_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p1_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p1_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p1_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p1_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p1_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p1_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p1_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p1_reset_pio_ack_s1.address
		.cpu_p1_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p1_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p1_port_params_s1_address                   (mm_interconnect_0_cpu_p1_port_params_s1_address),                   //  output,   width = 2,                   cpu_p1_port_params_s1.address
		.cpu_p1_port_params_s1_readdata                  (mm_interconnect_0_cpu_p1_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p2_reset_pio_s1_address                     (mm_interconnect_0_cpu_p2_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p2_reset_pio_s1.address
		.cpu_p2_reset_pio_s1_write                       (mm_interconnect_0_cpu_p2_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p2_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p2_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p2_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p2_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p2_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p2_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p2_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p2_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p2_reset_pio_ack_s1.address
		.cpu_p2_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p2_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p2_port_params_s1_address                   (mm_interconnect_0_cpu_p2_port_params_s1_address),                   //  output,   width = 2,                   cpu_p2_port_params_s1.address
		.cpu_p2_port_params_s1_readdata                  (mm_interconnect_0_cpu_p2_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p3_reset_pio_s1_address                     (mm_interconnect_0_cpu_p3_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p3_reset_pio_s1.address
		.cpu_p3_reset_pio_s1_write                       (mm_interconnect_0_cpu_p3_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p3_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p3_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p3_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p3_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p3_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p3_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p3_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p3_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p3_reset_pio_ack_s1.address
		.cpu_p3_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p3_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p3_port_params_s1_address                   (mm_interconnect_0_cpu_p3_port_params_s1_address),                   //  output,   width = 2,                   cpu_p3_port_params_s1.address
		.cpu_p3_port_params_s1_readdata                  (mm_interconnect_0_cpu_p3_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p4_reset_pio_s1_address                     (mm_interconnect_0_cpu_p4_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p4_reset_pio_s1.address
		.cpu_p4_reset_pio_s1_write                       (mm_interconnect_0_cpu_p4_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p4_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p4_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p4_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p4_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p4_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p4_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p4_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p4_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p4_reset_pio_ack_s1.address
		.cpu_p4_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p4_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p4_port_params_s1_address                   (mm_interconnect_0_cpu_p4_port_params_s1_address),                   //  output,   width = 2,                   cpu_p4_port_params_s1.address
		.cpu_p4_port_params_s1_readdata                  (mm_interconnect_0_cpu_p4_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p5_reset_pio_s1_address                     (mm_interconnect_0_cpu_p5_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p5_reset_pio_s1.address
		.cpu_p5_reset_pio_s1_write                       (mm_interconnect_0_cpu_p5_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p5_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p5_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p5_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p5_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p5_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p5_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p5_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p5_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p5_reset_pio_ack_s1.address
		.cpu_p5_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p5_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p5_port_params_s1_address                   (mm_interconnect_0_cpu_p5_port_params_s1_address),                   //  output,   width = 2,                   cpu_p5_port_params_s1.address
		.cpu_p5_port_params_s1_readdata                  (mm_interconnect_0_cpu_p5_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p6_reset_pio_s1_address                     (mm_interconnect_0_cpu_p6_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p6_reset_pio_s1.address
		.cpu_p6_reset_pio_s1_write                       (mm_interconnect_0_cpu_p6_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p6_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p6_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p6_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p6_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p6_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p6_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p6_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p6_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p6_reset_pio_ack_s1.address
		.cpu_p6_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p6_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p6_port_params_s1_address                   (mm_interconnect_0_cpu_p6_port_params_s1_address),                   //  output,   width = 2,                   cpu_p6_port_params_s1.address
		.cpu_p6_port_params_s1_readdata                  (mm_interconnect_0_cpu_p6_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p7_reset_pio_s1_address                     (mm_interconnect_0_cpu_p7_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p7_reset_pio_s1.address
		.cpu_p7_reset_pio_s1_write                       (mm_interconnect_0_cpu_p7_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p7_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p7_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p7_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p7_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p7_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p7_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p7_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p7_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p7_reset_pio_ack_s1.address
		.cpu_p7_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p7_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p7_port_params_s1_address                   (mm_interconnect_0_cpu_p7_port_params_s1_address),                   //  output,   width = 2,                   cpu_p7_port_params_s1.address
		.cpu_p7_port_params_s1_readdata                  (mm_interconnect_0_cpu_p7_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p8_reset_pio_s1_address                     (mm_interconnect_0_cpu_p8_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p8_reset_pio_s1.address
		.cpu_p8_reset_pio_s1_write                       (mm_interconnect_0_cpu_p8_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p8_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p8_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p8_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p8_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p8_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p8_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p8_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p8_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p8_reset_pio_ack_s1.address
		.cpu_p8_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p8_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p8_port_params_s1_address                   (mm_interconnect_0_cpu_p8_port_params_s1_address),                   //  output,   width = 2,                   cpu_p8_port_params_s1.address
		.cpu_p8_port_params_s1_readdata                  (mm_interconnect_0_cpu_p8_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p9_reset_pio_s1_address                     (mm_interconnect_0_cpu_p9_reset_pio_s1_address),                     //  output,   width = 2,                     cpu_p9_reset_pio_s1.address
		.cpu_p9_reset_pio_s1_write                       (mm_interconnect_0_cpu_p9_reset_pio_s1_write),                       //  output,   width = 1,                                        .write
		.cpu_p9_reset_pio_s1_readdata                    (mm_interconnect_0_cpu_p9_reset_pio_s1_readdata),                    //   input,  width = 32,                                        .readdata
		.cpu_p9_reset_pio_s1_writedata                   (mm_interconnect_0_cpu_p9_reset_pio_s1_writedata),                   //  output,  width = 32,                                        .writedata
		.cpu_p9_reset_pio_s1_chipselect                  (mm_interconnect_0_cpu_p9_reset_pio_s1_chipselect),                  //  output,   width = 1,                                        .chipselect
		.cpu_p9_reset_pio_ack_s1_address                 (mm_interconnect_0_cpu_p9_reset_pio_ack_s1_address),                 //  output,   width = 2,                 cpu_p9_reset_pio_ack_s1.address
		.cpu_p9_reset_pio_ack_s1_readdata                (mm_interconnect_0_cpu_p9_reset_pio_ack_s1_readdata),                //   input,  width = 32,                                        .readdata
		.cpu_p9_port_params_s1_address                   (mm_interconnect_0_cpu_p9_port_params_s1_address),                   //  output,   width = 2,                   cpu_p9_port_params_s1.address
		.cpu_p9_port_params_s1_readdata                  (mm_interconnect_0_cpu_p9_port_params_s1_readdata),                  //   input,  width = 32,                                        .readdata
		.cpu_p10_reset_pio_s1_address                    (mm_interconnect_0_cpu_p10_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p10_reset_pio_s1.address
		.cpu_p10_reset_pio_s1_write                      (mm_interconnect_0_cpu_p10_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p10_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p10_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p10_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p10_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p10_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p10_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p10_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p10_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p10_reset_pio_ack_s1.address
		.cpu_p10_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p10_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p10_port_params_s1_address                  (mm_interconnect_0_cpu_p10_port_params_s1_address),                  //  output,   width = 2,                  cpu_p10_port_params_s1.address
		.cpu_p10_port_params_s1_readdata                 (mm_interconnect_0_cpu_p10_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p11_reset_pio_s1_address                    (mm_interconnect_0_cpu_p11_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p11_reset_pio_s1.address
		.cpu_p11_reset_pio_s1_write                      (mm_interconnect_0_cpu_p11_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p11_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p11_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p11_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p11_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p11_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p11_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p11_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p11_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p11_reset_pio_ack_s1.address
		.cpu_p11_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p11_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p11_port_params_s1_address                  (mm_interconnect_0_cpu_p11_port_params_s1_address),                  //  output,   width = 2,                  cpu_p11_port_params_s1.address
		.cpu_p11_port_params_s1_readdata                 (mm_interconnect_0_cpu_p11_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p12_reset_pio_s1_address                    (mm_interconnect_0_cpu_p12_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p12_reset_pio_s1.address
		.cpu_p12_reset_pio_s1_write                      (mm_interconnect_0_cpu_p12_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p12_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p12_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p12_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p12_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p12_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p12_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p12_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p12_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p12_reset_pio_ack_s1.address
		.cpu_p12_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p12_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p12_port_params_s1_address                  (mm_interconnect_0_cpu_p12_port_params_s1_address),                  //  output,   width = 2,                  cpu_p12_port_params_s1.address
		.cpu_p12_port_params_s1_readdata                 (mm_interconnect_0_cpu_p12_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p13_reset_pio_s1_address                    (mm_interconnect_0_cpu_p13_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p13_reset_pio_s1.address
		.cpu_p13_reset_pio_s1_write                      (mm_interconnect_0_cpu_p13_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p13_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p13_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p13_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p13_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p13_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p13_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p13_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p13_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p13_reset_pio_ack_s1.address
		.cpu_p13_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p13_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p13_port_params_s1_address                  (mm_interconnect_0_cpu_p13_port_params_s1_address),                  //  output,   width = 2,                  cpu_p13_port_params_s1.address
		.cpu_p13_port_params_s1_readdata                 (mm_interconnect_0_cpu_p13_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p14_reset_pio_s1_address                    (mm_interconnect_0_cpu_p14_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p14_reset_pio_s1.address
		.cpu_p14_reset_pio_s1_write                      (mm_interconnect_0_cpu_p14_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p14_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p14_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p14_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p14_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p14_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p14_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p14_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p14_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p14_reset_pio_ack_s1.address
		.cpu_p14_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p14_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p14_port_params_s1_address                  (mm_interconnect_0_cpu_p14_port_params_s1_address),                  //  output,   width = 2,                  cpu_p14_port_params_s1.address
		.cpu_p14_port_params_s1_readdata                 (mm_interconnect_0_cpu_p14_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p15_reset_pio_s1_address                    (mm_interconnect_0_cpu_p15_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p15_reset_pio_s1.address
		.cpu_p15_reset_pio_s1_write                      (mm_interconnect_0_cpu_p15_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p15_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p15_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p15_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p15_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p15_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p15_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p15_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p15_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p15_reset_pio_ack_s1.address
		.cpu_p15_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p15_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p15_port_params_s1_address                  (mm_interconnect_0_cpu_p15_port_params_s1_address),                  //  output,   width = 2,                  cpu_p15_port_params_s1.address
		.cpu_p15_port_params_s1_readdata                 (mm_interconnect_0_cpu_p15_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p16_reset_pio_s1_address                    (mm_interconnect_0_cpu_p16_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p16_reset_pio_s1.address
		.cpu_p16_reset_pio_s1_write                      (mm_interconnect_0_cpu_p16_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p16_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p16_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p16_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p16_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p16_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p16_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p16_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p16_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p16_reset_pio_ack_s1.address
		.cpu_p16_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p16_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p16_port_params_s1_address                  (mm_interconnect_0_cpu_p16_port_params_s1_address),                  //  output,   width = 2,                  cpu_p16_port_params_s1.address
		.cpu_p16_port_params_s1_readdata                 (mm_interconnect_0_cpu_p16_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p17_reset_pio_s1_address                    (mm_interconnect_0_cpu_p17_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p17_reset_pio_s1.address
		.cpu_p17_reset_pio_s1_write                      (mm_interconnect_0_cpu_p17_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p17_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p17_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p17_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p17_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p17_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p17_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p17_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p17_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p17_reset_pio_ack_s1.address
		.cpu_p17_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p17_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p17_port_params_s1_address                  (mm_interconnect_0_cpu_p17_port_params_s1_address),                  //  output,   width = 2,                  cpu_p17_port_params_s1.address
		.cpu_p17_port_params_s1_readdata                 (mm_interconnect_0_cpu_p17_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p18_reset_pio_s1_address                    (mm_interconnect_0_cpu_p18_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p18_reset_pio_s1.address
		.cpu_p18_reset_pio_s1_write                      (mm_interconnect_0_cpu_p18_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p18_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p18_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p18_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p18_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p18_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p18_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p18_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p18_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p18_reset_pio_ack_s1.address
		.cpu_p18_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p18_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p18_port_params_s1_address                  (mm_interconnect_0_cpu_p18_port_params_s1_address),                  //  output,   width = 2,                  cpu_p18_port_params_s1.address
		.cpu_p18_port_params_s1_readdata                 (mm_interconnect_0_cpu_p18_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.cpu_p19_reset_pio_s1_address                    (mm_interconnect_0_cpu_p19_reset_pio_s1_address),                    //  output,   width = 2,                    cpu_p19_reset_pio_s1.address
		.cpu_p19_reset_pio_s1_write                      (mm_interconnect_0_cpu_p19_reset_pio_s1_write),                      //  output,   width = 1,                                        .write
		.cpu_p19_reset_pio_s1_readdata                   (mm_interconnect_0_cpu_p19_reset_pio_s1_readdata),                   //   input,  width = 32,                                        .readdata
		.cpu_p19_reset_pio_s1_writedata                  (mm_interconnect_0_cpu_p19_reset_pio_s1_writedata),                  //  output,  width = 32,                                        .writedata
		.cpu_p19_reset_pio_s1_chipselect                 (mm_interconnect_0_cpu_p19_reset_pio_s1_chipselect),                 //  output,   width = 1,                                        .chipselect
		.cpu_p19_reset_pio_ack_s1_address                (mm_interconnect_0_cpu_p19_reset_pio_ack_s1_address),                //  output,   width = 2,                cpu_p19_reset_pio_ack_s1.address
		.cpu_p19_reset_pio_ack_s1_readdata               (mm_interconnect_0_cpu_p19_reset_pio_ack_s1_readdata),               //   input,  width = 32,                                        .readdata
		.cpu_p19_port_params_s1_address                  (mm_interconnect_0_cpu_p19_port_params_s1_address),                  //  output,   width = 2,                  cpu_p19_port_params_s1.address
		.cpu_p19_port_params_s1_readdata                 (mm_interconnect_0_cpu_p19_port_params_s1_readdata),                 //   input,  width = 32,                                        .readdata
		.intel_niosv_data_manager_awaddr                 (intel_niosv_data_manager_awaddr),                                   //   input,  width = 32,                intel_niosv_data_manager.awaddr
		.intel_niosv_data_manager_awprot                 (intel_niosv_data_manager_awprot),                                   //   input,   width = 3,                                        .awprot
		.intel_niosv_data_manager_awvalid                (intel_niosv_data_manager_awvalid),                                  //   input,   width = 1,                                        .awvalid
		.intel_niosv_data_manager_awready                (intel_niosv_data_manager_awready),                                  //  output,   width = 1,                                        .awready
		.intel_niosv_data_manager_wdata                  (intel_niosv_data_manager_wdata),                                    //   input,  width = 32,                                        .wdata
		.intel_niosv_data_manager_wstrb                  (intel_niosv_data_manager_wstrb),                                    //   input,   width = 4,                                        .wstrb
		.intel_niosv_data_manager_wvalid                 (intel_niosv_data_manager_wvalid),                                   //   input,   width = 1,                                        .wvalid
		.intel_niosv_data_manager_wready                 (intel_niosv_data_manager_wready),                                   //  output,   width = 1,                                        .wready
		.intel_niosv_data_manager_bresp                  (intel_niosv_data_manager_bresp),                                    //  output,   width = 2,                                        .bresp
		.intel_niosv_data_manager_bvalid                 (intel_niosv_data_manager_bvalid),                                   //  output,   width = 1,                                        .bvalid
		.intel_niosv_data_manager_bready                 (intel_niosv_data_manager_bready),                                   //   input,   width = 1,                                        .bready
		.intel_niosv_data_manager_araddr                 (intel_niosv_data_manager_araddr),                                   //   input,  width = 32,                                        .araddr
		.intel_niosv_data_manager_arprot                 (intel_niosv_data_manager_arprot),                                   //   input,   width = 3,                                        .arprot
		.intel_niosv_data_manager_arvalid                (intel_niosv_data_manager_arvalid),                                  //   input,   width = 1,                                        .arvalid
		.intel_niosv_data_manager_arready                (intel_niosv_data_manager_arready),                                  //  output,   width = 1,                                        .arready
		.intel_niosv_data_manager_rdata                  (intel_niosv_data_manager_rdata),                                    //  output,  width = 32,                                        .rdata
		.intel_niosv_data_manager_rresp                  (intel_niosv_data_manager_rresp),                                    //  output,   width = 2,                                        .rresp
		.intel_niosv_data_manager_rvalid                 (intel_niosv_data_manager_rvalid),                                   //  output,   width = 1,                                        .rvalid
		.intel_niosv_data_manager_rready                 (intel_niosv_data_manager_rready),                                   //   input,   width = 1,                                        .rready
		.intel_niosv_reset_reset_bridge_in_reset_reset   (rst_controller_reset_out_reset),                                    //   input,   width = 1, intel_niosv_reset_reset_bridge_in_reset.reset
		.clock_in_out_clk_clk                            (clk_clk)                                                            //   input,   width = 1,                        clock_in_out_clk.clk
	);

	hssi_ss_1_altera_mm_interconnect_1920_jrpryna mm_interconnect_1 (
		.imem_s1_address                               (mm_interconnect_1_imem_s1_address),       //  output,  width = 15,                                 imem_s1.address
		.imem_s1_write                                 (mm_interconnect_1_imem_s1_write),         //  output,   width = 1,                                        .write
		.imem_s1_readdata                              (mm_interconnect_1_imem_s1_readdata),      //   input,  width = 32,                                        .readdata
		.imem_s1_writedata                             (mm_interconnect_1_imem_s1_writedata),     //  output,  width = 32,                                        .writedata
		.imem_s1_byteenable                            (mm_interconnect_1_imem_s1_byteenable),    //  output,   width = 4,                                        .byteenable
		.imem_s1_chipselect                            (mm_interconnect_1_imem_s1_chipselect),    //  output,   width = 1,                                        .chipselect
		.imem_s1_clken                                 (mm_interconnect_1_imem_s1_clken),         //  output,   width = 1,                                        .clken
		.intel_niosv_instruction_manager_awaddr        (intel_niosv_instruction_manager_awaddr),  //   input,  width = 32,         intel_niosv_instruction_manager.awaddr
		.intel_niosv_instruction_manager_awprot        (intel_niosv_instruction_manager_awprot),  //   input,   width = 3,                                        .awprot
		.intel_niosv_instruction_manager_awvalid       (intel_niosv_instruction_manager_awvalid), //   input,   width = 1,                                        .awvalid
		.intel_niosv_instruction_manager_awready       (intel_niosv_instruction_manager_awready), //  output,   width = 1,                                        .awready
		.intel_niosv_instruction_manager_wdata         (intel_niosv_instruction_manager_wdata),   //   input,  width = 32,                                        .wdata
		.intel_niosv_instruction_manager_wstrb         (intel_niosv_instruction_manager_wstrb),   //   input,   width = 4,                                        .wstrb
		.intel_niosv_instruction_manager_wvalid        (intel_niosv_instruction_manager_wvalid),  //   input,   width = 1,                                        .wvalid
		.intel_niosv_instruction_manager_wready        (intel_niosv_instruction_manager_wready),  //  output,   width = 1,                                        .wready
		.intel_niosv_instruction_manager_bresp         (intel_niosv_instruction_manager_bresp),   //  output,   width = 2,                                        .bresp
		.intel_niosv_instruction_manager_bvalid        (intel_niosv_instruction_manager_bvalid),  //  output,   width = 1,                                        .bvalid
		.intel_niosv_instruction_manager_bready        (intel_niosv_instruction_manager_bready),  //   input,   width = 1,                                        .bready
		.intel_niosv_instruction_manager_araddr        (intel_niosv_instruction_manager_araddr),  //   input,  width = 32,                                        .araddr
		.intel_niosv_instruction_manager_arprot        (intel_niosv_instruction_manager_arprot),  //   input,   width = 3,                                        .arprot
		.intel_niosv_instruction_manager_arvalid       (intel_niosv_instruction_manager_arvalid), //   input,   width = 1,                                        .arvalid
		.intel_niosv_instruction_manager_arready       (intel_niosv_instruction_manager_arready), //  output,   width = 1,                                        .arready
		.intel_niosv_instruction_manager_rdata         (intel_niosv_instruction_manager_rdata),   //  output,  width = 32,                                        .rdata
		.intel_niosv_instruction_manager_rresp         (intel_niosv_instruction_manager_rresp),   //  output,   width = 2,                                        .rresp
		.intel_niosv_instruction_manager_rvalid        (intel_niosv_instruction_manager_rvalid),  //  output,   width = 1,                                        .rvalid
		.intel_niosv_instruction_manager_rready        (intel_niosv_instruction_manager_rready),  //   input,   width = 1,                                        .rready
		.intel_niosv_reset_reset_bridge_in_reset_reset (rst_controller_reset_out_reset),          //   input,   width = 1, intel_niosv_reset_reset_bridge_in_reset.reset
		.clock_in_out_clk_clk                          (clk_clk)                                  //   input,   width = 1,                        clock_in_out_clk.clk
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (1),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (reset_reset),                        //   input,  width = 1, reset_in0.reset
		.clk            (clk_clk),                            //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_reset_out_reset),     //  output,  width = 1, reset_out.reset
		.reset_req      (rst_controller_reset_out_reset_req), //  output,  width = 1,          .reset_req
		.reset_req_in0  (1'b0),                               // (terminated),                       
		.reset_in1      (1'b0),                               // (terminated),                       
		.reset_req_in1  (1'b0),                               // (terminated),                       
		.reset_in2      (1'b0),                               // (terminated),                       
		.reset_req_in2  (1'b0),                               // (terminated),                       
		.reset_in3      (1'b0),                               // (terminated),                       
		.reset_req_in3  (1'b0),                               // (terminated),                       
		.reset_in4      (1'b0),                               // (terminated),                       
		.reset_req_in4  (1'b0),                               // (terminated),                       
		.reset_in5      (1'b0),                               // (terminated),                       
		.reset_req_in5  (1'b0),                               // (terminated),                       
		.reset_in6      (1'b0),                               // (terminated),                       
		.reset_req_in6  (1'b0),                               // (terminated),                       
		.reset_in7      (1'b0),                               // (terminated),                       
		.reset_req_in7  (1'b0),                               // (terminated),                       
		.reset_in8      (1'b0),                               // (terminated),                       
		.reset_req_in8  (1'b0),                               // (terminated),                       
		.reset_in9      (1'b0),                               // (terminated),                       
		.reset_req_in9  (1'b0),                               // (terminated),                       
		.reset_in10     (1'b0),                               // (terminated),                       
		.reset_req_in10 (1'b0),                               // (terminated),                       
		.reset_in11     (1'b0),                               // (terminated),                       
		.reset_req_in11 (1'b0),                               // (terminated),                       
		.reset_in12     (1'b0),                               // (terminated),                       
		.reset_req_in12 (1'b0),                               // (terminated),                       
		.reset_in13     (1'b0),                               // (terminated),                       
		.reset_req_in13 (1'b0),                               // (terminated),                       
		.reset_in14     (1'b0),                               // (terminated),                       
		.reset_req_in14 (1'b0),                               // (terminated),                       
		.reset_in15     (1'b0),                               // (terminated),                       
		.reset_req_in15 (1'b0)                                // (terminated),                       
	);

endmodule
