Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 22:27:53 2024
| Host         : LAPTOP-7GF0693T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    587         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (587)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1399)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (587)
--------------------------
 There are 522 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1399)
---------------------------------------------------
 There are 1399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.908        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.908        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.514ns (24.920%)  route 4.561ns (75.080%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.829     5.591    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     6.109 f  joystick_test/count_reg[10]/Q
                         net (fo=6, routed)           0.909     7.018    joystick_test/count_reg_n_0_[10]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.142 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.492     7.634    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.758 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.348    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.472 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.076    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.124     9.200 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.951    10.152    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.152    10.304 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          1.015    11.319    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.348    11.667 r  joystick_test/count[23]_i_2/O
                         net (fo=1, routed)           0.000    11.667    joystick_test/count[23]_i_2_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/count_reg[23]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.079    15.575    joystick_test/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.514ns (24.990%)  route 4.544ns (75.010%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.829     5.591    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     6.109 f  joystick_test/count_reg[10]/Q
                         net (fo=6, routed)           0.909     7.018    joystick_test/count_reg_n_0_[10]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.142 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.492     7.634    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.758 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.348    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.472 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.076    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.124     9.200 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.951    10.152    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.152    10.304 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.998    11.302    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.348    11.650 r  joystick_test/count[22]_i_1__0/O
                         net (fo=1, routed)           0.000    11.650    joystick_test/count[22]_i_1__0_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/count_reg[22]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.079    15.575    joystick_test/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.740ns (29.361%)  route 4.186ns (70.639%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     6.113 r  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.880     6.994    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.150     7.144 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.440     7.584    joystick_test/count[23]_i_13_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.328     7.912 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.733     8.644    joystick_test/count[23]_i_7_n_0
    SLICE_X2Y37          LUT4 (Prop_lut4_I3_O)        0.124     8.768 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.599     9.368    joystick_test/count[23]_i_10_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.347     9.839    joystick_test/count[23]_i_4_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.963 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.431    10.394    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.518 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.282    10.800    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.124    10.924 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.474    11.398    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I2_O)        0.124    11.522 r  joystick_test/spi_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.522    joystick_test/spi_master_0_n_7
    SLICE_X1Y35          FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.029    15.561    joystick_test/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.740ns (29.376%)  route 4.183ns (70.624%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     6.113 r  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.880     6.994    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.150     7.144 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.440     7.584    joystick_test/count[23]_i_13_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.328     7.912 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.733     8.644    joystick_test/count[23]_i_7_n_0
    SLICE_X2Y37          LUT4 (Prop_lut4_I3_O)        0.124     8.768 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.599     9.368    joystick_test/count[23]_i_10_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.347     9.839    joystick_test/count[23]_i_4_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.963 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.431    10.394    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.518 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.282    10.800    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.124    10.924 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.471    11.395    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I4_O)        0.124    11.519 r  joystick_test/spi_master_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.519    joystick_test/spi_master_0_n_6
    SLICE_X1Y35          FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.031    15.563    joystick_test/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.514ns (26.192%)  route 4.266ns (73.808%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.829     5.591    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     6.109 f  joystick_test/count_reg[10]/Q
                         net (fo=6, routed)           0.909     7.018    joystick_test/count_reg_n_0_[10]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.142 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.492     7.634    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.758 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.348    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.472 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.076    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.124     9.200 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.951    10.152    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.152    10.304 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.720    11.024    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.348    11.372 r  joystick_test/count[21]_i_1__0/O
                         net (fo=1, routed)           0.000    11.372    joystick_test/count[21]_i_1__0_n_0
    SLICE_X2Y39          FDRE                                         r  joystick_test/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.654    15.137    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  joystick_test/count_reg[21]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.081    15.577    joystick_test/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.514ns (26.479%)  route 4.204ns (73.521%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.829     5.591    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     6.109 f  joystick_test/count_reg[10]/Q
                         net (fo=6, routed)           0.909     7.018    joystick_test/count_reg_n_0_[10]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.142 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.492     7.634    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.758 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.348    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.472 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.076    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.124     9.200 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.951    10.152    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.152    10.304 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.658    10.961    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.348    11.309 r  joystick_test/count[16]_i_1__0/O
                         net (fo=1, routed)           0.000    11.309    joystick_test/count[16]_i_1__0_n_0
    SLICE_X1Y37          FDRE                                         r  joystick_test/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.652    15.135    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  joystick_test/count_reg[16]/C
                         clock pessimism              0.394    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.031    15.525    joystick_test/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.525    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.514ns (26.499%)  route 4.200ns (73.501%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.829     5.591    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     6.109 f  joystick_test/count_reg[10]/Q
                         net (fo=6, routed)           0.909     7.018    joystick_test/count_reg_n_0_[10]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.142 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.492     7.634    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.758 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.348    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.472 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.076    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.124     9.200 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.951    10.152    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.152    10.304 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.653    10.957    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.348    11.305 r  joystick_test/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000    11.305    joystick_test/count[19]_i_1__0_n_0
    SLICE_X1Y38          FDRE                                         r  joystick_test/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.653    15.136    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  joystick_test/count_reg[19]/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.029    15.524    joystick_test/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 1.514ns (26.123%)  route 4.282ns (73.877%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.829     5.591    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     6.109 f  joystick_test/count_reg[10]/Q
                         net (fo=6, routed)           0.909     7.018    joystick_test/count_reg_n_0_[10]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.142 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.492     7.634    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.758 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.348    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.472 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.076    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.124     9.200 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.951    10.152    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.152    10.304 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.736    11.039    joystick_test/count[23]_i_5_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.348    11.387 r  joystick_test/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000    11.387    joystick_test/count[17]_i_1__0_n_0
    SLICE_X4Y38          FDRE                                         r  joystick_test/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.652    15.135    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  joystick_test/count_reg[17]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.077    15.610    joystick_test/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.514ns (26.723%)  route 4.152ns (73.277%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.829     5.591    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     6.109 f  joystick_test/count_reg[10]/Q
                         net (fo=6, routed)           0.909     7.018    joystick_test/count_reg_n_0_[10]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.142 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.492     7.634    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.758 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.348    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.472 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.076    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.124     9.200 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.951    10.152    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.152    10.304 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.605    10.909    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.348    11.257 r  joystick_test/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.257    joystick_test/count[2]_i_1__0_n_0
    SLICE_X2Y34          FDRE                                         r  joystick_test/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.650    15.133    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  joystick_test/count_reg[2]/C
                         clock pessimism              0.394    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.081    15.573    joystick_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.573    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 1.514ns (26.993%)  route 4.095ns (73.007%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.829     5.591    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.518     6.109 f  joystick_test/count_reg[10]/Q
                         net (fo=6, routed)           0.909     7.018    joystick_test/count_reg_n_0_[10]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.142 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.492     7.634    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.758 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.348    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.472 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.076    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.124     9.200 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.951    10.152    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.152    10.304 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.549    10.852    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.348    11.200 r  joystick_test/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000    11.200    joystick_test/count[13]_i_1__0_n_0
    SLICE_X1Y37          FDRE                                         r  joystick_test/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.652    15.135    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  joystick_test/count_reg[13]/C
                         clock pessimism              0.394    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.029    15.523    joystick_test/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  4.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  comp_clk50MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    comp_clk50MHz/count_reg[28]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  comp_clk50MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    comp_clk50MHz/count_reg[28]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.993%)  route 0.118ns (23.007%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.016    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.477%)  route 0.118ns (22.523%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.027    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/spi_master_0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.127     1.829    joystick_test/rx_data[2]
    SLICE_X4Y30          FDRE                                         r  joystick_test/spi_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.882     2.076    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  joystick_test/spi_rx_data_reg[2]/C
                         clock pessimism             -0.480     1.596    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.076     1.672    joystick_test/spi_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  joystick_test/spi_rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/spi_rx_data_reg[12]/Q
                         net (fo=1, routed)           0.112     1.815    joystick_test/p_1_in[4]
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.883     2.077    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[4]/C
                         clock pessimism             -0.500     1.577    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.063     1.640    joystick_test/y_position_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  joystick_test/spi_rx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/spi_rx_data_reg[13]/Q
                         net (fo=1, routed)           0.112     1.815    joystick_test/p_1_in[5]
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.883     2.077    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
                         clock pessimism             -0.500     1.577    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.063     1.640    joystick_test/y_position_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.505%)  route 0.118ns (21.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  comp_clk50MHz/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.052    comp_clk50MHz/count_reg[31]_i_2_n_6
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[30]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1427 Endpoints
Min Delay          1427 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.523ns  (logic 17.004ns (34.335%)  route 32.519ns (65.665%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.458    40.790    vga_display/red1
    SLICE_X19Y22         LUT6 (Prop_lut6_I2_O)        0.124    40.914 r  vga_display/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.053    45.967    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    49.523 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.523    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.385ns  (logic 16.985ns (34.392%)  route 32.400ns (65.608%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.267    40.599    vga_display/red1
    SLICE_X19Y22         LUT6 (Prop_lut6_I2_O)        0.124    40.723 r  vga_display/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.124    45.847    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    49.385 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.385    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.257ns  (logic 16.978ns (34.468%)  route 32.280ns (65.532%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.236    40.568    vga_display/red1
    SLICE_X19Y22         LUT6 (Prop_lut6_I2_O)        0.124    40.692 r  vga_display/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.035    45.727    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    49.257 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.257    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.038ns  (logic 16.962ns (34.589%)  route 32.076ns (65.411%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=4 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.735    40.067    vga_display/red1
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    40.191 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           5.333    45.523    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    49.038 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.038    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.973ns  (logic 16.958ns (34.626%)  route 32.015ns (65.374%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.901    40.233    vga_display/red1
    SLICE_X23Y20         LUT6 (Prop_lut6_I2_O)        0.124    40.357 r  vga_display/red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.105    45.462    red_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    48.973 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.973    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.915ns  (logic 16.994ns (34.742%)  route 31.921ns (65.258%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.820    40.152    vga_display/red1
    SLICE_X23Y20         LUT6 (Prop_lut6_I2_O)        0.124    40.276 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.091    45.368    green_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    48.915 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.915    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.897ns  (logic 16.994ns (34.755%)  route 31.903ns (65.245%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.820    40.152    vga_display/red1
    SLICE_X23Y20         LUT6 (Prop_lut6_I2_O)        0.124    40.276 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.074    45.350    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    48.897 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.897    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.747ns  (logic 17.005ns (34.885%)  route 31.742ns (65.115%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=4 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.735    40.067    vga_display/red1
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    40.191 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.998    45.189    blue_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    48.747 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.747    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.611ns  (logic 16.984ns (34.938%)  route 31.627ns (65.062%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.625    39.957    vga_display/red1
    SLICE_X23Y20         LUT6 (Prop_lut6_I2_O)        0.124    40.081 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.993    45.074    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    48.611 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.611    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.568ns  (logic 16.979ns (34.960%)  route 31.589ns (65.040%))
  Logic Levels:           51  (CARRY4=33 FDRE=1 LUT1=1 LUT3=3 LUT4=4 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  vga_display/vcount_reg[11]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[11]/Q
                         net (fo=18, routed)          1.948     2.466    vga_display/vcount_reg_n_0_[11]
    SLICE_X26Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  vga_display/red_OBUF[3]_inst_i_1898/O
                         net (fo=1, routed)           0.000     2.590    vga_display/red_OBUF[3]_inst_i_1898_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.966 r  vga_display/red_OBUF[3]_inst_i_1524/CO[3]
                         net (fo=1, routed)           0.000     2.966    vga_display/red_OBUF[3]_inst_i_1524_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.083 r  vga_display/red_OBUF[3]_inst_i_1517/CO[3]
                         net (fo=1, routed)           0.000     3.083    vga_display/red_OBUF[3]_inst_i_1517_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.200 r  vga_display/red_OBUF[3]_inst_i_1095/CO[3]
                         net (fo=1, routed)           0.000     3.200    vga_display/red_OBUF[3]_inst_i_1095_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  vga_display/red_OBUF[3]_inst_i_734/CO[3]
                         net (fo=1, routed)           0.000     3.317    vga_display/red_OBUF[3]_inst_i_734_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  vga_display/red_OBUF[3]_inst_i_447/CO[3]
                         net (fo=1, routed)           0.000     3.434    vga_display/red_OBUF[3]_inst_i_447_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  vga_display/red_OBUF[3]_inst_i_244/O[3]
                         net (fo=445, routed)         6.351    10.100    vga_display/red_OBUF[3]_inst_i_244_n_4
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.307    10.407 r  vga_display/red_OBUF[3]_inst_i_1533/O
                         net (fo=14, routed)          1.721    12.128    vga_display/red_OBUF[3]_inst_i_1533_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  vga_display/red_OBUF[3]_inst_i_2272/O
                         net (fo=2, routed)           1.059    13.311    vga_display/red_OBUF[3]_inst_i_2272_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.435 r  vga_display/red_OBUF[3]_inst_i_2276/O
                         net (fo=1, routed)           0.000    13.435    vga_display/red_OBUF[3]_inst_i_2276_n_0
    SLICE_X25Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.836 r  vga_display/red_OBUF[3]_inst_i_2166/CO[3]
                         net (fo=1, routed)           0.000    13.836    vga_display/red_OBUF[3]_inst_i_2166_n_0
    SLICE_X25Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.950 r  vga_display/red_OBUF[3]_inst_i_1845/CO[3]
                         net (fo=1, routed)           0.000    13.950    vga_display/red_OBUF[3]_inst_i_1845_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.172 r  vga_display/red_OBUF[3]_inst_i_1475/O[0]
                         net (fo=2, routed)           1.471    15.643    vga_display/red_OBUF[3]_inst_i_1475_n_7
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.323    15.966 r  vga_display/red_OBUF[3]_inst_i_1463/O
                         net (fo=2, routed)           0.771    16.737    vga_display/red_OBUF[3]_inst_i_1463_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.328    17.065 r  vga_display/red_OBUF[3]_inst_i_1467/O
                         net (fo=1, routed)           0.000    17.065    vga_display/red_OBUF[3]_inst_i_1467_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.598 r  vga_display/red_OBUF[3]_inst_i_1052/CO[3]
                         net (fo=1, routed)           0.000    17.598    vga_display/red_OBUF[3]_inst_i_1052_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.715 r  vga_display/red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.715    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.832 r  vga_display/red_OBUF[3]_inst_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.832    vga_display/red_OBUF[3]_inst_i_383_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.949 r  vga_display/red_OBUF[3]_inst_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_display/red_OBUF[3]_inst_i_245_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.066 r  vga_display/red_OBUF[3]_inst_i_1094/CO[3]
                         net (fo=1, routed)           0.000    18.066    vga_display/red_OBUF[3]_inst_i_1094_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.183 r  vga_display/red_OBUF[3]_inst_i_1002/CO[3]
                         net (fo=1, routed)           0.000    18.183    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.506 r  vga_display/red_OBUF[3]_inst_i_999/O[1]
                         net (fo=14, routed)          1.839    20.345    vga_display/red_OBUF[3]_inst_i_999_n_6
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.334    20.679 r  vga_display/red_OBUF[3]_inst_i_1920/O
                         net (fo=1, routed)           0.528    21.207    vga_display/red_OBUF[3]_inst_i_1920_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    21.941 r  vga_display/red_OBUF[3]_inst_i_1564/CO[3]
                         net (fo=1, routed)           0.000    21.941    vga_display/red_OBUF[3]_inst_i_1564_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  vga_display/red_OBUF[3]_inst_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.055    vga_display/red_OBUF[3]_inst_i_1170_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  vga_display/red_OBUF[3]_inst_i_755/CO[3]
                         net (fo=1, routed)           0.000    22.169    vga_display/red_OBUF[3]_inst_i_755_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.391 r  vga_display/red_OBUF[3]_inst_i_461/O[0]
                         net (fo=3, routed)           1.048    23.440    vga_display/red_OBUF[3]_inst_i_461_n_7
    SLICE_X24Y8          LUT4 (Prop_lut4_I0_O)        0.299    23.739 r  vga_display/red_OBUF[3]_inst_i_1180/O
                         net (fo=1, routed)           0.710    24.449    vga_display/red_OBUF[3]_inst_i_1180_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.845 r  vga_display/red_OBUF[3]_inst_i_761/CO[3]
                         net (fo=1, routed)           0.000    24.845    vga_display/red_OBUF[3]_inst_i_761_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.099 r  vga_display/red_OBUF[3]_inst_i_462/CO[0]
                         net (fo=1, routed)           0.298    25.396    vga_display/red_OBUF[3]_inst_i_462_n_3
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.367    25.763 r  vga_display/red_OBUF[3]_inst_i_246/O
                         net (fo=111, routed)         1.629    27.393    vga_display/red_OBUF[3]_inst_i_246_n_0
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.124    27.517 r  vga_display/red_OBUF[3]_inst_i_445/O
                         net (fo=1, routed)           0.000    27.517    vga_display/red_OBUF[3]_inst_i_445_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.067 r  vga_display/red_OBUF[3]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    28.067    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.306 r  vga_display/red_OBUF[3]_inst_i_1403/O[2]
                         net (fo=3, routed)           1.083    29.389    vga_display/Y_COORD1[7]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.302    29.691 r  vga_display/red_OBUF[3]_inst_i_988/O
                         net (fo=9, routed)           1.391    31.082    vga_display/red_OBUF[3]_inst_i_988_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124    31.206 r  vga_display/red_OBUF[3]_inst_i_2245/O
                         net (fo=1, routed)           0.000    31.206    vga_display/red_OBUF[3]_inst_i_2245_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.582 r  vga_display/red_OBUF[3]_inst_i_2016/CO[3]
                         net (fo=1, routed)           0.000    31.582    vga_display/red_OBUF[3]_inst_i_2016_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.905 r  vga_display/red_OBUF[3]_inst_i_1705/O[1]
                         net (fo=1, routed)           1.076    32.981    vga_display/red_OBUF[3]_inst_i_1705_n_6
    SLICE_X18Y10         LUT6 (Prop_lut6_I5_O)        0.306    33.287 r  vga_display/red_OBUF[3]_inst_i_1322/O
                         net (fo=1, routed)           0.000    33.287    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.820 r  vga_display/red_OBUF[3]_inst_i_887/CO[3]
                         net (fo=1, routed)           0.000    33.820    vga_display/red_OBUF[3]_inst_i_887_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.039 r  vga_display/red_OBUF[3]_inst_i_886/O[0]
                         net (fo=2, routed)           0.973    35.012    vga_display/red5[16]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    35.683 r  vga_display/red_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.683    vga_display/red_OBUF[3]_inst_i_514_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.800 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.800    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.917 r  vga_display/red_OBUF[3]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000    35.917    vga_display/red_OBUF[3]_inst_i_281_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.240 r  vga_display/red_OBUF[3]_inst_i_280/O[1]
                         net (fo=2, routed)           0.982    37.222    vga_display/red_OBUF[3]_inst_i_280_n_6
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.306    37.528 r  vga_display/red_OBUF[3]_inst_i_97/O
                         net (fo=1, routed)           0.000    37.528    vga_display/red_OBUF[3]_inst_i_97_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.078 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.131    39.208    vga_display/red317_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    39.332 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.735    40.067    vga_display/red1
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    40.191 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.845    45.036    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    48.568 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    48.568    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_pieces_reg[1,3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[1,3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE                         0.000     0.000 r  white_pieces_reg[1,3]/C
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[1,3]/Q
                         net (fo=7, routed)           0.122     0.263    white_pieces_reg[1,_n_0_3]
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  white_pieces[1,3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    white_pieces[1,3]_i_1_n_0
    SLICE_X19Y33         FDRE                                         r  white_pieces_reg[1,3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[0,6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[0,6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE                         0.000     0.000 r  white_pieces_reg[0,6]/C
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  white_pieces_reg[0,6]/Q
                         net (fo=7, routed)           0.127     0.291    white_pieces_reg[0,_n_0_6]
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  white_pieces[0,6]_i_1/O
                         net (fo=1, routed)           0.000     0.336    white_pieces[0,6]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  white_pieces_reg[0,6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[7,4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[7,4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE                         0.000     0.000 r  white_pieces_reg[7,4]/C
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[7,4]/Q
                         net (fo=7, routed)           0.158     0.299    white_pieces_reg[7,_n_0_4]
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.344 r  white_pieces[7,4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    white_pieces[7,4]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  white_pieces_reg[7,4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[0,5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[0,5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE                         0.000     0.000 r  white_pieces_reg[0,5]/C
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  white_pieces_reg[0,5]/Q
                         net (fo=7, routed)           0.139     0.303    white_pieces_reg[0,_n_0_5]
    SLICE_X22Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.348 r  white_pieces[0,5]_i_1/O
                         net (fo=1, routed)           0.000     0.348    white_pieces[0,5]_i_1_n_0
    SLICE_X22Y27         FDRE                                         r  white_pieces_reg[0,5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[2,1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[2,1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE                         0.000     0.000 r  black_pieces_reg[2,1]/C
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[2,1]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[2,_n_0_1]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  black_pieces[2,1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[2,1]_i_1_n_0
    SLICE_X11Y27         FDRE                                         r  black_pieces_reg[2,1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[3,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[3,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  black_pieces_reg[3,2]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[3,2]/Q
                         net (fo=6, routed)           0.168     0.309    black_pieces_reg[3,_n_0_2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[3,2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[3,2]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  black_pieces_reg[3,2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[4,5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[4,5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE                         0.000     0.000 r  black_pieces_reg[4,5]/C
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[4,5]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[4,_n_0_5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[4,5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[4,5]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  black_pieces_reg[4,5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[5,1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[5,1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE                         0.000     0.000 r  black_pieces_reg[5,1]/C
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[5,1]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[5,_n_0_1]
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[5,1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[5,1]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  black_pieces_reg[5,1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[6,6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[6,6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE                         0.000     0.000 r  black_pieces_reg[6,6]/C
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[6,6]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[6,_n_0_6]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[6,6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[6,6]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  black_pieces_reg[6,6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[7,4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[7,4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE                         0.000     0.000 r  black_pieces_reg[7,4]/C
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[7,4]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[7,_n_0_4]
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[7,4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[7,4]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  black_pieces_reg[7,4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 2.318ns (34.258%)  route 4.448ns (65.742%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.018 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.018    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.352 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.352    joystick_test_n_127
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 2.297ns (34.053%)  route 4.448ns (65.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.018 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.018    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.331 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.331    joystick_test_n_125
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 2.223ns (33.321%)  route 4.448ns (66.678%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.018 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.018    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.257 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.257    joystick_test_n_126
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 2.207ns (33.161%)  route 4.448ns (66.839%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.018 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.018    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.241 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.241    joystick_test_n_128
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.652ns  (logic 2.204ns (33.131%)  route 4.448ns (66.869%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.238 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.238    joystick_test_n_123
    SLICE_X3Y9           FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 2.183ns (32.919%)  route 4.448ns (67.081%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.217 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.217    joystick_test_n_121
    SLICE_X3Y9           FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 2.109ns (32.162%)  route 4.448ns (67.838%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.143 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.143    joystick_test_n_122
    SLICE_X3Y9           FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 2.093ns (31.996%)  route 4.448ns (68.004%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.127 r  joystick_test/MOVE_Y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.127    joystick_test_n_124
    SLICE_X3Y9           FDRE                                         r  MOVE_Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 2.090ns (31.965%)  route 4.448ns (68.035%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.124 r  joystick_test/MOVE_Y_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.124    joystick_test_n_119
    SLICE_X3Y8           FDRE                                         r  MOVE_Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 2.069ns (31.746%)  route 4.448ns (68.254%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.823     5.585    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  joystick_test/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  joystick_test/y_position_reg[5]/Q
                         net (fo=1, routed)           1.111     7.215    joystick_test/y_position[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.339 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.860    10.198    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.153    10.351 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.478    10.829    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    11.562 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.790    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.103 r  joystick_test/MOVE_Y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.103    joystick_test_n_117
    SLICE_X3Y8           FDRE                                         r  MOVE_Y_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.256ns (32.966%)  route 0.521ns (67.034%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.521     2.223    joystick_test/y_position[7]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.045     2.268 r  joystick_test/MOVE_Y[24]_i_9/O
                         net (fo=1, routed)           0.000     2.268    joystick_test/MOVE_Y[24]_i_9_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.338 r  joystick_test/MOVE_Y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.338    joystick_test_n_124
    SLICE_X3Y9           FDRE                                         r  MOVE_Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.252ns (31.615%)  route 0.545ns (68.385%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.545     2.248    joystick_test/y_position[7]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.045     2.293 r  joystick_test/MOVE_Y[28]_i_6/O
                         net (fo=1, routed)           0.000     2.293    joystick_test/MOVE_Y[28]_i_6_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.359 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.359    joystick_test_n_126
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.292ns (35.936%)  route 0.521ns (64.064%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.521     2.223    joystick_test/y_position[7]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.045     2.268 r  joystick_test/MOVE_Y[24]_i_9/O
                         net (fo=1, routed)           0.000     2.268    joystick_test/MOVE_Y[24]_i_9_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.374 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.374    joystick_test_n_123
    SLICE_X3Y9           FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.285ns (34.334%)  route 0.545ns (65.666%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.545     2.248    joystick_test/y_position[7]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.045     2.293 r  joystick_test/MOVE_Y[28]_i_6/O
                         net (fo=1, routed)           0.000     2.293    joystick_test/MOVE_Y[28]_i_6_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.392 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.392    joystick_test_n_125
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.251ns (30.192%)  route 0.580ns (69.808%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.580     2.283    joystick_test/y_position[6]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.045     2.328 r  joystick_test/MOVE_Y[28]_i_7/O
                         net (fo=1, routed)           0.000     2.328    joystick_test/MOVE_Y[28]_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.393 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.393    joystick_test_n_127
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.256ns (30.646%)  route 0.579ns (69.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.579     2.282    joystick_test/y_position[6]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.045     2.327 r  joystick_test/MOVE_Y[28]_i_8/O
                         net (fo=1, routed)           0.000     2.327    joystick_test/MOVE_Y[28]_i_8_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.397 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.397    joystick_test_n_128
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.332ns (38.942%)  route 0.521ns (61.058%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.521     2.223    joystick_test/y_position[7]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.045     2.268 r  joystick_test/MOVE_Y[24]_i_9/O
                         net (fo=1, routed)           0.000     2.268    joystick_test/MOVE_Y[24]_i_9_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.414 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.414    joystick_test_n_122
    SLICE_X3Y9           FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.249ns (29.104%)  route 0.607ns (70.896%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.607     2.309    joystick_test/y_position[7]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.045     2.354 r  joystick_test/MOVE_Y[24]_i_6/O
                         net (fo=1, routed)           0.000     2.354    joystick_test/MOVE_Y[24]_i_6_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.417 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.417    joystick_test_n_121
    SLICE_X3Y9           FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.185ns (21.510%)  route 0.675ns (78.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.600     2.303    joystick_test/y_position[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.044     2.347 r  joystick_test/MOVE_Y[0]_i_1/O
                         net (fo=35, routed)          0.075     2.422    joystick_test_n_130
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.185ns (21.510%)  route 0.675ns (78.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.600     2.303    joystick_test/y_position[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.044     2.347 r  joystick_test/MOVE_Y[0]_i_1/O
                         net (fo=35, routed)          0.075     2.422    joystick_test_n_130
    SLICE_X3Y10          FDRE                                         r  MOVE_Y_reg[29]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.108ns  (logic 1.460ns (46.968%)  route 1.648ns (53.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.648     3.108    joystick_test/spi_master_0/D[0]
    SLICE_X0Y28          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.644     5.127    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.228ns (25.759%)  route 0.656ns (74.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.656     0.884    joystick_test/spi_master_0/D[0]
    SLICE_X0Y28          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.881     2.075    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





