{"position": "Process Engineer", "company": "Intel Corporation", "profiles": ["Summary Expertise in developing robust and manufacturable processes for R&D and production lines. Proven success interfacing with engineering, production and supplier communities to realize cost effective solutions in product development. Certified Six Sigma Green Belt with passion for solving problems that impact the bottom-line of an organization. Unique leadership and inter-personal talents, detailed oriented with big picture concepts. Specialties:\u2022 Semiconductor process modules: CMP, CVD, Electroplating, Wet cleans, Wet etch, Dry etch, Diffusion, Rapid Thermal Anneal \n\u2022 Hands-on semiconductor equipment experience: Applied Materials, Ebara, IPEC, Novellus, Thermco, Santa Clara Plastics, Semitool, OnTrak, KLA-Tencor, Digital Instruments, Jeol, NOVA \n\u2022 Software experience: MS Office, Minitab, JMP (SAS), FactoryWorks, Xsite, Oracle, Lotus Notes Summary Expertise in developing robust and manufacturable processes for R&D and production lines. Proven success interfacing with engineering, production and supplier communities to realize cost effective solutions in product development. Certified Six Sigma Green Belt with passion for solving problems that impact the bottom-line of an organization. Unique leadership and inter-personal talents, detailed oriented with big picture concepts. Specialties:\u2022 Semiconductor process modules: CMP, CVD, Electroplating, Wet cleans, Wet etch, Dry etch, Diffusion, Rapid Thermal Anneal \n\u2022 Hands-on semiconductor equipment experience: Applied Materials, Ebara, IPEC, Novellus, Thermco, Santa Clara Plastics, Semitool, OnTrak, KLA-Tencor, Digital Instruments, Jeol, NOVA \n\u2022 Software experience: MS Office, Minitab, JMP (SAS), FactoryWorks, Xsite, Oracle, Lotus Notes Expertise in developing robust and manufacturable processes for R&D and production lines. Proven success interfacing with engineering, production and supplier communities to realize cost effective solutions in product development. Certified Six Sigma Green Belt with passion for solving problems that impact the bottom-line of an organization. Unique leadership and inter-personal talents, detailed oriented with big picture concepts. Specialties:\u2022 Semiconductor process modules: CMP, CVD, Electroplating, Wet cleans, Wet etch, Dry etch, Diffusion, Rapid Thermal Anneal \n\u2022 Hands-on semiconductor equipment experience: Applied Materials, Ebara, IPEC, Novellus, Thermco, Santa Clara Plastics, Semitool, OnTrak, KLA-Tencor, Digital Instruments, Jeol, NOVA \n\u2022 Software experience: MS Office, Minitab, JMP (SAS), FactoryWorks, Xsite, Oracle, Lotus Notes Expertise in developing robust and manufacturable processes for R&D and production lines. Proven success interfacing with engineering, production and supplier communities to realize cost effective solutions in product development. Certified Six Sigma Green Belt with passion for solving problems that impact the bottom-line of an organization. Unique leadership and inter-personal talents, detailed oriented with big picture concepts. Specialties:\u2022 Semiconductor process modules: CMP, CVD, Electroplating, Wet cleans, Wet etch, Dry etch, Diffusion, Rapid Thermal Anneal \n\u2022 Hands-on semiconductor equipment experience: Applied Materials, Ebara, IPEC, Novellus, Thermco, Santa Clara Plastics, Semitool, OnTrak, KLA-Tencor, Digital Instruments, Jeol, NOVA \n\u2022 Software experience: MS Office, Minitab, JMP (SAS), FactoryWorks, Xsite, Oracle, Lotus Notes Experience Process Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Si Polishing & Wet Bench toolset owner enabling Regeneration of TWs for Fab wide use for production line modules. Process Engineer Freescale ATMC May 2010  \u2013  December 2010  (8 months) Austin, Texas Area Staff Process Engineer Seagate Technology November 2007  \u2013  July 2009  (1 year 9 months) Developed, implemented, sustained CMP processes for Recording Head Operation\u2019s Wafer Fab to deliver existing and prototype Read / Write components of Hard Drive memory products \n\u2022 Reduced post CMP photo alignment fails from > 25% to almost 0% by utilizing DOE to ramp down CMP polish speeds to reduce metal protrusion WIW sigma and target a metal protrusion output to photo step. \n\u2022 Increased Coil to Heater isolation yield from 83% to 100% by implementing a post CMP metal cleaning solution which ensured removal of residual slurry from the polish step. \n\u2022 Migrated 150mm (Strasbaugh 6DS-SP) process stages to 200mm (Ebara FREX-200) platform which led to increased productivity due to improved equipment capability as well as increased wafer size. \n\u2022 Led continuous improvement (CI) activities on productivity metrics such as Critical to Quality (CTQ), Statistical Process Control (SPC) and Moves per Material Disposition Action (MPMDA) fails by methods such as eliminating polish endpoint failures, optimizing Automatic Process Control (APC) for thickness targeting, and optimizing polish parameters to minimize WIW sigma and maximize throughput. \n\u2022 Initiated feasibility study of In-situ metrology NOVA Closed Loop Control (CLC) with goal to improve cycle time and yield. Sr. CMP Engineer Cabot Microelectronics July 2003  \u2013  November 2007  (4 years 5 months) Plan, execute and document experiments of consumable products for Technology Transfer and Global Business Groups to provide customers with best known methods for process development on IPEC, AMAT Mirra & Reflexion, & Ebara FREX platforms \n\u2022 Evaluated commercial Post Cu clean suppliers and implemented Wako Clean-100 on 200 and 300mm Cu and Barrier processes which improved defectivity by 97%. \n\u2022 Executed polish runs to support various ILD, Cu & barrier slurry & polishing pad products (BKM development, shelf life, pot life, temperature, post clean defectivity, pad comparisons).  \n\u2022 Implemented small wafer measurement capability on UV-1050 to reduce use of larger wafer cost. \n\u2022 Benchmarked wet bench suppliers and recommended a Semitool SAT (Spray Acid Tool) to enable HF capability for 200 and 300mm post oxide CMP scratch decoration. Sr. Process Engineer NuTool, Inc. 2002  \u2013  2003  (1 year) Member of ECMD (electro chemical mechanical deposition) and CMP Equipment product team developing process technologies for Cu/Low k materials \n\u2022 Designed & implemented plating improvements for cathode contacts, pad design, Cu edge removal and automated chemistry control.  \n\u2022 Worked on various projects to improve ECMD (electro-chemical mechanical deposition) concept to reduce throughput by > 50% compared to traditional Cu plate/anneal/CMP sequence. \n\u2022 Investigated CMP consumables (slurry/pad) to characterize selectivity window of various materials (Cu, barrier, oxide). \n\u2022 Designed & implemented CMP equipment platen and head improvements for manufacturability. \n\u2022 Field service engineer for tool startup during initial tool evaluation at Samsung Electronics in Korea. Sr. Process Engineer LSI Logic Corporation 1997  \u2013  2001  (4 years) Developed, transferred and sustained 0.13 and 0.18 \u00b5m CMOS/SRAM product lines for Shallow Trench Isolation (STI) and Oxide CMP process modules. \n\u2022 Reduced Cost of Ownership ($COO) 40% from evaluation of alternative consumables to improve STI CMP process capability. \n\u2022 Generated STI island density DR\u2019s and model for STI process from evaluation of MIT characterization data. \n\u2022 Benchmarked CMP tool manufacturers for direct STI for goal to reduce $COO. \n\u2022 Reduced defectivity 35% after implementing oxide slurry filtering for the Oxide CMP process. \n\u2022 Improved throughput and capability of CMP area after procuring a Therma-Wave Opti-Probe film thickness metrology tool for manufacturing and development. Sr. Process Development Engineer Rockwell Semiconductor Systems 1988  \u2013  1997  (9 years) Senior Process Development Engineer, 1994 \u2013 1997\t \nDeveloped and transferred 0.25, 0.35 and 0.5 \u00b5m CMOS / Flash / Analog / Bipolar CMP process modules. \n\u2022 Evaluated low-k materials (FSG/FOX) for Oxide CMP to improve device characteristics. \n\u2022 Characterized STI CMP module for 0.25 \uf06dm CMOS flow using Ozone TEOS & reverse active mask to allow increased device density.  \n\u2022 Evaluated AMAT Mirra, IPEC 472 & SpeedFam V polishers for STI application. \n\u2022 Provided ongoing CMP training to development and production engineers, manufacturing personnel and partnering companies. \n\u2022 Procured company\u2019s first CMP tools & consumable set (polish, post clean, metrology). \n\u2022 Reduced cost by 10x by implementing test wafer and short loop rework flows for CMP startup, marathons, development and production. \n\u2022 Developed CMP mask set for Poly and M1 to study polish rate as a function of feature density. \n \nProcess Development Engineer, 1991 \u2013 1994 \nResponsible engineer for CMOS Diffusion / CVD / RTP process modules \n\u2022 Developed and transferred 0.6 and 0.8 \u00b5m for furnace/CVD area (Thermco/BTU/Novellus), RTP (AG/AST), backend planarization (Semix coater), overcoat (Novellus). \n\u2022 Coordinated and managed 200mm conversion qualification lots during development of 0.6 \uf06dm CMOS process. \n\u2022 Developed salicide module for 0.8 \uf06dm CMOS process. Brought up production capability on AG RTP tool, characterized wafer temperature emissivity and process window of parameters that affect sheet resistance of silicided contacts. Process Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Si Polishing & Wet Bench toolset owner enabling Regeneration of TWs for Fab wide use for production line modules. Process Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Si Polishing & Wet Bench toolset owner enabling Regeneration of TWs for Fab wide use for production line modules. Process Engineer Freescale ATMC May 2010  \u2013  December 2010  (8 months) Austin, Texas Area Process Engineer Freescale ATMC May 2010  \u2013  December 2010  (8 months) Austin, Texas Area Staff Process Engineer Seagate Technology November 2007  \u2013  July 2009  (1 year 9 months) Developed, implemented, sustained CMP processes for Recording Head Operation\u2019s Wafer Fab to deliver existing and prototype Read / Write components of Hard Drive memory products \n\u2022 Reduced post CMP photo alignment fails from > 25% to almost 0% by utilizing DOE to ramp down CMP polish speeds to reduce metal protrusion WIW sigma and target a metal protrusion output to photo step. \n\u2022 Increased Coil to Heater isolation yield from 83% to 100% by implementing a post CMP metal cleaning solution which ensured removal of residual slurry from the polish step. \n\u2022 Migrated 150mm (Strasbaugh 6DS-SP) process stages to 200mm (Ebara FREX-200) platform which led to increased productivity due to improved equipment capability as well as increased wafer size. \n\u2022 Led continuous improvement (CI) activities on productivity metrics such as Critical to Quality (CTQ), Statistical Process Control (SPC) and Moves per Material Disposition Action (MPMDA) fails by methods such as eliminating polish endpoint failures, optimizing Automatic Process Control (APC) for thickness targeting, and optimizing polish parameters to minimize WIW sigma and maximize throughput. \n\u2022 Initiated feasibility study of In-situ metrology NOVA Closed Loop Control (CLC) with goal to improve cycle time and yield. Staff Process Engineer Seagate Technology November 2007  \u2013  July 2009  (1 year 9 months) Developed, implemented, sustained CMP processes for Recording Head Operation\u2019s Wafer Fab to deliver existing and prototype Read / Write components of Hard Drive memory products \n\u2022 Reduced post CMP photo alignment fails from > 25% to almost 0% by utilizing DOE to ramp down CMP polish speeds to reduce metal protrusion WIW sigma and target a metal protrusion output to photo step. \n\u2022 Increased Coil to Heater isolation yield from 83% to 100% by implementing a post CMP metal cleaning solution which ensured removal of residual slurry from the polish step. \n\u2022 Migrated 150mm (Strasbaugh 6DS-SP) process stages to 200mm (Ebara FREX-200) platform which led to increased productivity due to improved equipment capability as well as increased wafer size. \n\u2022 Led continuous improvement (CI) activities on productivity metrics such as Critical to Quality (CTQ), Statistical Process Control (SPC) and Moves per Material Disposition Action (MPMDA) fails by methods such as eliminating polish endpoint failures, optimizing Automatic Process Control (APC) for thickness targeting, and optimizing polish parameters to minimize WIW sigma and maximize throughput. \n\u2022 Initiated feasibility study of In-situ metrology NOVA Closed Loop Control (CLC) with goal to improve cycle time and yield. Sr. CMP Engineer Cabot Microelectronics July 2003  \u2013  November 2007  (4 years 5 months) Plan, execute and document experiments of consumable products for Technology Transfer and Global Business Groups to provide customers with best known methods for process development on IPEC, AMAT Mirra & Reflexion, & Ebara FREX platforms \n\u2022 Evaluated commercial Post Cu clean suppliers and implemented Wako Clean-100 on 200 and 300mm Cu and Barrier processes which improved defectivity by 97%. \n\u2022 Executed polish runs to support various ILD, Cu & barrier slurry & polishing pad products (BKM development, shelf life, pot life, temperature, post clean defectivity, pad comparisons).  \n\u2022 Implemented small wafer measurement capability on UV-1050 to reduce use of larger wafer cost. \n\u2022 Benchmarked wet bench suppliers and recommended a Semitool SAT (Spray Acid Tool) to enable HF capability for 200 and 300mm post oxide CMP scratch decoration. Sr. CMP Engineer Cabot Microelectronics July 2003  \u2013  November 2007  (4 years 5 months) Plan, execute and document experiments of consumable products for Technology Transfer and Global Business Groups to provide customers with best known methods for process development on IPEC, AMAT Mirra & Reflexion, & Ebara FREX platforms \n\u2022 Evaluated commercial Post Cu clean suppliers and implemented Wako Clean-100 on 200 and 300mm Cu and Barrier processes which improved defectivity by 97%. \n\u2022 Executed polish runs to support various ILD, Cu & barrier slurry & polishing pad products (BKM development, shelf life, pot life, temperature, post clean defectivity, pad comparisons).  \n\u2022 Implemented small wafer measurement capability on UV-1050 to reduce use of larger wafer cost. \n\u2022 Benchmarked wet bench suppliers and recommended a Semitool SAT (Spray Acid Tool) to enable HF capability for 200 and 300mm post oxide CMP scratch decoration. Sr. Process Engineer NuTool, Inc. 2002  \u2013  2003  (1 year) Member of ECMD (electro chemical mechanical deposition) and CMP Equipment product team developing process technologies for Cu/Low k materials \n\u2022 Designed & implemented plating improvements for cathode contacts, pad design, Cu edge removal and automated chemistry control.  \n\u2022 Worked on various projects to improve ECMD (electro-chemical mechanical deposition) concept to reduce throughput by > 50% compared to traditional Cu plate/anneal/CMP sequence. \n\u2022 Investigated CMP consumables (slurry/pad) to characterize selectivity window of various materials (Cu, barrier, oxide). \n\u2022 Designed & implemented CMP equipment platen and head improvements for manufacturability. \n\u2022 Field service engineer for tool startup during initial tool evaluation at Samsung Electronics in Korea. Sr. Process Engineer NuTool, Inc. 2002  \u2013  2003  (1 year) Member of ECMD (electro chemical mechanical deposition) and CMP Equipment product team developing process technologies for Cu/Low k materials \n\u2022 Designed & implemented plating improvements for cathode contacts, pad design, Cu edge removal and automated chemistry control.  \n\u2022 Worked on various projects to improve ECMD (electro-chemical mechanical deposition) concept to reduce throughput by > 50% compared to traditional Cu plate/anneal/CMP sequence. \n\u2022 Investigated CMP consumables (slurry/pad) to characterize selectivity window of various materials (Cu, barrier, oxide). \n\u2022 Designed & implemented CMP equipment platen and head improvements for manufacturability. \n\u2022 Field service engineer for tool startup during initial tool evaluation at Samsung Electronics in Korea. Sr. Process Engineer LSI Logic Corporation 1997  \u2013  2001  (4 years) Developed, transferred and sustained 0.13 and 0.18 \u00b5m CMOS/SRAM product lines for Shallow Trench Isolation (STI) and Oxide CMP process modules. \n\u2022 Reduced Cost of Ownership ($COO) 40% from evaluation of alternative consumables to improve STI CMP process capability. \n\u2022 Generated STI island density DR\u2019s and model for STI process from evaluation of MIT characterization data. \n\u2022 Benchmarked CMP tool manufacturers for direct STI for goal to reduce $COO. \n\u2022 Reduced defectivity 35% after implementing oxide slurry filtering for the Oxide CMP process. \n\u2022 Improved throughput and capability of CMP area after procuring a Therma-Wave Opti-Probe film thickness metrology tool for manufacturing and development. Sr. Process Engineer LSI Logic Corporation 1997  \u2013  2001  (4 years) Developed, transferred and sustained 0.13 and 0.18 \u00b5m CMOS/SRAM product lines for Shallow Trench Isolation (STI) and Oxide CMP process modules. \n\u2022 Reduced Cost of Ownership ($COO) 40% from evaluation of alternative consumables to improve STI CMP process capability. \n\u2022 Generated STI island density DR\u2019s and model for STI process from evaluation of MIT characterization data. \n\u2022 Benchmarked CMP tool manufacturers for direct STI for goal to reduce $COO. \n\u2022 Reduced defectivity 35% after implementing oxide slurry filtering for the Oxide CMP process. \n\u2022 Improved throughput and capability of CMP area after procuring a Therma-Wave Opti-Probe film thickness metrology tool for manufacturing and development. Sr. Process Development Engineer Rockwell Semiconductor Systems 1988  \u2013  1997  (9 years) Senior Process Development Engineer, 1994 \u2013 1997\t \nDeveloped and transferred 0.25, 0.35 and 0.5 \u00b5m CMOS / Flash / Analog / Bipolar CMP process modules. \n\u2022 Evaluated low-k materials (FSG/FOX) for Oxide CMP to improve device characteristics. \n\u2022 Characterized STI CMP module for 0.25 \uf06dm CMOS flow using Ozone TEOS & reverse active mask to allow increased device density.  \n\u2022 Evaluated AMAT Mirra, IPEC 472 & SpeedFam V polishers for STI application. \n\u2022 Provided ongoing CMP training to development and production engineers, manufacturing personnel and partnering companies. \n\u2022 Procured company\u2019s first CMP tools & consumable set (polish, post clean, metrology). \n\u2022 Reduced cost by 10x by implementing test wafer and short loop rework flows for CMP startup, marathons, development and production. \n\u2022 Developed CMP mask set for Poly and M1 to study polish rate as a function of feature density. \n \nProcess Development Engineer, 1991 \u2013 1994 \nResponsible engineer for CMOS Diffusion / CVD / RTP process modules \n\u2022 Developed and transferred 0.6 and 0.8 \u00b5m for furnace/CVD area (Thermco/BTU/Novellus), RTP (AG/AST), backend planarization (Semix coater), overcoat (Novellus). \n\u2022 Coordinated and managed 200mm conversion qualification lots during development of 0.6 \uf06dm CMOS process. \n\u2022 Developed salicide module for 0.8 \uf06dm CMOS process. Brought up production capability on AG RTP tool, characterized wafer temperature emissivity and process window of parameters that affect sheet resistance of silicided contacts. Sr. Process Development Engineer Rockwell Semiconductor Systems 1988  \u2013  1997  (9 years) Senior Process Development Engineer, 1994 \u2013 1997\t \nDeveloped and transferred 0.25, 0.35 and 0.5 \u00b5m CMOS / Flash / Analog / Bipolar CMP process modules. \n\u2022 Evaluated low-k materials (FSG/FOX) for Oxide CMP to improve device characteristics. \n\u2022 Characterized STI CMP module for 0.25 \uf06dm CMOS flow using Ozone TEOS & reverse active mask to allow increased device density.  \n\u2022 Evaluated AMAT Mirra, IPEC 472 & SpeedFam V polishers for STI application. \n\u2022 Provided ongoing CMP training to development and production engineers, manufacturing personnel and partnering companies. \n\u2022 Procured company\u2019s first CMP tools & consumable set (polish, post clean, metrology). \n\u2022 Reduced cost by 10x by implementing test wafer and short loop rework flows for CMP startup, marathons, development and production. \n\u2022 Developed CMP mask set for Poly and M1 to study polish rate as a function of feature density. \n \nProcess Development Engineer, 1991 \u2013 1994 \nResponsible engineer for CMOS Diffusion / CVD / RTP process modules \n\u2022 Developed and transferred 0.6 and 0.8 \u00b5m for furnace/CVD area (Thermco/BTU/Novellus), RTP (AG/AST), backend planarization (Semix coater), overcoat (Novellus). \n\u2022 Coordinated and managed 200mm conversion qualification lots during development of 0.6 \uf06dm CMOS process. \n\u2022 Developed salicide module for 0.8 \uf06dm CMOS process. Brought up production capability on AG RTP tool, characterized wafer temperature emissivity and process window of parameters that affect sheet resistance of silicided contacts. Education Hennepin Technical College Medical Device Quality Systems and Manufacturing Techniques Courses 2010 University of Hawaii at Manoa Bachelor of Science,  Electrical Engineering Hennepin Technical College Medical Device Quality Systems and Manufacturing Techniques Courses 2010 Hennepin Technical College Medical Device Quality Systems and Manufacturing Techniques Courses 2010 Hennepin Technical College Medical Device Quality Systems and Manufacturing Techniques Courses 2010 University of Hawaii at Manoa Bachelor of Science,  Electrical Engineering University of Hawaii at Manoa Bachelor of Science,  Electrical Engineering University of Hawaii at Manoa Bachelor of Science,  Electrical Engineering ", "Summary \u2022Team Leader on a chips team project for tool/process capacity improvements.  \n\u2022Etch Sustaining experience with 200mm Fab for 6 months.  \n\u2022Process Owner of various etch stages like C2, C1, CT, CTPHM, ITPMO, CK, Ci, DTPHM and CBSAC.  \n\u2022Worked with 200mmTools like AMAT, TEL and LAM. \n\u2022Deposition of metals using thermal evaporation and plasma sputtering \n\u2022Work Leadership capabilities, with flexibility in negotiations & \ncommunication between different countries and cultures. \n\u2022Laboratory experience: SEM, Contact Angle Measurements, HPLC, GC/MS, atomic absorption spectroscopy, microwave plasma, sputter system, evaporated system. \n\u2022Word, Excel, Power Point, Outlook, Corel Draw. Specialties:\u2022JMP script, Statistical Process Control (SPC), Design of Experiments (DOE) , PROMIS Data Extract, Statistical Analysis , PDF Maestria Data Viewing , PDF Maestria Strategy Building, SMED Training, DRAM Characterization Modules 1-8, FMEA Process and Database Training, Knights - Yield Manager ,DATALOG Change Forms, Lotus Notes Summary \u2022Team Leader on a chips team project for tool/process capacity improvements.  \n\u2022Etch Sustaining experience with 200mm Fab for 6 months.  \n\u2022Process Owner of various etch stages like C2, C1, CT, CTPHM, ITPMO, CK, Ci, DTPHM and CBSAC.  \n\u2022Worked with 200mmTools like AMAT, TEL and LAM. \n\u2022Deposition of metals using thermal evaporation and plasma sputtering \n\u2022Work Leadership capabilities, with flexibility in negotiations & \ncommunication between different countries and cultures. \n\u2022Laboratory experience: SEM, Contact Angle Measurements, HPLC, GC/MS, atomic absorption spectroscopy, microwave plasma, sputter system, evaporated system. \n\u2022Word, Excel, Power Point, Outlook, Corel Draw. Specialties:\u2022JMP script, Statistical Process Control (SPC), Design of Experiments (DOE) , PROMIS Data Extract, Statistical Analysis , PDF Maestria Data Viewing , PDF Maestria Strategy Building, SMED Training, DRAM Characterization Modules 1-8, FMEA Process and Database Training, Knights - Yield Manager ,DATALOG Change Forms, Lotus Notes \u2022Team Leader on a chips team project for tool/process capacity improvements.  \n\u2022Etch Sustaining experience with 200mm Fab for 6 months.  \n\u2022Process Owner of various etch stages like C2, C1, CT, CTPHM, ITPMO, CK, Ci, DTPHM and CBSAC.  \n\u2022Worked with 200mmTools like AMAT, TEL and LAM. \n\u2022Deposition of metals using thermal evaporation and plasma sputtering \n\u2022Work Leadership capabilities, with flexibility in negotiations & \ncommunication between different countries and cultures. \n\u2022Laboratory experience: SEM, Contact Angle Measurements, HPLC, GC/MS, atomic absorption spectroscopy, microwave plasma, sputter system, evaporated system. \n\u2022Word, Excel, Power Point, Outlook, Corel Draw. Specialties:\u2022JMP script, Statistical Process Control (SPC), Design of Experiments (DOE) , PROMIS Data Extract, Statistical Analysis , PDF Maestria Data Viewing , PDF Maestria Strategy Building, SMED Training, DRAM Characterization Modules 1-8, FMEA Process and Database Training, Knights - Yield Manager ,DATALOG Change Forms, Lotus Notes \u2022Team Leader on a chips team project for tool/process capacity improvements.  \n\u2022Etch Sustaining experience with 200mm Fab for 6 months.  \n\u2022Process Owner of various etch stages like C2, C1, CT, CTPHM, ITPMO, CK, Ci, DTPHM and CBSAC.  \n\u2022Worked with 200mmTools like AMAT, TEL and LAM. \n\u2022Deposition of metals using thermal evaporation and plasma sputtering \n\u2022Work Leadership capabilities, with flexibility in negotiations & \ncommunication between different countries and cultures. \n\u2022Laboratory experience: SEM, Contact Angle Measurements, HPLC, GC/MS, atomic absorption spectroscopy, microwave plasma, sputter system, evaporated system. \n\u2022Word, Excel, Power Point, Outlook, Corel Draw. Specialties:\u2022JMP script, Statistical Process Control (SPC), Design of Experiments (DOE) , PROMIS Data Extract, Statistical Analysis , PDF Maestria Data Viewing , PDF Maestria Strategy Building, SMED Training, DRAM Characterization Modules 1-8, FMEA Process and Database Training, Knights - Yield Manager ,DATALOG Change Forms, Lotus Notes Experience Process Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Chandler, AZ Process Engineer Everspin Technologies January 2012  \u2013  August 2012  (8 months) Chandler,AZ Ph.D Old Dominion University May 2009  \u2013  January 2012  (2 years 9 months) Etch Process Engineer Qimonda North America June 2006  \u2013  February 2009  (2 years 9 months) \u2022As a Process Engineer worked with of various etch tools like AMAT, TEL and LAM.  \n\u2022Process owner at different module stages in the 200mm Fab: beginning, middle and end of the line. \n\u2022Support the 200mm manufacturing facility by appropriately dispositioning products, exhibiting effective decision making skills, improving manufacturing processes through capability and process window studies , perform DOE\u2019s, and interacting with other areas on related problem solving issues. \n\u2022To design and run projects that are focused on process improvement, i.e. cost reduction, yield increase, cycle time reduction. \n\u2022 Investigate and troubleshoot route cause of failures and defects; provide technical support for production Leads, Manufacturing and Equipment; implement new processes, SPC,equipment and procedures; write and update procedures as required by process and process improvement;  \n\u2022Qualify tools for production of new technologies \n\u2022Complete everyday passdowns to other shifts. Process Engineer Intern Baush and Lomb January 2006  \u2013  May 2006  (5 months) Chemical Etch Processes Studies, Electroless nickel plating, surface chemistry development, Studies of correlations between plating and etching, Etching roughness improvements, Tool surface characterization, Photoresist optimization, Evaluate nickel stripping chemicals on reject tools for effective nickel stripping, Evaluate disposal cost of chemical as part of general feasibility. Process Engineer Intern Baush and Lomb May 2005  \u2013  December 2005  (8 months) *wrote protocols around chemical processing; \n* perform data analysis, worked around Chemical Processes, Executed Clinical Protocol;  \n*lab analysis such as XPS, SEM, and AFM; Lab development to show feasibility;  \n*worked with Surface Modification such as Plasma. Process Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Chandler, AZ Process Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Chandler, AZ Process Engineer Everspin Technologies January 2012  \u2013  August 2012  (8 months) Chandler,AZ Process Engineer Everspin Technologies January 2012  \u2013  August 2012  (8 months) Chandler,AZ Ph.D Old Dominion University May 2009  \u2013  January 2012  (2 years 9 months) Ph.D Old Dominion University May 2009  \u2013  January 2012  (2 years 9 months) Etch Process Engineer Qimonda North America June 2006  \u2013  February 2009  (2 years 9 months) \u2022As a Process Engineer worked with of various etch tools like AMAT, TEL and LAM.  \n\u2022Process owner at different module stages in the 200mm Fab: beginning, middle and end of the line. \n\u2022Support the 200mm manufacturing facility by appropriately dispositioning products, exhibiting effective decision making skills, improving manufacturing processes through capability and process window studies , perform DOE\u2019s, and interacting with other areas on related problem solving issues. \n\u2022To design and run projects that are focused on process improvement, i.e. cost reduction, yield increase, cycle time reduction. \n\u2022 Investigate and troubleshoot route cause of failures and defects; provide technical support for production Leads, Manufacturing and Equipment; implement new processes, SPC,equipment and procedures; write and update procedures as required by process and process improvement;  \n\u2022Qualify tools for production of new technologies \n\u2022Complete everyday passdowns to other shifts. Etch Process Engineer Qimonda North America June 2006  \u2013  February 2009  (2 years 9 months) \u2022As a Process Engineer worked with of various etch tools like AMAT, TEL and LAM.  \n\u2022Process owner at different module stages in the 200mm Fab: beginning, middle and end of the line. \n\u2022Support the 200mm manufacturing facility by appropriately dispositioning products, exhibiting effective decision making skills, improving manufacturing processes through capability and process window studies , perform DOE\u2019s, and interacting with other areas on related problem solving issues. \n\u2022To design and run projects that are focused on process improvement, i.e. cost reduction, yield increase, cycle time reduction. \n\u2022 Investigate and troubleshoot route cause of failures and defects; provide technical support for production Leads, Manufacturing and Equipment; implement new processes, SPC,equipment and procedures; write and update procedures as required by process and process improvement;  \n\u2022Qualify tools for production of new technologies \n\u2022Complete everyday passdowns to other shifts. Process Engineer Intern Baush and Lomb January 2006  \u2013  May 2006  (5 months) Chemical Etch Processes Studies, Electroless nickel plating, surface chemistry development, Studies of correlations between plating and etching, Etching roughness improvements, Tool surface characterization, Photoresist optimization, Evaluate nickel stripping chemicals on reject tools for effective nickel stripping, Evaluate disposal cost of chemical as part of general feasibility. Process Engineer Intern Baush and Lomb January 2006  \u2013  May 2006  (5 months) Chemical Etch Processes Studies, Electroless nickel plating, surface chemistry development, Studies of correlations between plating and etching, Etching roughness improvements, Tool surface characterization, Photoresist optimization, Evaluate nickel stripping chemicals on reject tools for effective nickel stripping, Evaluate disposal cost of chemical as part of general feasibility. Process Engineer Intern Baush and Lomb May 2005  \u2013  December 2005  (8 months) *wrote protocols around chemical processing; \n* perform data analysis, worked around Chemical Processes, Executed Clinical Protocol;  \n*lab analysis such as XPS, SEM, and AFM; Lab development to show feasibility;  \n*worked with Surface Modification such as Plasma. Process Engineer Intern Baush and Lomb May 2005  \u2013  December 2005  (8 months) *wrote protocols around chemical processing; \n* perform data analysis, worked around Chemical Processes, Executed Clinical Protocol;  \n*lab analysis such as XPS, SEM, and AFM; Lab development to show feasibility;  \n*worked with Surface Modification such as Plasma. Skills Statistics Design of Experiments Lotus Notes JMP SPC Semiconductors Thin Films Process Engineering Process Simulation Characterization Six Sigma FMEA Manufacturing Polymers Sputtering AFM CVD Yield Plasma Physics See 4+ \u00a0 \u00a0 See less Skills  Statistics Design of Experiments Lotus Notes JMP SPC Semiconductors Thin Films Process Engineering Process Simulation Characterization Six Sigma FMEA Manufacturing Polymers Sputtering AFM CVD Yield Plasma Physics See 4+ \u00a0 \u00a0 See less Statistics Design of Experiments Lotus Notes JMP SPC Semiconductors Thin Films Process Engineering Process Simulation Characterization Six Sigma FMEA Manufacturing Polymers Sputtering AFM CVD Yield Plasma Physics See 4+ \u00a0 \u00a0 See less Statistics Design of Experiments Lotus Notes JMP SPC Semiconductors Thin Films Process Engineering Process Simulation Characterization Six Sigma FMEA Manufacturing Polymers Sputtering AFM CVD Yield Plasma Physics See 4+ \u00a0 \u00a0 See less Education Rochester Institute of Technology Master,  Chemistry 2003  \u2013 2006 Co-author of paper entitled \u201cSurface Modification of Fluoropolymers: Relevance to Adhesion with Copper\u201d presented at Fifth International Symposium on Polymer Surface Modification: Relevance to Adhesion, Toronto, Canada, June 20-22, 2005. \nAwarded RIT Graduate Scholarship for the years 2003-2005. \nAwarded RIT Assistantship for the years 2003-2005 Activities and Societies:\u00a0 \u2022\tPaper \u201cChemistry at the Cu-fluoropolymer Interface: Relevance to Adhesion\u201d presented at the Third International Symposium on Adhesion Aspects of Thin Films held in Orlando ,  FL from Nov 7-9 ,  2007. Paper Published at Journal of Adhesion Science and Technology.\n\u2022\tPoster Paper\u201d Reaction of Copper Produced by Thermal Evaporation and Plasma Sputter Deposition with Teflon\u00ae PTFE ,  FEP and PFA\u201d presented at 17th International Symposium on Plasma Chemistry in Toronto ,  Canada ,  Aug.7-12th ,  2005. Universidade de S\u00e3o Paulo Bachelors,  Chemical Engineer 1995  \u2013 1999 Activities and Societies:\u00a0 College of Chemical Engineering of Lorena June/1995-July/1995\nUNDERGRADUATE RESEARCH INTERN\nAssisted professor\u2019s study of creating energy from raw sugar cane; learned various perceptions regarding work ,  development and research ,  including chemical processes and laboratory analysis. Rochester Institute of Technology Master,  Chemistry 2003  \u2013 2006 Co-author of paper entitled \u201cSurface Modification of Fluoropolymers: Relevance to Adhesion with Copper\u201d presented at Fifth International Symposium on Polymer Surface Modification: Relevance to Adhesion, Toronto, Canada, June 20-22, 2005. \nAwarded RIT Graduate Scholarship for the years 2003-2005. \nAwarded RIT Assistantship for the years 2003-2005 Activities and Societies:\u00a0 \u2022\tPaper \u201cChemistry at the Cu-fluoropolymer Interface: Relevance to Adhesion\u201d presented at the Third International Symposium on Adhesion Aspects of Thin Films held in Orlando ,  FL from Nov 7-9 ,  2007. Paper Published at Journal of Adhesion Science and Technology.\n\u2022\tPoster Paper\u201d Reaction of Copper Produced by Thermal Evaporation and Plasma Sputter Deposition with Teflon\u00ae PTFE ,  FEP and PFA\u201d presented at 17th International Symposium on Plasma Chemistry in Toronto ,  Canada ,  Aug.7-12th ,  2005. Rochester Institute of Technology Master,  Chemistry 2003  \u2013 2006 Co-author of paper entitled \u201cSurface Modification of Fluoropolymers: Relevance to Adhesion with Copper\u201d presented at Fifth International Symposium on Polymer Surface Modification: Relevance to Adhesion, Toronto, Canada, June 20-22, 2005. \nAwarded RIT Graduate Scholarship for the years 2003-2005. \nAwarded RIT Assistantship for the years 2003-2005 Activities and Societies:\u00a0 \u2022\tPaper \u201cChemistry at the Cu-fluoropolymer Interface: Relevance to Adhesion\u201d presented at the Third International Symposium on Adhesion Aspects of Thin Films held in Orlando ,  FL from Nov 7-9 ,  2007. Paper Published at Journal of Adhesion Science and Technology.\n\u2022\tPoster Paper\u201d Reaction of Copper Produced by Thermal Evaporation and Plasma Sputter Deposition with Teflon\u00ae PTFE ,  FEP and PFA\u201d presented at 17th International Symposium on Plasma Chemistry in Toronto ,  Canada ,  Aug.7-12th ,  2005. Rochester Institute of Technology Master,  Chemistry 2003  \u2013 2006 Co-author of paper entitled \u201cSurface Modification of Fluoropolymers: Relevance to Adhesion with Copper\u201d presented at Fifth International Symposium on Polymer Surface Modification: Relevance to Adhesion, Toronto, Canada, June 20-22, 2005. \nAwarded RIT Graduate Scholarship for the years 2003-2005. \nAwarded RIT Assistantship for the years 2003-2005 Activities and Societies:\u00a0 \u2022\tPaper \u201cChemistry at the Cu-fluoropolymer Interface: Relevance to Adhesion\u201d presented at the Third International Symposium on Adhesion Aspects of Thin Films held in Orlando ,  FL from Nov 7-9 ,  2007. Paper Published at Journal of Adhesion Science and Technology.\n\u2022\tPoster Paper\u201d Reaction of Copper Produced by Thermal Evaporation and Plasma Sputter Deposition with Teflon\u00ae PTFE ,  FEP and PFA\u201d presented at 17th International Symposium on Plasma Chemistry in Toronto ,  Canada ,  Aug.7-12th ,  2005. Universidade de S\u00e3o Paulo Bachelors,  Chemical Engineer 1995  \u2013 1999 Activities and Societies:\u00a0 College of Chemical Engineering of Lorena June/1995-July/1995\nUNDERGRADUATE RESEARCH INTERN\nAssisted professor\u2019s study of creating energy from raw sugar cane; learned various perceptions regarding work ,  development and research ,  including chemical processes and laboratory analysis. Universidade de S\u00e3o Paulo Bachelors,  Chemical Engineer 1995  \u2013 1999 Activities and Societies:\u00a0 College of Chemical Engineering of Lorena June/1995-July/1995\nUNDERGRADUATE RESEARCH INTERN\nAssisted professor\u2019s study of creating energy from raw sugar cane; learned various perceptions regarding work ,  development and research ,  including chemical processes and laboratory analysis. Universidade de S\u00e3o Paulo Bachelors,  Chemical Engineer 1995  \u2013 1999 Activities and Societies:\u00a0 College of Chemical Engineering of Lorena June/1995-July/1995\nUNDERGRADUATE RESEARCH INTERN\nAssisted professor\u2019s study of creating energy from raw sugar cane; learned various perceptions regarding work ,  development and research ,  including chemical processes and laboratory analysis. ", "Skills Design of Experiments Semiconductors Failure Analysis CVD Semiconductor Device Statistics Yield Dry Etch Etching JMP Manufacturing Microelectronics PECVD Plasma Etch Process Integration SPC Semiconductor... Semiconductor Industry Semiconductor Process Silicon See 5+ \u00a0 \u00a0 See less Skills  Design of Experiments Semiconductors Failure Analysis CVD Semiconductor Device Statistics Yield Dry Etch Etching JMP Manufacturing Microelectronics PECVD Plasma Etch Process Integration SPC Semiconductor... Semiconductor Industry Semiconductor Process Silicon See 5+ \u00a0 \u00a0 See less Design of Experiments Semiconductors Failure Analysis CVD Semiconductor Device Statistics Yield Dry Etch Etching JMP Manufacturing Microelectronics PECVD Plasma Etch Process Integration SPC Semiconductor... Semiconductor Industry Semiconductor Process Silicon See 5+ \u00a0 \u00a0 See less Design of Experiments Semiconductors Failure Analysis CVD Semiconductor Device Statistics Yield Dry Etch Etching JMP Manufacturing Microelectronics PECVD Plasma Etch Process Integration SPC Semiconductor... Semiconductor Industry Semiconductor Process Silicon See 5+ \u00a0 \u00a0 See less ", "Experience Process Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Phoenix, Arizona Area Manufacturing Technician Intel Corporation October 1999  \u2013  February 2014  (14 years 5 months) Phoenix, Arizona Area Applications Engineer Luxtron Corporation 1997  \u2013  1999  (2 years) Senior Field Service Engineer Lam Research 1991  \u2013  1997  (6 years) Process Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Phoenix, Arizona Area Process Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Phoenix, Arizona Area Manufacturing Technician Intel Corporation October 1999  \u2013  February 2014  (14 years 5 months) Phoenix, Arizona Area Manufacturing Technician Intel Corporation October 1999  \u2013  February 2014  (14 years 5 months) Phoenix, Arizona Area Applications Engineer Luxtron Corporation 1997  \u2013  1999  (2 years) Applications Engineer Luxtron Corporation 1997  \u2013  1999  (2 years) Senior Field Service Engineer Lam Research 1991  \u2013  1997  (6 years) Senior Field Service Engineer Lam Research 1991  \u2013  1997  (6 years) Skills Troubleshooting Electronics Semiconductors Manufacturing Testing Preventive Maintenance Production Engineering Etching Electrical Problem Solving Engineers Parts Intel Microsoft Office Fabrication Semiconductor... Inspection Pneumatics Automation Gas Operation Inventory Management Factory Silicon Mixed Signal Documentation CMOS Failure Analysis SPC CVD JMP See 17+ \u00a0 \u00a0 See less Skills  Troubleshooting Electronics Semiconductors Manufacturing Testing Preventive Maintenance Production Engineering Etching Electrical Problem Solving Engineers Parts Intel Microsoft Office Fabrication Semiconductor... Inspection Pneumatics Automation Gas Operation Inventory Management Factory Silicon Mixed Signal Documentation CMOS Failure Analysis SPC CVD JMP See 17+ \u00a0 \u00a0 See less Troubleshooting Electronics Semiconductors Manufacturing Testing Preventive Maintenance Production Engineering Etching Electrical Problem Solving Engineers Parts Intel Microsoft Office Fabrication Semiconductor... Inspection Pneumatics Automation Gas Operation Inventory Management Factory Silicon Mixed Signal Documentation CMOS Failure Analysis SPC CVD JMP See 17+ \u00a0 \u00a0 See less Troubleshooting Electronics Semiconductors Manufacturing Testing Preventive Maintenance Production Engineering Etching Electrical Problem Solving Engineers Parts Intel Microsoft Office Fabrication Semiconductor... Inspection Pneumatics Automation Gas Operation Inventory Management Factory Silicon Mixed Signal Documentation CMOS Failure Analysis SPC CVD JMP See 17+ \u00a0 \u00a0 See less Education University of Hawaii at Manoa Bachelor of Science (BS),  Electrical and Electronics Engineering 1983  \u2013 1990 University of Hawaii at Manoa Bachelor of Science (BS),  Electrical and Electronics Engineering 1983  \u2013 1990 University of Hawaii at Manoa Bachelor of Science (BS),  Electrical and Electronics Engineering 1983  \u2013 1990 University of Hawaii at Manoa Bachelor of Science (BS),  Electrical and Electronics Engineering 1983  \u2013 1990 ", "Experience Process Engineer Intel Corporation April 2011  \u2013 Present (4 years 5 months) Dry etch process engineer. Engineering Group Leader Intel Corporation April 2010  \u2013  March 2011  (1 year) Engineering Group Leader responsible for decommisioning/decontamination of Etch and C4 areas of 200mm semiconductor manufacturing facility. Process Engineer Intel August 2009  \u2013  June 2010  (11 months) Process engineer for C4 area metal deposition, lithography, etch and electroplating modules and front-end oxide etch modules (poly hardmask, spacer, contact) of a 200mm/.12um semiconductor manufacturing facility. Senior Process Engineer Integrated Device Technology October 2006  \u2013  January 2009  (2 years 4 months) Process engineer responsible for oxide and metal etch modules in a 200mm/.12um semiconductor manufacturing facility. Engineering Group Leader Intel July 1983  \u2013  July 2006  (23 years 1 month) For my most recent 2 year assignment: \nManaged engineering responsibilities for 300mm/90nm technology etch modules encompassing 24 process layers and 29 etch tools in a semiconductor development/manufacturing facility. Responsible for both tactical and strategic aspects of operations, maintenance and engineering. Managed 10-17 engineers and 2 technician direct reports. With manufacturing group leader, acted as co-manager of manufacturing technician group (appx. 45 technicians). Process Engineer Intel Corporation April 2011  \u2013 Present (4 years 5 months) Dry etch process engineer. Process Engineer Intel Corporation April 2011  \u2013 Present (4 years 5 months) Dry etch process engineer. Engineering Group Leader Intel Corporation April 2010  \u2013  March 2011  (1 year) Engineering Group Leader responsible for decommisioning/decontamination of Etch and C4 areas of 200mm semiconductor manufacturing facility. Engineering Group Leader Intel Corporation April 2010  \u2013  March 2011  (1 year) Engineering Group Leader responsible for decommisioning/decontamination of Etch and C4 areas of 200mm semiconductor manufacturing facility. Process Engineer Intel August 2009  \u2013  June 2010  (11 months) Process engineer for C4 area metal deposition, lithography, etch and electroplating modules and front-end oxide etch modules (poly hardmask, spacer, contact) of a 200mm/.12um semiconductor manufacturing facility. Process Engineer Intel August 2009  \u2013  June 2010  (11 months) Process engineer for C4 area metal deposition, lithography, etch and electroplating modules and front-end oxide etch modules (poly hardmask, spacer, contact) of a 200mm/.12um semiconductor manufacturing facility. Senior Process Engineer Integrated Device Technology October 2006  \u2013  January 2009  (2 years 4 months) Process engineer responsible for oxide and metal etch modules in a 200mm/.12um semiconductor manufacturing facility. Senior Process Engineer Integrated Device Technology October 2006  \u2013  January 2009  (2 years 4 months) Process engineer responsible for oxide and metal etch modules in a 200mm/.12um semiconductor manufacturing facility. Engineering Group Leader Intel July 1983  \u2013  July 2006  (23 years 1 month) For my most recent 2 year assignment: \nManaged engineering responsibilities for 300mm/90nm technology etch modules encompassing 24 process layers and 29 etch tools in a semiconductor development/manufacturing facility. Responsible for both tactical and strategic aspects of operations, maintenance and engineering. Managed 10-17 engineers and 2 technician direct reports. With manufacturing group leader, acted as co-manager of manufacturing technician group (appx. 45 technicians). Engineering Group Leader Intel July 1983  \u2013  July 2006  (23 years 1 month) For my most recent 2 year assignment: \nManaged engineering responsibilities for 300mm/90nm technology etch modules encompassing 24 process layers and 29 etch tools in a semiconductor development/manufacturing facility. Responsible for both tactical and strategic aspects of operations, maintenance and engineering. Managed 10-17 engineers and 2 technician direct reports. With manufacturing group leader, acted as co-manager of manufacturing technician group (appx. 45 technicians). Education Oregon State University B.S.,  Chemical Engineering 1979  \u2013 1983 Oregon State University B.S.,  Chemical Engineering 1979  \u2013 1983 Oregon State University B.S.,  Chemical Engineering 1979  \u2013 1983 Oregon State University B.S.,  Chemical Engineering 1979  \u2013 1983 ", "Experience Process Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) kiryat gat TF/CVD/ALD Senior engineer, Dielectric/ARC/Hardmask & Tungsten contact films, development, charechterization and technology transfer. Process Engineer Micron Technology 2010  \u2013  November 2013  (3 years) TF/CVD Senior engineer, Dielectric/ARC/Hardmask films development, charechterization and technology transfer. process engineer Numonyx April 2008  \u2013  2010  (2 years) process control improvment and development. process engineer Intel Corporation April 1999  \u2013  2008  (9 years) Process Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) kiryat gat TF/CVD/ALD Senior engineer, Dielectric/ARC/Hardmask & Tungsten contact films, development, charechterization and technology transfer. Process Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) kiryat gat TF/CVD/ALD Senior engineer, Dielectric/ARC/Hardmask & Tungsten contact films, development, charechterization and technology transfer. Process Engineer Micron Technology 2010  \u2013  November 2013  (3 years) TF/CVD Senior engineer, Dielectric/ARC/Hardmask films development, charechterization and technology transfer. Process Engineer Micron Technology 2010  \u2013  November 2013  (3 years) TF/CVD Senior engineer, Dielectric/ARC/Hardmask films development, charechterization and technology transfer. process engineer Numonyx April 2008  \u2013  2010  (2 years) process control improvment and development. process engineer Numonyx April 2008  \u2013  2010  (2 years) process control improvment and development. process engineer Intel Corporation April 1999  \u2013  2008  (9 years) process engineer Intel Corporation April 1999  \u2013  2008  (9 years) Languages Hebrew Arabic Native or bilingual proficiency English Hebrew Arabic Native or bilingual proficiency English Hebrew Arabic Native or bilingual proficiency English Native or bilingual proficiency Skills CVD Chemistry Characterization Thin Films Design of Experiments Semiconductor Industry JMP Silicon Metrology Failure Analysis Process Integration Yield Semiconductors Etching SPC Microelectronics CMOS Process Simulation Semiconductor Process PECVD See 5+ \u00a0 \u00a0 See less Skills  CVD Chemistry Characterization Thin Films Design of Experiments Semiconductor Industry JMP Silicon Metrology Failure Analysis Process Integration Yield Semiconductors Etching SPC Microelectronics CMOS Process Simulation Semiconductor Process PECVD See 5+ \u00a0 \u00a0 See less CVD Chemistry Characterization Thin Films Design of Experiments Semiconductor Industry JMP Silicon Metrology Failure Analysis Process Integration Yield Semiconductors Etching SPC Microelectronics CMOS Process Simulation Semiconductor Process PECVD See 5+ \u00a0 \u00a0 See less CVD Chemistry Characterization Thin Films Design of Experiments Semiconductor Industry JMP Silicon Metrology Failure Analysis Process Integration Yield Semiconductors Etching SPC Microelectronics CMOS Process Simulation Semiconductor Process PECVD See 5+ \u00a0 \u00a0 See less Education The Hebrew University Bachelor of Applied Science (B.A.Sc.),  Chemistry 1996  \u2013 1999 The Hebrew University Bachelor of Applied Science (B.A.Sc.),  Chemistry 1996  \u2013 1999 The Hebrew University Bachelor of Applied Science (B.A.Sc.),  Chemistry 1996  \u2013 1999 The Hebrew University Bachelor of Applied Science (B.A.Sc.),  Chemistry 1996  \u2013 1999 ", "Summary Semiconductors Fab Process engineer with extensive experience in High and Medium Current Ion implantation, Metal sputtering, Proximity Lithography, Wet Etch, Resist Strip and Thin Film Metrology for 90,65 and 45nm nodes. \n \nProcess module ownership on High and Medium current implanters and all wirebond/chip connection processes and tools. \n \nWide experience with: \n1) Process control using SPC, Inficon Fabguard and others. \n2) Process sustaining, tools health and uptimes maintenance and improvement, failure analysis, and directing technicians and junior engineers. \n3) Device performance improvement by process changes initiation and implementation. \n4) R&D to HVM process transfer with continuous yield improvement. \n5) Throughput improvement by process and mode of operation changes. \n6) Extensive hands on experience with process tools operation especially with Ion Implant tools : Varian VIISta HCP, Varian E500, AMAT xR80 \n7) Process detectability improvement by new monitors creation and optimization. \n8) Continuous high volume manufacturability improvement using LEAN concepts and methodology. \n9) Problem solving and root cause analysis methodologies (KT certified). \n \n \n2 Patents, Micron Semiconductors \nDozens of Department and Site Awards, Intel Corporation/Numonyx/Micron Summary Semiconductors Fab Process engineer with extensive experience in High and Medium Current Ion implantation, Metal sputtering, Proximity Lithography, Wet Etch, Resist Strip and Thin Film Metrology for 90,65 and 45nm nodes. \n \nProcess module ownership on High and Medium current implanters and all wirebond/chip connection processes and tools. \n \nWide experience with: \n1) Process control using SPC, Inficon Fabguard and others. \n2) Process sustaining, tools health and uptimes maintenance and improvement, failure analysis, and directing technicians and junior engineers. \n3) Device performance improvement by process changes initiation and implementation. \n4) R&D to HVM process transfer with continuous yield improvement. \n5) Throughput improvement by process and mode of operation changes. \n6) Extensive hands on experience with process tools operation especially with Ion Implant tools : Varian VIISta HCP, Varian E500, AMAT xR80 \n7) Process detectability improvement by new monitors creation and optimization. \n8) Continuous high volume manufacturability improvement using LEAN concepts and methodology. \n9) Problem solving and root cause analysis methodologies (KT certified). \n \n \n2 Patents, Micron Semiconductors \nDozens of Department and Site Awards, Intel Corporation/Numonyx/Micron Semiconductors Fab Process engineer with extensive experience in High and Medium Current Ion implantation, Metal sputtering, Proximity Lithography, Wet Etch, Resist Strip and Thin Film Metrology for 90,65 and 45nm nodes. \n \nProcess module ownership on High and Medium current implanters and all wirebond/chip connection processes and tools. \n \nWide experience with: \n1) Process control using SPC, Inficon Fabguard and others. \n2) Process sustaining, tools health and uptimes maintenance and improvement, failure analysis, and directing technicians and junior engineers. \n3) Device performance improvement by process changes initiation and implementation. \n4) R&D to HVM process transfer with continuous yield improvement. \n5) Throughput improvement by process and mode of operation changes. \n6) Extensive hands on experience with process tools operation especially with Ion Implant tools : Varian VIISta HCP, Varian E500, AMAT xR80 \n7) Process detectability improvement by new monitors creation and optimization. \n8) Continuous high volume manufacturability improvement using LEAN concepts and methodology. \n9) Problem solving and root cause analysis methodologies (KT certified). \n \n \n2 Patents, Micron Semiconductors \nDozens of Department and Site Awards, Intel Corporation/Numonyx/Micron Semiconductors Fab Process engineer with extensive experience in High and Medium Current Ion implantation, Metal sputtering, Proximity Lithography, Wet Etch, Resist Strip and Thin Film Metrology for 90,65 and 45nm nodes. \n \nProcess module ownership on High and Medium current implanters and all wirebond/chip connection processes and tools. \n \nWide experience with: \n1) Process control using SPC, Inficon Fabguard and others. \n2) Process sustaining, tools health and uptimes maintenance and improvement, failure analysis, and directing technicians and junior engineers. \n3) Device performance improvement by process changes initiation and implementation. \n4) R&D to HVM process transfer with continuous yield improvement. \n5) Throughput improvement by process and mode of operation changes. \n6) Extensive hands on experience with process tools operation especially with Ion Implant tools : Varian VIISta HCP, Varian E500, AMAT xR80 \n7) Process detectability improvement by new monitors creation and optimization. \n8) Continuous high volume manufacturability improvement using LEAN concepts and methodology. \n9) Problem solving and root cause analysis methodologies (KT certified). \n \n \n2 Patents, Micron Semiconductors \nDozens of Department and Site Awards, Intel Corporation/Numonyx/Micron Experience Process Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Israel Epitaxy Process Engineer Process Engineer Intel Corporation December 2013  \u2013  June 2014  (7 months) Israel High and Medium Current Implant process module owner Process Engineer Micron Technology May 2010  \u2013  December 2013  (3 years 8 months) Israel High and Medium Current Implant process module owner Process Engineer Numonyx April 2008  \u2013  May 2010  (2 years 2 months) Israel Wirebond/Chip Connection process module owner \nHigh Current Implant process engineer Process Engineer Intel 2006  \u2013  2008  (2 years) Israel Wirebond/Chip Connection process module owner QA manager Gavish- Sapphire products February 2005  \u2013  January 2006  (1 year) Israel Quality and Reliability department manager \nMetrology Lab manager \nIncoming, Inline Process and Final Control owner \nR&D coordinator Research engineer Materials Engineering Department October 2002  \u2013  February 2005  (2 years 5 months) Israel MEMS/MOEMS packaging R&D Process Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Israel Epitaxy Process Engineer Process Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Israel Epitaxy Process Engineer Process Engineer Intel Corporation December 2013  \u2013  June 2014  (7 months) Israel High and Medium Current Implant process module owner Process Engineer Intel Corporation December 2013  \u2013  June 2014  (7 months) Israel High and Medium Current Implant process module owner Process Engineer Micron Technology May 2010  \u2013  December 2013  (3 years 8 months) Israel High and Medium Current Implant process module owner Process Engineer Micron Technology May 2010  \u2013  December 2013  (3 years 8 months) Israel High and Medium Current Implant process module owner Process Engineer Numonyx April 2008  \u2013  May 2010  (2 years 2 months) Israel Wirebond/Chip Connection process module owner \nHigh Current Implant process engineer Process Engineer Numonyx April 2008  \u2013  May 2010  (2 years 2 months) Israel Wirebond/Chip Connection process module owner \nHigh Current Implant process engineer Process Engineer Intel 2006  \u2013  2008  (2 years) Israel Wirebond/Chip Connection process module owner Process Engineer Intel 2006  \u2013  2008  (2 years) Israel Wirebond/Chip Connection process module owner QA manager Gavish- Sapphire products February 2005  \u2013  January 2006  (1 year) Israel Quality and Reliability department manager \nMetrology Lab manager \nIncoming, Inline Process and Final Control owner \nR&D coordinator QA manager Gavish- Sapphire products February 2005  \u2013  January 2006  (1 year) Israel Quality and Reliability department manager \nMetrology Lab manager \nIncoming, Inline Process and Final Control owner \nR&D coordinator Research engineer Materials Engineering Department October 2002  \u2013  February 2005  (2 years 5 months) Israel MEMS/MOEMS packaging R&D Research engineer Materials Engineering Department October 2002  \u2013  February 2005  (2 years 5 months) Israel MEMS/MOEMS packaging R&D Languages English Hebrew Russian English Hebrew Russian English Hebrew Russian Skills Semiconductors SPC Silicon Yield Metrology Ion Implantation Sputtering Semiconductor Industry Materials Science R&D Lithography Etching Design of Experiments Photolithography Process Transfer JMP Process Optimization Intel Process Monitoring Thin Films Characterization CMOS Vacuum Process Integration Vacuum Systems Plasma Etch Semiconductor Equipment Wet Etching Yield Enhancement EPI Epitaxy See 16+ \u00a0 \u00a0 See less Skills  Semiconductors SPC Silicon Yield Metrology Ion Implantation Sputtering Semiconductor Industry Materials Science R&D Lithography Etching Design of Experiments Photolithography Process Transfer JMP Process Optimization Intel Process Monitoring Thin Films Characterization CMOS Vacuum Process Integration Vacuum Systems Plasma Etch Semiconductor Equipment Wet Etching Yield Enhancement EPI Epitaxy See 16+ \u00a0 \u00a0 See less Semiconductors SPC Silicon Yield Metrology Ion Implantation Sputtering Semiconductor Industry Materials Science R&D Lithography Etching Design of Experiments Photolithography Process Transfer JMP Process Optimization Intel Process Monitoring Thin Films Characterization CMOS Vacuum Process Integration Vacuum Systems Plasma Etch Semiconductor Equipment Wet Etching Yield Enhancement EPI Epitaxy See 16+ \u00a0 \u00a0 See less Semiconductors SPC Silicon Yield Metrology Ion Implantation Sputtering Semiconductor Industry Materials Science R&D Lithography Etching Design of Experiments Photolithography Process Transfer JMP Process Optimization Intel Process Monitoring Thin Films Characterization CMOS Vacuum Process Integration Vacuum Systems Plasma Etch Semiconductor Equipment Wet Etching Yield Enhancement EPI Epitaxy See 16+ \u00a0 \u00a0 See less Education Ben Gurion University Master of Science (M.Sc.),  Materials Science and Engineering 2002  \u2013 2005 Ben Gurion University Bachelor of Science (B.Sc.),  Materials Science and Engineering 1998  \u2013 2002 Ben Gurion University Master of Science (M.Sc.),  Materials Science and Engineering 2002  \u2013 2005 Ben Gurion University Master of Science (M.Sc.),  Materials Science and Engineering 2002  \u2013 2005 Ben Gurion University Master of Science (M.Sc.),  Materials Science and Engineering 2002  \u2013 2005 Ben Gurion University Bachelor of Science (B.Sc.),  Materials Science and Engineering 1998  \u2013 2002 Ben Gurion University Bachelor of Science (B.Sc.),  Materials Science and Engineering 1998  \u2013 2002 Ben Gurion University Bachelor of Science (B.Sc.),  Materials Science and Engineering 1998  \u2013 2002 ", "Experience Process Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR - Design and installation lead for electron beam writers for Intel Mask Operations in Class 1 Clean-room space. \n- Primary cross-functional contact between engineers, vendors, design, and construction trades during all installation and facilitation of equipment. \n- Project management experience demonstrating excellent schedule planning and tracking, communication, and continual process improvement across multiple modules. \n- Demonstrated experience working directly with international vendors for continual improvement of Tool Change Notification (TCN), Bill of Materials (BoM's), and operations/process enhancement through proper communication \n- Demonstrates an action required approach to accomplishing/delegating tasks for rapid performance improvements and Best Known Methods (BKM's) in order to eliminate conflicts or delays Process Engineer Intel Corporation July 2013  \u2013  October 2014  (1 year 4 months) Santa Clara, California Graduate Research Assistant College of Nanoscale Science & Engineering June 2007  \u2013  May 2013  (6 years) Albany, New York, USA \u2022 Fabrication and electrical analysis of nanoparticle and thin film ReRAM devices for non-volatile memory \n\u2022 Aqueous and non-aqueous synthesis and characterization of metal oxide nanoparticles (TiO2 and HfO2) \n\u2022 Developed nanoparticle devices of various composition, structure, and size for potential ReRAM applications \n\u2022 Demonstrated and studied a novel spin-on ReRAM device using negative tone HSQ e-beam resist \n\u2022 Extensive TEM x-sectional preparation and analysis of thin film devices ranging in size from 100\u00b5m-70nm \n\u2022 Investigated the interaction between porphyrin-clay surfaces by pH as vehicles for drug delivery devices Resident Assistant University of Texas at Austin August 2004  \u2013  May 2007  (2 years 10 months) Austin, Texas, USA \u2022 Developed and executed skills in planning, time management, counseling, evaluation, and group resources \n\u2022 Extensive training: diversity, crisis and emergency preparedness, customer service, conflict resolution \n\u2022 Personally responsible for the academic health and well-being of 150+ residents directly Research Assistant Penn State University May 2006  \u2013  August 2006  (4 months) Hershey, PA, USA \u2022 Studied functional changes in adsorbed FB by AFM tip modification recognizing fibrinogen region g392-411 \n\u2022 Adhesion Mode AFM demonstrated that antigen recognition decreased with time due to fibrinogen unfolding Research Assistant Penn State University May 2005  \u2013  August 2005  (4 months) Hershey, PA, USA \u2022 Patterning of BSA and fibrinogen (FB) using micro contact printing (\u00b5CP) of PDMS patterns 700nm in size \n\u2022 Detection of fibrinogen using anti-FB conjugated Nanogold measured by height and phase contrast AFM \n\u2022 AFM performed under aqueous conditions to study relevance of FB adsorption on implanted biomaterials Research Assistant Baylor College of Medicine May 2004  \u2013  August 2004  (4 months) Houston, Texas, USA \u2022 Studied mechanism of conformational changes in the nicotinic acetylcholine protein receptors of muscle fibers \n\u2022 Performed protein purification from Torpedo Californica using sucrose gradient centrifugation and ELISA \n\u2022 Used FRET to compare c-loop movement of \u03b1-subunit in healthy AChR to a set of mutants and toxin analogs Research Assistant Texas A&M Health Science Center December 2002  \u2013  August 2003  (9 months) Houston, Texas, USA \u2022 Expressed, purified, and attached Vaccinia proteins to nano-metallic barcodes to identify protein interactions Research Assistant Enchira Biotechnology Corporation June 2001  \u2013  March 2002  (10 months) The Woodlands, Texas, USA \u2022 Screened and sequenced DNA libraries of the Vancomycin antibiotic using restriction enzymes Process Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR - Design and installation lead for electron beam writers for Intel Mask Operations in Class 1 Clean-room space. \n- Primary cross-functional contact between engineers, vendors, design, and construction trades during all installation and facilitation of equipment. \n- Project management experience demonstrating excellent schedule planning and tracking, communication, and continual process improvement across multiple modules. \n- Demonstrated experience working directly with international vendors for continual improvement of Tool Change Notification (TCN), Bill of Materials (BoM's), and operations/process enhancement through proper communication \n- Demonstrates an action required approach to accomplishing/delegating tasks for rapid performance improvements and Best Known Methods (BKM's) in order to eliminate conflicts or delays Process Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR - Design and installation lead for electron beam writers for Intel Mask Operations in Class 1 Clean-room space. \n- Primary cross-functional contact between engineers, vendors, design, and construction trades during all installation and facilitation of equipment. \n- Project management experience demonstrating excellent schedule planning and tracking, communication, and continual process improvement across multiple modules. \n- Demonstrated experience working directly with international vendors for continual improvement of Tool Change Notification (TCN), Bill of Materials (BoM's), and operations/process enhancement through proper communication \n- Demonstrates an action required approach to accomplishing/delegating tasks for rapid performance improvements and Best Known Methods (BKM's) in order to eliminate conflicts or delays Process Engineer Intel Corporation July 2013  \u2013  October 2014  (1 year 4 months) Santa Clara, California Process Engineer Intel Corporation July 2013  \u2013  October 2014  (1 year 4 months) Santa Clara, California Graduate Research Assistant College of Nanoscale Science & Engineering June 2007  \u2013  May 2013  (6 years) Albany, New York, USA \u2022 Fabrication and electrical analysis of nanoparticle and thin film ReRAM devices for non-volatile memory \n\u2022 Aqueous and non-aqueous synthesis and characterization of metal oxide nanoparticles (TiO2 and HfO2) \n\u2022 Developed nanoparticle devices of various composition, structure, and size for potential ReRAM applications \n\u2022 Demonstrated and studied a novel spin-on ReRAM device using negative tone HSQ e-beam resist \n\u2022 Extensive TEM x-sectional preparation and analysis of thin film devices ranging in size from 100\u00b5m-70nm \n\u2022 Investigated the interaction between porphyrin-clay surfaces by pH as vehicles for drug delivery devices Graduate Research Assistant College of Nanoscale Science & Engineering June 2007  \u2013  May 2013  (6 years) Albany, New York, USA \u2022 Fabrication and electrical analysis of nanoparticle and thin film ReRAM devices for non-volatile memory \n\u2022 Aqueous and non-aqueous synthesis and characterization of metal oxide nanoparticles (TiO2 and HfO2) \n\u2022 Developed nanoparticle devices of various composition, structure, and size for potential ReRAM applications \n\u2022 Demonstrated and studied a novel spin-on ReRAM device using negative tone HSQ e-beam resist \n\u2022 Extensive TEM x-sectional preparation and analysis of thin film devices ranging in size from 100\u00b5m-70nm \n\u2022 Investigated the interaction between porphyrin-clay surfaces by pH as vehicles for drug delivery devices Resident Assistant University of Texas at Austin August 2004  \u2013  May 2007  (2 years 10 months) Austin, Texas, USA \u2022 Developed and executed skills in planning, time management, counseling, evaluation, and group resources \n\u2022 Extensive training: diversity, crisis and emergency preparedness, customer service, conflict resolution \n\u2022 Personally responsible for the academic health and well-being of 150+ residents directly Resident Assistant University of Texas at Austin August 2004  \u2013  May 2007  (2 years 10 months) Austin, Texas, USA \u2022 Developed and executed skills in planning, time management, counseling, evaluation, and group resources \n\u2022 Extensive training: diversity, crisis and emergency preparedness, customer service, conflict resolution \n\u2022 Personally responsible for the academic health and well-being of 150+ residents directly Research Assistant Penn State University May 2006  \u2013  August 2006  (4 months) Hershey, PA, USA \u2022 Studied functional changes in adsorbed FB by AFM tip modification recognizing fibrinogen region g392-411 \n\u2022 Adhesion Mode AFM demonstrated that antigen recognition decreased with time due to fibrinogen unfolding Research Assistant Penn State University May 2006  \u2013  August 2006  (4 months) Hershey, PA, USA \u2022 Studied functional changes in adsorbed FB by AFM tip modification recognizing fibrinogen region g392-411 \n\u2022 Adhesion Mode AFM demonstrated that antigen recognition decreased with time due to fibrinogen unfolding Research Assistant Penn State University May 2005  \u2013  August 2005  (4 months) Hershey, PA, USA \u2022 Patterning of BSA and fibrinogen (FB) using micro contact printing (\u00b5CP) of PDMS patterns 700nm in size \n\u2022 Detection of fibrinogen using anti-FB conjugated Nanogold measured by height and phase contrast AFM \n\u2022 AFM performed under aqueous conditions to study relevance of FB adsorption on implanted biomaterials Research Assistant Penn State University May 2005  \u2013  August 2005  (4 months) Hershey, PA, USA \u2022 Patterning of BSA and fibrinogen (FB) using micro contact printing (\u00b5CP) of PDMS patterns 700nm in size \n\u2022 Detection of fibrinogen using anti-FB conjugated Nanogold measured by height and phase contrast AFM \n\u2022 AFM performed under aqueous conditions to study relevance of FB adsorption on implanted biomaterials Research Assistant Baylor College of Medicine May 2004  \u2013  August 2004  (4 months) Houston, Texas, USA \u2022 Studied mechanism of conformational changes in the nicotinic acetylcholine protein receptors of muscle fibers \n\u2022 Performed protein purification from Torpedo Californica using sucrose gradient centrifugation and ELISA \n\u2022 Used FRET to compare c-loop movement of \u03b1-subunit in healthy AChR to a set of mutants and toxin analogs Research Assistant Baylor College of Medicine May 2004  \u2013  August 2004  (4 months) Houston, Texas, USA \u2022 Studied mechanism of conformational changes in the nicotinic acetylcholine protein receptors of muscle fibers \n\u2022 Performed protein purification from Torpedo Californica using sucrose gradient centrifugation and ELISA \n\u2022 Used FRET to compare c-loop movement of \u03b1-subunit in healthy AChR to a set of mutants and toxin analogs Research Assistant Texas A&M Health Science Center December 2002  \u2013  August 2003  (9 months) Houston, Texas, USA \u2022 Expressed, purified, and attached Vaccinia proteins to nano-metallic barcodes to identify protein interactions Research Assistant Texas A&M Health Science Center December 2002  \u2013  August 2003  (9 months) Houston, Texas, USA \u2022 Expressed, purified, and attached Vaccinia proteins to nano-metallic barcodes to identify protein interactions Research Assistant Enchira Biotechnology Corporation June 2001  \u2013  March 2002  (10 months) The Woodlands, Texas, USA \u2022 Screened and sequenced DNA libraries of the Vancomycin antibiotic using restriction enzymes Research Assistant Enchira Biotechnology Corporation June 2001  \u2013  March 2002  (10 months) The Woodlands, Texas, USA \u2022 Screened and sequenced DNA libraries of the Vancomycin antibiotic using restriction enzymes Skills Nanotechnology Characterization Materials Science Spectroscopy Physics Thin Films Matlab Science Research Data Analysis Transmission Electron... Transmission Electron... Semiconductor Parameter... Atomic Force... Java C++ Perl Script Scanning Electron... Scanning Electron... FIB/SEM: FEI 600 Photolithography Electron Beam... Lithography See 8+ \u00a0 \u00a0 See less Skills  Nanotechnology Characterization Materials Science Spectroscopy Physics Thin Films Matlab Science Research Data Analysis Transmission Electron... Transmission Electron... Semiconductor Parameter... Atomic Force... Java C++ Perl Script Scanning Electron... Scanning Electron... FIB/SEM: FEI 600 Photolithography Electron Beam... Lithography See 8+ \u00a0 \u00a0 See less Nanotechnology Characterization Materials Science Spectroscopy Physics Thin Films Matlab Science Research Data Analysis Transmission Electron... Transmission Electron... Semiconductor Parameter... Atomic Force... Java C++ Perl Script Scanning Electron... Scanning Electron... FIB/SEM: FEI 600 Photolithography Electron Beam... Lithography See 8+ \u00a0 \u00a0 See less Nanotechnology Characterization Materials Science Spectroscopy Physics Thin Films Matlab Science Research Data Analysis Transmission Electron... Transmission Electron... Semiconductor Parameter... Atomic Force... Java C++ Perl Script Scanning Electron... Scanning Electron... FIB/SEM: FEI 600 Photolithography Electron Beam... Lithography See 8+ \u00a0 \u00a0 See less Education University at Albany Doctor of Philosophy (Ph.D.),  Nanoengineering 2007  \u2013 2013 State University of New York at Albany Master of Science (M.S.),  Nanoengineering 2007  \u2013 2009 The University of Texas at Austin Bachelor of Science (B.S.),  Biochemistry , Computation 2003  \u2013 2007 Activities and Societies:\u00a0 Alpha Phi Omega\nResident Assistant University at Albany Doctor of Philosophy (Ph.D.),  Nanoengineering 2007  \u2013 2013 University at Albany Doctor of Philosophy (Ph.D.),  Nanoengineering 2007  \u2013 2013 University at Albany Doctor of Philosophy (Ph.D.),  Nanoengineering 2007  \u2013 2013 State University of New York at Albany Master of Science (M.S.),  Nanoengineering 2007  \u2013 2009 State University of New York at Albany Master of Science (M.S.),  Nanoengineering 2007  \u2013 2009 State University of New York at Albany Master of Science (M.S.),  Nanoengineering 2007  \u2013 2009 The University of Texas at Austin Bachelor of Science (B.S.),  Biochemistry , Computation 2003  \u2013 2007 Activities and Societies:\u00a0 Alpha Phi Omega\nResident Assistant The University of Texas at Austin Bachelor of Science (B.S.),  Biochemistry , Computation 2003  \u2013 2007 Activities and Societies:\u00a0 Alpha Phi Omega\nResident Assistant The University of Texas at Austin Bachelor of Science (B.S.),  Biochemistry , Computation 2003  \u2013 2007 Activities and Societies:\u00a0 Alpha Phi Omega\nResident Assistant ", "Experience Process Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Portland, Oregon Area Responsible for Ion Implant Equipment at 300mm factory. Primary equipment engineer responsible for tool availability, hard down troubleshooting, PM performance, equipment conversions and upgrades, tool installs of new state of the art Implant equipment, demo of legacy equipment, and all aspects of safety in the area. Primary equipment includes Viista HCPi, Viista 810HP, Viista 810XEr, Viista Trident. Process Engineer Intel Corporation September 2009  \u2013  August 2010  (1 year) Portland, Oregon Area Responsible for sustaining the Ion Implant and RTP toolsets at 200mm factory (Fab 20). Monitor process variables, respond to trends and out of control conditions, disposition product, work with Yield Engineering following up on electrical test trends and non-standard material. Work with technicians on hard down troubleshooting and PM scheduling. Toolsets include AMAT xR80 implanters, Varian E500 implanters, AMAT Centura MOD1 RTP, AMAT Centura Radiance RTP. Western Regional Manager Foamtec International WCC March 2007  \u2013  March 2009  (2 years 1 month) Process Engineer Intel Corporation March 1984  \u2013  February 2007  (23 years) Performed process and equipment responsibilities for the Ion Implant area. Performed equipment upgrades, process improvements, excursion investigations. Lead High Performance Maintenance Team optimizing maintenance tasks limiting tool downtime. Performed tool installations/qualifications. Managed process transfers from development site to manufacturing facilities. Process Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Portland, Oregon Area Responsible for Ion Implant Equipment at 300mm factory. Primary equipment engineer responsible for tool availability, hard down troubleshooting, PM performance, equipment conversions and upgrades, tool installs of new state of the art Implant equipment, demo of legacy equipment, and all aspects of safety in the area. Primary equipment includes Viista HCPi, Viista 810HP, Viista 810XEr, Viista Trident. Process Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Portland, Oregon Area Responsible for Ion Implant Equipment at 300mm factory. Primary equipment engineer responsible for tool availability, hard down troubleshooting, PM performance, equipment conversions and upgrades, tool installs of new state of the art Implant equipment, demo of legacy equipment, and all aspects of safety in the area. Primary equipment includes Viista HCPi, Viista 810HP, Viista 810XEr, Viista Trident. Process Engineer Intel Corporation September 2009  \u2013  August 2010  (1 year) Portland, Oregon Area Responsible for sustaining the Ion Implant and RTP toolsets at 200mm factory (Fab 20). Monitor process variables, respond to trends and out of control conditions, disposition product, work with Yield Engineering following up on electrical test trends and non-standard material. Work with technicians on hard down troubleshooting and PM scheduling. Toolsets include AMAT xR80 implanters, Varian E500 implanters, AMAT Centura MOD1 RTP, AMAT Centura Radiance RTP. Process Engineer Intel Corporation September 2009  \u2013  August 2010  (1 year) Portland, Oregon Area Responsible for sustaining the Ion Implant and RTP toolsets at 200mm factory (Fab 20). Monitor process variables, respond to trends and out of control conditions, disposition product, work with Yield Engineering following up on electrical test trends and non-standard material. Work with technicians on hard down troubleshooting and PM scheduling. Toolsets include AMAT xR80 implanters, Varian E500 implanters, AMAT Centura MOD1 RTP, AMAT Centura Radiance RTP. Western Regional Manager Foamtec International WCC March 2007  \u2013  March 2009  (2 years 1 month) Western Regional Manager Foamtec International WCC March 2007  \u2013  March 2009  (2 years 1 month) Process Engineer Intel Corporation March 1984  \u2013  February 2007  (23 years) Performed process and equipment responsibilities for the Ion Implant area. Performed equipment upgrades, process improvements, excursion investigations. Lead High Performance Maintenance Team optimizing maintenance tasks limiting tool downtime. Performed tool installations/qualifications. Managed process transfers from development site to manufacturing facilities. Process Engineer Intel Corporation March 1984  \u2013  February 2007  (23 years) Performed process and equipment responsibilities for the Ion Implant area. Performed equipment upgrades, process improvements, excursion investigations. Lead High Performance Maintenance Team optimizing maintenance tasks limiting tool downtime. Performed tool installations/qualifications. Managed process transfers from development site to manufacturing facilities. Skills SoC Semiconductor Industry Metrology Design of Experiments CMOS Characterization SPC VLSI IC JMP Troubleshooting Yield Process Improvement Electronics Manufacturing Thin Films Test Equipment Process Engineering RTP Silicon Intel PVD PCB design Mixed Signal Semiconductor Process PECVD MEMS Product Engineering Etching Process Integration Sensors EDA Device Characterization Microelectronics Lithography Process Simulation VHDL DFT Circuit Design Flash Memory Analog Analog Circuit Design Engineering Management See 28+ \u00a0 \u00a0 See less Skills  SoC Semiconductor Industry Metrology Design of Experiments CMOS Characterization SPC VLSI IC JMP Troubleshooting Yield Process Improvement Electronics Manufacturing Thin Films Test Equipment Process Engineering RTP Silicon Intel PVD PCB design Mixed Signal Semiconductor Process PECVD MEMS Product Engineering Etching Process Integration Sensors EDA Device Characterization Microelectronics Lithography Process Simulation VHDL DFT Circuit Design Flash Memory Analog Analog Circuit Design Engineering Management See 28+ \u00a0 \u00a0 See less SoC Semiconductor Industry Metrology Design of Experiments CMOS Characterization SPC VLSI IC JMP Troubleshooting Yield Process Improvement Electronics Manufacturing Thin Films Test Equipment Process Engineering RTP Silicon Intel PVD PCB design Mixed Signal Semiconductor Process PECVD MEMS Product Engineering Etching Process Integration Sensors EDA Device Characterization Microelectronics Lithography Process Simulation VHDL DFT Circuit Design Flash Memory Analog Analog Circuit Design Engineering Management See 28+ \u00a0 \u00a0 See less SoC Semiconductor Industry Metrology Design of Experiments CMOS Characterization SPC VLSI IC JMP Troubleshooting Yield Process Improvement Electronics Manufacturing Thin Films Test Equipment Process Engineering RTP Silicon Intel PVD PCB design Mixed Signal Semiconductor Process PECVD MEMS Product Engineering Etching Process Integration Sensors EDA Device Characterization Microelectronics Lithography Process Simulation VHDL DFT Circuit Design Flash Memory Analog Analog Circuit Design Engineering Management See 28+ \u00a0 \u00a0 See less Education University of Phoenix BS Infomation Technology,  Electronics/IT 1998  \u2013 2000 ITT Technical Institute AS,  Computer Engineering 1989  \u2013 1991 University of Phoenix BS Infomation Technology,  Electronics/IT 1998  \u2013 2000 University of Phoenix BS Infomation Technology,  Electronics/IT 1998  \u2013 2000 University of Phoenix BS Infomation Technology,  Electronics/IT 1998  \u2013 2000 ITT Technical Institute AS,  Computer Engineering 1989  \u2013 1991 ITT Technical Institute AS,  Computer Engineering 1989  \u2013 1991 ITT Technical Institute AS,  Computer Engineering 1989  \u2013 1991 ", "Skills Semiconductors JMP Failure Analysis Design of Experiments Yield Etching FMEA AFM Powder X-ray Diffraction Product Engineering SPC TEM Manufacturing Quality System Skills  Semiconductors JMP Failure Analysis Design of Experiments Yield Etching FMEA AFM Powder X-ray Diffraction Product Engineering SPC TEM Manufacturing Quality System Semiconductors JMP Failure Analysis Design of Experiments Yield Etching FMEA AFM Powder X-ray Diffraction Product Engineering SPC TEM Manufacturing Quality System Semiconductors JMP Failure Analysis Design of Experiments Yield Etching FMEA AFM Powder X-ray Diffraction Product Engineering SPC TEM Manufacturing Quality System ", "Skills Thin Films Semiconductors Design of Experiments Lean Manufacturing Manufacturing Characterization Product Development Skills  Thin Films Semiconductors Design of Experiments Lean Manufacturing Manufacturing Characterization Product Development Thin Films Semiconductors Design of Experiments Lean Manufacturing Manufacturing Characterization Product Development Thin Films Semiconductors Design of Experiments Lean Manufacturing Manufacturing Characterization Product Development ", "Summary I have a positive easy-going nature which makes me easy to work with. This serves me well during high stress times at work. This attitude makes me approachable and I've been a key resource for integrating new employees. I'm well respected for my training of both technicians and engineers and try to instill them with a similar cheery outlook. Along these lines, I rarely say no to a new opportunity, happy to accept a new request as a challenge. \n \nI was born in Paris to a school teacher and cancer researcher. Perhaps this fostered my love of food, travel and science. I am looking for a new position in Europe, particularly the Nordic countries. I see this opportunity as chance to not only advance in a new work environment but on a personal level as well. I greatly look forward to these new experiences. Summary I have a positive easy-going nature which makes me easy to work with. This serves me well during high stress times at work. This attitude makes me approachable and I've been a key resource for integrating new employees. I'm well respected for my training of both technicians and engineers and try to instill them with a similar cheery outlook. Along these lines, I rarely say no to a new opportunity, happy to accept a new request as a challenge. \n \nI was born in Paris to a school teacher and cancer researcher. Perhaps this fostered my love of food, travel and science. I am looking for a new position in Europe, particularly the Nordic countries. I see this opportunity as chance to not only advance in a new work environment but on a personal level as well. I greatly look forward to these new experiences. I have a positive easy-going nature which makes me easy to work with. This serves me well during high stress times at work. This attitude makes me approachable and I've been a key resource for integrating new employees. I'm well respected for my training of both technicians and engineers and try to instill them with a similar cheery outlook. Along these lines, I rarely say no to a new opportunity, happy to accept a new request as a challenge. \n \nI was born in Paris to a school teacher and cancer researcher. Perhaps this fostered my love of food, travel and science. I am looking for a new position in Europe, particularly the Nordic countries. I see this opportunity as chance to not only advance in a new work environment but on a personal level as well. I greatly look forward to these new experiences. I have a positive easy-going nature which makes me easy to work with. This serves me well during high stress times at work. This attitude makes me approachable and I've been a key resource for integrating new employees. I'm well respected for my training of both technicians and engineers and try to instill them with a similar cheery outlook. Along these lines, I rarely say no to a new opportunity, happy to accept a new request as a challenge. \n \nI was born in Paris to a school teacher and cancer researcher. Perhaps this fostered my love of food, travel and science. I am looking for a new position in Europe, particularly the Nordic countries. I see this opportunity as chance to not only advance in a new work environment but on a personal level as well. I greatly look forward to these new experiences. Experience Process Engineer Intel Corporation February 2015  \u2013 Present (7 months) Chandler, AZ Own the darkfield inspection toolset in the defect metrology group in a high volume manufacturing environment. Responsible for driving rapid quality and yield improvements while increasing availability and lowering cycle time using statistical knowledge. Engineer Technician Intel Corporation December 2013  \u2013  January 2015  (1 year 2 months) Portland, Oregon Area Defect metrology research and development technician. Responsible for darkfield inspection tool operation, handling and processing of semiconductor wafers as part of microprocessor research and development, light maintenance and supporting up time of defect metrology tools. Manufacturing Technician Intel Corporation January 2004  \u2013  December 2013  (10 years) Portland, Oregon Area Process Tech 3 Intel Corporation April 2000  \u2013  December 2003  (3 years 9 months) Portland, Oregon Area Research Assistant The University of Iowa September 1997  \u2013  December 1999  (2 years 4 months) Iowa City, Iowa Area Daily operation and maintenance of EPI 930 and Perkin Elmer 430 MBE machines in III-V semiconductor growth, x-ray diffraction characterization of grown material, work with high vacuum systems, clean room techniques Process Engineer Intel Corporation February 2015  \u2013 Present (7 months) Chandler, AZ Own the darkfield inspection toolset in the defect metrology group in a high volume manufacturing environment. Responsible for driving rapid quality and yield improvements while increasing availability and lowering cycle time using statistical knowledge. Process Engineer Intel Corporation February 2015  \u2013 Present (7 months) Chandler, AZ Own the darkfield inspection toolset in the defect metrology group in a high volume manufacturing environment. Responsible for driving rapid quality and yield improvements while increasing availability and lowering cycle time using statistical knowledge. Engineer Technician Intel Corporation December 2013  \u2013  January 2015  (1 year 2 months) Portland, Oregon Area Defect metrology research and development technician. Responsible for darkfield inspection tool operation, handling and processing of semiconductor wafers as part of microprocessor research and development, light maintenance and supporting up time of defect metrology tools. Engineer Technician Intel Corporation December 2013  \u2013  January 2015  (1 year 2 months) Portland, Oregon Area Defect metrology research and development technician. Responsible for darkfield inspection tool operation, handling and processing of semiconductor wafers as part of microprocessor research and development, light maintenance and supporting up time of defect metrology tools. Manufacturing Technician Intel Corporation January 2004  \u2013  December 2013  (10 years) Portland, Oregon Area Manufacturing Technician Intel Corporation January 2004  \u2013  December 2013  (10 years) Portland, Oregon Area Process Tech 3 Intel Corporation April 2000  \u2013  December 2003  (3 years 9 months) Portland, Oregon Area Process Tech 3 Intel Corporation April 2000  \u2013  December 2003  (3 years 9 months) Portland, Oregon Area Research Assistant The University of Iowa September 1997  \u2013  December 1999  (2 years 4 months) Iowa City, Iowa Area Daily operation and maintenance of EPI 930 and Perkin Elmer 430 MBE machines in III-V semiconductor growth, x-ray diffraction characterization of grown material, work with high vacuum systems, clean room techniques Research Assistant The University of Iowa September 1997  \u2013  December 1999  (2 years 4 months) Iowa City, Iowa Area Daily operation and maintenance of EPI 930 and Perkin Elmer 430 MBE machines in III-V semiconductor growth, x-ray diffraction characterization of grown material, work with high vacuum systems, clean room techniques Languages English Native or bilingual proficiency English Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Skills Employee Training Yield Improvement Quality Control Semiconductors Semiconductor Process Defect Identification Defect Elimination Metrology Semiconductor... Yield Product Development Manufacturing Semiconductor Industry Skills  Employee Training Yield Improvement Quality Control Semiconductors Semiconductor Process Defect Identification Defect Elimination Metrology Semiconductor... Yield Product Development Manufacturing Semiconductor Industry Employee Training Yield Improvement Quality Control Semiconductors Semiconductor Process Defect Identification Defect Elimination Metrology Semiconductor... Yield Product Development Manufacturing Semiconductor Industry Employee Training Yield Improvement Quality Control Semiconductors Semiconductor Process Defect Identification Defect Elimination Metrology Semiconductor... Yield Product Development Manufacturing Semiconductor Industry Education University of Iowa Post Graduate Studies,  Electrical and Electronics Engineering 1996  \u2013 1999 Graduate student in Electrical Engineering. Research assistant in the Molecular Beam Epitaxy lab growing III-V semiconductor material and x-ray diffraction characterization of grown material. Lake Forest College Bachelor's degree,  Physics 1988  \u2013 1992 I majored in Physics. I spent two summers working in the physics lab which culminated in a senior thesis on the construction of temperature and current controllers for a laser diode. I was also very active in the student run radio station, WMXM, as both a DJ for all four years and as Music Director for two years. I also played guitar in a student band called ShockFish, we were legends in our own minds. Activities and Societies:\u00a0 WMXM - student radio station ,  Society of Physics Students ,  Sigma Xi. University of Iowa Post Graduate Studies,  Electrical and Electronics Engineering 1996  \u2013 1999 Graduate student in Electrical Engineering. Research assistant in the Molecular Beam Epitaxy lab growing III-V semiconductor material and x-ray diffraction characterization of grown material. University of Iowa Post Graduate Studies,  Electrical and Electronics Engineering 1996  \u2013 1999 Graduate student in Electrical Engineering. Research assistant in the Molecular Beam Epitaxy lab growing III-V semiconductor material and x-ray diffraction characterization of grown material. University of Iowa Post Graduate Studies,  Electrical and Electronics Engineering 1996  \u2013 1999 Graduate student in Electrical Engineering. Research assistant in the Molecular Beam Epitaxy lab growing III-V semiconductor material and x-ray diffraction characterization of grown material. Lake Forest College Bachelor's degree,  Physics 1988  \u2013 1992 I majored in Physics. I spent two summers working in the physics lab which culminated in a senior thesis on the construction of temperature and current controllers for a laser diode. I was also very active in the student run radio station, WMXM, as both a DJ for all four years and as Music Director for two years. I also played guitar in a student band called ShockFish, we were legends in our own minds. Activities and Societies:\u00a0 WMXM - student radio station ,  Society of Physics Students ,  Sigma Xi. Lake Forest College Bachelor's degree,  Physics 1988  \u2013 1992 I majored in Physics. I spent two summers working in the physics lab which culminated in a senior thesis on the construction of temperature and current controllers for a laser diode. I was also very active in the student run radio station, WMXM, as both a DJ for all four years and as Music Director for two years. I also played guitar in a student band called ShockFish, we were legends in our own minds. Activities and Societies:\u00a0 WMXM - student radio station ,  Society of Physics Students ,  Sigma Xi. Lake Forest College Bachelor's degree,  Physics 1988  \u2013 1992 I majored in Physics. I spent two summers working in the physics lab which culminated in a senior thesis on the construction of temperature and current controllers for a laser diode. I was also very active in the student run radio station, WMXM, as both a DJ for all four years and as Music Director for two years. I also played guitar in a student band called ShockFish, we were legends in our own minds. Activities and Societies:\u00a0 WMXM - student radio station ,  Society of Physics Students ,  Sigma Xi. ", "Experience Process Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Leixlip, Kildare Graduate Process Engineer Intel Corporation August 2012  \u2013  December 2012  (5 months) Intel, Leixlip, Ireland Lifeguard / Swimming Teacher Portarlington Leisure Centre September 2011  \u2013  November 2012  (1 year 3 months) Portarlington Lifeguard swimming pool and teach swimming lessons as required Lifeguard Ballyfermot Leisure Centre June 2009  \u2013  June 2011  (2 years 1 month) lifeguard swimming pool and teach swimming lessons as required Process Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Leixlip, Kildare Process Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Leixlip, Kildare Graduate Process Engineer Intel Corporation August 2012  \u2013  December 2012  (5 months) Intel, Leixlip, Ireland Graduate Process Engineer Intel Corporation August 2012  \u2013  December 2012  (5 months) Intel, Leixlip, Ireland Lifeguard / Swimming Teacher Portarlington Leisure Centre September 2011  \u2013  November 2012  (1 year 3 months) Portarlington Lifeguard swimming pool and teach swimming lessons as required Lifeguard / Swimming Teacher Portarlington Leisure Centre September 2011  \u2013  November 2012  (1 year 3 months) Portarlington Lifeguard swimming pool and teach swimming lessons as required Lifeguard Ballyfermot Leisure Centre June 2009  \u2013  June 2011  (2 years 1 month) lifeguard swimming pool and teach swimming lessons as required Lifeguard Ballyfermot Leisure Centre June 2009  \u2013  June 2011  (2 years 1 month) lifeguard swimming pool and teach swimming lessons as required Skills AutoCAD Programming Solidworks Microsoft Office ANSYS Microsoft Excel Teamwork Microsoft Word PowerPoint SQL JMP MS Project Visual Basic Engineering Manufacturing Data Analysis See 1+ \u00a0 \u00a0 See less Skills  AutoCAD Programming Solidworks Microsoft Office ANSYS Microsoft Excel Teamwork Microsoft Word PowerPoint SQL JMP MS Project Visual Basic Engineering Manufacturing Data Analysis See 1+ \u00a0 \u00a0 See less AutoCAD Programming Solidworks Microsoft Office ANSYS Microsoft Excel Teamwork Microsoft Word PowerPoint SQL JMP MS Project Visual Basic Engineering Manufacturing Data Analysis See 1+ \u00a0 \u00a0 See less AutoCAD Programming Solidworks Microsoft Office ANSYS Microsoft Excel Teamwork Microsoft Word PowerPoint SQL JMP MS Project Visual Basic Engineering Manufacturing Data Analysis See 1+ \u00a0 \u00a0 See less Education IT Carlow Bachelor of Engineering,  Mechanical Engineering (Honours) , Merit Grade 2 2011  \u2013 2012 IT Carlow Bachelor of Engineering,  Mechanical Engineering (Ordinary) , Pass 2009  \u2013 2011 IT Carlow Bachelor of Engineering,  Aircraft Systems , Merit Grade 1 2006  \u2013 2009 IT Carlow Bachelor of Engineering,  Mechanical Engineering (Honours) , Merit Grade 2 2011  \u2013 2012 IT Carlow Bachelor of Engineering,  Mechanical Engineering (Honours) , Merit Grade 2 2011  \u2013 2012 IT Carlow Bachelor of Engineering,  Mechanical Engineering (Honours) , Merit Grade 2 2011  \u2013 2012 IT Carlow Bachelor of Engineering,  Mechanical Engineering (Ordinary) , Pass 2009  \u2013 2011 IT Carlow Bachelor of Engineering,  Mechanical Engineering (Ordinary) , Pass 2009  \u2013 2011 IT Carlow Bachelor of Engineering,  Mechanical Engineering (Ordinary) , Pass 2009  \u2013 2011 IT Carlow Bachelor of Engineering,  Aircraft Systems , Merit Grade 1 2006  \u2013 2009 IT Carlow Bachelor of Engineering,  Aircraft Systems , Merit Grade 1 2006  \u2013 2009 IT Carlow Bachelor of Engineering,  Aircraft Systems , Merit Grade 1 2006  \u2013 2009 ", "Summary Expertise in process development and integration in FEOL and BEOL modules in semiconductor fabrication. \nSpecialty in integrated circuit fabrication Unit Process such as Planarization, Wet Process, and Thin Film process. \nExperience in substrate packaging process development Summary Expertise in process development and integration in FEOL and BEOL modules in semiconductor fabrication. \nSpecialty in integrated circuit fabrication Unit Process such as Planarization, Wet Process, and Thin Film process. \nExperience in substrate packaging process development Expertise in process development and integration in FEOL and BEOL modules in semiconductor fabrication. \nSpecialty in integrated circuit fabrication Unit Process such as Planarization, Wet Process, and Thin Film process. \nExperience in substrate packaging process development Expertise in process development and integration in FEOL and BEOL modules in semiconductor fabrication. \nSpecialty in integrated circuit fabrication Unit Process such as Planarization, Wet Process, and Thin Film process. \nExperience in substrate packaging process development Experience Process Engineer Intel Corporation 2012  \u2013 Present (3 years) Pheonix Senior Process Engineer Micron Technology 2006  \u2013  2012  (6 years) Washington D.C. Metro Area Graduate Research Assistant Clarkson University 2001  \u2013  2006  (5 years) Upstate New York Research Intern Ferro Corporation 2003  \u2013  2004  (1 year) Cleveland/Akron, Ohio Area Operation Engineer SPIC July 1999  \u2013  December 2000  (1 year 6 months) India Process Engineer Intel Corporation 2012  \u2013 Present (3 years) Pheonix Process Engineer Intel Corporation 2012  \u2013 Present (3 years) Pheonix Senior Process Engineer Micron Technology 2006  \u2013  2012  (6 years) Washington D.C. Metro Area Senior Process Engineer Micron Technology 2006  \u2013  2012  (6 years) Washington D.C. Metro Area Graduate Research Assistant Clarkson University 2001  \u2013  2006  (5 years) Upstate New York Graduate Research Assistant Clarkson University 2001  \u2013  2006  (5 years) Upstate New York Research Intern Ferro Corporation 2003  \u2013  2004  (1 year) Cleveland/Akron, Ohio Area Research Intern Ferro Corporation 2003  \u2013  2004  (1 year) Cleveland/Akron, Ohio Area Operation Engineer SPIC July 1999  \u2013  December 2000  (1 year 6 months) India Operation Engineer SPIC July 1999  \u2013  December 2000  (1 year 6 months) India Skills Skills     Education Clarkson University Doctor of Philosophy (Ph.D.),  Chemical Engineering 2004  \u2013 2006 Clarkson University Master's degree,  Chemical Engineering Anna University Bachelor's degree,  Chemical Engineering Clarkson University Doctor of Philosophy (Ph.D.),  Chemical Engineering 2004  \u2013 2006 Clarkson University Doctor of Philosophy (Ph.D.),  Chemical Engineering 2004  \u2013 2006 Clarkson University Doctor of Philosophy (Ph.D.),  Chemical Engineering 2004  \u2013 2006 Clarkson University Master's degree,  Chemical Engineering Clarkson University Master's degree,  Chemical Engineering Clarkson University Master's degree,  Chemical Engineering Anna University Bachelor's degree,  Chemical Engineering Anna University Bachelor's degree,  Chemical Engineering Anna University Bachelor's degree,  Chemical Engineering ", "Summary I look to leverage knowledge of chemical engineering as well as my interpersonal, communication and customer service skills as part of an innovative engineering work group where I can increase my experience in the chemical process and manufacturing industries. Summary I look to leverage knowledge of chemical engineering as well as my interpersonal, communication and customer service skills as part of an innovative engineering work group where I can increase my experience in the chemical process and manufacturing industries. I look to leverage knowledge of chemical engineering as well as my interpersonal, communication and customer service skills as part of an innovative engineering work group where I can increase my experience in the chemical process and manufacturing industries. I look to leverage knowledge of chemical engineering as well as my interpersonal, communication and customer service skills as part of an innovative engineering work group where I can increase my experience in the chemical process and manufacturing industries. Experience Process Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ Process Engineer in Dry Etch area. Proven provider of sustaining excellence, where responding to excursions and alarms is routine. Skilled in various methods of data analysis with statistical software for to monitor and troubleshoot issues in a High Volume Manufacturing environment. Responsible for evaluating multiple indicators against matching criteria for common tool sets to proactively identify potential issues. Frequently train technicians on new equipment and procedures and techniques. Reviewed systems and work plans for safety issues and implemented new safety measures where required. Write work plans, procedures, and response flow checklists. Implement new process improvements with measurable results. Coordinate with other areas to identify root causes of issues in manufacturing line and resolve yield issues. Facilities Engineer Intel Corporation June 2013  \u2013  May 2014  (1 year) Chandler, AZ Bulk Chemical Delivery System Owner. Proven provider of sustaining excellence, where responding to excursions and alarms is routine. Used data analysis with statistical software for troubleshooting. Monitored multiple data trends including flowrates, pressures, assays, and trace metal/particle concentrations using Statistical Process Control. Evaluated indicators against matching criteria for common tools to proactively identify potential issues. Trained technicians on new equipment and procedures and techniques. Reviewed systems and work plans for safety issues and implemented new safety measures where required. Wrote work plans, procedures, and response flow checklists. Implemented new lean improvements and automation improvements with measurable results. Chemical Process Engineer CH2M HILL December 2010  \u2013  June 2013  (2 years 7 months) Tempe, Arizona Developed design packages for process systems for a new semiconductor processing facility. Responsible for resolving construction issues and coordinating between the client and contractors, providing excellent customer service to both. Responsible for evaluating systems for compliance with engineering designs, master details and specifications.  \n \nDeveloped scope for a semiconductor facility by using utility model estimates and comparisons against system and distribution capacities including options analyses. Managed a MS Access database that tracked utility connections and usages for multiple layout scenarios of the factory. Equipment Sales Intern Climatec May 2009  \u2013  August 2009  (4 months) Prepared HVAC equipment estimates to bid more than 50 jobs, primarily air distribution systems; Coordinated interdepartmental preparation of estimates and schedules. Interpreted complex engineering, technical and mechanical drawings and specifications. Worked with experienced engineers in estimating and manufacturing areas. Took on a number of special tasks and projects, including saving the firm money though improved coordination of equipment delivery. Research Clerk Mayo Clinic May 2008  \u2013  January 2009  (9 months) Scottsdale, AZ Researched fluid dynamics applications to cardiology; developed measures of heart-valve function to support the design of experiments; used Ponemah Software (Data Sciences International) to collect and analyze data; Developed troubleshooting methods with manufacturer and clinicians to improve accuracy and reliability. Process Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ Process Engineer in Dry Etch area. Proven provider of sustaining excellence, where responding to excursions and alarms is routine. Skilled in various methods of data analysis with statistical software for to monitor and troubleshoot issues in a High Volume Manufacturing environment. Responsible for evaluating multiple indicators against matching criteria for common tool sets to proactively identify potential issues. Frequently train technicians on new equipment and procedures and techniques. Reviewed systems and work plans for safety issues and implemented new safety measures where required. Write work plans, procedures, and response flow checklists. Implement new process improvements with measurable results. Coordinate with other areas to identify root causes of issues in manufacturing line and resolve yield issues. Process Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ Process Engineer in Dry Etch area. Proven provider of sustaining excellence, where responding to excursions and alarms is routine. Skilled in various methods of data analysis with statistical software for to monitor and troubleshoot issues in a High Volume Manufacturing environment. Responsible for evaluating multiple indicators against matching criteria for common tool sets to proactively identify potential issues. Frequently train technicians on new equipment and procedures and techniques. Reviewed systems and work plans for safety issues and implemented new safety measures where required. Write work plans, procedures, and response flow checklists. Implement new process improvements with measurable results. Coordinate with other areas to identify root causes of issues in manufacturing line and resolve yield issues. Facilities Engineer Intel Corporation June 2013  \u2013  May 2014  (1 year) Chandler, AZ Bulk Chemical Delivery System Owner. Proven provider of sustaining excellence, where responding to excursions and alarms is routine. Used data analysis with statistical software for troubleshooting. Monitored multiple data trends including flowrates, pressures, assays, and trace metal/particle concentrations using Statistical Process Control. Evaluated indicators against matching criteria for common tools to proactively identify potential issues. Trained technicians on new equipment and procedures and techniques. Reviewed systems and work plans for safety issues and implemented new safety measures where required. Wrote work plans, procedures, and response flow checklists. Implemented new lean improvements and automation improvements with measurable results. Facilities Engineer Intel Corporation June 2013  \u2013  May 2014  (1 year) Chandler, AZ Bulk Chemical Delivery System Owner. Proven provider of sustaining excellence, where responding to excursions and alarms is routine. Used data analysis with statistical software for troubleshooting. Monitored multiple data trends including flowrates, pressures, assays, and trace metal/particle concentrations using Statistical Process Control. Evaluated indicators against matching criteria for common tools to proactively identify potential issues. Trained technicians on new equipment and procedures and techniques. Reviewed systems and work plans for safety issues and implemented new safety measures where required. Wrote work plans, procedures, and response flow checklists. Implemented new lean improvements and automation improvements with measurable results. Chemical Process Engineer CH2M HILL December 2010  \u2013  June 2013  (2 years 7 months) Tempe, Arizona Developed design packages for process systems for a new semiconductor processing facility. Responsible for resolving construction issues and coordinating between the client and contractors, providing excellent customer service to both. Responsible for evaluating systems for compliance with engineering designs, master details and specifications.  \n \nDeveloped scope for a semiconductor facility by using utility model estimates and comparisons against system and distribution capacities including options analyses. Managed a MS Access database that tracked utility connections and usages for multiple layout scenarios of the factory. Chemical Process Engineer CH2M HILL December 2010  \u2013  June 2013  (2 years 7 months) Tempe, Arizona Developed design packages for process systems for a new semiconductor processing facility. Responsible for resolving construction issues and coordinating between the client and contractors, providing excellent customer service to both. Responsible for evaluating systems for compliance with engineering designs, master details and specifications.  \n \nDeveloped scope for a semiconductor facility by using utility model estimates and comparisons against system and distribution capacities including options analyses. Managed a MS Access database that tracked utility connections and usages for multiple layout scenarios of the factory. Equipment Sales Intern Climatec May 2009  \u2013  August 2009  (4 months) Prepared HVAC equipment estimates to bid more than 50 jobs, primarily air distribution systems; Coordinated interdepartmental preparation of estimates and schedules. Interpreted complex engineering, technical and mechanical drawings and specifications. Worked with experienced engineers in estimating and manufacturing areas. Took on a number of special tasks and projects, including saving the firm money though improved coordination of equipment delivery. Equipment Sales Intern Climatec May 2009  \u2013  August 2009  (4 months) Prepared HVAC equipment estimates to bid more than 50 jobs, primarily air distribution systems; Coordinated interdepartmental preparation of estimates and schedules. Interpreted complex engineering, technical and mechanical drawings and specifications. Worked with experienced engineers in estimating and manufacturing areas. Took on a number of special tasks and projects, including saving the firm money though improved coordination of equipment delivery. Research Clerk Mayo Clinic May 2008  \u2013  January 2009  (9 months) Scottsdale, AZ Researched fluid dynamics applications to cardiology; developed measures of heart-valve function to support the design of experiments; used Ponemah Software (Data Sciences International) to collect and analyze data; Developed troubleshooting methods with manufacturer and clinicians to improve accuracy and reliability. Research Clerk Mayo Clinic May 2008  \u2013  January 2009  (9 months) Scottsdale, AZ Researched fluid dynamics applications to cardiology; developed measures of heart-valve function to support the design of experiments; used Ponemah Software (Data Sciences International) to collect and analyze data; Developed troubleshooting methods with manufacturer and clinicians to improve accuracy and reliability. Skills Engineering Chemical Engineering Manufacturing Technical Writing Matlab Lean Manufacturing Data Analysis Testing Troubleshooting Design of Chemical... Excel Research Construction Drawings Construction Management OSHA Certified Statistical Process... Statistical Data... See 2+ \u00a0 \u00a0 See less Skills  Engineering Chemical Engineering Manufacturing Technical Writing Matlab Lean Manufacturing Data Analysis Testing Troubleshooting Design of Chemical... Excel Research Construction Drawings Construction Management OSHA Certified Statistical Process... Statistical Data... See 2+ \u00a0 \u00a0 See less Engineering Chemical Engineering Manufacturing Technical Writing Matlab Lean Manufacturing Data Analysis Testing Troubleshooting Design of Chemical... Excel Research Construction Drawings Construction Management OSHA Certified Statistical Process... Statistical Data... See 2+ \u00a0 \u00a0 See less Engineering Chemical Engineering Manufacturing Technical Writing Matlab Lean Manufacturing Data Analysis Testing Troubleshooting Design of Chemical... Excel Research Construction Drawings Construction Management OSHA Certified Statistical Process... Statistical Data... See 2+ \u00a0 \u00a0 See less Education Arizona State University B.S.E,  Chemical Engineering 2006  \u2013 2010 Activities and Societies:\u00a0 Theta Tau ,  Professional Engineering Fraternity Brophy College Preparatory HS Diploma 2002  \u2013 2006 Advanced Placement and College Prep Curriculum Arizona State University B.S.E,  Chemical Engineering 2006  \u2013 2010 Activities and Societies:\u00a0 Theta Tau ,  Professional Engineering Fraternity Arizona State University B.S.E,  Chemical Engineering 2006  \u2013 2010 Activities and Societies:\u00a0 Theta Tau ,  Professional Engineering Fraternity Arizona State University B.S.E,  Chemical Engineering 2006  \u2013 2010 Activities and Societies:\u00a0 Theta Tau ,  Professional Engineering Fraternity Brophy College Preparatory HS Diploma 2002  \u2013 2006 Advanced Placement and College Prep Curriculum Brophy College Preparatory HS Diploma 2002  \u2013 2006 Advanced Placement and College Prep Curriculum Brophy College Preparatory HS Diploma 2002  \u2013 2006 Advanced Placement and College Prep Curriculum ", "Summary I joined the Navy when I was 18 years old in 2003, after spending almost 10 years in the Navy on two submarines and at Pearl Harbor Naval Shipyard I exited the service for the civilian workforce. I currently work for Intel in Chandler, Arizona as a Process Engineer. I currently have a BS in Nuclear Engineering Technology and am pursuing an MS in Management. I believe that multiple skill sets and increasing knowledge are the ways to survive in todays business and economic climate. Summary I joined the Navy when I was 18 years old in 2003, after spending almost 10 years in the Navy on two submarines and at Pearl Harbor Naval Shipyard I exited the service for the civilian workforce. I currently work for Intel in Chandler, Arizona as a Process Engineer. I currently have a BS in Nuclear Engineering Technology and am pursuing an MS in Management. I believe that multiple skill sets and increasing knowledge are the ways to survive in todays business and economic climate. I joined the Navy when I was 18 years old in 2003, after spending almost 10 years in the Navy on two submarines and at Pearl Harbor Naval Shipyard I exited the service for the civilian workforce. I currently work for Intel in Chandler, Arizona as a Process Engineer. I currently have a BS in Nuclear Engineering Technology and am pursuing an MS in Management. I believe that multiple skill sets and increasing knowledge are the ways to survive in todays business and economic climate. I joined the Navy when I was 18 years old in 2003, after spending almost 10 years in the Navy on two submarines and at Pearl Harbor Naval Shipyard I exited the service for the civilian workforce. I currently work for Intel in Chandler, Arizona as a Process Engineer. I currently have a BS in Nuclear Engineering Technology and am pursuing an MS in Management. I believe that multiple skill sets and increasing knowledge are the ways to survive in todays business and economic climate. Experience Process Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Chandler, Arizona As a Process Engineer I am responsible for the creation, understanding, staffing, and execution of maintenance game plans, both planned and unplanned. I am responsible for ensuring that area goals for the shift and the week are met and scheduling maintenance and other work with an understanding of factory wide goals and capabilities. The Process Engineer interfaces with shift management to ensure proper staffing of the area to ensure goals and plans are met throughout the shift, and is often required to make autonomous decisions based on data available in order to meet those goals and plans. Process Specialist Intel Corporation April 2013  \u2013  July 2014  (1 year 4 months) Chandler, AZ As a Process Specialist I was responsible for interfacing with and filling in for the Process Engineer on shift. I was required to understand many process engineering principles and tasks and perform them in the absence of the Process Engineer. Responsible for maintaining the larger picture of the shift's tasking and ensuring that status reports and issues were escalated to the proper level. As a Process Specialist I was the primary point of contact for other stakeholders to interface with, creating a singular interface to ensure consistent reporting out of the area. Manufacturing Technician Intel Corporation October 2012  \u2013  July 2014  (1 year 10 months) Chandler, AZ As a manufacturing technician at Intel's Ocotillo campus in Chandler, AZ I am responsible for performing preventative and planned maintenance on tools in the Dielectrics department of CDO. Radiological Controls Technician US Navy December 2009  \u2013  September 2012  (2 years 10 months) Pearl Harbor Naval Shipyard Attended Radiological Controls Technician School in Norfolk Virginia. Responsible for establishment, disestablishment, and monitoring of various radiological areas including, radiation, high radiation, exclusion areas and controlled surface contamination areas. Monitored diving operations around radiologically controlled areas of the ships hull. Responded to nuclear disaster at Fukushima to provide radiological controls in support of humanitarian aid missions. Engineering Laboratory Technician US Navy January 2005  \u2013  June 2009  (4 years 6 months) Joint Base Pearl Harbor Hickham As an Engineering Laboratory Technician I was responsible for the radiation and contamination controls involved with maintenance and operation of nuclear submarines. Furthermore I was responsible for chemistry control of reactor and steam plant systems during operation and shutdown conditions in the reactor and steam plants. Other duties included Quality Assurance Inspector. Quality Assurance Inspector US Navy 2008  \u2013  2009  (1 year) Pearl Harbor, HI Responsible for ensuring that quality standards are upheld during preparation, performance and recover from maintenance on quality controlled systems. Required to qualify as reactor plant and steam plant cleanliness inspectors, controlled material handling and maintenance worker. Responsible for accurate documentation of various quality assurance forms and for training of maintenance workers on quality control and proper techniques for performance of maintenance. Responsible for quality control spanning engineering, weapons, and auxiliary areas of maintenance. Nuclear Operator US Navy January 2003  \u2013  December 2004  (2 years) Charleston, South Carolina Area Nuclear Training at NNPTC Charleston, SC Process Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Chandler, Arizona As a Process Engineer I am responsible for the creation, understanding, staffing, and execution of maintenance game plans, both planned and unplanned. I am responsible for ensuring that area goals for the shift and the week are met and scheduling maintenance and other work with an understanding of factory wide goals and capabilities. The Process Engineer interfaces with shift management to ensure proper staffing of the area to ensure goals and plans are met throughout the shift, and is often required to make autonomous decisions based on data available in order to meet those goals and plans. Process Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Chandler, Arizona As a Process Engineer I am responsible for the creation, understanding, staffing, and execution of maintenance game plans, both planned and unplanned. I am responsible for ensuring that area goals for the shift and the week are met and scheduling maintenance and other work with an understanding of factory wide goals and capabilities. The Process Engineer interfaces with shift management to ensure proper staffing of the area to ensure goals and plans are met throughout the shift, and is often required to make autonomous decisions based on data available in order to meet those goals and plans. Process Specialist Intel Corporation April 2013  \u2013  July 2014  (1 year 4 months) Chandler, AZ As a Process Specialist I was responsible for interfacing with and filling in for the Process Engineer on shift. I was required to understand many process engineering principles and tasks and perform them in the absence of the Process Engineer. Responsible for maintaining the larger picture of the shift's tasking and ensuring that status reports and issues were escalated to the proper level. As a Process Specialist I was the primary point of contact for other stakeholders to interface with, creating a singular interface to ensure consistent reporting out of the area. Process Specialist Intel Corporation April 2013  \u2013  July 2014  (1 year 4 months) Chandler, AZ As a Process Specialist I was responsible for interfacing with and filling in for the Process Engineer on shift. I was required to understand many process engineering principles and tasks and perform them in the absence of the Process Engineer. Responsible for maintaining the larger picture of the shift's tasking and ensuring that status reports and issues were escalated to the proper level. As a Process Specialist I was the primary point of contact for other stakeholders to interface with, creating a singular interface to ensure consistent reporting out of the area. Manufacturing Technician Intel Corporation October 2012  \u2013  July 2014  (1 year 10 months) Chandler, AZ As a manufacturing technician at Intel's Ocotillo campus in Chandler, AZ I am responsible for performing preventative and planned maintenance on tools in the Dielectrics department of CDO. Manufacturing Technician Intel Corporation October 2012  \u2013  July 2014  (1 year 10 months) Chandler, AZ As a manufacturing technician at Intel's Ocotillo campus in Chandler, AZ I am responsible for performing preventative and planned maintenance on tools in the Dielectrics department of CDO. Radiological Controls Technician US Navy December 2009  \u2013  September 2012  (2 years 10 months) Pearl Harbor Naval Shipyard Attended Radiological Controls Technician School in Norfolk Virginia. Responsible for establishment, disestablishment, and monitoring of various radiological areas including, radiation, high radiation, exclusion areas and controlled surface contamination areas. Monitored diving operations around radiologically controlled areas of the ships hull. Responded to nuclear disaster at Fukushima to provide radiological controls in support of humanitarian aid missions. Radiological Controls Technician US Navy December 2009  \u2013  September 2012  (2 years 10 months) Pearl Harbor Naval Shipyard Attended Radiological Controls Technician School in Norfolk Virginia. Responsible for establishment, disestablishment, and monitoring of various radiological areas including, radiation, high radiation, exclusion areas and controlled surface contamination areas. Monitored diving operations around radiologically controlled areas of the ships hull. Responded to nuclear disaster at Fukushima to provide radiological controls in support of humanitarian aid missions. Engineering Laboratory Technician US Navy January 2005  \u2013  June 2009  (4 years 6 months) Joint Base Pearl Harbor Hickham As an Engineering Laboratory Technician I was responsible for the radiation and contamination controls involved with maintenance and operation of nuclear submarines. Furthermore I was responsible for chemistry control of reactor and steam plant systems during operation and shutdown conditions in the reactor and steam plants. Other duties included Quality Assurance Inspector. Engineering Laboratory Technician US Navy January 2005  \u2013  June 2009  (4 years 6 months) Joint Base Pearl Harbor Hickham As an Engineering Laboratory Technician I was responsible for the radiation and contamination controls involved with maintenance and operation of nuclear submarines. Furthermore I was responsible for chemistry control of reactor and steam plant systems during operation and shutdown conditions in the reactor and steam plants. Other duties included Quality Assurance Inspector. Quality Assurance Inspector US Navy 2008  \u2013  2009  (1 year) Pearl Harbor, HI Responsible for ensuring that quality standards are upheld during preparation, performance and recover from maintenance on quality controlled systems. Required to qualify as reactor plant and steam plant cleanliness inspectors, controlled material handling and maintenance worker. Responsible for accurate documentation of various quality assurance forms and for training of maintenance workers on quality control and proper techniques for performance of maintenance. Responsible for quality control spanning engineering, weapons, and auxiliary areas of maintenance. Quality Assurance Inspector US Navy 2008  \u2013  2009  (1 year) Pearl Harbor, HI Responsible for ensuring that quality standards are upheld during preparation, performance and recover from maintenance on quality controlled systems. Required to qualify as reactor plant and steam plant cleanliness inspectors, controlled material handling and maintenance worker. Responsible for accurate documentation of various quality assurance forms and for training of maintenance workers on quality control and proper techniques for performance of maintenance. Responsible for quality control spanning engineering, weapons, and auxiliary areas of maintenance. Nuclear Operator US Navy January 2003  \u2013  December 2004  (2 years) Charleston, South Carolina Area Nuclear Training at NNPTC Charleston, SC Nuclear Operator US Navy January 2003  \u2013  December 2004  (2 years) Charleston, South Carolina Area Nuclear Training at NNPTC Charleston, SC Languages English English English Skills Nuclear Navy Reactor Security Clearance Military Plant Operations Nuclear Engineering Preventive Maintenance Steam DoD Military Experience Quality Assurance Radiation Safety Military Operations Information Assurance Force Protection Maintenance & Repair Nuclear Power Plants Planned Preventative... Troubleshooting National Security Operational Planning Submarines Weapons Emergency Management Instructor-led Training Radiation Monitoring Command Defense Systems Engineering Maintenance Planning SQL Personnel Management Personnel Supervision Maintenance Management Engineering Military Training Leadership See 23+ \u00a0 \u00a0 See less Skills  Nuclear Navy Reactor Security Clearance Military Plant Operations Nuclear Engineering Preventive Maintenance Steam DoD Military Experience Quality Assurance Radiation Safety Military Operations Information Assurance Force Protection Maintenance & Repair Nuclear Power Plants Planned Preventative... Troubleshooting National Security Operational Planning Submarines Weapons Emergency Management Instructor-led Training Radiation Monitoring Command Defense Systems Engineering Maintenance Planning SQL Personnel Management Personnel Supervision Maintenance Management Engineering Military Training Leadership See 23+ \u00a0 \u00a0 See less Nuclear Navy Reactor Security Clearance Military Plant Operations Nuclear Engineering Preventive Maintenance Steam DoD Military Experience Quality Assurance Radiation Safety Military Operations Information Assurance Force Protection Maintenance & Repair Nuclear Power Plants Planned Preventative... Troubleshooting National Security Operational Planning Submarines Weapons Emergency Management Instructor-led Training Radiation Monitoring Command Defense Systems Engineering Maintenance Planning SQL Personnel Management Personnel Supervision Maintenance Management Engineering Military Training Leadership See 23+ \u00a0 \u00a0 See less Nuclear Navy Reactor Security Clearance Military Plant Operations Nuclear Engineering Preventive Maintenance Steam DoD Military Experience Quality Assurance Radiation Safety Military Operations Information Assurance Force Protection Maintenance & Repair Nuclear Power Plants Planned Preventative... Troubleshooting National Security Operational Planning Submarines Weapons Emergency Management Instructor-led Training Radiation Monitoring Command Defense Systems Engineering Maintenance Planning SQL Personnel Management Personnel Supervision Maintenance Management Engineering Military Training Leadership See 23+ \u00a0 \u00a0 See less Education Excelsior College Master of Science (MS),  Management 2014  \u2013 2016 Excelsior College Bachelor of Science (B.S.),  Nuclear Engineering Technology/Technician , 3.58 2010  \u2013 2012 Excelsior College Master of Science (MS),  Management 2014  \u2013 2016 Excelsior College Master of Science (MS),  Management 2014  \u2013 2016 Excelsior College Master of Science (MS),  Management 2014  \u2013 2016 Excelsior College Bachelor of Science (B.S.),  Nuclear Engineering Technology/Technician , 3.58 2010  \u2013 2012 Excelsior College Bachelor of Science (B.S.),  Nuclear Engineering Technology/Technician , 3.58 2010  \u2013 2012 Excelsior College Bachelor of Science (B.S.),  Nuclear Engineering Technology/Technician , 3.58 2010  \u2013 2012 ", "Skills CVD Semiconductors PVD SPC Semiconductor Industry Electronics Design of Experiments Failure Analysis Intel Metrology Manufacturing Thin Films Silicon Lean Manufacturing JMP Test Equipment Engineering Management Continuous Improvement Six Sigma Troubleshooting FMEA Testing See 7+ \u00a0 \u00a0 See less Skills  CVD Semiconductors PVD SPC Semiconductor Industry Electronics Design of Experiments Failure Analysis Intel Metrology Manufacturing Thin Films Silicon Lean Manufacturing JMP Test Equipment Engineering Management Continuous Improvement Six Sigma Troubleshooting FMEA Testing See 7+ \u00a0 \u00a0 See less CVD Semiconductors PVD SPC Semiconductor Industry Electronics Design of Experiments Failure Analysis Intel Metrology Manufacturing Thin Films Silicon Lean Manufacturing JMP Test Equipment Engineering Management Continuous Improvement Six Sigma Troubleshooting FMEA Testing See 7+ \u00a0 \u00a0 See less CVD Semiconductors PVD SPC Semiconductor Industry Electronics Design of Experiments Failure Analysis Intel Metrology Manufacturing Thin Films Silicon Lean Manufacturing JMP Test Equipment Engineering Management Continuous Improvement Six Sigma Troubleshooting FMEA Testing See 7+ \u00a0 \u00a0 See less ", "Experience Process Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Dublin, Ireland Process Engineer Intel Corporation January 2014  \u2013  May 2014  (5 months) Hillsboro, Oregon Process Engineer Intel Corporation January 2012  \u2013  January 2014  (2 years 1 month) Albuquerque, New Mexico Area Graduate Student University of New Mexico August 2006  \u2013  January 2012  (5 years 6 months) I created and characterized platinum based catalysts for oxidation of alcohols in fuel cells Student Intern Sandia National Laboratories November 2002  \u2013  December 2008  (6 years 2 months) I researched technologies related to explosives detection Process Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Dublin, Ireland Process Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Dublin, Ireland Process Engineer Intel Corporation January 2014  \u2013  May 2014  (5 months) Hillsboro, Oregon Process Engineer Intel Corporation January 2014  \u2013  May 2014  (5 months) Hillsboro, Oregon Process Engineer Intel Corporation January 2012  \u2013  January 2014  (2 years 1 month) Albuquerque, New Mexico Area Process Engineer Intel Corporation January 2012  \u2013  January 2014  (2 years 1 month) Albuquerque, New Mexico Area Graduate Student University of New Mexico August 2006  \u2013  January 2012  (5 years 6 months) I created and characterized platinum based catalysts for oxidation of alcohols in fuel cells Graduate Student University of New Mexico August 2006  \u2013  January 2012  (5 years 6 months) I created and characterized platinum based catalysts for oxidation of alcohols in fuel cells Student Intern Sandia National Laboratories November 2002  \u2013  December 2008  (6 years 2 months) I researched technologies related to explosives detection Student Intern Sandia National Laboratories November 2002  \u2013  December 2008  (6 years 2 months) I researched technologies related to explosives detection Skills In Situ Electrochemical... Catalyst Synthesis Spray Pyrolysis SEM TEM XRD Electrochemistry Bioelectrochemistry RDE Fuel Cells Catalysis Chemical Engineering Spectroscopy Semiconductor... Scanning Electron... JMP Etching Engineering UV-Vis Microscopy Plasma Etching Plasma Etch Powder X-ray Diffraction SPC UV/Vis Nanotechnology Materials Science Characterization AFM Photolithography Thin Films Nanomaterials Semiconductors See 18+ \u00a0 \u00a0 See less Skills  In Situ Electrochemical... Catalyst Synthesis Spray Pyrolysis SEM TEM XRD Electrochemistry Bioelectrochemistry RDE Fuel Cells Catalysis Chemical Engineering Spectroscopy Semiconductor... Scanning Electron... JMP Etching Engineering UV-Vis Microscopy Plasma Etching Plasma Etch Powder X-ray Diffraction SPC UV/Vis Nanotechnology Materials Science Characterization AFM Photolithography Thin Films Nanomaterials Semiconductors See 18+ \u00a0 \u00a0 See less In Situ Electrochemical... Catalyst Synthesis Spray Pyrolysis SEM TEM XRD Electrochemistry Bioelectrochemistry RDE Fuel Cells Catalysis Chemical Engineering Spectroscopy Semiconductor... Scanning Electron... JMP Etching Engineering UV-Vis Microscopy Plasma Etching Plasma Etch Powder X-ray Diffraction SPC UV/Vis Nanotechnology Materials Science Characterization AFM Photolithography Thin Films Nanomaterials Semiconductors See 18+ \u00a0 \u00a0 See less In Situ Electrochemical... Catalyst Synthesis Spray Pyrolysis SEM TEM XRD Electrochemistry Bioelectrochemistry RDE Fuel Cells Catalysis Chemical Engineering Spectroscopy Semiconductor... Scanning Electron... JMP Etching Engineering UV-Vis Microscopy Plasma Etching Plasma Etch Powder X-ray Diffraction SPC UV/Vis Nanotechnology Materials Science Characterization AFM Photolithography Thin Films Nanomaterials Semiconductors See 18+ \u00a0 \u00a0 See less Education The University of New Mexico PhD,  Chemical Engineering 2006  \u2013 2011 The University of New Mexico Bachelor of Science,  Chemical Engineering 2001  \u2013 2005 The University of New Mexico PhD,  Chemical Engineering 2006  \u2013 2011 The University of New Mexico PhD,  Chemical Engineering 2006  \u2013 2011 The University of New Mexico PhD,  Chemical Engineering 2006  \u2013 2011 The University of New Mexico Bachelor of Science,  Chemical Engineering 2001  \u2013 2005 The University of New Mexico Bachelor of Science,  Chemical Engineering 2001  \u2013 2005 The University of New Mexico Bachelor of Science,  Chemical Engineering 2001  \u2013 2005 ", "Summary Currently working in Intel Ireland, on the new state of the art 14nm semi conductor node, as a metrology process engineer specialising in ellipsometry. Highly motivated and enthusiastic individual with proven ability to work on his own initiative or in a team environment. Key tasks involved safe de install of previous 90nm and 65nm machines before the install and qualification to ramp of new machines.  \nPreviously worked in Chief Civil Engineers Department in Irish Rail in Limerick Junction, Co. Tipperary, conducting track maintenance and upgrade work. This is very responsible work and all work is carried out to the most up to date safety standards.  \nCompleted a Masters in Electronic Engineering specialising in Renewal Energy Systems. Previously qualified Honours graduate in Mechanical Engineering from the University of Limerick.  \n Summary Currently working in Intel Ireland, on the new state of the art 14nm semi conductor node, as a metrology process engineer specialising in ellipsometry. Highly motivated and enthusiastic individual with proven ability to work on his own initiative or in a team environment. Key tasks involved safe de install of previous 90nm and 65nm machines before the install and qualification to ramp of new machines.  \nPreviously worked in Chief Civil Engineers Department in Irish Rail in Limerick Junction, Co. Tipperary, conducting track maintenance and upgrade work. This is very responsible work and all work is carried out to the most up to date safety standards.  \nCompleted a Masters in Electronic Engineering specialising in Renewal Energy Systems. Previously qualified Honours graduate in Mechanical Engineering from the University of Limerick.  \n Currently working in Intel Ireland, on the new state of the art 14nm semi conductor node, as a metrology process engineer specialising in ellipsometry. Highly motivated and enthusiastic individual with proven ability to work on his own initiative or in a team environment. Key tasks involved safe de install of previous 90nm and 65nm machines before the install and qualification to ramp of new machines.  \nPreviously worked in Chief Civil Engineers Department in Irish Rail in Limerick Junction, Co. Tipperary, conducting track maintenance and upgrade work. This is very responsible work and all work is carried out to the most up to date safety standards.  \nCompleted a Masters in Electronic Engineering specialising in Renewal Energy Systems. Previously qualified Honours graduate in Mechanical Engineering from the University of Limerick.  \n Currently working in Intel Ireland, on the new state of the art 14nm semi conductor node, as a metrology process engineer specialising in ellipsometry. Highly motivated and enthusiastic individual with proven ability to work on his own initiative or in a team environment. Key tasks involved safe de install of previous 90nm and 65nm machines before the install and qualification to ramp of new machines.  \nPreviously worked in Chief Civil Engineers Department in Irish Rail in Limerick Junction, Co. Tipperary, conducting track maintenance and upgrade work. This is very responsible work and all work is carried out to the most up to date safety standards.  \nCompleted a Masters in Electronic Engineering specialising in Renewal Energy Systems. Previously qualified Honours graduate in Mechanical Engineering from the University of Limerick.  \n Experience Process Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Leixlip \u2022\tHigh precision manufacturing rep for Thin Films Metro department with training of engineers, technicians and managers \n\u2022\tDeinstall of older metrology machines in order to prepare for install of new state of the art technology node \n\u2022\tTransfer, install and qualification of key metrology tools for 14nm node \n\u2022\tRamping of 14nm node \n\u2022\tImproving process and equipment operational indicators - quality, cycle-time, capacity & cost \n\u2022\tManage tool matching with field service engineers and technicians to ensure best in class performance \n\u2022\tLiaise with process areas to ensure successful management of all machines in factory \n\u2022\tTrain technicians on the spectroscopic ellipsometry principle of metrology machines Assistant Engineer in Civil Engineering Department Irish Rail September 2010  \u2013  August 2012  (2 years) Limerick Junction \u2022\tTrack Maintenance \n\u2022\tSite Engineer for relaying of new track \n\u2022\tRemove stress from recently laid track \n\u2022\tReplacing defective sections of rails \n Manager Clancys of Glenfarne January 1997  \u2013  January 2010  (13 years 1 month) Glenfarne, Co.Leitrim Serve and assist customers in family run shop, post office, restaurant and accommodation. Semiconductor Metrology Process Engineer Intel Ireland June 2007  \u2013  January 2008  (8 months) Owner of key metrology tools in Fabrication facility \nAssisted with the creation and implementation of White Papers \nAssisted set up of new measurement techniques on tools  \nCompiled weekly error reports \nWorked with process engineers in other Fabs in America Floor technician Glenfarne Wood Products June 2005  \u2013  September 2005  (4 months) Fed wood into machines to be processed into the final product \nCreated bales of saw dust for selling on to farmers \nConstructed picket fences Process Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Leixlip \u2022\tHigh precision manufacturing rep for Thin Films Metro department with training of engineers, technicians and managers \n\u2022\tDeinstall of older metrology machines in order to prepare for install of new state of the art technology node \n\u2022\tTransfer, install and qualification of key metrology tools for 14nm node \n\u2022\tRamping of 14nm node \n\u2022\tImproving process and equipment operational indicators - quality, cycle-time, capacity & cost \n\u2022\tManage tool matching with field service engineers and technicians to ensure best in class performance \n\u2022\tLiaise with process areas to ensure successful management of all machines in factory \n\u2022\tTrain technicians on the spectroscopic ellipsometry principle of metrology machines Process Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Leixlip \u2022\tHigh precision manufacturing rep for Thin Films Metro department with training of engineers, technicians and managers \n\u2022\tDeinstall of older metrology machines in order to prepare for install of new state of the art technology node \n\u2022\tTransfer, install and qualification of key metrology tools for 14nm node \n\u2022\tRamping of 14nm node \n\u2022\tImproving process and equipment operational indicators - quality, cycle-time, capacity & cost \n\u2022\tManage tool matching with field service engineers and technicians to ensure best in class performance \n\u2022\tLiaise with process areas to ensure successful management of all machines in factory \n\u2022\tTrain technicians on the spectroscopic ellipsometry principle of metrology machines Assistant Engineer in Civil Engineering Department Irish Rail September 2010  \u2013  August 2012  (2 years) Limerick Junction \u2022\tTrack Maintenance \n\u2022\tSite Engineer for relaying of new track \n\u2022\tRemove stress from recently laid track \n\u2022\tReplacing defective sections of rails \n Assistant Engineer in Civil Engineering Department Irish Rail September 2010  \u2013  August 2012  (2 years) Limerick Junction \u2022\tTrack Maintenance \n\u2022\tSite Engineer for relaying of new track \n\u2022\tRemove stress from recently laid track \n\u2022\tReplacing defective sections of rails \n Manager Clancys of Glenfarne January 1997  \u2013  January 2010  (13 years 1 month) Glenfarne, Co.Leitrim Serve and assist customers in family run shop, post office, restaurant and accommodation. Manager Clancys of Glenfarne January 1997  \u2013  January 2010  (13 years 1 month) Glenfarne, Co.Leitrim Serve and assist customers in family run shop, post office, restaurant and accommodation. Semiconductor Metrology Process Engineer Intel Ireland June 2007  \u2013  January 2008  (8 months) Owner of key metrology tools in Fabrication facility \nAssisted with the creation and implementation of White Papers \nAssisted set up of new measurement techniques on tools  \nCompiled weekly error reports \nWorked with process engineers in other Fabs in America Semiconductor Metrology Process Engineer Intel Ireland June 2007  \u2013  January 2008  (8 months) Owner of key metrology tools in Fabrication facility \nAssisted with the creation and implementation of White Papers \nAssisted set up of new measurement techniques on tools  \nCompiled weekly error reports \nWorked with process engineers in other Fabs in America Floor technician Glenfarne Wood Products June 2005  \u2013  September 2005  (4 months) Fed wood into machines to be processed into the final product \nCreated bales of saw dust for selling on to farmers \nConstructed picket fences Floor technician Glenfarne Wood Products June 2005  \u2013  September 2005  (4 months) Fed wood into machines to be processed into the final product \nCreated bales of saw dust for selling on to farmers \nConstructed picket fences Skills Pro/Engineer Matlab Microsoft Office Pro Engineer Mechanical Engineering Data Analysis Finite Element Analysis Engineering AutoCAD MS Project CAD Project Engineering Project Management Civil Engineering Process Engineering Abaqus Manufacturing Testing Six Sigma Lean Manufacturing Electrical Engineering Renewable Energy Procurement Solidworks Continuous Improvement See 10+ \u00a0 \u00a0 See less Skills  Pro/Engineer Matlab Microsoft Office Pro Engineer Mechanical Engineering Data Analysis Finite Element Analysis Engineering AutoCAD MS Project CAD Project Engineering Project Management Civil Engineering Process Engineering Abaqus Manufacturing Testing Six Sigma Lean Manufacturing Electrical Engineering Renewable Energy Procurement Solidworks Continuous Improvement See 10+ \u00a0 \u00a0 See less Pro/Engineer Matlab Microsoft Office Pro Engineer Mechanical Engineering Data Analysis Finite Element Analysis Engineering AutoCAD MS Project CAD Project Engineering Project Management Civil Engineering Process Engineering Abaqus Manufacturing Testing Six Sigma Lean Manufacturing Electrical Engineering Renewable Energy Procurement Solidworks Continuous Improvement See 10+ \u00a0 \u00a0 See less Pro/Engineer Matlab Microsoft Office Pro Engineer Mechanical Engineering Data Analysis Finite Element Analysis Engineering AutoCAD MS Project CAD Project Engineering Project Management Civil Engineering Process Engineering Abaqus Manufacturing Testing Six Sigma Lean Manufacturing Electrical Engineering Renewable Energy Procurement Solidworks Continuous Improvement See 10+ \u00a0 \u00a0 See less Education 2009-2011\tNational University of Ireland Master of Engineering (MEng),  Electronic Engineering (Renewable Energy Systems Major) 2010  \u2013 2011 University of Limerick BEng,  Mechanical Engineering (Hons) 2005  \u2013 2009 2009-2011\tNational University of Ireland Master of Engineering (MEng),  Electronic Engineering (Renewable Energy Systems Major) 2010  \u2013 2011 2009-2011\tNational University of Ireland Master of Engineering (MEng),  Electronic Engineering (Renewable Energy Systems Major) 2010  \u2013 2011 2009-2011\tNational University of Ireland Master of Engineering (MEng),  Electronic Engineering (Renewable Energy Systems Major) 2010  \u2013 2011 University of Limerick BEng,  Mechanical Engineering (Hons) 2005  \u2013 2009 University of Limerick BEng,  Mechanical Engineering (Hons) 2005  \u2013 2009 University of Limerick BEng,  Mechanical Engineering (Hons) 2005  \u2013 2009 ", "Summary M.Sc at Materials Chemistry. \n8 Years of experience as senior process engineer, including product development and project management in the field of semiconductors. \nExcellent knowledge at Diffusion processes specifically ,and at thermal processes in general. Highly experienced at process integration. \nThorough, methodical, having capabilities of self learning in depth, independent and a team player. Summary M.Sc at Materials Chemistry. \n8 Years of experience as senior process engineer, including product development and project management in the field of semiconductors. \nExcellent knowledge at Diffusion processes specifically ,and at thermal processes in general. Highly experienced at process integration. \nThorough, methodical, having capabilities of self learning in depth, independent and a team player. M.Sc at Materials Chemistry. \n8 Years of experience as senior process engineer, including product development and project management in the field of semiconductors. \nExcellent knowledge at Diffusion processes specifically ,and at thermal processes in general. Highly experienced at process integration. \nThorough, methodical, having capabilities of self learning in depth, independent and a team player. M.Sc at Materials Chemistry. \n8 Years of experience as senior process engineer, including product development and project management in the field of semiconductors. \nExcellent knowledge at Diffusion processes specifically ,and at thermal processes in general. Highly experienced at process integration. \nThorough, methodical, having capabilities of self learning in depth, independent and a team player. Experience Process Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Israel Diffusion Process engineer at the Engineering Department Process Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Israel Diffusion Process engineer at the Engineering Department Process Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Israel Diffusion Process engineer at the Engineering Department Languages   Skills Skills     ", "Summary Dynamic, highly motivated and self-directed professional with extensive experience in various aspects from process equipment manufacturing to process development, project management, validation and process transfer to virtual factories. Strong technical problem solving and data analysis skill, flexible, excellent team player, proven ability to work in a time critical and fast paced environment. Can-do attitude with ability to lead cross-functional teams and deliver excellent results. Interested in process lead and strategy roles in semiconductor manufacturing. Summary Dynamic, highly motivated and self-directed professional with extensive experience in various aspects from process equipment manufacturing to process development, project management, validation and process transfer to virtual factories. Strong technical problem solving and data analysis skill, flexible, excellent team player, proven ability to work in a time critical and fast paced environment. Can-do attitude with ability to lead cross-functional teams and deliver excellent results. Interested in process lead and strategy roles in semiconductor manufacturing. Dynamic, highly motivated and self-directed professional with extensive experience in various aspects from process equipment manufacturing to process development, project management, validation and process transfer to virtual factories. Strong technical problem solving and data analysis skill, flexible, excellent team player, proven ability to work in a time critical and fast paced environment. Can-do attitude with ability to lead cross-functional teams and deliver excellent results. Interested in process lead and strategy roles in semiconductor manufacturing. Dynamic, highly motivated and self-directed professional with extensive experience in various aspects from process equipment manufacturing to process development, project management, validation and process transfer to virtual factories. Strong technical problem solving and data analysis skill, flexible, excellent team player, proven ability to work in a time critical and fast paced environment. Can-do attitude with ability to lead cross-functional teams and deliver excellent results. Interested in process lead and strategy roles in semiconductor manufacturing. Experience Process Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Hillsboro, OR Part of FBE lithography team responsible for sustaining Intel\u2019s 1270/72 22nm/14nm CMOS technology in high volume manufacturing/RAMP environment. Responsible for process sustainability, defect characterization, process issue troubleshooting and resolution as well as project ownership for improvements in safety, yield, cost, and manufacturing availability. Also manage a team for Intel's application of \"Lean Manufacturing\".  Manufacturing Electrical Engineer III Lam Research May 2011  \u2013  July 2011  (3 months) Tualatin,OR - Providing engineering support for the manufacturing line producing semiconductor capital equipment. \n- Troublshooting of semiconductor manufacturing equipment, investigating, root cause analysis, and corrective action on issues impacting the production line. \n- Leading and participating in efforts aimed at improving the efficiency of the production line, some techniques include lean manufacturing, 5S, and outsourcing. \n- Supporting new product introduction, reviewing engineering design changes and defining documentation, tooling, fixtures, packaging requirements, and line layout for new products. Manufacturing Electrical Engineer II Lam Research November 2006  \u2013  May 2011  (4 years 7 months) - Providing engineering support for the manufacturing line producing semiconductor capital equipment. \n- Troublshooting of semiconductor manufacturing equipment, investigating, root cause analysis, and corrective action on issues impacting the production line. \n- Leading and participating in efforts aimed at improving the efficiency of the production line, some techniques include lean manufacturing, 5S, and outsourcing. \n- Supporting new product introduction, reviewing engineering design changes and defining documentation, tooling, fixtures, packaging requirements, and line layout for new products. Functional Test Developer Intel Corporation May 2006  \u2013  October 2006  (6 months) Developing manufacturing test software for motherboard test stations. \n- Providing debug/maintenance of test stations for test development. \n- Setting up cycle process and data collection of test stations. Teaching Assistant Portland State University September 2005  \u2013  May 2006  (9 months) Test Engineering Intern Intel May 2004  \u2013  May 2005  (1 year 1 month) -\tTesting Intel x32 architecture CPU devices in 360 lead BGA packages using Schlumberger S9000* and in a chipset on a validation board. \n-\tPerforming tests like Structural, Functional, Platform Validation and Circuit Marginality Validation on CPU\u2019s and Chipsets. Process Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Hillsboro, OR Part of FBE lithography team responsible for sustaining Intel\u2019s 1270/72 22nm/14nm CMOS technology in high volume manufacturing/RAMP environment. Responsible for process sustainability, defect characterization, process issue troubleshooting and resolution as well as project ownership for improvements in safety, yield, cost, and manufacturing availability. Also manage a team for Intel's application of \"Lean Manufacturing\".  Process Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Hillsboro, OR Part of FBE lithography team responsible for sustaining Intel\u2019s 1270/72 22nm/14nm CMOS technology in high volume manufacturing/RAMP environment. Responsible for process sustainability, defect characterization, process issue troubleshooting and resolution as well as project ownership for improvements in safety, yield, cost, and manufacturing availability. Also manage a team for Intel's application of \"Lean Manufacturing\".  Manufacturing Electrical Engineer III Lam Research May 2011  \u2013  July 2011  (3 months) Tualatin,OR - Providing engineering support for the manufacturing line producing semiconductor capital equipment. \n- Troublshooting of semiconductor manufacturing equipment, investigating, root cause analysis, and corrective action on issues impacting the production line. \n- Leading and participating in efforts aimed at improving the efficiency of the production line, some techniques include lean manufacturing, 5S, and outsourcing. \n- Supporting new product introduction, reviewing engineering design changes and defining documentation, tooling, fixtures, packaging requirements, and line layout for new products. Manufacturing Electrical Engineer III Lam Research May 2011  \u2013  July 2011  (3 months) Tualatin,OR - Providing engineering support for the manufacturing line producing semiconductor capital equipment. \n- Troublshooting of semiconductor manufacturing equipment, investigating, root cause analysis, and corrective action on issues impacting the production line. \n- Leading and participating in efforts aimed at improving the efficiency of the production line, some techniques include lean manufacturing, 5S, and outsourcing. \n- Supporting new product introduction, reviewing engineering design changes and defining documentation, tooling, fixtures, packaging requirements, and line layout for new products. Manufacturing Electrical Engineer II Lam Research November 2006  \u2013  May 2011  (4 years 7 months) - Providing engineering support for the manufacturing line producing semiconductor capital equipment. \n- Troublshooting of semiconductor manufacturing equipment, investigating, root cause analysis, and corrective action on issues impacting the production line. \n- Leading and participating in efforts aimed at improving the efficiency of the production line, some techniques include lean manufacturing, 5S, and outsourcing. \n- Supporting new product introduction, reviewing engineering design changes and defining documentation, tooling, fixtures, packaging requirements, and line layout for new products. Manufacturing Electrical Engineer II Lam Research November 2006  \u2013  May 2011  (4 years 7 months) - Providing engineering support for the manufacturing line producing semiconductor capital equipment. \n- Troublshooting of semiconductor manufacturing equipment, investigating, root cause analysis, and corrective action on issues impacting the production line. \n- Leading and participating in efforts aimed at improving the efficiency of the production line, some techniques include lean manufacturing, 5S, and outsourcing. \n- Supporting new product introduction, reviewing engineering design changes and defining documentation, tooling, fixtures, packaging requirements, and line layout for new products. Functional Test Developer Intel Corporation May 2006  \u2013  October 2006  (6 months) Developing manufacturing test software for motherboard test stations. \n- Providing debug/maintenance of test stations for test development. \n- Setting up cycle process and data collection of test stations. Functional Test Developer Intel Corporation May 2006  \u2013  October 2006  (6 months) Developing manufacturing test software for motherboard test stations. \n- Providing debug/maintenance of test stations for test development. \n- Setting up cycle process and data collection of test stations. Teaching Assistant Portland State University September 2005  \u2013  May 2006  (9 months) Teaching Assistant Portland State University September 2005  \u2013  May 2006  (9 months) Test Engineering Intern Intel May 2004  \u2013  May 2005  (1 year 1 month) -\tTesting Intel x32 architecture CPU devices in 360 lead BGA packages using Schlumberger S9000* and in a chipset on a validation board. \n-\tPerforming tests like Structural, Functional, Platform Validation and Circuit Marginality Validation on CPU\u2019s and Chipsets. Test Engineering Intern Intel May 2004  \u2013  May 2005  (1 year 1 month) -\tTesting Intel x32 architecture CPU devices in 360 lead BGA packages using Schlumberger S9000* and in a chipset on a validation board. \n-\tPerforming tests like Structural, Functional, Platform Validation and Circuit Marginality Validation on CPU\u2019s and Chipsets. Languages English Bengali Hindi English Bengali Hindi English Bengali Hindi Skills Semiconductors Manufacturing Testing Troubleshooting Product Development Electrical Engineering Electronics Lean Manufacturing Root Cause Analysis Engineering Software Documentation C++ Engineering Management C Matlab VHDL Simulations Design of Experiments SPC Failure Analysis See 5+ \u00a0 \u00a0 See less Skills  Semiconductors Manufacturing Testing Troubleshooting Product Development Electrical Engineering Electronics Lean Manufacturing Root Cause Analysis Engineering Software Documentation C++ Engineering Management C Matlab VHDL Simulations Design of Experiments SPC Failure Analysis See 5+ \u00a0 \u00a0 See less Semiconductors Manufacturing Testing Troubleshooting Product Development Electrical Engineering Electronics Lean Manufacturing Root Cause Analysis Engineering Software Documentation C++ Engineering Management C Matlab VHDL Simulations Design of Experiments SPC Failure Analysis See 5+ \u00a0 \u00a0 See less Semiconductors Manufacturing Testing Troubleshooting Product Development Electrical Engineering Electronics Lean Manufacturing Root Cause Analysis Engineering Software Documentation C++ Engineering Management C Matlab VHDL Simulations Design of Experiments SPC Failure Analysis See 5+ \u00a0 \u00a0 See less Education Portland State University M.Sc.,  Electrical & Computer Engineering 2002  \u2013 2004 Islamic University of Technology B.Sc Eng.,  Electrical and Electronics Engineering 1997  \u2013 2001 Notre Dame College HSC,  SCIENCE 1993  \u2013 1995 Portland State University M.Sc.,  Electrical & Computer Engineering 2002  \u2013 2004 Portland State University M.Sc.,  Electrical & Computer Engineering 2002  \u2013 2004 Portland State University M.Sc.,  Electrical & Computer Engineering 2002  \u2013 2004 Islamic University of Technology B.Sc Eng.,  Electrical and Electronics Engineering 1997  \u2013 2001 Islamic University of Technology B.Sc Eng.,  Electrical and Electronics Engineering 1997  \u2013 2001 Islamic University of Technology B.Sc Eng.,  Electrical and Electronics Engineering 1997  \u2013 2001 Notre Dame College HSC,  SCIENCE 1993  \u2013 1995 Notre Dame College HSC,  SCIENCE 1993  \u2013 1995 Notre Dame College HSC,  SCIENCE 1993  \u2013 1995 ", "Summary I am currently a Process Engineer at Intel Corporation who is interested in the design and development of computer hardware and software. My experience includes developing various programs and tools designed to assist with data analysis and manufacturing efficiency while working at Intel. I also developed a web application which led to the founding of my own company, MyWebLib, LLC. I am looking to be on the cutting edge of technology and find opportunities to design things that could completely change how we interact with our world. Summary I am currently a Process Engineer at Intel Corporation who is interested in the design and development of computer hardware and software. My experience includes developing various programs and tools designed to assist with data analysis and manufacturing efficiency while working at Intel. I also developed a web application which led to the founding of my own company, MyWebLib, LLC. I am looking to be on the cutting edge of technology and find opportunities to design things that could completely change how we interact with our world. I am currently a Process Engineer at Intel Corporation who is interested in the design and development of computer hardware and software. My experience includes developing various programs and tools designed to assist with data analysis and manufacturing efficiency while working at Intel. I also developed a web application which led to the founding of my own company, MyWebLib, LLC. I am looking to be on the cutting edge of technology and find opportunities to design things that could completely change how we interact with our world. I am currently a Process Engineer at Intel Corporation who is interested in the design and development of computer hardware and software. My experience includes developing various programs and tools designed to assist with data analysis and manufacturing efficiency while working at Intel. I also developed a web application which led to the founding of my own company, MyWebLib, LLC. I am looking to be on the cutting edge of technology and find opportunities to design things that could completely change how we interact with our world. Experience Process Engineering Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Chandler, Arizona Defect Metrology Intern Intel Corporation January 2011  \u2013  August 2011  (8 months) Chandler, Arizona Electrical Engineering Intern Parker Aerospace June 2010  \u2013  August 2010  (3 months) Elyria, Ohio Process Engineering Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Chandler, Arizona Process Engineering Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Chandler, Arizona Defect Metrology Intern Intel Corporation January 2011  \u2013  August 2011  (8 months) Chandler, Arizona Defect Metrology Intern Intel Corporation January 2011  \u2013  August 2011  (8 months) Chandler, Arizona Electrical Engineering Intern Parker Aerospace June 2010  \u2013  August 2010  (3 months) Elyria, Ohio Electrical Engineering Intern Parker Aerospace June 2010  \u2013  August 2010  (3 months) Elyria, Ohio Skills C C++ HTML PHP MySQL SQL Visual Basic JMP Skills  C C++ HTML PHP MySQL SQL Visual Basic JMP C C++ HTML PHP MySQL SQL Visual Basic JMP C C++ HTML PHP MySQL SQL Visual Basic JMP Education University of Illinois at Urbana-Champaign Bachelor of Science,  Computer Engineering 2009  \u2013 2013 University of Illinois at Urbana-Champaign Bachelor of Science,  Computer Engineering 2009  \u2013 2013 University of Illinois at Urbana-Champaign Bachelor of Science,  Computer Engineering 2009  \u2013 2013 University of Illinois at Urbana-Champaign Bachelor of Science,  Computer Engineering 2009  \u2013 2013 ", "Summary Specialties:Thin film and Vacuum Technology. Thin film for Micro-electronics, Solar technology, Biomedical industry. Thin Film Manufacturing, Research and Development. Summary Specialties:Thin film and Vacuum Technology. Thin film for Micro-electronics, Solar technology, Biomedical industry. Thin Film Manufacturing, Research and Development. Specialties:Thin film and Vacuum Technology. Thin film for Micro-electronics, Solar technology, Biomedical industry. Thin Film Manufacturing, Research and Development. Specialties:Thin film and Vacuum Technology. Thin film for Micro-electronics, Solar technology, Biomedical industry. Thin Film Manufacturing, Research and Development. Experience Process Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Adjunct Professor Georgia Institute of Technology, Atlanta, GA March 2012  \u2013 Present (3 years 6 months) Lead Process Engineer/Scientist Xunlight Corporation (thin-film solar cells and PV modules manufacturer) March 2009  \u2013  December 2010  (1 year 10 months) Scientist Center for Nanoscale Materials and Biointegration, UAB January 2006  \u2013  February 2009  (3 years 2 months) Postdoctoral Scholar University of Alabama at Birmingham (UAB) January 2005  \u2013  December 2005  (1 year) Post Doctoral Reaserch Associate Materials and Surface Science Institute January 2004  \u2013  December 2004  (1 year) Process Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Process Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Adjunct Professor Georgia Institute of Technology, Atlanta, GA March 2012  \u2013 Present (3 years 6 months) Adjunct Professor Georgia Institute of Technology, Atlanta, GA March 2012  \u2013 Present (3 years 6 months) Lead Process Engineer/Scientist Xunlight Corporation (thin-film solar cells and PV modules manufacturer) March 2009  \u2013  December 2010  (1 year 10 months) Lead Process Engineer/Scientist Xunlight Corporation (thin-film solar cells and PV modules manufacturer) March 2009  \u2013  December 2010  (1 year 10 months) Scientist Center for Nanoscale Materials and Biointegration, UAB January 2006  \u2013  February 2009  (3 years 2 months) Scientist Center for Nanoscale Materials and Biointegration, UAB January 2006  \u2013  February 2009  (3 years 2 months) Postdoctoral Scholar University of Alabama at Birmingham (UAB) January 2005  \u2013  December 2005  (1 year) Postdoctoral Scholar University of Alabama at Birmingham (UAB) January 2005  \u2013  December 2005  (1 year) Post Doctoral Reaserch Associate Materials and Surface Science Institute January 2004  \u2013  December 2004  (1 year) Post Doctoral Reaserch Associate Materials and Surface Science Institute January 2004  \u2013  December 2004  (1 year) Skills Thin Films Materials Science AFM Characterization Nanotechnology Scanning Electron... Powder X-ray Diffraction Design of Experiments Semiconductors Spectroscopy Failure Analysis R&D Sputtering CVD Materials MEMS Biomedical Engineering Photolithography See 3+ \u00a0 \u00a0 See less Skills  Thin Films Materials Science AFM Characterization Nanotechnology Scanning Electron... Powder X-ray Diffraction Design of Experiments Semiconductors Spectroscopy Failure Analysis R&D Sputtering CVD Materials MEMS Biomedical Engineering Photolithography See 3+ \u00a0 \u00a0 See less Thin Films Materials Science AFM Characterization Nanotechnology Scanning Electron... Powder X-ray Diffraction Design of Experiments Semiconductors Spectroscopy Failure Analysis R&D Sputtering CVD Materials MEMS Biomedical Engineering Photolithography See 3+ \u00a0 \u00a0 See less Thin Films Materials Science AFM Characterization Nanotechnology Scanning Electron... Powder X-ray Diffraction Design of Experiments Semiconductors Spectroscopy Failure Analysis R&D Sputtering CVD Materials MEMS Biomedical Engineering Photolithography See 3+ \u00a0 \u00a0 See less Education University of Alabama at Birmingham Postdoctoral Training 2005  \u2013 2006 University of Limerick Ph.D. 2001  \u2013 2004 Bangladesh University of Engineering and Technology BSc Engineering 1995  \u2013 2000 University of Alabama at Birmingham Postdoctoral Training 2005  \u2013 2006 University of Alabama at Birmingham Postdoctoral Training 2005  \u2013 2006 University of Alabama at Birmingham Postdoctoral Training 2005  \u2013 2006 University of Limerick Ph.D. 2001  \u2013 2004 University of Limerick Ph.D. 2001  \u2013 2004 University of Limerick Ph.D. 2001  \u2013 2004 Bangladesh University of Engineering and Technology BSc Engineering 1995  \u2013 2000 Bangladesh University of Engineering and Technology BSc Engineering 1995  \u2013 2000 Bangladesh University of Engineering and Technology BSc Engineering 1995  \u2013 2000 Honors & Awards "]}