#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr  3 19:54:58 2017
# Process ID: 7517
# Current directory: /home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.runs/impl_1
# Command line: vivado -log EncryptionSubsystem_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source EncryptionSubsystem_wrapper.tcl -notrace
# Log file: /home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.runs/impl_1/EncryptionSubsystem_wrapper.vdi
# Journal file: /home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source EncryptionSubsystem_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1044 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_microblaze_0_0/EncryptionSubsystem_microblaze_0_0.xdc] for cell 'EncryptionSubsystem_i/microblaze_0/U0'
Finished Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_microblaze_0_0/EncryptionSubsystem_microblaze_0_0.xdc] for cell 'EncryptionSubsystem_i/microblaze_0/U0'
Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_dlmb_v10_0/EncryptionSubsystem_dlmb_v10_0.xdc] for cell 'EncryptionSubsystem_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_dlmb_v10_0/EncryptionSubsystem_dlmb_v10_0.xdc] for cell 'EncryptionSubsystem_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_ilmb_v10_0/EncryptionSubsystem_ilmb_v10_0.xdc] for cell 'EncryptionSubsystem_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_ilmb_v10_0/EncryptionSubsystem_ilmb_v10_0.xdc] for cell 'EncryptionSubsystem_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_clk_wiz_1_0/EncryptionSubsystem_clk_wiz_1_0_board.xdc] for cell 'EncryptionSubsystem_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_clk_wiz_1_0/EncryptionSubsystem_clk_wiz_1_0_board.xdc] for cell 'EncryptionSubsystem_i/clk_wiz_1/inst'
Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_clk_wiz_1_0/EncryptionSubsystem_clk_wiz_1_0.xdc] for cell 'EncryptionSubsystem_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_clk_wiz_1_0/EncryptionSubsystem_clk_wiz_1_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_clk_wiz_1_0/EncryptionSubsystem_clk_wiz_1_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1859.629 ; gain = 519.656 ; free physical = 4763 ; free virtual = 8139
Finished Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_clk_wiz_1_0/EncryptionSubsystem_clk_wiz_1_0.xdc] for cell 'EncryptionSubsystem_i/clk_wiz_1/inst'
Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_rst_clk_wiz_1_100M_0/EncryptionSubsystem_rst_clk_wiz_1_100M_0_board.xdc] for cell 'EncryptionSubsystem_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_rst_clk_wiz_1_100M_0/EncryptionSubsystem_rst_clk_wiz_1_100M_0_board.xdc] for cell 'EncryptionSubsystem_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_rst_clk_wiz_1_100M_0/EncryptionSubsystem_rst_clk_wiz_1_100M_0.xdc] for cell 'EncryptionSubsystem_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_rst_clk_wiz_1_100M_0/EncryptionSubsystem_rst_clk_wiz_1_100M_0.xdc] for cell 'EncryptionSubsystem_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/constrs_1/new/EncryptionSubsystemPinConstraints_KC705.xdc]
Finished Parsing XDC File [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/constrs_1/new/EncryptionSubsystemPinConstraints_KC705.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'EncryptionSubsystem_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.srcs/sources_1/bd/EncryptionSubsystem/ip/EncryptionSubsystem_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1859.633 ; gain = 940.133 ; free physical = 4816 ; free virtual = 8138
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -399 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1899.648 ; gain = 32.016 ; free physical = 4815 ; free virtual = 8137
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 18a00276c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fde55642

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.648 ; gain = 0.000 ; free physical = 4814 ; free virtual = 8137

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 462 cells.
Phase 2 Constant Propagation | Checksum: 25fc2a316

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.648 ; gain = 0.000 ; free physical = 4814 ; free virtual = 8137

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Ready.
WARNING: [Opt 31-6] Deleting driverless net: EncryptionSubsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 17833 unconnected nets.
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 33825 unconnected cells.
Phase 3 Sweep | Checksum: c1500be6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1899.648 ; gain = 0.000 ; free physical = 4814 ; free virtual = 8137

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.648 ; gain = 0.000 ; free physical = 4811 ; free virtual = 8135
Ending Logic Optimization Task | Checksum: c1500be6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1899.648 ; gain = 0.000 ; free physical = 4811 ; free virtual = 8135

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c1500be6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1899.648 ; gain = 0.000 ; free physical = 4814 ; free virtual = 8137
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1899.648 ; gain = 40.016 ; free physical = 4814 ; free virtual = 8137
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1899.648 ; gain = 0.000 ; free physical = 4808 ; free virtual = 8131
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.runs/impl_1/EncryptionSubsystem_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -399 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port sys_diff_clock_clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port sys_diff_clock_clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4806 ; free virtual = 8134
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4803 ; free virtual = 8131

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 167964fc

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4805 ; free virtual = 8132
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 167964fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4805 ; free virtual = 8135

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 167964fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4805 ; free virtual = 8135

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 167964fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4805 ; free virtual = 8135
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cdb7deeb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4805 ; free virtual = 8135

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 18284feb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4803 ; free virtual = 8134
Phase 1.2.1 Place Init Design | Checksum: 176c5f14c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4802 ; free virtual = 8134
Phase 1.2 Build Placer Netlist Model | Checksum: 176c5f14c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4802 ; free virtual = 8134

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 176c5f14c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4802 ; free virtual = 8134
Phase 1 Placer Initialization | Checksum: 176c5f14c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4802 ; free virtual = 8134

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 176c5f14c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4799 ; free virtual = 8132
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: cdb7deeb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4799 ; free virtual = 8131
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4799 ; free virtual = 8132
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4799 ; free virtual = 8132
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4799 ; free virtual = 8132
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1899.656 ; gain = 0.000 ; free physical = 4798 ; free virtual = 8131
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -399 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port sys_diff_clock_clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port sys_diff_clock_clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 167964fc ConstDB: 0 ShapeSum: b73e79ef RouteDB: 0

Phase 1 Build RT Design
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: 138e50de8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2103.719 ; gain = 204.062 ; free physical = 4586 ; free virtual = 7922

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 138e50de8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2103.723 ; gain = 204.066 ; free physical = 4583 ; free virtual = 7919

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 138e50de8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2122.719 ; gain = 223.062 ; free physical = 4566 ; free virtual = 7904
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 2 Router Initialization | Checksum: a9bf65b8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 4.1 Global Iteration 0 | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4542 ; free virtual = 7881
Phase 4.2 Global Iteration 1 | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 4.3 Global Iteration 2 | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 4.4 Global Iteration 3 | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 4.5 Global Iteration 4 | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 4 Rip-up And Reroute | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 5.1 Delay CleanUp | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4543 ; free virtual = 7881

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 5 Delay and Skew Optimization | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4543 ; free virtual = 7882

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884
Phase 6 Post Hold Fix | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4543 ; free virtual = 7882

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4545 ; free virtual = 7884

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4545 ; free virtual = 7884

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: a9bf65b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4545 ; free virtual = 7884
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4546 ; free virtual = 7884

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2141.602 ; gain = 241.945 ; free physical = 4545 ; free virtual = 7884
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2141.602 ; gain = 0.000 ; free physical = 4543 ; free virtual = 7882
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.runs/impl_1/EncryptionSubsystem_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr  3 19:56:44 2017...
