<!DOCTYPE html>
<html>
<style type="text/css">
.tg  {border-collapse:collapse;border-spacing:0;border-color:#999;}
.tg td{font-family:Arial, sans-serif;font-size:14px;padding:10px 5px;border-style:solid;border-width:1px;overflow:hidden;word-break:normal;border-color:#999;color:#444;background-color:#F7FDFA;}
.tg th{font-family:Arial, sans-serif;font-size:14px;font-weight:normal;padding:10px 5px;border-style:solid;border-width:1px;overflow:hidden;word-break:normal;border-color:#999;color:#fff;background-color:#26ADE4;}
.tg .tg-kftd{background-color:#efefef;text-align:left;vertical-align:top}
.tg .tg-6sgx{background-color:#ffffff;text-align:left;vertical-align:top}
.tg .tg-fjir{background-color:#343434;color:#ffffff;text-align:left;vertical-align:top}
</style>

    <head>
        <title>System Memory Map for Linux+RTOS mode</title>
    </head>
    <body>
        <h1>System Memory Map for Linux+RTOS mode</h1>
        <p>Note, this file is auto generated using PyTI_PSDK_RTOS tool</p>
        <table class="tg">
            <tr>
                <th class="tg-fjir">Name</th>
                <th class="tg-fjir">Start Addr</th>
                <th class="tg-fjir">End Addr</th>
                <th class="tg-fjir">Size </th>
                <th class="tg-fjir">Attributes</th>
                <th class="tg-fjir">Description</th>
            </tr>
            <tr>
                <td class="tg-kftd">MAIN_OCRAM_MCU2_0</td>
                <td class="tg-kftd">0x60000000</td>
                <td class="tg-kftd">0x6003FFFF</td>
                <td class="tg-kftd">256.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Main OCRAM for MCU2_0</td>
            </tr>
            <tr>
                <td class="tg-6sgx">MAIN_OCRAM_MCU2_1</td>
                <td class="tg-6sgx">0x60040000</td>
                <td class="tg-6sgx">0x6007FFFF</td>
                <td class="tg-6sgx">256.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Main OCRAM for MCU2_1</td>
            </tr>
            <tr>
                <td class="tg-kftd">MAIN_OCRAM_MCU4_0</td>
                <td class="tg-kftd">0x60080000</td>
                <td class="tg-kftd">0x600FFFFF</td>
                <td class="tg-kftd">512.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Main OCRAM for MCU4_0</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_1</td>
                <td class="tg-6sgx">0x64800000</td>
                <td class="tg-6sgx">0x6486FFFF</td>
                <td class="tg-6sgx">448.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L2 for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-kftd">L1RAM_C7x_1</td>
                <td class="tg-kftd">0x64E00000</td>
                <td class="tg-kftd">0x64E03FFF</td>
                <td class="tg-kftd">16.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L1 for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_2</td>
                <td class="tg-6sgx">0x65800000</td>
                <td class="tg-6sgx">0x6586FFFF</td>
                <td class="tg-6sgx">448.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L2 for C7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">L1RAM_C7x_2</td>
                <td class="tg-kftd">0x65E00000</td>
                <td class="tg-kftd">0x65E03FFF</td>
                <td class="tg-kftd">16.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L1 for C7x_2</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_3</td>
                <td class="tg-6sgx">0x66800000</td>
                <td class="tg-6sgx">0x6686FFFF</td>
                <td class="tg-6sgx">448.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L2 for C7x_3</td>
            </tr>
            <tr>
                <td class="tg-kftd">L1RAM_C7x_3</td>
                <td class="tg-kftd">0x66E00000</td>
                <td class="tg-kftd">0x66E03FFF</td>
                <td class="tg-kftd">16.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L1 for C7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_4</td>
                <td class="tg-6sgx">0x67800000</td>
                <td class="tg-6sgx">0x6786FFFF</td>
                <td class="tg-6sgx">448.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L2 for C7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">L1RAM_C7x_4</td>
                <td class="tg-kftd">0x67E00000</td>
                <td class="tg-kftd">0x67E03FFF</td>
                <td class="tg-kftd">16.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L1 for C7x_4</td>
            </tr>
            <tr>
                <td class="tg-6sgx">MSMC_C7x_1</td>
                <td class="tg-6sgx">0x68000000</td>
                <td class="tg-6sgx">0x682FFFFF</td>
                <td class="tg-6sgx"> 3.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">MSMC for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-kftd">MSMC_C7x_2</td>
                <td class="tg-kftd">0x69000000</td>
                <td class="tg-kftd">0x692FFFFF</td>
                <td class="tg-kftd"> 3.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">MSMC for C7x_2</td>
            </tr>
            <tr>
                <td class="tg-6sgx">MSMC_C7x_3</td>
                <td class="tg-6sgx">0x6A000000</td>
                <td class="tg-6sgx">0x6A2FFFFF</td>
                <td class="tg-6sgx"> 3.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">MSMC for C7x_3</td>
            </tr>
            <tr>
                <td class="tg-kftd">MSMC_C7x_4</td>
                <td class="tg-kftd">0x6B000000</td>
                <td class="tg-kftd">0x6B2FFFFF</td>
                <td class="tg-kftd"> 3.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">MSMC for C7x_4</td>
            </tr>
            <tr>
                <td class="tg-6sgx">MSMC_MPU1</td>
                <td class="tg-6sgx">0x70000000</td>
                <td class="tg-6sgx">0x7001FFFF</td>
                <td class="tg-6sgx">128.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">MSMC reserved for MPU1 for ATF</td>
            </tr>
            <tr>
                <td class="tg-kftd">MSMC_DMSC</td>
                <td class="tg-kftd">0x707F0000</td>
                <td class="tg-kftd">0x707FFFFF</td>
                <td class="tg-kftd">64.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">MSMC reserved for DMSC IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_0_IPC</td>
                <td class="tg-6sgx">0xA0000000</td>
                <td class="tg-6sgx">0xA00FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_0 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU1_0_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xA0100000</td>
                <td class="tg-kftd">0xA01003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU1_0 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_0</td>
                <td class="tg-6sgx">0xA0100400</td>
                <td class="tg-6sgx">0xA0FFFFFF</td>
                <td class="tg-6sgx">15.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_0 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU1_1_IPC</td>
                <td class="tg-kftd">0xA1000000</td>
                <td class="tg-kftd">0xA10FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU1_1 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_1_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xA1100000</td>
                <td class="tg-6sgx">0xA11003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_1 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU1_1</td>
                <td class="tg-kftd">0xA1100400</td>
                <td class="tg-kftd">0xA1FFFFFF</td>
                <td class="tg-kftd">15.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU1_1 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU2_0_IPC</td>
                <td class="tg-6sgx">0xA2000000</td>
                <td class="tg-6sgx">0xA20FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU2_0 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_0_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xA2100000</td>
                <td class="tg-kftd">0xA21003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_0 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU2_0</td>
                <td class="tg-6sgx">0xA2100400</td>
                <td class="tg-6sgx">0xA3FFFFFF</td>
                <td class="tg-6sgx">31.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU2_0 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_1_IPC</td>
                <td class="tg-kftd">0xA4000000</td>
                <td class="tg-kftd">0xA40FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_1 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU2_1_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xA4100000</td>
                <td class="tg-6sgx">0xA41003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU2_1 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_1</td>
                <td class="tg-kftd">0xA4100400</td>
                <td class="tg-kftd">0xA4FFFFFF</td>
                <td class="tg-kftd">15.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_1 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU3_0_IPC</td>
                <td class="tg-6sgx">0xA5000000</td>
                <td class="tg-6sgx">0xA50FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU3_0 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU3_0_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xA5100000</td>
                <td class="tg-kftd">0xA51003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU3_0 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU3_0</td>
                <td class="tg-6sgx">0xA5100400</td>
                <td class="tg-6sgx">0xA5FFFFFF</td>
                <td class="tg-6sgx">15.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU3_0 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU3_1_IPC</td>
                <td class="tg-kftd">0xA6000000</td>
                <td class="tg-kftd">0xA60FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU3_1 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU3_1_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xA6100000</td>
                <td class="tg-6sgx">0xA61003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU3_1 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU3_1</td>
                <td class="tg-kftd">0xA6100400</td>
                <td class="tg-kftd">0xA6FFFFFF</td>
                <td class="tg-kftd">15.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU3_1 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU4_0_IPC</td>
                <td class="tg-6sgx">0xA7000000</td>
                <td class="tg-6sgx">0xA70FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU4_0 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU4_0_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xA7100000</td>
                <td class="tg-kftd">0xA71003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU4_0 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU4_0</td>
                <td class="tg-6sgx">0xA7100400</td>
                <td class="tg-6sgx">0xA7FFFFFF</td>
                <td class="tg-6sgx">15.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU4_0 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU4_1_IPC</td>
                <td class="tg-kftd">0xA8000000</td>
                <td class="tg-kftd">0xA80FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU4_1 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU4_1_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xA8100000</td>
                <td class="tg-6sgx">0xA81003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU4_1 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU4_1</td>
                <td class="tg-kftd">0xA8100400</td>
                <td class="tg-kftd">0xA8FFFFFF</td>
                <td class="tg-kftd">15.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU4_1 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">IPC_VRING_MEM</td>
                <td class="tg-6sgx">0xAC000000</td>
                <td class="tg-6sgx">0xAEFFFFFF</td>
                <td class="tg-6sgx">48.00 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for IPC Vring's. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-kftd">APP_LOG_MEM</td>
                <td class="tg-kftd">0xAF000000</td>
                <td class="tg-kftd">0xAF03FFFF</td>
                <td class="tg-kftd">256.00 KB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for remote core logging</td>
            </tr>
            <tr>
                <td class="tg-6sgx">TIOVX_OBJ_DESC_MEM</td>
                <td class="tg-6sgx">0xAF040000</td>
                <td class="tg-6sgx">0xB0FFFFFF</td>
                <td class="tg-6sgx">31.75 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for TI OpenVX shared memory. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-kftd">APP_FILEIO_MEM</td>
                <td class="tg-kftd">0xB1000000</td>
                <td class="tg-kftd">0xB13FFFFF</td>
                <td class="tg-kftd"> 4.00 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for remote core file operations</td>
            </tr>
            <tr>
                <td class="tg-6sgx">TIOVX_LOG_RT_MEM</td>
                <td class="tg-6sgx">0xB1400000</td>
                <td class="tg-6sgx">0xB1FFFFFF</td>
                <td class="tg-6sgx">12.00 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for TI OpenVX shared memory for Run-time logging. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_1_IPC</td>
                <td class="tg-kftd">0xB2000000</td>
                <td class="tg-kftd">0xB20FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_1 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_1_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xB2100000</td>
                <td class="tg-6sgx">0xB21003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_1 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_1</td>
                <td class="tg-kftd">0xB2200000</td>
                <td class="tg-kftd">0xB3FFFFFF</td>
                <td class="tg-kftd">30.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_1 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_2_IPC</td>
                <td class="tg-6sgx">0xB4000000</td>
                <td class="tg-6sgx">0xB40FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_2 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_2_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xB4100000</td>
                <td class="tg-kftd">0xB41003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_2 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_2</td>
                <td class="tg-6sgx">0xB4200000</td>
                <td class="tg-6sgx">0xB5FFFFFF</td>
                <td class="tg-6sgx">30.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_2 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_3_IPC</td>
                <td class="tg-kftd">0xB6000000</td>
                <td class="tg-kftd">0xB60FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_3 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_3_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xB6100000</td>
                <td class="tg-6sgx">0xB61003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_3 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_3</td>
                <td class="tg-kftd">0xB6200000</td>
                <td class="tg-kftd">0xB7FFFFFF</td>
                <td class="tg-kftd">30.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_3 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_4_IPC</td>
                <td class="tg-6sgx">0xB8000000</td>
                <td class="tg-6sgx">0xB80FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_4 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_4_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xB8100000</td>
                <td class="tg-kftd">0xB81003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_4 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_4</td>
                <td class="tg-6sgx">0xB8200000</td>
                <td class="tg-6sgx">0xB9FFFFFF</td>
                <td class="tg-6sgx">30.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_4 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU1_0_LOCAL_HEAP</td>
                <td class="tg-kftd">0xBA000000</td>
                <td class="tg-kftd">0xBA7FFFFF</td>
                <td class="tg-kftd"> 8.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU1_0 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_1_LOCAL_HEAP</td>
                <td class="tg-6sgx">0xBA800000</td>
                <td class="tg-6sgx">0xBAFFFFFF</td>
                <td class="tg-6sgx"> 8.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_0_LOCAL_HEAP</td>
                <td class="tg-kftd">0xBB000000</td>
                <td class="tg-kftd">0xBB5FFFFF</td>
                <td class="tg-kftd"> 6.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_0 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU2_0_VISS_CONFIG_HEAP</td>
                <td class="tg-6sgx">0xBB600000</td>
                <td class="tg-6sgx">0xBB7FFFFF</td>
                <td class="tg-6sgx"> 2.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">VISS configuration memory. MUST be write through cache policy.</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_1_LOCAL_HEAP</td>
                <td class="tg-kftd">0xBB800000</td>
                <td class="tg-kftd">0xBBFFFFFF</td>
                <td class="tg-kftd"> 8.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU3_0_LOCAL_HEAP</td>
                <td class="tg-6sgx">0xBC000000</td>
                <td class="tg-6sgx">0xBC7FFFFF</td>
                <td class="tg-6sgx"> 8.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU3_0 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU3_1_LOCAL_HEAP</td>
                <td class="tg-kftd">0xBC800000</td>
                <td class="tg-kftd">0xBCFFFFFF</td>
                <td class="tg-kftd"> 8.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU3_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU4_0_LOCAL_HEAP</td>
                <td class="tg-6sgx">0xBD000000</td>
                <td class="tg-6sgx">0xBD5FFFFF</td>
                <td class="tg-6sgx"> 6.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU4_0 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU4_0_VISS_CONFIG_HEAP</td>
                <td class="tg-kftd">0xBD600000</td>
                <td class="tg-kftd">0xBD7FFFFF</td>
                <td class="tg-kftd"> 2.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">VISS configuration memory. MUST be write through cache policy.</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU4_1_LOCAL_HEAP</td>
                <td class="tg-6sgx">0xBD800000</td>
                <td class="tg-6sgx">0xBDFFFFFF</td>
                <td class="tg-6sgx"> 8.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU4_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">INTERCORE_ETH_DESC_MEM</td>
                <td class="tg-kftd">0xBE000000</td>
                <td class="tg-kftd">0xBE7FFFFF</td>
                <td class="tg-kftd"> 8.00 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Inter-core ethernet shared desc queues. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-6sgx">INTERCORE_ETH_DATA_MEM</td>
                <td class="tg-6sgx">0xBE800000</td>
                <td class="tg-6sgx">0xBFFFFFFF</td>
                <td class="tg-6sgx">24.00 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Inter-core ethernet shared data buffers. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_SHARED_MEM</td>
                <td class="tg-kftd">0xC0000000</td>
                <td class="tg-kftd">0xFBFFFFFF</td>
                <td class="tg-kftd">960.00 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for shared memory buffers in DDR</td>
            </tr>
            <tr>
                <td class="tg-6sgx">UBOOT_RELOC_MEM</td>
                <td class="tg-6sgx">0xFC000000</td>
                <td class="tg-6sgx">0xFFFFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Uboot DDR relocation memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x100000000</td>
                <td class="tg-kftd">0x107FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x100000000</td>
                <td class="tg-6sgx">0x107FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of Non-cacheable DDR for c7x_2 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x100000000</td>
                <td class="tg-kftd">0x107FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of Non-cacheable DDR for c7x_3 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x100000000</td>
                <td class="tg-6sgx">0x107FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of Non-cacheable DDR for c7x_4 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_LOCAL_HEAP</td>
                <td class="tg-kftd">0x108000000</td>
                <td class="tg-kftd">0x10FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x108000000</td>
                <td class="tg-6sgx">0x10FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of Cacheable DDR for c7x_2 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_LOCAL_HEAP</td>
                <td class="tg-kftd">0x108000000</td>
                <td class="tg-kftd">0x10FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of Cacheable DDR for c7x_3 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x108000000</td>
                <td class="tg-6sgx">0x10FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of Cacheable DDR for c7x_4 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x110000000</td>
                <td class="tg-kftd">0x117FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_1 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x110000000</td>
                <td class="tg-6sgx">0x117FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of Non-cacheable DDR for c7x_2 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x110000000</td>
                <td class="tg-kftd">0x117FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of Non-cacheable DDR for c7x_3 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x110000000</td>
                <td class="tg-6sgx">0x117FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of Non-cacheable DDR for c7x_4 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_SCRATCH</td>
                <td class="tg-kftd">0x118000000</td>
                <td class="tg-kftd">0x11FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_1 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_SCRATCH</td>
                <td class="tg-6sgx">0x118000000</td>
                <td class="tg-6sgx">0x11FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_2 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_SCRATCH</td>
                <td class="tg-kftd">0x118000000</td>
                <td class="tg-kftd">0x11FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_3 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_SCRATCH</td>
                <td class="tg-6sgx">0x118000000</td>
                <td class="tg-6sgx">0x11FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_4 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_2_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x120000000</td>
                <td class="tg-kftd">0x127FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_2 for local heap wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_1_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x120000000</td>
                <td class="tg-6sgx">0x127FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_1 for local heap wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_1_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x120000000</td>
                <td class="tg-kftd">0x127FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_1 for local heap wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_1_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x120000000</td>
                <td class="tg-6sgx">0x127FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_1 for local heap wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_3_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x128000000</td>
                <td class="tg-kftd">0x12FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_3 for local heap wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_3_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x128000000</td>
                <td class="tg-6sgx">0x12FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_3 for local heap wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_2_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x128000000</td>
                <td class="tg-kftd">0x12FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_2 for local heap wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_2_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x128000000</td>
                <td class="tg-6sgx">0x12FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_2 for local heap wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_4_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x130000000</td>
                <td class="tg-kftd">0x137FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_4 for local heap wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_4_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x130000000</td>
                <td class="tg-6sgx">0x137FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_4 for local heap wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_4_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x130000000</td>
                <td class="tg-kftd">0x137FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_4 for local heap wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_3_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x130000000</td>
                <td class="tg-6sgx">0x137FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_3 for local heap wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_2_LOCAL_HEAP</td>
                <td class="tg-kftd">0x138000000</td>
                <td class="tg-kftd">0x13FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_2 for local heap wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_1_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x138000000</td>
                <td class="tg-6sgx">0x13FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_1 for local heap wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_1_LOCAL_HEAP</td>
                <td class="tg-kftd">0x138000000</td>
                <td class="tg-kftd">0x13FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_1 for local heap wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_1_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x138000000</td>
                <td class="tg-6sgx">0x13FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_1 for local heap wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_3_LOCAL_HEAP</td>
                <td class="tg-kftd">0x140000000</td>
                <td class="tg-kftd">0x147FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_3 for local heap wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_3_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x140000000</td>
                <td class="tg-6sgx">0x147FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_3 for local heap wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_2_LOCAL_HEAP</td>
                <td class="tg-kftd">0x140000000</td>
                <td class="tg-kftd">0x147FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_2 for local heap wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_2_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x140000000</td>
                <td class="tg-6sgx">0x147FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_2 for local heap wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_4_LOCAL_HEAP</td>
                <td class="tg-kftd">0x148000000</td>
                <td class="tg-kftd">0x14FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_4 for local heap wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_4_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x148000000</td>
                <td class="tg-6sgx">0x14FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_4 for local heap wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_4_LOCAL_HEAP</td>
                <td class="tg-kftd">0x148000000</td>
                <td class="tg-kftd">0x14FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_4 for local heap wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_3_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x148000000</td>
                <td class="tg-6sgx">0x14FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_3 for local heap wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_2_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x150000000</td>
                <td class="tg-kftd">0x157FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_2 for Scratch Memory wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_1_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x150000000</td>
                <td class="tg-6sgx">0x157FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_1 for Scratch Memory wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_1_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x150000000</td>
                <td class="tg-kftd">0x157FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_1 for Scratch Memory wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_1_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x150000000</td>
                <td class="tg-6sgx">0x157FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_1 for Scratch Memory wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_3_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x158000000</td>
                <td class="tg-kftd">0x15FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_3 for Scratch Memory wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_3_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x158000000</td>
                <td class="tg-6sgx">0x15FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_3 for Scratch Memory wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_2_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x158000000</td>
                <td class="tg-kftd">0x15FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_2 for Scratch Memory wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_2_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x158000000</td>
                <td class="tg-6sgx">0x15FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_2 for Scratch Memory wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_4_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x160000000</td>
                <td class="tg-kftd">0x167FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_4 for Scratch Memory wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_4_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x160000000</td>
                <td class="tg-6sgx">0x167FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_4 for Scratch Memory wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_4_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x160000000</td>
                <td class="tg-kftd">0x167FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_4 for Scratch Memory wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_3_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x160000000</td>
                <td class="tg-6sgx">0x167FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_3 for Scratch Memory wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_2_SCRATCH</td>
                <td class="tg-kftd">0x168000000</td>
                <td class="tg-kftd">0x16FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_2 for Scratch Memory wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_1_SCRATCH</td>
                <td class="tg-6sgx">0x168000000</td>
                <td class="tg-6sgx">0x16FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_1 for Scratch Memory wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_1_SCRATCH</td>
                <td class="tg-kftd">0x168000000</td>
                <td class="tg-kftd">0x16FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_1 for Scratch Memory wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_1_SCRATCH</td>
                <td class="tg-6sgx">0x168000000</td>
                <td class="tg-6sgx">0x16FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_1 for Scratch Memory wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_3_SCRATCH</td>
                <td class="tg-kftd">0x170000000</td>
                <td class="tg-kftd">0x177FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_3 for Scratch Memory wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_3_SCRATCH</td>
                <td class="tg-6sgx">0x170000000</td>
                <td class="tg-6sgx">0x177FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_3 for Scratch Memory wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_2_SCRATCH</td>
                <td class="tg-kftd">0x170000000</td>
                <td class="tg-kftd">0x177FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_2 for Scratch Memory wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_2_SCRATCH</td>
                <td class="tg-6sgx">0x170000000</td>
                <td class="tg-6sgx">0x177FFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_2 for Scratch Memory wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_4_SCRATCH</td>
                <td class="tg-kftd">0x178000000</td>
                <td class="tg-kftd">0x17FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_4 for Scratch Memory wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_4_SCRATCH</td>
                <td class="tg-6sgx">0x178000000</td>
                <td class="tg-6sgx">0x17FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_4 for Scratch Memory wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_4_SCRATCH</td>
                <td class="tg-kftd">0x178000000</td>
                <td class="tg-kftd">0x17FFFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_4 for Scratch Memory wrt c7x_3</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_3_SCRATCH</td>
                <td class="tg-6sgx">0x178000000</td>
                <td class="tg-6sgx">0x17FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_3 for Scratch Memory wrt c7x_4</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_LOCAL_HEAP_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x880000000</td>
                <td class="tg-kftd">0x887FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of non-cacheable DDR for c7x_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_1_LOCAL_HEAP_PHYS</td>
                <td class="tg-6sgx">0x888000000</td>
                <td class="tg-6sgx">0x88FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of cacheable DDR for c7x_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_SCRATCH_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x890000000</td>
                <td class="tg-kftd">0x897FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of non-cacheable DDR for c7x_1 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_1_SCRATCH_PHYS</td>
                <td class="tg-6sgx">0x898000000</td>
                <td class="tg-6sgx">0x89FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of cacheable DDR for c7x_1 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_2_LOCAL_HEAP_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x8A0000000</td>
                <td class="tg-kftd">0x8A7FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Non-cacheable DDR for c7x_2 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_LOCAL_HEAP_PHYS</td>
                <td class="tg-6sgx">0x8A8000000</td>
                <td class="tg-6sgx">0x8AFFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of Cacheable DDR for c7x_2 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_2_SCRATCH_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x8B0000000</td>
                <td class="tg-kftd">0x8B7FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of Non-cacheable DDR for c7x_2 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_SCRATCH_PHYS</td>
                <td class="tg-6sgx">0x8B8000000</td>
                <td class="tg-6sgx">0x8BFFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of cacheable DDR for c7x_2 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_LOCAL_HEAP_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x8C0000000</td>
                <td class="tg-kftd">0x8C7FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of Non-cacheable DDR for c7x_3 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_3_LOCAL_HEAP_PHYS</td>
                <td class="tg-6sgx">0x8C8000000</td>
                <td class="tg-6sgx">0x8CFFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of Cacheable DDR for c7x_3 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_3_SCRATCH_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x8D0000000</td>
                <td class="tg-kftd">0x8D7FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of Non-cacheable DDR for c7x_3 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_3_SCRATCH_PHYS</td>
                <td class="tg-6sgx">0x8D8000000</td>
                <td class="tg-6sgx">0x8DFFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of cacheable DDR for c7x_3 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_4_LOCAL_HEAP_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x8E0000000</td>
                <td class="tg-kftd">0x8E7FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of Non-cacheable DDR for c7x_4 for local heap physical addr</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_LOCAL_HEAP_PHYS</td>
                <td class="tg-6sgx">0x8E8000000</td>
                <td class="tg-6sgx">0x8EFFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of Cacheable DDR for c7x_4 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_4_SCRATCH_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x8F0000000</td>
                <td class="tg-kftd">0x8F7FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of Non-cacheable DDR for c7x_4 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_4_SCRATCH_PHYS</td>
                <td class="tg-6sgx">0x8F8000000</td>
                <td class="tg-6sgx">0x8FFFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of cacheable DDR for c7x_4 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_SHARED_MEM_PHYS</td>
                <td class="tg-kftd">0x900000000</td>
                <td class="tg-kftd">0x93BFFFFFF</td>
                <td class="tg-kftd">960.00 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Physical address of memory for shared memory buffers in DDR</td>
            </tr>
        </table>
    </body>
</html>
