

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Feb 18 18:08:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.909 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      167|      167|  1.670 us|  1.670 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      166|      166|        83|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     273|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|  112|    5952|    7936|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     658|    -|
|Register         |        -|    -|    2649|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|  112|    8601|    8867|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   15|       3|       6|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ddiv_64ns_64ns_64_31_no_dsp_1_U17   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U18   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U19   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U20   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U21   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U22   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U23   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U24   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U9    |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U10   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U11   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U12   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U13   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U14   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U15   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U16   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U25  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U26  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U27  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U28  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U1   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U2   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U3   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U4   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U5   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U6   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U7   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U8   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 112| 5952| 7936|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln5_fu_365_p2     |         +|   0|  0|  13|           4|           3|
    |xor_ln16_1_fu_569_p2  |       xor|   0|  0|  65|          64|          65|
    |xor_ln16_2_fu_579_p2  |       xor|   0|  0|  65|          64|          65|
    |xor_ln16_3_fu_589_p2  |       xor|   0|  0|  65|          64|          65|
    |xor_ln16_fu_559_p2    |       xor|   0|  0|  65|          64|          65|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 273|         260|         263|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  409|         85|    1|         85|
    |grp_fu_156_p0  |   13|          3|   64|        192|
    |grp_fu_156_p1  |   13|          3|   64|        192|
    |grp_fu_160_p0  |   13|          3|   64|        192|
    |grp_fu_160_p1  |   13|          3|   64|        192|
    |grp_fu_164_p0  |   13|          3|   64|        192|
    |grp_fu_164_p1  |   13|          3|   64|        192|
    |grp_fu_168_p0  |   13|          3|   64|        192|
    |grp_fu_168_p1  |   13|          3|   64|        192|
    |grp_fu_188_p0  |   17|          4|   64|        256|
    |grp_fu_188_p1  |   17|          4|   64|        256|
    |grp_fu_193_p0  |   17|          4|   64|        256|
    |grp_fu_193_p1  |   17|          4|   64|        256|
    |grp_fu_198_p0  |   17|          4|   64|        256|
    |grp_fu_198_p1  |   17|          4|   64|        256|
    |grp_fu_203_p0  |   17|          4|   64|        256|
    |grp_fu_203_p1  |   17|          4|   64|        256|
    |i_fu_74        |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  658|        143| 1029|       3677|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_2_reg_892       |  64|   0|   64|          0|
    |add_3_reg_902       |  64|   0|   64|          0|
    |ap_CS_fsm           |  84|   0|   84|          0|
    |i_fu_74             |   4|   0|    4|          0|
    |mul6_2_reg_828      |  64|   0|   64|          0|
    |mul6_3_reg_838      |  64|   0|   64|          0|
    |mul_2_reg_823       |  64|   0|   64|          0|
    |mul_3_reg_833       |  64|   0|   64|          0|
    |reg_280             |  64|   0|   64|          0|
    |reg_288             |  64|   0|   64|          0|
    |reg_296             |  64|   0|   64|          0|
    |reg_304             |  64|   0|   64|          0|
    |reg_312             |  64|   0|   64|          0|
    |reg_318             |  64|   0|   64|          0|
    |reg_324             |  64|   0|   64|          0|
    |reg_330             |  64|   0|   64|          0|
    |sub12_2_reg_887     |  64|   0|   64|          0|
    |sub12_3_reg_897     |  64|   0|   64|          0|
    |temp_A_1_reg_706    |  64|   0|   64|          0|
    |temp_A_2_reg_711    |  64|   0|   64|          0|
    |temp_A_3_reg_716    |  64|   0|   64|          0|
    |temp_A_reg_701      |  64|   0|   64|          0|
    |temp_B_1_reg_787    |  64|   0|   64|          0|
    |temp_B_2_reg_799    |  64|   0|   64|          0|
    |temp_B_3_reg_811    |  64|   0|   64|          0|
    |temp_B_reg_775      |  64|   0|   64|          0|
    |temp_D_1_reg_849    |  64|   0|   64|          0|
    |temp_D_2_reg_855    |  64|   0|   64|          0|
    |temp_D_3_reg_861    |  64|   0|   64|          0|
    |temp_D_reg_843      |  64|   0|   64|          0|
    |tmp_2_reg_770       |  64|   0|   64|          0|
    |tmp_3_reg_764       |  64|   0|   64|          0|
    |tmp_4_reg_742       |  64|   0|   64|          0|
    |tmp_5_reg_686       |  64|   0|   64|          0|
    |tmp_6_reg_748       |  64|   0|   64|          0|
    |tmp_7_reg_696       |  64|   0|   64|          0|
    |tmp_8_reg_753       |  64|   0|   64|          0|
    |tmp_9_reg_691       |  64|   0|   64|          0|
    |tmp_s_reg_759       |  64|   0|   64|          0|
    |trunc_ln10_reg_737  |  64|   0|   64|          0|
    |trunc_ln6_reg_731   |  64|   0|   64|          0|
    |trunc_ln7_reg_681   |  64|   0|   64|          0|
    |zext_ln6_reg_667    |   1|   0|   64|         63|
    +--------------------+----+----+-----+-----------+
    |Total               |2649|   0| 2712|         63|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_address0         |  out|    1|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|  256|   ap_memory|             A|         array|
|B_address0         |  out|    1|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|  256|   ap_memory|             B|         array|
|C_address0         |  out|    1|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_q0               |   in|  256|   ap_memory|             C|         array|
|X1_address0        |  out|    1|   ap_memory|            X1|         array|
|X1_ce0             |  out|    1|   ap_memory|            X1|         array|
|X1_we0             |  out|    1|   ap_memory|            X1|         array|
|X1_d0              |  out|  256|   ap_memory|            X1|         array|
|X2_address0        |  out|    1|   ap_memory|            X2|         array|
|X2_ce0             |  out|    1|   ap_memory|            X2|         array|
|X2_we0             |  out|    1|   ap_memory|            X2|         array|
|X2_d0              |  out|  256|   ap_memory|            X2|         array|
|D_address0         |  out|    1|   ap_memory|             D|         array|
|D_ce0              |  out|    1|   ap_memory|             D|         array|
|D_we0              |  out|    1|   ap_memory|             D|         array|
|D_d0               |  out|  256|   ap_memory|             D|         array|
+-------------------+-----+-----+------------+--------------+--------------+

