Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,140
design__inferred_latch__count,0
design__instance__count,14955
design__instance__area,193261
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.006023656111210585
power__switching__total,0.0019238840322941542
power__leakage__total,0.0000037032762065791758
power__total,0.007951242849230766
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.30640649218475136
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.5146120342184068
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11455359207673772
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.364706164480212
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114554
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.487367
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.37864881746256523
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.8199341437887627
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6482535802750666
timing__setup__ws__corner:nom_slow_1p08V_125C,4.8332725856284515
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.648254
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.770933
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.33207895706534296
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.6262086582077292
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30673192631804846
timing__setup__ws__corner:nom_typ_1p20V_25C,5.168805973977038
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.306732
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.859224
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.30640649218475136
clock__skew__worst_setup,0.5146120342184068
timing__hold__ws,0.11455359207673772
timing__setup__ws,4.8332725856284515
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114554
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.770933
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 636.96 313.74
design__core__bbox,2.88 3.78 634.08 309.96
design__io,45
design__die__area,199840
design__core__area,193261
design__instance__count__stdcell,9363
design__instance__area__stdcell,163027
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.843562
design__instance__utilization__stdcell,0.843562
design__rows,81
design__rows:CoreSite,81
design__sites,106515
design__sites:CoreSite,106515
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,78
design__instance__area__class:inverter,448.157
design__instance__count__class:sequential_cell,1366
design__instance__area__class:sequential_cell,67078.4
design__instance__count__class:multi_input_combinational_cell,5225
design__instance__area__class:multi_input_combinational_cell,45423.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2444
design__instance__area__class:timing_repair_buffer,44367.5
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,246943
design__violations,0
design__instance__count__class:clock_buffer,240
design__instance__area__class:clock_buffer,5644.6
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,43.5456
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1584
global_route__vias,61914
global_route__wirelength,420972
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,9362
route__net__special,2
route__drc_errors__iter:0,2386
route__wirelength__iter:0,289283
route__drc_errors__iter:1,939
route__wirelength__iter:1,287469
route__drc_errors__iter:2,816
route__wirelength__iter:2,287011
route__drc_errors__iter:3,14
route__wirelength__iter:3,286694
route__drc_errors__iter:4,0
route__wirelength__iter:4,286687
route__drc_errors,0
route__wirelength,286687
route__vias,55843
route__vias__singlecut,55843
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,1404.42
design__instance__count__class:fill_cell,5592
design__instance__area__class:fill_cell,30233.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,32
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,32
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,32
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19964
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19982
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000364502
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000368885
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000178562
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000368885
design_powergrid__voltage__worst,0.000368885
design_powergrid__voltage__worst__net:VPWR,1.19964
design_powergrid__drop__worst,0.000368885
design_powergrid__drop__worst__net:VPWR,0.000364502
design_powergrid__voltage__worst__net:VGND,0.000368885
design_powergrid__drop__worst__net:VGND,0.000368885
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00018000000000000001133641791550843436198192648589611053466796875
ir__drop__worst,0.000364999999999999981577236685126308657345362007617950439453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
