;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* SDO */
SDO__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
SDO__0__MASK EQU 0x20
SDO__0__PC EQU CYREG_IO_PC_PRT15_PC5
SDO__0__PORT EQU 15
SDO__0__SHIFT EQU 5
SDO__AG EQU CYREG_PRT15_AG
SDO__AMUX EQU CYREG_PRT15_AMUX
SDO__BIE EQU CYREG_PRT15_BIE
SDO__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SDO__BYP EQU CYREG_PRT15_BYP
SDO__CTL EQU CYREG_PRT15_CTL
SDO__DM0 EQU CYREG_PRT15_DM0
SDO__DM1 EQU CYREG_PRT15_DM1
SDO__DM2 EQU CYREG_PRT15_DM2
SDO__DR EQU CYREG_PRT15_DR
SDO__INP_DIS EQU CYREG_PRT15_INP_DIS
SDO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SDO__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SDO__LCD_EN EQU CYREG_PRT15_LCD_EN
SDO__MASK EQU 0x20
SDO__PORT EQU 15
SDO__PRT EQU CYREG_PRT15_PRT
SDO__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SDO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SDO__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SDO__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SDO__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SDO__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SDO__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SDO__PS EQU CYREG_PRT15_PS
SDO__SHIFT EQU 5
SDO__SLW EQU CYREG_PRT15_SLW

/* Button */
Button__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Button__0__MASK EQU 0x04
Button__0__PC EQU CYREG_PRT2_PC2
Button__0__PORT EQU 2
Button__0__SHIFT EQU 2
Button__AG EQU CYREG_PRT2_AG
Button__AMUX EQU CYREG_PRT2_AMUX
Button__BIE EQU CYREG_PRT2_BIE
Button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Button__BYP EQU CYREG_PRT2_BYP
Button__CTL EQU CYREG_PRT2_CTL
Button__DM0 EQU CYREG_PRT2_DM0
Button__DM1 EQU CYREG_PRT2_DM1
Button__DM2 EQU CYREG_PRT2_DM2
Button__DR EQU CYREG_PRT2_DR
Button__INP_DIS EQU CYREG_PRT2_INP_DIS
Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT2_LCD_EN
Button__MASK EQU 0x04
Button__PORT EQU 2
Button__PRT EQU CYREG_PRT2_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Button__PS EQU CYREG_PRT2_PS
Button__SHIFT EQU 2
Button__SLW EQU CYREG_PRT2_SLW

/* Rx_GPS */
Rx_GPS__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Rx_GPS__0__MASK EQU 0x80
Rx_GPS__0__PC EQU CYREG_PRT0_PC7
Rx_GPS__0__PORT EQU 0
Rx_GPS__0__SHIFT EQU 7
Rx_GPS__AG EQU CYREG_PRT0_AG
Rx_GPS__AMUX EQU CYREG_PRT0_AMUX
Rx_GPS__BIE EQU CYREG_PRT0_BIE
Rx_GPS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_GPS__BYP EQU CYREG_PRT0_BYP
Rx_GPS__CTL EQU CYREG_PRT0_CTL
Rx_GPS__DM0 EQU CYREG_PRT0_DM0
Rx_GPS__DM1 EQU CYREG_PRT0_DM1
Rx_GPS__DM2 EQU CYREG_PRT0_DM2
Rx_GPS__DR EQU CYREG_PRT0_DR
Rx_GPS__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_GPS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_GPS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_GPS__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_GPS__MASK EQU 0x80
Rx_GPS__PORT EQU 0
Rx_GPS__PRT EQU CYREG_PRT0_PRT
Rx_GPS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_GPS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_GPS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_GPS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_GPS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_GPS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_GPS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_GPS__PS EQU CYREG_PRT0_PS
Rx_GPS__SHIFT EQU 7
Rx_GPS__SLW EQU CYREG_PRT0_SLW

/* Tx_GPS */
Tx_GPS__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Tx_GPS__0__MASK EQU 0x40
Tx_GPS__0__PC EQU CYREG_PRT0_PC6
Tx_GPS__0__PORT EQU 0
Tx_GPS__0__SHIFT EQU 6
Tx_GPS__AG EQU CYREG_PRT0_AG
Tx_GPS__AMUX EQU CYREG_PRT0_AMUX
Tx_GPS__BIE EQU CYREG_PRT0_BIE
Tx_GPS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_GPS__BYP EQU CYREG_PRT0_BYP
Tx_GPS__CTL EQU CYREG_PRT0_CTL
Tx_GPS__DM0 EQU CYREG_PRT0_DM0
Tx_GPS__DM1 EQU CYREG_PRT0_DM1
Tx_GPS__DM2 EQU CYREG_PRT0_DM2
Tx_GPS__DR EQU CYREG_PRT0_DR
Tx_GPS__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_GPS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tx_GPS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_GPS__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_GPS__MASK EQU 0x40
Tx_GPS__PORT EQU 0
Tx_GPS__PRT EQU CYREG_PRT0_PRT
Tx_GPS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_GPS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_GPS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_GPS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_GPS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_GPS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_GPS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_GPS__PS EQU CYREG_PRT0_PS
Tx_GPS__SHIFT EQU 6
Tx_GPS__SLW EQU CYREG_PRT0_SLW

/* Aileron */
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Aileron_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Aileron_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Aileron_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Aileron_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Aileron_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Aileron_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Aileron_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Aileron_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Aileron_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Aileron_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Aileron_PWMUDB_genblk8_stsreg__0__POS EQU 0
Aileron_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Aileron_PWMUDB_genblk8_stsreg__1__POS EQU 1
Aileron_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Aileron_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Aileron_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Aileron_PWMUDB_genblk8_stsreg__2__POS EQU 2
Aileron_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Aileron_PWMUDB_genblk8_stsreg__3__POS EQU 3
Aileron_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Aileron_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Aileron_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Aileron_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Aileron_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Aileron_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Aileron_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Aileron_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Aileron_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Aileron_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Aileron_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Aileron_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Aileron_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Aileron_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Aileron_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Aileron_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Aileron_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Aileron_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Aileron_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Aileron_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Aileron_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Aileron_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Aileron_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Aileron_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Aileron_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Aileron_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Aileron_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Aileron_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Aileron_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Aileron_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Int_AGM */
Int_AGM__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Int_AGM__0__MASK EQU 0x10
Int_AGM__0__PC EQU CYREG_PRT2_PC4
Int_AGM__0__PORT EQU 2
Int_AGM__0__SHIFT EQU 4
Int_AGM__AG EQU CYREG_PRT2_AG
Int_AGM__AMUX EQU CYREG_PRT2_AMUX
Int_AGM__BIE EQU CYREG_PRT2_BIE
Int_AGM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Int_AGM__BYP EQU CYREG_PRT2_BYP
Int_AGM__CTL EQU CYREG_PRT2_CTL
Int_AGM__DM0 EQU CYREG_PRT2_DM0
Int_AGM__DM1 EQU CYREG_PRT2_DM1
Int_AGM__DM2 EQU CYREG_PRT2_DM2
Int_AGM__DR EQU CYREG_PRT2_DR
Int_AGM__INP_DIS EQU CYREG_PRT2_INP_DIS
Int_AGM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Int_AGM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Int_AGM__LCD_EN EQU CYREG_PRT2_LCD_EN
Int_AGM__MASK EQU 0x10
Int_AGM__PORT EQU 2
Int_AGM__PRT EQU CYREG_PRT2_PRT
Int_AGM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Int_AGM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Int_AGM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Int_AGM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Int_AGM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Int_AGM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Int_AGM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Int_AGM__PS EQU CYREG_PRT2_PS
Int_AGM__SHIFT EQU 4
Int_AGM__SLW EQU CYREG_PRT2_SLW

/* PPS_GPS */
PPS_GPS__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
PPS_GPS__0__MASK EQU 0x20
PPS_GPS__0__PC EQU CYREG_PRT0_PC5
PPS_GPS__0__PORT EQU 0
PPS_GPS__0__SHIFT EQU 5
PPS_GPS__AG EQU CYREG_PRT0_AG
PPS_GPS__AMUX EQU CYREG_PRT0_AMUX
PPS_GPS__BIE EQU CYREG_PRT0_BIE
PPS_GPS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PPS_GPS__BYP EQU CYREG_PRT0_BYP
PPS_GPS__CTL EQU CYREG_PRT0_CTL
PPS_GPS__DM0 EQU CYREG_PRT0_DM0
PPS_GPS__DM1 EQU CYREG_PRT0_DM1
PPS_GPS__DM2 EQU CYREG_PRT0_DM2
PPS_GPS__DR EQU CYREG_PRT0_DR
PPS_GPS__INP_DIS EQU CYREG_PRT0_INP_DIS
PPS_GPS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PPS_GPS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PPS_GPS__LCD_EN EQU CYREG_PRT0_LCD_EN
PPS_GPS__MASK EQU 0x20
PPS_GPS__PORT EQU 0
PPS_GPS__PRT EQU CYREG_PRT0_PRT
PPS_GPS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PPS_GPS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PPS_GPS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PPS_GPS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PPS_GPS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PPS_GPS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PPS_GPS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PPS_GPS__PS EQU CYREG_PRT0_PS
PPS_GPS__SHIFT EQU 5
PPS_GPS__SLW EQU CYREG_PRT0_SLW

/* Rx_HC12 */
Rx_HC12__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_HC12__0__MASK EQU 0x40
Rx_HC12__0__PC EQU CYREG_PRT12_PC6
Rx_HC12__0__PORT EQU 12
Rx_HC12__0__SHIFT EQU 6
Rx_HC12__AG EQU CYREG_PRT12_AG
Rx_HC12__BIE EQU CYREG_PRT12_BIE
Rx_HC12__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_HC12__BYP EQU CYREG_PRT12_BYP
Rx_HC12__DM0 EQU CYREG_PRT12_DM0
Rx_HC12__DM1 EQU CYREG_PRT12_DM1
Rx_HC12__DM2 EQU CYREG_PRT12_DM2
Rx_HC12__DR EQU CYREG_PRT12_DR
Rx_HC12__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_HC12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_HC12__MASK EQU 0x40
Rx_HC12__PORT EQU 12
Rx_HC12__PRT EQU CYREG_PRT12_PRT
Rx_HC12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_HC12__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_HC12__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_HC12__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_HC12__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_HC12__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_HC12__PS EQU CYREG_PRT12_PS
Rx_HC12__SHIFT EQU 6
Rx_HC12__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_HC12__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_HC12__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_HC12__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_HC12__SLW EQU CYREG_PRT12_SLW

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x02
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x02
Timer_1_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Tx_HC12 */
Tx_HC12__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_HC12__0__MASK EQU 0x80
Tx_HC12__0__PC EQU CYREG_PRT12_PC7
Tx_HC12__0__PORT EQU 12
Tx_HC12__0__SHIFT EQU 7
Tx_HC12__AG EQU CYREG_PRT12_AG
Tx_HC12__BIE EQU CYREG_PRT12_BIE
Tx_HC12__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_HC12__BYP EQU CYREG_PRT12_BYP
Tx_HC12__DM0 EQU CYREG_PRT12_DM0
Tx_HC12__DM1 EQU CYREG_PRT12_DM1
Tx_HC12__DM2 EQU CYREG_PRT12_DM2
Tx_HC12__DR EQU CYREG_PRT12_DR
Tx_HC12__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_HC12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_HC12__MASK EQU 0x80
Tx_HC12__PORT EQU 12
Tx_HC12__PRT EQU CYREG_PRT12_PRT
Tx_HC12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_HC12__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_HC12__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_HC12__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_HC12__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_HC12__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_HC12__PS EQU CYREG_PRT12_PS
Tx_HC12__SHIFT EQU 7
Tx_HC12__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_HC12__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_HC12__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_HC12__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_HC12__SLW EQU CYREG_PRT12_SLW

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC0_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

/* UART_GPS */
UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_GPS_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_GPS_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_GPS_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_GPS_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UART_GPS_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_GPS_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UART_GPS_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_GPS_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_GPS_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_GPS_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UART_GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_GPS_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_GPS_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_GPS_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_GPS_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_GPS_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_GPS_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_GPS_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_GPS_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_GPS_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_GPS_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_GPS_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_GPS_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_GPS_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_GPS_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_GPS_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_GPS_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_GPS_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_GPS_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_GPS_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_GPS_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_GPS_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_GPS_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_GPS_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_GPS_BUART_sRX_RxSts__3__POS EQU 3
UART_GPS_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_GPS_BUART_sRX_RxSts__4__POS EQU 4
UART_GPS_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_GPS_BUART_sRX_RxSts__5__POS EQU 5
UART_GPS_BUART_sRX_RxSts__MASK EQU 0x38
UART_GPS_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_GPS_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_GPS_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_GPS_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_GPS_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_GPS_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_GPS_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_GPS_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_GPS_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_GPS_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_GPS_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_GPS_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_GPS_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_GPS_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_GPS_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_GPS_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_GPS_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_GPS_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_GPS_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_GPS_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_GPS_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_GPS_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_GPS_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_GPS_BUART_sTX_TxSts__0__POS EQU 0
UART_GPS_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_GPS_BUART_sTX_TxSts__1__POS EQU 1
UART_GPS_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_GPS_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_GPS_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_GPS_BUART_sTX_TxSts__2__POS EQU 2
UART_GPS_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_GPS_BUART_sTX_TxSts__3__POS EQU 3
UART_GPS_BUART_sTX_TxSts__MASK EQU 0x0F
UART_GPS_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_GPS_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_GPS_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_GPS_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_GPS_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_GPS_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_GPS_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_GPS_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_GPS_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_GPS_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_GPS_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_GPS_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_GPS_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_GPS_TXInternalInterrupt__INTC_MASK EQU 0x08
UART_GPS_TXInternalInterrupt__INTC_NUMBER EQU 3
UART_GPS_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_GPS_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_GPS_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_GPS_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* emFile_1 */
emFile_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
emFile_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
emFile_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
emFile_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_1_Clock_1__INDEX EQU 0x01
emFile_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_1_Clock_1__PM_ACT_MSK EQU 0x02
emFile_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_1_Clock_1__PM_STBY_MSK EQU 0x02
emFile_1_miso0__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
emFile_1_miso0__0__MASK EQU 0x40
emFile_1_miso0__0__PC EQU CYREG_PRT3_PC6
emFile_1_miso0__0__PORT EQU 3
emFile_1_miso0__0__SHIFT EQU 6
emFile_1_miso0__AG EQU CYREG_PRT3_AG
emFile_1_miso0__AMUX EQU CYREG_PRT3_AMUX
emFile_1_miso0__BIE EQU CYREG_PRT3_BIE
emFile_1_miso0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
emFile_1_miso0__BYP EQU CYREG_PRT3_BYP
emFile_1_miso0__CTL EQU CYREG_PRT3_CTL
emFile_1_miso0__DM0 EQU CYREG_PRT3_DM0
emFile_1_miso0__DM1 EQU CYREG_PRT3_DM1
emFile_1_miso0__DM2 EQU CYREG_PRT3_DM2
emFile_1_miso0__DR EQU CYREG_PRT3_DR
emFile_1_miso0__INP_DIS EQU CYREG_PRT3_INP_DIS
emFile_1_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
emFile_1_miso0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
emFile_1_miso0__LCD_EN EQU CYREG_PRT3_LCD_EN
emFile_1_miso0__MASK EQU 0x40
emFile_1_miso0__PORT EQU 3
emFile_1_miso0__PRT EQU CYREG_PRT3_PRT
emFile_1_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
emFile_1_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
emFile_1_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
emFile_1_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
emFile_1_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
emFile_1_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
emFile_1_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
emFile_1_miso0__PS EQU CYREG_PRT3_PS
emFile_1_miso0__SHIFT EQU 6
emFile_1_miso0__SLW EQU CYREG_PRT3_SLW
emFile_1_mosi0__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
emFile_1_mosi0__0__MASK EQU 0x10
emFile_1_mosi0__0__PC EQU CYREG_PRT3_PC4
emFile_1_mosi0__0__PORT EQU 3
emFile_1_mosi0__0__SHIFT EQU 4
emFile_1_mosi0__AG EQU CYREG_PRT3_AG
emFile_1_mosi0__AMUX EQU CYREG_PRT3_AMUX
emFile_1_mosi0__BIE EQU CYREG_PRT3_BIE
emFile_1_mosi0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
emFile_1_mosi0__BYP EQU CYREG_PRT3_BYP
emFile_1_mosi0__CTL EQU CYREG_PRT3_CTL
emFile_1_mosi0__DM0 EQU CYREG_PRT3_DM0
emFile_1_mosi0__DM1 EQU CYREG_PRT3_DM1
emFile_1_mosi0__DM2 EQU CYREG_PRT3_DM2
emFile_1_mosi0__DR EQU CYREG_PRT3_DR
emFile_1_mosi0__INP_DIS EQU CYREG_PRT3_INP_DIS
emFile_1_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
emFile_1_mosi0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
emFile_1_mosi0__LCD_EN EQU CYREG_PRT3_LCD_EN
emFile_1_mosi0__MASK EQU 0x10
emFile_1_mosi0__PORT EQU 3
emFile_1_mosi0__PRT EQU CYREG_PRT3_PRT
emFile_1_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
emFile_1_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
emFile_1_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
emFile_1_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
emFile_1_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
emFile_1_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
emFile_1_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
emFile_1_mosi0__PS EQU CYREG_PRT3_PS
emFile_1_mosi0__SHIFT EQU 4
emFile_1_mosi0__SLW EQU CYREG_PRT3_SLW
emFile_1_sclk0__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
emFile_1_sclk0__0__MASK EQU 0x20
emFile_1_sclk0__0__PC EQU CYREG_PRT3_PC5
emFile_1_sclk0__0__PORT EQU 3
emFile_1_sclk0__0__SHIFT EQU 5
emFile_1_sclk0__AG EQU CYREG_PRT3_AG
emFile_1_sclk0__AMUX EQU CYREG_PRT3_AMUX
emFile_1_sclk0__BIE EQU CYREG_PRT3_BIE
emFile_1_sclk0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
emFile_1_sclk0__BYP EQU CYREG_PRT3_BYP
emFile_1_sclk0__CTL EQU CYREG_PRT3_CTL
emFile_1_sclk0__DM0 EQU CYREG_PRT3_DM0
emFile_1_sclk0__DM1 EQU CYREG_PRT3_DM1
emFile_1_sclk0__DM2 EQU CYREG_PRT3_DM2
emFile_1_sclk0__DR EQU CYREG_PRT3_DR
emFile_1_sclk0__INP_DIS EQU CYREG_PRT3_INP_DIS
emFile_1_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
emFile_1_sclk0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
emFile_1_sclk0__LCD_EN EQU CYREG_PRT3_LCD_EN
emFile_1_sclk0__MASK EQU 0x20
emFile_1_sclk0__PORT EQU 3
emFile_1_sclk0__PRT EQU CYREG_PRT3_PRT
emFile_1_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
emFile_1_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
emFile_1_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
emFile_1_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
emFile_1_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
emFile_1_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
emFile_1_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
emFile_1_sclk0__PS EQU CYREG_PRT3_PS
emFile_1_sclk0__SHIFT EQU 5
emFile_1_sclk0__SLW EQU CYREG_PRT3_SLW
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
emFile_1_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_1_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_1_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_1_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_1_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB02_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB02_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB02_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB02_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB02_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB02_F1
emFile_1_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_1_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_1_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_1_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
emFile_1_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_1_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_1_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_1_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_1_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB00_MSK
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB00_ST
emFile_1_SPI0_CS__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
emFile_1_SPI0_CS__0__MASK EQU 0x08
emFile_1_SPI0_CS__0__PC EQU CYREG_PRT3_PC3
emFile_1_SPI0_CS__0__PORT EQU 3
emFile_1_SPI0_CS__0__SHIFT EQU 3
emFile_1_SPI0_CS__AG EQU CYREG_PRT3_AG
emFile_1_SPI0_CS__AMUX EQU CYREG_PRT3_AMUX
emFile_1_SPI0_CS__BIE EQU CYREG_PRT3_BIE
emFile_1_SPI0_CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
emFile_1_SPI0_CS__BYP EQU CYREG_PRT3_BYP
emFile_1_SPI0_CS__CTL EQU CYREG_PRT3_CTL
emFile_1_SPI0_CS__DM0 EQU CYREG_PRT3_DM0
emFile_1_SPI0_CS__DM1 EQU CYREG_PRT3_DM1
emFile_1_SPI0_CS__DM2 EQU CYREG_PRT3_DM2
emFile_1_SPI0_CS__DR EQU CYREG_PRT3_DR
emFile_1_SPI0_CS__INP_DIS EQU CYREG_PRT3_INP_DIS
emFile_1_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
emFile_1_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
emFile_1_SPI0_CS__LCD_EN EQU CYREG_PRT3_LCD_EN
emFile_1_SPI0_CS__MASK EQU 0x08
emFile_1_SPI0_CS__PORT EQU 3
emFile_1_SPI0_CS__PRT EQU CYREG_PRT3_PRT
emFile_1_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
emFile_1_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
emFile_1_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
emFile_1_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
emFile_1_SPI0_CS__PS EQU CYREG_PRT3_PS
emFile_1_SPI0_CS__SHIFT EQU 3
emFile_1_SPI0_CS__SLW EQU CYREG_PRT3_SLW

/* Reset_AGM */
Reset_AGM__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Reset_AGM__0__MASK EQU 0x08
Reset_AGM__0__PC EQU CYREG_PRT2_PC3
Reset_AGM__0__PORT EQU 2
Reset_AGM__0__SHIFT EQU 3
Reset_AGM__AG EQU CYREG_PRT2_AG
Reset_AGM__AMUX EQU CYREG_PRT2_AMUX
Reset_AGM__BIE EQU CYREG_PRT2_BIE
Reset_AGM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Reset_AGM__BYP EQU CYREG_PRT2_BYP
Reset_AGM__CTL EQU CYREG_PRT2_CTL
Reset_AGM__DM0 EQU CYREG_PRT2_DM0
Reset_AGM__DM1 EQU CYREG_PRT2_DM1
Reset_AGM__DM2 EQU CYREG_PRT2_DM2
Reset_AGM__DR EQU CYREG_PRT2_DR
Reset_AGM__INP_DIS EQU CYREG_PRT2_INP_DIS
Reset_AGM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Reset_AGM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Reset_AGM__LCD_EN EQU CYREG_PRT2_LCD_EN
Reset_AGM__MASK EQU 0x08
Reset_AGM__PORT EQU 2
Reset_AGM__PRT EQU CYREG_PRT2_PRT
Reset_AGM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Reset_AGM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Reset_AGM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Reset_AGM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Reset_AGM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Reset_AGM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Reset_AGM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Reset_AGM__PS EQU CYREG_PRT2_PS
Reset_AGM__SHIFT EQU 3
Reset_AGM__SLW EQU CYREG_PRT2_SLW

/* UART_HC12 */
UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_HC12_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_HC12_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_HC12_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_HC12_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_HC12_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_HC12_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_HC12_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_HC12_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_HC12_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_HC12_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_HC12_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_HC12_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_HC12_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_HC12_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_HC12_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_HC12_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_HC12_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_HC12_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_HC12_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_HC12_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_HC12_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_HC12_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_HC12_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_HC12_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_HC12_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_HC12_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_HC12_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_HC12_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_HC12_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_HC12_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_HC12_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_HC12_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_HC12_BUART_sRX_RxSts__3__POS EQU 3
UART_HC12_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_HC12_BUART_sRX_RxSts__4__POS EQU 4
UART_HC12_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_HC12_BUART_sRX_RxSts__5__POS EQU 5
UART_HC12_BUART_sRX_RxSts__MASK EQU 0x38
UART_HC12_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_HC12_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_HC12_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_HC12_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_HC12_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_HC12_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_HC12_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_HC12_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_HC12_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_HC12_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_HC12_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_HC12_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_HC12_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_HC12_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_HC12_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_HC12_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_HC12_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_HC12_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_HC12_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_HC12_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_HC12_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_HC12_BUART_sTX_TxSts__0__POS EQU 0
UART_HC12_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_HC12_BUART_sTX_TxSts__1__POS EQU 1
UART_HC12_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_HC12_BUART_sTX_TxSts__2__POS EQU 2
UART_HC12_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_HC12_BUART_sTX_TxSts__3__POS EQU 3
UART_HC12_BUART_sTX_TxSts__MASK EQU 0x0F
UART_HC12_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_HC12_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_HC12_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_HC12_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_HC12_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_HC12_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_HC12_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_HC12_IntClock__INDEX EQU 0x04
UART_HC12_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_HC12_IntClock__PM_ACT_MSK EQU 0x10
UART_HC12_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_HC12_IntClock__PM_STBY_MSK EQU 0x10

/* BMP280_CSB */
BMP280_CSB__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
BMP280_CSB__0__MASK EQU 0x08
BMP280_CSB__0__PC EQU CYREG_PRT12_PC3
BMP280_CSB__0__PORT EQU 12
BMP280_CSB__0__SHIFT EQU 3
BMP280_CSB__AG EQU CYREG_PRT12_AG
BMP280_CSB__BIE EQU CYREG_PRT12_BIE
BMP280_CSB__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BMP280_CSB__BYP EQU CYREG_PRT12_BYP
BMP280_CSB__DM0 EQU CYREG_PRT12_DM0
BMP280_CSB__DM1 EQU CYREG_PRT12_DM1
BMP280_CSB__DM2 EQU CYREG_PRT12_DM2
BMP280_CSB__DR EQU CYREG_PRT12_DR
BMP280_CSB__INP_DIS EQU CYREG_PRT12_INP_DIS
BMP280_CSB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BMP280_CSB__MASK EQU 0x08
BMP280_CSB__PORT EQU 12
BMP280_CSB__PRT EQU CYREG_PRT12_PRT
BMP280_CSB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BMP280_CSB__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BMP280_CSB__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BMP280_CSB__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BMP280_CSB__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BMP280_CSB__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BMP280_CSB__PS EQU CYREG_PRT12_PS
BMP280_CSB__SHIFT EQU 3
BMP280_CSB__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BMP280_CSB__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BMP280_CSB__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BMP280_CSB__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BMP280_CSB__SLW EQU CYREG_PRT12_SLW

/* BMP280_SCL */
BMP280_SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
BMP280_SCL__0__MASK EQU 0x04
BMP280_SCL__0__PC EQU CYREG_PRT12_PC2
BMP280_SCL__0__PORT EQU 12
BMP280_SCL__0__SHIFT EQU 2
BMP280_SCL__AG EQU CYREG_PRT12_AG
BMP280_SCL__BIE EQU CYREG_PRT12_BIE
BMP280_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BMP280_SCL__BYP EQU CYREG_PRT12_BYP
BMP280_SCL__DM0 EQU CYREG_PRT12_DM0
BMP280_SCL__DM1 EQU CYREG_PRT12_DM1
BMP280_SCL__DM2 EQU CYREG_PRT12_DM2
BMP280_SCL__DR EQU CYREG_PRT12_DR
BMP280_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
BMP280_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BMP280_SCL__MASK EQU 0x04
BMP280_SCL__PORT EQU 12
BMP280_SCL__PRT EQU CYREG_PRT12_PRT
BMP280_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BMP280_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BMP280_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BMP280_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BMP280_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BMP280_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BMP280_SCL__PS EQU CYREG_PRT12_PS
BMP280_SCL__SHIFT EQU 2
BMP280_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BMP280_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BMP280_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BMP280_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BMP280_SCL__SLW EQU CYREG_PRT12_SLW

/* BMP280_SDI */
BMP280_SDI__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
BMP280_SDI__0__MASK EQU 0x20
BMP280_SDI__0__PC EQU CYREG_PRT12_PC5
BMP280_SDI__0__PORT EQU 12
BMP280_SDI__0__SHIFT EQU 5
BMP280_SDI__AG EQU CYREG_PRT12_AG
BMP280_SDI__BIE EQU CYREG_PRT12_BIE
BMP280_SDI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BMP280_SDI__BYP EQU CYREG_PRT12_BYP
BMP280_SDI__DM0 EQU CYREG_PRT12_DM0
BMP280_SDI__DM1 EQU CYREG_PRT12_DM1
BMP280_SDI__DM2 EQU CYREG_PRT12_DM2
BMP280_SDI__DR EQU CYREG_PRT12_DR
BMP280_SDI__INP_DIS EQU CYREG_PRT12_INP_DIS
BMP280_SDI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BMP280_SDI__MASK EQU 0x20
BMP280_SDI__PORT EQU 12
BMP280_SDI__PRT EQU CYREG_PRT12_PRT
BMP280_SDI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BMP280_SDI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BMP280_SDI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BMP280_SDI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BMP280_SDI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BMP280_SDI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BMP280_SDI__PS EQU CYREG_PRT12_PS
BMP280_SDI__SHIFT EQU 5
BMP280_SDI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BMP280_SDI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BMP280_SDI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BMP280_SDI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BMP280_SDI__SLW EQU CYREG_PRT12_SLW

/* BNO055_scl */
BNO055_scl__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
BNO055_scl__0__MASK EQU 0x01
BNO055_scl__0__PC EQU CYREG_PRT12_PC0
BNO055_scl__0__PORT EQU 12
BNO055_scl__0__SHIFT EQU 0
BNO055_scl__AG EQU CYREG_PRT12_AG
BNO055_scl__BIE EQU CYREG_PRT12_BIE
BNO055_scl__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BNO055_scl__BYP EQU CYREG_PRT12_BYP
BNO055_scl__DM0 EQU CYREG_PRT12_DM0
BNO055_scl__DM1 EQU CYREG_PRT12_DM1
BNO055_scl__DM2 EQU CYREG_PRT12_DM2
BNO055_scl__DR EQU CYREG_PRT12_DR
BNO055_scl__INP_DIS EQU CYREG_PRT12_INP_DIS
BNO055_scl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BNO055_scl__MASK EQU 0x01
BNO055_scl__PORT EQU 12
BNO055_scl__PRT EQU CYREG_PRT12_PRT
BNO055_scl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BNO055_scl__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BNO055_scl__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BNO055_scl__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BNO055_scl__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BNO055_scl__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BNO055_scl__PS EQU CYREG_PRT12_PS
BNO055_scl__SHIFT EQU 0
BNO055_scl__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BNO055_scl__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BNO055_scl__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BNO055_scl__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BNO055_scl__SLW EQU CYREG_PRT12_SLW

/* BNO055_sda */
BNO055_sda__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
BNO055_sda__0__MASK EQU 0x02
BNO055_sda__0__PC EQU CYREG_PRT12_PC1
BNO055_sda__0__PORT EQU 12
BNO055_sda__0__SHIFT EQU 1
BNO055_sda__AG EQU CYREG_PRT12_AG
BNO055_sda__BIE EQU CYREG_PRT12_BIE
BNO055_sda__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BNO055_sda__BYP EQU CYREG_PRT12_BYP
BNO055_sda__DM0 EQU CYREG_PRT12_DM0
BNO055_sda__DM1 EQU CYREG_PRT12_DM1
BNO055_sda__DM2 EQU CYREG_PRT12_DM2
BNO055_sda__DR EQU CYREG_PRT12_DR
BNO055_sda__INP_DIS EQU CYREG_PRT12_INP_DIS
BNO055_sda__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BNO055_sda__MASK EQU 0x02
BNO055_sda__PORT EQU 12
BNO055_sda__PRT EQU CYREG_PRT12_PRT
BNO055_sda__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BNO055_sda__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BNO055_sda__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BNO055_sda__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BNO055_sda__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BNO055_sda__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BNO055_sda__PS EQU CYREG_PRT12_PS
BNO055_sda__SHIFT EQU 1
BNO055_sda__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BNO055_sda__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BNO055_sda__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BNO055_sda__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BNO055_sda__SLW EQU CYREG_PRT12_SLW

/* Stabilizer */
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Stabilizer_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Stabilizer_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Stabilizer_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Stabilizer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Stabilizer_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Stabilizer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Stabilizer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Stabilizer_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Stabilizer_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Stabilizer_PWMUDB_genblk8_stsreg__0__POS EQU 0
Stabilizer_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Stabilizer_PWMUDB_genblk8_stsreg__1__POS EQU 1
Stabilizer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Stabilizer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Stabilizer_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Stabilizer_PWMUDB_genblk8_stsreg__2__POS EQU 2
Stabilizer_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Stabilizer_PWMUDB_genblk8_stsreg__3__POS EQU 3
Stabilizer_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Stabilizer_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Stabilizer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Stabilizer_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Stabilizer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Stabilizer_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Stabilizer_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Stabilizer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Stabilizer_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Stabilizer_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Stabilizer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Stabilizer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Stabilizer_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Stabilizer_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Stabilizer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Stabilizer_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Stabilizer_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Stabilizer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Stabilizer_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Stabilizer_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Stabilizer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Stabilizer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Stabilizer_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Stabilizer_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* Motor_Speed */
Motor_Speed_Output__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Motor_Speed_Output__0__MASK EQU 0x08
Motor_Speed_Output__0__PC EQU CYREG_IO_PC_PRT15_PC3
Motor_Speed_Output__0__PORT EQU 15
Motor_Speed_Output__0__SHIFT EQU 3
Motor_Speed_Output__AG EQU CYREG_PRT15_AG
Motor_Speed_Output__AMUX EQU CYREG_PRT15_AMUX
Motor_Speed_Output__BIE EQU CYREG_PRT15_BIE
Motor_Speed_Output__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Motor_Speed_Output__BYP EQU CYREG_PRT15_BYP
Motor_Speed_Output__CTL EQU CYREG_PRT15_CTL
Motor_Speed_Output__DM0 EQU CYREG_PRT15_DM0
Motor_Speed_Output__DM1 EQU CYREG_PRT15_DM1
Motor_Speed_Output__DM2 EQU CYREG_PRT15_DM2
Motor_Speed_Output__DR EQU CYREG_PRT15_DR
Motor_Speed_Output__INP_DIS EQU CYREG_PRT15_INP_DIS
Motor_Speed_Output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Motor_Speed_Output__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Motor_Speed_Output__LCD_EN EQU CYREG_PRT15_LCD_EN
Motor_Speed_Output__MASK EQU 0x08
Motor_Speed_Output__PORT EQU 15
Motor_Speed_Output__PRT EQU CYREG_PRT15_PRT
Motor_Speed_Output__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Motor_Speed_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Motor_Speed_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Motor_Speed_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Motor_Speed_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Motor_Speed_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Motor_Speed_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Motor_Speed_Output__PS EQU CYREG_PRT15_PS
Motor_Speed_Output__SHIFT EQU 3
Motor_Speed_Output__SLW EQU CYREG_PRT15_SLW
Motor_Speed_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
Motor_Speed_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
Motor_Speed_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
Motor_Speed_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
Motor_Speed_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
Motor_Speed_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Motor_Speed_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Motor_Speed_PWMHW__PER0 EQU CYREG_TMR0_PER0
Motor_Speed_PWMHW__PER1 EQU CYREG_TMR0_PER1
Motor_Speed_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Motor_Speed_PWMHW__PM_ACT_MSK EQU 0x01
Motor_Speed_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Motor_Speed_PWMHW__PM_STBY_MSK EQU 0x01
Motor_Speed_PWMHW__RT0 EQU CYREG_TMR0_RT0
Motor_Speed_PWMHW__RT1 EQU CYREG_TMR0_RT1
Motor_Speed_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x05
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x20
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x20

/* Left_Aileron */
Left_Aileron__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Left_Aileron__0__MASK EQU 0x02
Left_Aileron__0__PC EQU CYREG_IO_PC_PRT15_PC1
Left_Aileron__0__PORT EQU 15
Left_Aileron__0__SHIFT EQU 1
Left_Aileron__AG EQU CYREG_PRT15_AG
Left_Aileron__AMUX EQU CYREG_PRT15_AMUX
Left_Aileron__BIE EQU CYREG_PRT15_BIE
Left_Aileron__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Left_Aileron__BYP EQU CYREG_PRT15_BYP
Left_Aileron__CTL EQU CYREG_PRT15_CTL
Left_Aileron__DM0 EQU CYREG_PRT15_DM0
Left_Aileron__DM1 EQU CYREG_PRT15_DM1
Left_Aileron__DM2 EQU CYREG_PRT15_DM2
Left_Aileron__DR EQU CYREG_PRT15_DR
Left_Aileron__INP_DIS EQU CYREG_PRT15_INP_DIS
Left_Aileron__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Left_Aileron__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Left_Aileron__LCD_EN EQU CYREG_PRT15_LCD_EN
Left_Aileron__MASK EQU 0x02
Left_Aileron__PORT EQU 15
Left_Aileron__PRT EQU CYREG_PRT15_PRT
Left_Aileron__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Left_Aileron__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Left_Aileron__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Left_Aileron__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Left_Aileron__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Left_Aileron__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Left_Aileron__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Left_Aileron__PS EQU CYREG_PRT15_PS
Left_Aileron__SHIFT EQU 1
Left_Aileron__SLW EQU CYREG_PRT15_SLW

/* SPI_Altitude */
SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SPI_Altitude_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SPI_Altitude_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SPI_Altitude_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SPI_Altitude_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SPI_Altitude_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SPI_Altitude_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SPI_Altitude_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPI_Altitude_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
SPI_Altitude_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SPI_Altitude_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
SPI_Altitude_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SPI_Altitude_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI_Altitude_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI_Altitude_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
SPI_Altitude_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPI_Altitude_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPI_Altitude_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
SPI_Altitude_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI_Altitude_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI_Altitude_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPI_Altitude_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
SPI_Altitude_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
SPI_Altitude_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
SPI_Altitude_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPI_Altitude_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPI_Altitude_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_Altitude_BSPIM_RxStsReg__4__POS EQU 4
SPI_Altitude_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_Altitude_BSPIM_RxStsReg__5__POS EQU 5
SPI_Altitude_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_Altitude_BSPIM_RxStsReg__6__POS EQU 6
SPI_Altitude_BSPIM_RxStsReg__MASK EQU 0x70
SPI_Altitude_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPI_Altitude_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPI_Altitude_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
SPI_Altitude_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
SPI_Altitude_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB14_A0
SPI_Altitude_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB14_A1
SPI_Altitude_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
SPI_Altitude_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB14_D0
SPI_Altitude_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB14_D1
SPI_Altitude_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SPI_Altitude_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
SPI_Altitude_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB14_F0
SPI_Altitude_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB14_F1
SPI_Altitude_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_Altitude_BSPIM_TxStsReg__0__POS EQU 0
SPI_Altitude_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_Altitude_BSPIM_TxStsReg__1__POS EQU 1
SPI_Altitude_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI_Altitude_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPI_Altitude_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_Altitude_BSPIM_TxStsReg__2__POS EQU 2
SPI_Altitude_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_Altitude_BSPIM_TxStsReg__3__POS EQU 3
SPI_Altitude_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_Altitude_BSPIM_TxStsReg__4__POS EQU 4
SPI_Altitude_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_Altitude_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPI_Altitude_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI_Altitude_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SPI_Altitude_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPI_Altitude_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPI_Altitude_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPI_Altitude_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_Altitude_IntClock__INDEX EQU 0x02
SPI_Altitude_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_Altitude_IntClock__PM_ACT_MSK EQU 0x04
SPI_Altitude_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_Altitude_IntClock__PM_STBY_MSK EQU 0x04
SPI_Altitude_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_Altitude_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_Altitude_RxInternalInterrupt__INTC_MASK EQU 0x01
SPI_Altitude_RxInternalInterrupt__INTC_NUMBER EQU 0
SPI_Altitude_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPI_Altitude_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SPI_Altitude_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_Altitude_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPI_Altitude_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_Altitude_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_Altitude_TxInternalInterrupt__INTC_MASK EQU 0x02
SPI_Altitude_TxInternalInterrupt__INTC_NUMBER EQU 1
SPI_Altitude_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPI_Altitude_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SPI_Altitude_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_Altitude_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Right_Aileron */
Right_Aileron__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Right_Aileron__0__MASK EQU 0x01
Right_Aileron__0__PC EQU CYREG_PRT3_PC0
Right_Aileron__0__PORT EQU 3
Right_Aileron__0__SHIFT EQU 0
Right_Aileron__AG EQU CYREG_PRT3_AG
Right_Aileron__AMUX EQU CYREG_PRT3_AMUX
Right_Aileron__BIE EQU CYREG_PRT3_BIE
Right_Aileron__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Right_Aileron__BYP EQU CYREG_PRT3_BYP
Right_Aileron__CTL EQU CYREG_PRT3_CTL
Right_Aileron__DM0 EQU CYREG_PRT3_DM0
Right_Aileron__DM1 EQU CYREG_PRT3_DM1
Right_Aileron__DM2 EQU CYREG_PRT3_DM2
Right_Aileron__DR EQU CYREG_PRT3_DR
Right_Aileron__INP_DIS EQU CYREG_PRT3_INP_DIS
Right_Aileron__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Right_Aileron__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Right_Aileron__LCD_EN EQU CYREG_PRT3_LCD_EN
Right_Aileron__MASK EQU 0x01
Right_Aileron__PORT EQU 3
Right_Aileron__PRT EQU CYREG_PRT3_PRT
Right_Aileron__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Right_Aileron__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Right_Aileron__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Right_Aileron__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Right_Aileron__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Right_Aileron__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Right_Aileron__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Right_Aileron__PS EQU CYREG_PRT3_PS
Right_Aileron__SHIFT EQU 0
Right_Aileron__SLW EQU CYREG_PRT3_SLW

/* Clock_UART_GPS */
Clock_UART_GPS__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_UART_GPS__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_UART_GPS__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_UART_GPS__CFG2_SRC_SEL_MASK EQU 0x07
Clock_UART_GPS__INDEX EQU 0x00
Clock_UART_GPS__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_UART_GPS__PM_ACT_MSK EQU 0x01
Clock_UART_GPS__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_UART_GPS__PM_STBY_MSK EQU 0x01

/* I2C_Orientation */
I2C_Orientation_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_Orientation_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_Orientation_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_Orientation_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_Orientation_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_Orientation_I2C_FF__D EQU CYREG_I2C_D
I2C_Orientation_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_Orientation_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_Orientation_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_Orientation_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_Orientation_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_Orientation_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_Orientation_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_Orientation_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_Orientation_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_Orientation_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_Orientation_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_Orientation_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_Orientation_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_Orientation_I2C_IRQ__INTC_NUMBER EQU 15
I2C_Orientation_I2C_IRQ__INTC_PRIOR_NUM EQU 4
I2C_Orientation_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_Orientation_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_Orientation_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Left_Stabilizer */
Left_Stabilizer__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Left_Stabilizer__0__MASK EQU 0x04
Left_Stabilizer__0__PC EQU CYREG_IO_PC_PRT15_PC2
Left_Stabilizer__0__PORT EQU 15
Left_Stabilizer__0__SHIFT EQU 2
Left_Stabilizer__AG EQU CYREG_PRT15_AG
Left_Stabilizer__AMUX EQU CYREG_PRT15_AMUX
Left_Stabilizer__BIE EQU CYREG_PRT15_BIE
Left_Stabilizer__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Left_Stabilizer__BYP EQU CYREG_PRT15_BYP
Left_Stabilizer__CTL EQU CYREG_PRT15_CTL
Left_Stabilizer__DM0 EQU CYREG_PRT15_DM0
Left_Stabilizer__DM1 EQU CYREG_PRT15_DM1
Left_Stabilizer__DM2 EQU CYREG_PRT15_DM2
Left_Stabilizer__DR EQU CYREG_PRT15_DR
Left_Stabilizer__INP_DIS EQU CYREG_PRT15_INP_DIS
Left_Stabilizer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Left_Stabilizer__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Left_Stabilizer__LCD_EN EQU CYREG_PRT15_LCD_EN
Left_Stabilizer__MASK EQU 0x04
Left_Stabilizer__PORT EQU 15
Left_Stabilizer__PRT EQU CYREG_PRT15_PRT
Left_Stabilizer__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Left_Stabilizer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Left_Stabilizer__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Left_Stabilizer__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Left_Stabilizer__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Left_Stabilizer__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Left_Stabilizer__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Left_Stabilizer__PS EQU CYREG_PRT15_PS
Left_Stabilizer__SHIFT EQU 2
Left_Stabilizer__SLW EQU CYREG_PRT15_SLW

/* Counter_Duration */
Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Counter_Duration_CounterUDB_sC24_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Counter_Duration_CounterUDB_sC24_counterdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
Counter_Duration_CounterUDB_sC24_counterdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
Counter_Duration_CounterUDB_sC24_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Counter_Duration_CounterUDB_sC24_counterdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
Counter_Duration_CounterUDB_sC24_counterdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
Counter_Duration_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_Duration_CounterUDB_sC24_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Counter_Duration_CounterUDB_sC24_counterdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
Counter_Duration_CounterUDB_sC24_counterdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
Counter_Duration_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_Duration_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Counter_Duration_CounterUDB_sC24_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Counter_Duration_CounterUDB_sC24_counterdp_u1__A0_REG EQU CYREG_B0_UDB04_A0
Counter_Duration_CounterUDB_sC24_counterdp_u1__A1_REG EQU CYREG_B0_UDB04_A1
Counter_Duration_CounterUDB_sC24_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Counter_Duration_CounterUDB_sC24_counterdp_u1__D0_REG EQU CYREG_B0_UDB04_D0
Counter_Duration_CounterUDB_sC24_counterdp_u1__D1_REG EQU CYREG_B0_UDB04_D1
Counter_Duration_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Counter_Duration_CounterUDB_sC24_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Counter_Duration_CounterUDB_sC24_counterdp_u1__F0_REG EQU CYREG_B0_UDB04_F0
Counter_Duration_CounterUDB_sC24_counterdp_u1__F1_REG EQU CYREG_B0_UDB04_F1
Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Counter_Duration_CounterUDB_sC24_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Counter_Duration_CounterUDB_sC24_counterdp_u2__A0_REG EQU CYREG_B0_UDB05_A0
Counter_Duration_CounterUDB_sC24_counterdp_u2__A1_REG EQU CYREG_B0_UDB05_A1
Counter_Duration_CounterUDB_sC24_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Counter_Duration_CounterUDB_sC24_counterdp_u2__D0_REG EQU CYREG_B0_UDB05_D0
Counter_Duration_CounterUDB_sC24_counterdp_u2__D1_REG EQU CYREG_B0_UDB05_D1
Counter_Duration_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Counter_Duration_CounterUDB_sC24_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Counter_Duration_CounterUDB_sC24_counterdp_u2__F0_REG EQU CYREG_B0_UDB05_F0
Counter_Duration_CounterUDB_sC24_counterdp_u2__F1_REG EQU CYREG_B0_UDB05_F1
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Counter_Duration_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_Duration_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_Duration_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_Duration_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_Duration_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Counter_Duration_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Counter_Duration_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_Duration_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_Duration_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_Duration_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_Duration_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_Duration_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_Duration_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_Duration_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Counter_Duration_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Counter_Duration_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* Right_Stabilizer */
Right_Stabilizer__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Right_Stabilizer__0__MASK EQU 0x02
Right_Stabilizer__0__PC EQU CYREG_PRT3_PC1
Right_Stabilizer__0__PORT EQU 3
Right_Stabilizer__0__SHIFT EQU 1
Right_Stabilizer__AG EQU CYREG_PRT3_AG
Right_Stabilizer__AMUX EQU CYREG_PRT3_AMUX
Right_Stabilizer__BIE EQU CYREG_PRT3_BIE
Right_Stabilizer__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Right_Stabilizer__BYP EQU CYREG_PRT3_BYP
Right_Stabilizer__CTL EQU CYREG_PRT3_CTL
Right_Stabilizer__DM0 EQU CYREG_PRT3_DM0
Right_Stabilizer__DM1 EQU CYREG_PRT3_DM1
Right_Stabilizer__DM2 EQU CYREG_PRT3_DM2
Right_Stabilizer__DR EQU CYREG_PRT3_DR
Right_Stabilizer__INP_DIS EQU CYREG_PRT3_INP_DIS
Right_Stabilizer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Right_Stabilizer__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Right_Stabilizer__LCD_EN EQU CYREG_PRT3_LCD_EN
Right_Stabilizer__MASK EQU 0x02
Right_Stabilizer__PORT EQU 3
Right_Stabilizer__PRT EQU CYREG_PRT3_PRT
Right_Stabilizer__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Right_Stabilizer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Right_Stabilizer__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Right_Stabilizer__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Right_Stabilizer__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Right_Stabilizer__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Right_Stabilizer__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Right_Stabilizer__PS EQU CYREG_PRT3_PS
Right_Stabilizer__SHIFT EQU 1
Right_Stabilizer__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000800F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
