# UART
1.specification given in file name UART
2.verilog HDL code is given for the uart in (.v) format
3.timing constraints (file name : timing_uart.xdc) is applied to RTL for target device xc7z020clg484 -1(zedboard) in vivado
4.for different zed board contraints will change. don't add this contraint file if you are using other vendor tools.
