Path-delay  testing: Any  one  of  several  possible  techniques  to  verify  that  signal  transitions  created  by  one
clock event will travel through a particular logic/path in a subcircuit, IC component, or system and will
reach their Ô¨Ånal steady-state values before a subsequent clock event.