<?xml version="1.0" encoding="UTF-8" ?><!-- Created from PDF via Acrobat SaveAsXML --><!-- Mapping Table version: 28-February-2003 --><TaggedPDF-doc><?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?><?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
         <dc:creator>
            <rdf:Seq>
               <rdf:li>barun</rdf:li>
            </rdf:Seq>
         </dc:creator>
         <dc:title>
            <rdf:Alt>
               <rdf:li xml:lang="x-default">Microsoft Word - FloatingPoint_AddSub_datasheet</rdf:li>
            </rdf:Alt>
         </dc:title>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:CreateDate>2009-10-29T16:17:14</xmp:CreateDate>
         <xmp:CreatorTool>PScript5.dll Version 5.2</xmp:CreatorTool>
         <xmp:ModifyDate>2009-10-29T16:17:14</xmp:ModifyDate>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Producer>GPL Ghostscript 8.15</pdf:Producer>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?><?xpacket end='r'?><Part><H3>FLOATING POINT ADD/SUB IP 
</H3><Sect><Figure><ImageData src="images/fpu_ip_softjin_addsub_only_img_0.jpg"/></Figure><P>Introduction: </P><P>Floating Point numbers are represented in IEEE 754 format in most of the DSP Processors. Floating point arithmetic is useful in applications where a large dynamic range is required or in rapid prototyping applications where the required number range has not been thoroughly investigated. </P><P>The Floating Point Adder/Subtracter IP helps designers to perform floating point addition / subtraction on FPGA represented in IEEE 754 format. </P><P>Functional Description: </P><P>A Floating point adder/ subtracter is more complicated than a floating point multiplier. Generally the addition/subtraction operation is performed in three steps namely alignment, addition and normalization. The major bottleneck is the normalization part. </P><P>In the alignment stage the smaller of the inputs is adjusted to match with the exponent of the larger mantissa. Then the inputs are added / subtracted in the addition stage and the result is adjusted to IEEE 754 standard in the normalization stage. </P><P>The present IP has additionally a comparator stage at the beginning, which swaps the numbers to avoid handling negative numbers at the later stages. </P><P>Features: </P><P>Y Available for wide range of FPGA families Y Supports Floating Point addition/subtraction Y Compliance with IEEE 754 standard Y Optimized for Speed and Latency Y Fully Synchronous design with single clock Y Compatible, Flexible and integrable with other </P><P>modules </P><P>Overview of Floating Point Numbers: </P><P>For representing real numbers most of the DSP Processors use Floating Point Numbers. The speed of floating point operations is an important measure of performance of these DSP processors. </P><P>Floating point representation: </P><P>The floating point numbers are represented using </P><Table><TR><TH>three </TH><TH>fields </TH><TH>sign, </TH><TH>exponent </TH><TH>and </TH><TH>significant </TH><TH>as </TH></TR><TR><TH>shown in fig 1. </TH><TD/><TD/><TD/><TD/></TR><TR><TH>In </TH><TD>general, </TD><TD>binary </TD><TD>floating </TD><TD>point </TD><TD>numbers </TD><TD>are </TD></TR></Table><P>stored in a signmagnitude form where the most significant bit is the sign bit, exponent is the biased exponent and 'fraction' is the significand without the most significant bit. </P><P>The exponent is biased by (2e1)1, where e is the number of bits used for exponent field. The exponents are biased so that there will be no negative exponents and the comparison of numbers will be easier. </P><P>So the value of a floating point number can be represented as </P><P>V = s X 2E X m </P><P>where s = +1 ( for positive numbers) , </P><P>orsignbit =1 s = 1 (for negative numbers) , </P><P>orsignbit =0 E = exponent – exponent bias m = 1.fraction </P><P>or </P><P>sign exponent – exponent bias </P><P>V=(1)X2 X1. fraction </P></Sect><P>SoftJin Technologies Pvt. Ltd.India: 102, 1st Floor, Mobius Tower, SJR iPark, EPIP, White Field, BANGALORE – 560 066, Karnataka, India, Tel: 918041779999, Fax: 918041157070 US: 2900 Gordon Ave, Suite 10011, Santa Clara, CA 95051, USA, Tel: (408) 7731714, Fax: (408) 7731745 Email: sales@softjin.com Web: www.softjin.com Page | 1 </P><Sect><P>IEEE 754 Format: </P><Figure><ImageData src="images/fpu_ip_softjin_addsub_only_img_0.jpg"/></Figure></Sect><Figure><ImageData src="images/fpu_ip_softjin_addsub_only_img_1.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_softjin_addsub_only_img_2.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_softjin_addsub_only_img_3.jpg"/></Figure><P>Figure 1: Floating Point Representation in IEEE 754 format </P><Sect><P>Implementation: </P></Sect><Figure><ImageData src="images/fpu_ip_softjin_addsub_only_img_4.jpg"/></Figure><P>Figure2: Implementation Blocks of FPU </P><Sect><P>Signal Table: </P></Sect><Table><TR><TH>Signal </TH><TH>Direction </TH><TH>Data Width </TH><TH>Description </TH></TR><TR><TD>InA </TD><TD>IN </TD><TD>32 </TD><TD>This is the port through which the first input is fed through. </TD></TR><TR><TD>InB </TD><TD>IN </TD><TD>32 </TD><TD>This is the port through which the second input is fed through. </TD></TR><TR><TD>CLK </TD><TD>IN </TD><TD>1 </TD><TD>This is the input port through which the entire system is synchronous with </TD></TR><TR><TD>Op </TD><TD>IN </TD><TD>1 </TD><TD>The input to this port decides the mode of arithmetic operation. 0 for addition and 1 for subtraction </TD></TR><TR><TD>SUM </TD><TD>OUT </TD><TD>32 </TD><TD>This is the port through which the output is fed out. </TD></TR></Table><P>Table 1: Signal Definition Table </P><P>SoftJin Technologies Pvt. Ltd.India: 102, 1st Floor, Mobius Tower, SJR iPark, EPIP, White Field, BANGALORE – 560 066, Karnataka, India, Tel: 918041779999, Fax: 918041157070 US: 2900 Gordon Ave, Suite 10011, Santa Clara, CA 95051, USA, Tel: (408) 7731714, Fax: (408) 7731745 Email: sales@softjin.com Web: www.softjin.com Page | 2 </P><Sect><P>Performance: </P><Figure><ImageData src="images/fpu_ip_softjin_addsub_only_img_0.jpg"/></Figure></Sect><Table><TR><TH>Device </TH><TH>Slice Count </TH><TH>Frequency (MHz) </TH></TR><TR><TD>Virtex4 (XC4VLX15SF363) </TD><TD>331 </TD><TD>201 </TD></TR><TR><TD>Virtex5 (XC5VLX30FF324) </TD><TD>361 </TD><TD>294 </TD></TR></Table><P>Table 2: FPU add/sub IP Performance table. </P><Sect><P>Verification: </P><P>The Floating point adder/subtracter IP has been verified with the following approaches: </P><Table><TR><TH>Y </TH><TD>Exhaustive Functional/Timing simulation </TD></TR><TR><TH>Y </TH><TD>Results are compared with the Ccode </TD></TR><TR><TH/><TD>generated results and Behavioral model </TD></TR><TR><TH/><TD>results. </TD></TR><TR><TH>Y </TH><TD>Emulated on Xilinx FPGA </TD></TR></Table><P>Deliverables: </P><Table><TR><TH>Y </TH><TD>Verilog Behavioral, RTL source code </TD></TR><TR><TH>Y </TH><TD>Test Benches </TD></TR><TR><TH>Y </TH><TD>Ccode for generation of test vectors </TD></TR><TR><TH>Y </TH><TD>Detailed user documentation </TD></TR></Table></Sect><P>SoftJin Technologies Pvt. Ltd.India: 102, 1st Floor, Mobius Tower, SJR iPark, EPIP, White Field, BANGALORE – 560 066, Karnataka, India, Tel: 918041779999, Fax: 918041157070 US: 2900 Gordon Ave, Suite 10011, Santa Clara, CA 95051, USA, Tel: (408) 7731714, Fax: (408) 7731745 Email: sales@softjin.com Web: www.softjin.com Page | 3 </P></Part></TaggedPDF-doc>