verilog xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/sim/design_1_v_axi4s_vid_out_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_2/sim/design_1_xlconcat_0_2.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/sim/bd_6f02.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_6f02_one_0.v" \

sv xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_6f02_arinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_6f02_rinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_6f02_awinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_6f02_winsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_6f02_binsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/sim/bd_6f02_arni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/sim/bd_6f02_rni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/sim/bd_6f02_awni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/sim/bd_6f02_wni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/sim/bd_6f02_bni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/sim/bd_6f02_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/sim/bd_6f02_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/sim/bd_6f02_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/sim/bd_6f02_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/sim/bd_6f02_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/sim/bd_6f02_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/sim/bd_6f02_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/sim/bd_6f02_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/sim/bd_6f02_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/sim/bd_6f02_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_27/sim/bd_6f02_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_28/sim/bd_6f02_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_29/sim/bd_6f02_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_30/sim/bd_6f02_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_31/sim/bd_6f02_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_32/sim/bd_6f02_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_33/sim/bd_6f02_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_34/sim/bd_6f02_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_35/sim/bd_6f02_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_36/sim/bd_6f02_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_37/sim/bd_6f02_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_38/sim/bd_6f02_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_39/sim/bd_6f02_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_40/sim/bd_6f02_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_41/sim/bd_6f02_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_42/sim/bd_6f02_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_43/sim/bd_6f02_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_44/sim/bd_6f02_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_45/sim/bd_6f02_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_46/sim/bd_6f02_m02e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_47/sim/bd_6f02_m03s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_48/sim/bd_6f02_m03arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_49/sim/bd_6f02_m03rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_50/sim/bd_6f02_m03awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_51/sim/bd_6f02_m03wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_52/sim/bd_6f02_m03bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_53/sim/bd_6f02_m03e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_54/sim/bd_6f02_m04s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_55/sim/bd_6f02_m04arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_56/sim/bd_6f02_m04rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_57/sim/bd_6f02_m04awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_58/sim/bd_6f02_m04wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_59/sim/bd_6f02_m04bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_60/sim/bd_6f02_m04e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/sim/design_1_axi_smc_1.sv" \

verilog xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_xbar_0/sim/design_1_axi_mem_intercon_imp_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/78f0/hdl/ad9280_scop_slave_lite_v2_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/78f0/hdl/ad9280_scop_master_stream_v2_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/78f0/src/ad9280_scop_adc_core.v" \
"../../../bd/design_1/ipshared/78f0/hdl/ad9280_scop.v" \
"../../../bd/design_1/ip/design_1_ad9280_scop_0_1/sim/design_1_ad9280_scop_0_1.v" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/sim/design_1_axi_mem_intercon_imp_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/sim/design_1_axi_mem_intercon_imp_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
