indicate_2_green.v,verilog,xil_defaultlib,../../../../Proyecto Base.srcs/sources_1/ip/indicate_2_green/sim/indicate_2_green.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
