// Seed: 2885414525
`define pp_4 0
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  reg   id_5;
  reg   id_6;
  always @(1) id_5 <= id_6;
  type_12 id_7 (
      .id_0(id_6),
      .id_1(1),
      .id_2(id_3),
      .id_3(1),
      .id_4(1'h0)
  );
endmodule
