<stg><name>softmax</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="9" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="45" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="46" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="64" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i7_0 = phi i5 [ 0, %0 ], [ %i7, %l_S_j_0_j6_end ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln377 = icmp eq i5 %i7_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i7 = add i5 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln377, label %.preheader2.preheader, label %l_S_j_0_j6_begin

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_0_j6_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln377"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_j_0_j6_begin:1  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i7_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_j_0_j6_begin:2  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i7_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="6">
<![CDATA[
l_S_j_0_j6_begin:3  %zext_ln380 = zext i6 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_j_0_j6_begin:4  %sub_ln380 = sub i8 %tmp_s, %zext_ln380

]]></Node>
<StgValue><ssdm name="sub_ln380"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_0_j6_begin:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j6_begin:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k4_0_0 = phi i3 [ 0, %l_S_j_0_j6_begin ], [ %add_ln379, %3 ]

]]></Node>
<StgValue><ssdm name="k4_0_0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln379 = icmp eq i3 %k4_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln379 = add i3 %k4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln379"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln379, label %l_S_j_0_j6_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="3">
<![CDATA[
:1  %zext_ln380_1 = zext i3 %k4_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln380_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln380 = add i8 %sub_ln380, %zext_ln380_1

]]></Node>
<StgValue><ssdm name="add_ln380"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
:3  %sext_ln380 = sext i8 %add_ln380 to i64

]]></Node>
<StgValue><ssdm name="sext_ln380"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v219_0_addr = getelementptr [96 x float]* %v219_0, i64 0, i64 %sext_ln380

]]></Node>
<StgValue><ssdm name="v219_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
:6  %v219_0_load = load float* %v219_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v219_0_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_0_j6_end:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str33, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j6_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln379"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v220_0_addr = getelementptr [96 x float]* %v220_0, i64 0, i64 %sext_ln380

]]></Node>
<StgValue><ssdm name="v220_0_addr"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
:6  %v219_0_load = load float* %v219_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v219_0_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store float %v219_0_load, float* %v220_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln381"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %i8_0 = phi i5 [ %i8, %l_S_j_3_j7_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i8_0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:1  %icmp_ln385 = icmp eq i5 %i8_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %i8 = add i5 %i8_0, 1

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln385, label %7, label %l_S_j_3_j7_begin

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_3_j7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str35) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln385"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_j_3_j7_begin:1  %tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i8_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_j_3_j7_begin:2  %tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i8_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
l_S_j_3_j7_begin:3  %zext_ln412 = zext i6 %tmp_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln412"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_j_3_j7_begin:4  %sub_ln412 = sub i8 %tmp_6, %zext_ln412

]]></Node>
<StgValue><ssdm name="sub_ln412"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_3_j7_begin:5  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_3_j7_begin:6  br label %6

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln419"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k5_0_0 = phi i3 [ 0, %l_S_j_3_j7_begin ], [ %add_ln389, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="k5_0_0"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %v230_0 = phi float [ 0.000000e+00, %l_S_j_3_j7_begin ], [ %select_ln393, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="v230_0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln389 = icmp eq i3 %k5_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln389 = add i3 %k5_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln389, label %.preheader1.0.preheader, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge.0:1  %zext_ln390 = zext i3 %k5_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln390"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:2  %add_ln390 = add i8 %sub_ln412, %zext_ln390

]]></Node>
<StgValue><ssdm name="add_ln390"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:3  %sext_ln390 = sext i8 %add_ln390 to i64

]]></Node>
<StgValue><ssdm name="sext_ln390"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4  %v220_0_addr_1 = getelementptr [96 x float]* %v220_0, i64 0, i64 %sext_ln390

]]></Node>
<StgValue><ssdm name="v220_0_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:5  %v220_0_load = load float* %v220_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v220_0_load"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.0.preheader:0  br label %.preheader1.0

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:5  %v220_0_load = load float* %v220_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v220_0_load"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:19  %tmp_4 = fcmp ogt float %v220_0_load, %v230_0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln389"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:6  %bitcast_ln392 = bitcast float %v220_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln392"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:7  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln392, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:8  %trunc_ln392 = trunc i32 %bitcast_ln392 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln392"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:9  %bitcast_ln392_1 = bitcast float %v230_0 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln392_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:10  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln392_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:11  %trunc_ln392_1 = trunc i32 %bitcast_ln392_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln392_1"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:12  %icmp_ln392 = icmp ne i8 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:13  %icmp_ln392_1 = icmp eq i23 %trunc_ln392, 0

]]></Node>
<StgValue><ssdm name="icmp_ln392_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:14  %or_ln392 = or i1 %icmp_ln392_1, %icmp_ln392

]]></Node>
<StgValue><ssdm name="or_ln392"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:15  %icmp_ln392_2 = icmp ne i8 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln392_2"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:16  %icmp_ln392_3 = icmp eq i23 %trunc_ln392_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln392_3"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:17  %or_ln392_1 = or i1 %icmp_ln392_3, %icmp_ln392_2

]]></Node>
<StgValue><ssdm name="or_ln392_1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:18  %and_ln392 = and i1 %or_ln392, %or_ln392_1

]]></Node>
<StgValue><ssdm name="and_ln392"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:19  %tmp_4 = fcmp ogt float %v220_0_load, %v230_0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:20  %and_ln392_1 = and i1 %and_ln392, %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln392_1"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:21  %select_ln393 = select i1 %and_ln392_1, float %v220_0_load, float %v230_0

]]></Node>
<StgValue><ssdm name="select_ln393"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:22  br label %6

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1.0:0  %v240_0 = phi float [ %v2, %5 ], [ 0.000000e+00, %.preheader1.0.preheader ]

]]></Node>
<StgValue><ssdm name="v240_0"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.0:1  %k6_0_0 = phi i3 [ %add_ln400, %5 ], [ 0, %.preheader1.0.preheader ]

]]></Node>
<StgValue><ssdm name="k6_0_0"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1.0:2  %icmp_ln400 = icmp eq i3 %k6_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.0:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1.0:4  %add_ln400 = add i3 %k6_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.0:5  br i1 %icmp_ln400, label %.preheader.0.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="3">
<![CDATA[
:1  %zext_ln401 = zext i3 %k6_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln401"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln401 = add i8 %sub_ln412, %zext_ln401

]]></Node>
<StgValue><ssdm name="add_ln401"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
:3  %sext_ln401 = sext i8 %add_ln401 to i64

]]></Node>
<StgValue><ssdm name="sext_ln401"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v220_0_addr_2 = getelementptr [96 x float]* %v220_0, i64 0, i64 %sext_ln401

]]></Node>
<StgValue><ssdm name="v220_0_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="7">
<![CDATA[
:5  %v220_0_load_1 = load float* %v220_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v220_0_load_1"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="7">
<![CDATA[
:5  %v220_0_load_1 = load float* %v220_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v220_0_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_y_assign = fsub float %v220_0_load_1, %v230_0

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_y_assign = fsub float %v220_0_load_1, %v230_0

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_y_assign = fsub float %v220_0_load_1, %v230_0

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="157" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_y_assign = fsub float %v220_0_load_1, %v230_0

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="158" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_y_assign = fsub float %v220_0_load_1, %v230_0

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="159" st_id="16" stage="25" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="160" st_id="17" stage="24" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="161" st_id="18" stage="23" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="162" st_id="19" stage="22" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="163" st_id="20" stage="21" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="164" st_id="21" stage="20" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="19" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="166" st_id="23" stage="18" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="167" st_id="24" stage="17" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="168" st_id="25" stage="16" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="169" st_id="26" stage="15" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="170" st_id="27" stage="14" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="171" st_id="28" stage="13" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="172" st_id="29" stage="12" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="173" st_id="30" stage="11" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="174" st_id="31" stage="10" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="175" st_id="32" stage="9" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="176" st_id="33" stage="8" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="177" st_id="34" stage="7" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="178" st_id="35" stage="6" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="179" st_id="36" stage="5" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="180" st_id="37" stage="4" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="181" st_id="38" stage="3" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="182" st_id="39" stage="2" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="183" st_id="40" stage="1" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8">
<![CDATA[
:7  %tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="184" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:8  store float %tmp_i_i, float* %v220_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="185" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v2 = fadd float %v240_0, %tmp_i_i

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="186" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v2 = fadd float %v240_0, %tmp_i_i

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="187" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v2 = fadd float %v240_0, %tmp_i_i

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="188" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v2 = fadd float %v240_0, %tmp_i_i

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="189" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln400"/></StgValue>
</operation>

<operation id="190" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v2 = fadd float %v240_0, %tmp_i_i

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="191" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1.0

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="192" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.0:0  %k7_0_0 = phi i3 [ %add_ln411, %4 ], [ 0, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="k7_0_0"/></StgValue>
</operation>

<operation id="193" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.0:1  %icmp_ln411 = icmp eq i3 %k7_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="194" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="195" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.0:3  %add_ln411 = add i3 %k7_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="196" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln411, label %l_S_j_3_j7_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="197" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="3">
<![CDATA[
:1  %zext_ln412_1 = zext i3 %k7_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln412_1"/></StgValue>
</operation>

<operation id="198" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln412 = add i8 %sub_ln412, %zext_ln412_1

]]></Node>
<StgValue><ssdm name="add_ln412"/></StgValue>
</operation>

<operation id="199" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
:3  %sext_ln412 = sext i8 %add_ln412 to i64

]]></Node>
<StgValue><ssdm name="sext_ln412"/></StgValue>
</operation>

<operation id="200" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v220_0_addr_3 = getelementptr [96 x float]* %v220_0, i64 0, i64 %sext_ln412

]]></Node>
<StgValue><ssdm name="v220_0_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="7">
<![CDATA[
:5  %v220_0_load_2 = load float* %v220_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v220_0_load_2"/></StgValue>
</operation>

<operation id="202" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_3_j7_end:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str36, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="203" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_3_j7_end:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="204" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="7">
<![CDATA[
:5  %v220_0_load_2 = load float* %v220_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v220_0_load_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="205" st_id="48" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="206" st_id="49" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="207" st_id="50" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="208" st_id="51" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="209" st_id="52" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="210" st_id="53" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="211" st_id="54" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="212" st_id="55" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="213" st_id="56" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="214" st_id="57" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="215" st_id="58" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="216" st_id="59" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="217" st_id="60" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="218" st_id="61" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="219" st_id="62" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="220" st_id="63" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v3 = fdiv float %v220_0_load_2, %v240_0

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="221" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln411"/></StgValue>
</operation>

<operation id="222" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  store float %v3, float* %v220_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="223" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
