
        Lattice Mapping Report File for Design Module 'topmult8bit00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     mult8bit00_mult8bit00.ngd -o mult8bit00_mult8bit00_map.ncd -pr
     mult8bit00_mult8bit00.prf -mp mult8bit00_mult8bit00.mrp -lpf
     C:/Users/Othoniel/Desktop/Arquitectura de Computadoras/Practicas/mult8bit00
     /mult8bit00/mult8bit00_mult8bit00_synplify.lpf -lpf
     C:/Users/Othoniel/Desktop/Arquitectura de
     Computadoras/Practicas/mult8bit00/mult8bit00.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.7.0.96.1
Mapped on:  10/19/16  11:25:39

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        60 out of  3432 (2%)
      SLICEs as Logic/ROM:     60 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:        120 out of  6864 (2%)
      Number used as logic LUTs:        120
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 115 (31%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0

                                    Page 1




Design:  topmult8bit00                                 Date:  10/19/16  11:25:39

Design Summary (cont)
---------------------
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net Ai_c[1]: 16 loads
     Net Ai_c[7]: 16 loads
     Net Bi_c[2]: 16 loads
     Net Bi_c[3]: 16 loads
     Net Bi_c[4]: 16 loads
     Net Bi_c[5]: 16 loads
     Net Bi_c[6]: 16 loads
     Net Bi_c[7]: 16 loads
     Net Ai_c[0]: 15 loads
     Net Ai_c[2]: 15 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Ro[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[15]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[14]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[13]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[11]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[6]               | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  topmult8bit00                                 Date:  10/19/16  11:25:39

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| Ro[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ro[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block UA05/GND undriven or does not drive anything - clipped.
Block UA07/GND undriven or does not drive anything - clipped.
Block UA09/GND undriven or does not drive anything - clipped.
Block UA10/GND undriven or does not drive anything - clipped.
Block UA11/GND undriven or does not drive anything - clipped.
Block UA12/GND undriven or does not drive anything - clipped.
Block UFA00/UHA01/UA00/GND undriven or does not drive anything - clipped.
Block UFA00/UHA01/UX00/GND undriven or does not drive anything - clipped.

                                    Page 3




Design:  topmult8bit00                                 Date:  10/19/16  11:25:39

Removed logic (cont)
--------------------
Block UFA05/UHA01/UX00/GND undriven or does not drive anything - clipped.
Block UFA05/UO00/GND undriven or does not drive anything - clipped.
Block UFA15/UHA00/UA00/GND undriven or does not drive anything - clipped.
Block UFA15/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block UFA22/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block UFA23/UHA00/UA00/GND undriven or does not drive anything - clipped.
Block UFA23/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block UFA38/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block UFA39/UHA00/UA00/GND undriven or does not drive anything - clipped.
Block UFA39/UHA00/UX00/GND undriven or does not drive anything - clipped.
Block UFA46/UHA00/UX00/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 56 MB
        































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
