
exercise8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039a4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08003ab4  08003ab4  00004ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b74  08003b74  00005014  2**0
                  CONTENTS
  4 .ARM          00000000  08003b74  08003b74  00005014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b74  08003b74  00005014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b74  08003b74  00004b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b78  08003b78  00004b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08003b7c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fdc  20000014  08003b90  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ff0  08003b90  00005ff0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ffc  00000000  00000000  0000503d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002050  00000000  00000000  0000e039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b0  00000000  00000000  00010090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000738  00000000  00000000  00010a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017639  00000000  00000000  00011178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aef9  00000000  00000000  000287b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087eb6  00000000  00000000  000336aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb560  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000257c  00000000  00000000  000bb5a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000bdb20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	08003a9c 	.word	0x08003a9c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	08003a9c 	.word	0x08003a9c

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000030 	.word	0x20000030
 800017c:	20000084 	.word	0x20000084

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b09e      	sub	sp, #120	@ 0x78
 8000184:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  HAL_Init();
 8000186:	f000 fa19 	bl	80005bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f86f 	bl	800026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f8b3 	bl	80002f8 <MX_GPIO_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of CriticalResourceSemaphore */
  osSemaphoreDef(CriticalResourceSemaphore);
 8000192:	2300      	movs	r3, #0
 8000194:	673b      	str	r3, [r7, #112]	@ 0x70
 8000196:	2300      	movs	r3, #0
 8000198:	677b      	str	r3, [r7, #116]	@ 0x74
  CriticalResourceSemaphoreHandle = osSemaphoreCreate(osSemaphore(CriticalResourceSemaphore), 1);
 800019a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800019e:	2101      	movs	r1, #1
 80001a0:	4618      	mov	r0, r3
 80001a2:	f001 f974 	bl	800148e <osSemaphoreCreate>
 80001a6:	4603      	mov	r3, r0
 80001a8:	4a27      	ldr	r2, [pc, #156]	@ (8000248 <main+0xc8>)
 80001aa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001ac:	4b27      	ldr	r3, [pc, #156]	@ (800024c <main+0xcc>)
 80001ae:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80001b2:	461d      	mov	r5, r3
 80001b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80001c4:	2100      	movs	r1, #0
 80001c6:	4618      	mov	r0, r3
 80001c8:	f001 f901 	bl	80013ce <osThreadCreate>
 80001cc:	4603      	mov	r3, r0
 80001ce:	4a20      	ldr	r2, [pc, #128]	@ (8000250 <main+0xd0>)
 80001d0:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task01 */
  osThreadDef(Task01, greenLedTask, osPriorityLow, 0, 128);
 80001d2:	4b20      	ldr	r3, [pc, #128]	@ (8000254 <main+0xd4>)
 80001d4:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80001d8:	461d      	mov	r5, r3
 80001da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task01Handle = osThreadCreate(osThread(Task01), NULL);
 80001e6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80001ea:	2100      	movs	r1, #0
 80001ec:	4618      	mov	r0, r3
 80001ee:	f001 f8ee 	bl	80013ce <osThreadCreate>
 80001f2:	4603      	mov	r3, r0
 80001f4:	4a18      	ldr	r2, [pc, #96]	@ (8000258 <main+0xd8>)
 80001f6:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task02 */
  osThreadDef(Task02, redLedTask, osPriorityLow, 0, 128);
 80001f8:	4b18      	ldr	r3, [pc, #96]	@ (800025c <main+0xdc>)
 80001fa:	f107 041c 	add.w	r4, r7, #28
 80001fe:	461d      	mov	r5, r3
 8000200:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000202:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000204:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000208:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task02Handle = osThreadCreate(osThread(Task02), NULL);
 800020c:	f107 031c 	add.w	r3, r7, #28
 8000210:	2100      	movs	r1, #0
 8000212:	4618      	mov	r0, r3
 8000214:	f001 f8db 	bl	80013ce <osThreadCreate>
 8000218:	4603      	mov	r3, r0
 800021a:	4a11      	ldr	r2, [pc, #68]	@ (8000260 <main+0xe0>)
 800021c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task03 */
  osThreadDef(Task03, orangeLedTask, osPriorityAboveNormal, 0, 128);
 800021e:	4b11      	ldr	r3, [pc, #68]	@ (8000264 <main+0xe4>)
 8000220:	463c      	mov	r4, r7
 8000222:	461d      	mov	r5, r3
 8000224:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000228:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800022c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task03Handle = osThreadCreate(osThread(Task03), NULL);
 8000230:	463b      	mov	r3, r7
 8000232:	2100      	movs	r1, #0
 8000234:	4618      	mov	r0, r3
 8000236:	f001 f8ca 	bl	80013ce <osThreadCreate>
 800023a:	4603      	mov	r3, r0
 800023c:	4a0a      	ldr	r2, [pc, #40]	@ (8000268 <main+0xe8>)
 800023e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000240:	f001 f8be 	bl	80013c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000244:	bf00      	nop
 8000246:	e7fd      	b.n	8000244 <main+0xc4>
 8000248:	20000294 	.word	0x20000294
 800024c:	08003ac0 	.word	0x08003ac0
 8000250:	20000284 	.word	0x20000284
 8000254:	08003ae4 	.word	0x08003ae4
 8000258:	20000288 	.word	0x20000288
 800025c:	08003b08 	.word	0x08003b08
 8000260:	2000028c 	.word	0x2000028c
 8000264:	08003b2c 	.word	0x08003b2c
 8000268:	20000290 	.word	0x20000290

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b090      	sub	sp, #64	@ 0x40
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	f107 0318 	add.w	r3, r7, #24
 8000276:	2228      	movs	r2, #40	@ 0x28
 8000278:	2100      	movs	r1, #0
 800027a:	4618      	mov	r0, r3
 800027c:	f003 fbd4 	bl	8003a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000280:	1d3b      	adds	r3, r7, #4
 8000282:	2200      	movs	r2, #0
 8000284:	601a      	str	r2, [r3, #0]
 8000286:	605a      	str	r2, [r3, #4]
 8000288:	609a      	str	r2, [r3, #8]
 800028a:	60da      	str	r2, [r3, #12]
 800028c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800028e:	2301      	movs	r3, #1
 8000290:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000292:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000296:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029c:	2301      	movs	r3, #1
 800029e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a0:	2302      	movs	r3, #2
 80002a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002aa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b0:	f107 0318 	add.w	r3, r7, #24
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 fc7d 	bl	8000bb4 <HAL_RCC_OscConfig>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002c0:	f000 f8ea 	bl	8000498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c4:	230f      	movs	r3, #15
 80002c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c8:	2302      	movs	r3, #2
 80002ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2102      	movs	r1, #2
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 feea 	bl	80010b8 <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002ea:	f000 f8d5 	bl	8000498 <Error_Handler>
  }
}
 80002ee:	bf00      	nop
 80002f0:	3740      	adds	r7, #64	@ 0x40
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b086      	sub	sp, #24
 80002fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002fe:	f107 0308 	add.w	r3, r7, #8
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
 8000306:	605a      	str	r2, [r3, #4]
 8000308:	609a      	str	r2, [r3, #8]
 800030a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800030c:	4b17      	ldr	r3, [pc, #92]	@ (800036c <MX_GPIO_Init+0x74>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a16      	ldr	r2, [pc, #88]	@ (800036c <MX_GPIO_Init+0x74>)
 8000312:	f043 0320 	orr.w	r3, r3, #32
 8000316:	6193      	str	r3, [r2, #24]
 8000318:	4b14      	ldr	r3, [pc, #80]	@ (800036c <MX_GPIO_Init+0x74>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	f003 0320 	and.w	r3, r3, #32
 8000320:	607b      	str	r3, [r7, #4]
 8000322:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000324:	4b11      	ldr	r3, [pc, #68]	@ (800036c <MX_GPIO_Init+0x74>)
 8000326:	699b      	ldr	r3, [r3, #24]
 8000328:	4a10      	ldr	r2, [pc, #64]	@ (800036c <MX_GPIO_Init+0x74>)
 800032a:	f043 0304 	orr.w	r3, r3, #4
 800032e:	6193      	str	r3, [r2, #24]
 8000330:	4b0e      	ldr	r3, [pc, #56]	@ (800036c <MX_GPIO_Init+0x74>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	f003 0304 	and.w	r3, r3, #4
 8000338:	603b      	str	r3, [r7, #0]
 800033a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	210f      	movs	r1, #15
 8000340:	480b      	ldr	r0, [pc, #44]	@ (8000370 <MX_GPIO_Init+0x78>)
 8000342:	f000 fc05 	bl	8000b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000346:	230f      	movs	r3, #15
 8000348:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800034a:	2301      	movs	r3, #1
 800034c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800034e:	2300      	movs	r3, #0
 8000350:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000352:	2302      	movs	r3, #2
 8000354:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000356:	f107 0308 	add.w	r3, r7, #8
 800035a:	4619      	mov	r1, r3
 800035c:	4804      	ldr	r0, [pc, #16]	@ (8000370 <MX_GPIO_Init+0x78>)
 800035e:	f000 fa73 	bl	8000848 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000362:	bf00      	nop
 8000364:	3718      	adds	r7, #24
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000
 8000370:	40010800 	.word	0x40010800

08000374 <AccessSharedData>:

/* USER CODE BEGIN 4 */
void AccessSharedData() {
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
    if (StartFlag == 1) {
 8000378:	4b10      	ldr	r3, [pc, #64]	@ (80003bc <AccessSharedData+0x48>)
 800037a:	781b      	ldrb	r3, [r3, #0]
 800037c:	b2db      	uxtb	r3, r3
 800037e:	2b01      	cmp	r3, #1
 8000380:	d10f      	bne.n	80003a2 <AccessSharedData+0x2e>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); // Turn Blue LED OFF
 8000382:	2201      	movs	r2, #1
 8000384:	2104      	movs	r1, #4
 8000386:	480e      	ldr	r0, [pc, #56]	@ (80003c0 <AccessSharedData+0x4c>)
 8000388:	f000 fbe2 	bl	8000b50 <HAL_GPIO_WritePin>
        StartFlag = 0;
 800038c:	4b0b      	ldr	r3, [pc, #44]	@ (80003bc <AccessSharedData+0x48>)
 800038e:	2200      	movs	r2, #0
 8000390:	701a      	strb	r2, [r3, #0]
        osDelay(1000); // Simulate read/write operation for 1 second
 8000392:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000396:	f001 f866 	bl	8001466 <osDelay>
        StartFlag = 1;// Set flag down
 800039a:	4b08      	ldr	r3, [pc, #32]	@ (80003bc <AccessSharedData+0x48>)
 800039c:	2201      	movs	r2, #1
 800039e:	701a      	strb	r2, [r3, #0]
    } else if (StartFlag == 0){
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // Turn Blue LED ON
    }

}
 80003a0:	e009      	b.n	80003b6 <AccessSharedData+0x42>
    } else if (StartFlag == 0){
 80003a2:	4b06      	ldr	r3, [pc, #24]	@ (80003bc <AccessSharedData+0x48>)
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d104      	bne.n	80003b6 <AccessSharedData+0x42>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // Turn Blue LED ON
 80003ac:	2200      	movs	r2, #0
 80003ae:	2104      	movs	r1, #4
 80003b0:	4803      	ldr	r0, [pc, #12]	@ (80003c0 <AccessSharedData+0x4c>)
 80003b2:	f000 fbcd 	bl	8000b50 <HAL_GPIO_WritePin>
}
 80003b6:	bf00      	nop
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	20000000 	.word	0x20000000
 80003c0:	40010800 	.word	0x40010800

080003c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b082      	sub	sp, #8
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80003cc:	2001      	movs	r0, #1
 80003ce:	f001 f84a 	bl	8001466 <osDelay>
 80003d2:	e7fb      	b.n	80003cc <StartDefaultTask+0x8>

080003d4 <greenLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_greenLedTask */
void greenLedTask(void const * argument)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	  //taskENTER_CRITICAL();
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); // Turn Green LED ON
 80003dc:	2200      	movs	r2, #0
 80003de:	2101      	movs	r1, #1
 80003e0:	480e      	ldr	r0, [pc, #56]	@ (800041c <greenLedTask+0x48>)
 80003e2:	f000 fbb5 	bl	8000b50 <HAL_GPIO_WritePin>
	  osSemaphoreWait(CriticalResourceSemaphoreHandle,WaitTimeMilliseconds);
 80003e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000420 <greenLedTask+0x4c>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	2100      	movs	r1, #0
 80003ec:	4618      	mov	r0, r3
 80003ee:	f001 f881 	bl	80014f4 <osSemaphoreWait>
	  AccessSharedData();
 80003f2:	f7ff ffbf 	bl	8000374 <AccessSharedData>
	  osSemaphoreRelease(CriticalResourceSemaphoreHandle);
 80003f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000420 <greenLedTask+0x4c>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	4618      	mov	r0, r3
 80003fc:	f001 f8c8 	bl	8001590 <osSemaphoreRelease>
	  osDelay(200); // Delay for 200 ms
 8000400:	20c8      	movs	r0, #200	@ 0xc8
 8000402:	f001 f830 	bl	8001466 <osDelay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); // Turn Green LED OFF
 8000406:	2201      	movs	r2, #1
 8000408:	2101      	movs	r1, #1
 800040a:	4804      	ldr	r0, [pc, #16]	@ (800041c <greenLedTask+0x48>)
 800040c:	f000 fba0 	bl	8000b50 <HAL_GPIO_WritePin>
	  osDelay(200);
 8000410:	20c8      	movs	r0, #200	@ 0xc8
 8000412:	f001 f828 	bl	8001466 <osDelay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); // Turn Green LED ON
 8000416:	bf00      	nop
 8000418:	e7e0      	b.n	80003dc <greenLedTask+0x8>
 800041a:	bf00      	nop
 800041c:	40010800 	.word	0x40010800
 8000420:	20000294 	.word	0x20000294

08000424 <redLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_redLedTask */
void redLedTask(void const * argument)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
	//osDelay(osWaitForever);
  /* Infinite loop */
  for(;;)
  {
	 // taskENTER_CRITICAL();
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // Turn Red LED ON
 800042c:	2200      	movs	r2, #0
 800042e:	2102      	movs	r1, #2
 8000430:	480f      	ldr	r0, [pc, #60]	@ (8000470 <redLedTask+0x4c>)
 8000432:	f000 fb8d 	bl	8000b50 <HAL_GPIO_WritePin>
	  osSemaphoreWait(CriticalResourceSemaphoreHandle,WaitTimeMilliseconds);
 8000436:	4b0f      	ldr	r3, [pc, #60]	@ (8000474 <redLedTask+0x50>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	2100      	movs	r1, #0
 800043c:	4618      	mov	r0, r3
 800043e:	f001 f859 	bl	80014f4 <osSemaphoreWait>
	  AccessSharedData();
 8000442:	f7ff ff97 	bl	8000374 <AccessSharedData>
	  osSemaphoreRelease(CriticalResourceSemaphoreHandle);
 8000446:	4b0b      	ldr	r3, [pc, #44]	@ (8000474 <redLedTask+0x50>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4618      	mov	r0, r3
 800044c:	f001 f8a0 	bl	8001590 <osSemaphoreRelease>
	  osDelay(550); // Delay for 550 ms
 8000450:	f240 2026 	movw	r0, #550	@ 0x226
 8000454:	f001 f807 	bl	8001466 <osDelay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); // Turn Red LED OFF
 8000458:	2201      	movs	r2, #1
 800045a:	2102      	movs	r1, #2
 800045c:	4804      	ldr	r0, [pc, #16]	@ (8000470 <redLedTask+0x4c>)
 800045e:	f000 fb77 	bl	8000b50 <HAL_GPIO_WritePin>
	  osDelay(550);
 8000462:	f240 2026 	movw	r0, #550	@ 0x226
 8000466:	f000 fffe 	bl	8001466 <osDelay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // Turn Red LED ON
 800046a:	bf00      	nop
 800046c:	e7de      	b.n	800042c <redLedTask+0x8>
 800046e:	bf00      	nop
 8000470:	40010800 	.word	0x40010800
 8000474:	20000294 	.word	0x20000294

08000478 <orangeLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_orangeLedTask */
void orangeLedTask(void const * argument)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN orangeLedTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3); // Toggle Orange LED
 8000480:	2108      	movs	r1, #8
 8000482:	4804      	ldr	r0, [pc, #16]	@ (8000494 <orangeLedTask+0x1c>)
 8000484:	f000 fb7c 	bl	8000b80 <HAL_GPIO_TogglePin>
	  osDelay(50);
 8000488:	2032      	movs	r0, #50	@ 0x32
 800048a:	f000 ffec 	bl	8001466 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3); // Toggle Orange LED
 800048e:	bf00      	nop
 8000490:	e7f6      	b.n	8000480 <orangeLedTask+0x8>
 8000492:	bf00      	nop
 8000494:	40010800 	.word	0x40010800

08000498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800049c:	b672      	cpsid	i
}
 800049e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a0:	bf00      	nop
 80004a2:	e7fd      	b.n	80004a0 <Error_Handler+0x8>

080004a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b084      	sub	sp, #16
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004aa:	4b18      	ldr	r3, [pc, #96]	@ (800050c <HAL_MspInit+0x68>)
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	4a17      	ldr	r2, [pc, #92]	@ (800050c <HAL_MspInit+0x68>)
 80004b0:	f043 0301 	orr.w	r3, r3, #1
 80004b4:	6193      	str	r3, [r2, #24]
 80004b6:	4b15      	ldr	r3, [pc, #84]	@ (800050c <HAL_MspInit+0x68>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	f003 0301 	and.w	r3, r3, #1
 80004be:	60bb      	str	r3, [r7, #8]
 80004c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004c2:	4b12      	ldr	r3, [pc, #72]	@ (800050c <HAL_MspInit+0x68>)
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	4a11      	ldr	r2, [pc, #68]	@ (800050c <HAL_MspInit+0x68>)
 80004c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004cc:	61d3      	str	r3, [r2, #28]
 80004ce:	4b0f      	ldr	r3, [pc, #60]	@ (800050c <HAL_MspInit+0x68>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004da:	2200      	movs	r2, #0
 80004dc:	210f      	movs	r1, #15
 80004de:	f06f 0001 	mvn.w	r0, #1
 80004e2:	f000 f988 	bl	80007f6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000510 <HAL_MspInit+0x6c>)
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	4a04      	ldr	r2, [pc, #16]	@ (8000510 <HAL_MspInit+0x6c>)
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000502:	bf00      	nop
 8000504:	3710      	adds	r7, #16
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40021000 	.word	0x40021000
 8000510:	40010000 	.word	0x40010000

08000514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000518:	bf00      	nop
 800051a:	e7fd      	b.n	8000518 <NMI_Handler+0x4>

0800051c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000520:	bf00      	nop
 8000522:	e7fd      	b.n	8000520 <HardFault_Handler+0x4>

08000524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000528:	bf00      	nop
 800052a:	e7fd      	b.n	8000528 <MemManage_Handler+0x4>

0800052c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000530:	bf00      	nop
 8000532:	e7fd      	b.n	8000530 <BusFault_Handler+0x4>

08000534 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000538:	bf00      	nop
 800053a:	e7fd      	b.n	8000538 <UsageFault_Handler+0x4>

0800053c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr

08000548 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800054c:	f000 f87c 	bl	8000648 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000550:	f002 fc68 	bl	8002e24 <xTaskGetSchedulerState>
 8000554:	4603      	mov	r3, r0
 8000556:	2b01      	cmp	r3, #1
 8000558:	d001      	beq.n	800055e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800055a:	f002 fff5 	bl	8003548 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}

08000562 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000562:	b480      	push	{r7}
 8000564:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000566:	bf00      	nop
 8000568:	46bd      	mov	sp, r7
 800056a:	bc80      	pop	{r7}
 800056c:	4770      	bx	lr
	...

08000570 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000570:	f7ff fff7 	bl	8000562 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000574:	480b      	ldr	r0, [pc, #44]	@ (80005a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000576:	490c      	ldr	r1, [pc, #48]	@ (80005a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000578:	4a0c      	ldr	r2, [pc, #48]	@ (80005ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800057a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800057c:	e002      	b.n	8000584 <LoopCopyDataInit>

0800057e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800057e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000580:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000582:	3304      	adds	r3, #4

08000584 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000584:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000586:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000588:	d3f9      	bcc.n	800057e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800058a:	4a09      	ldr	r2, [pc, #36]	@ (80005b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800058c:	4c09      	ldr	r4, [pc, #36]	@ (80005b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800058e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000590:	e001      	b.n	8000596 <LoopFillZerobss>

08000592 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000592:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000594:	3204      	adds	r2, #4

08000596 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000596:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000598:	d3fb      	bcc.n	8000592 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800059a:	f003 fa4d 	bl	8003a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800059e:	f7ff fdef 	bl	8000180 <main>
  bx lr
 80005a2:	4770      	bx	lr
  ldr r0, =_sdata
 80005a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005a8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80005ac:	08003b7c 	.word	0x08003b7c
  ldr r2, =_sbss
 80005b0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80005b4:	20000ff0 	.word	0x20000ff0

080005b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005b8:	e7fe      	b.n	80005b8 <ADC1_2_IRQHandler>
	...

080005bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005c0:	4b08      	ldr	r3, [pc, #32]	@ (80005e4 <HAL_Init+0x28>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a07      	ldr	r2, [pc, #28]	@ (80005e4 <HAL_Init+0x28>)
 80005c6:	f043 0310 	orr.w	r3, r3, #16
 80005ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005cc:	2003      	movs	r0, #3
 80005ce:	f000 f907 	bl	80007e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005d2:	200f      	movs	r0, #15
 80005d4:	f000 f808 	bl	80005e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005d8:	f7ff ff64 	bl	80004a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005dc:	2300      	movs	r3, #0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40022000 	.word	0x40022000

080005e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005f0:	4b12      	ldr	r3, [pc, #72]	@ (800063c <HAL_InitTick+0x54>)
 80005f2:	681a      	ldr	r2, [r3, #0]
 80005f4:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <HAL_InitTick+0x58>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	4619      	mov	r1, r3
 80005fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000602:	fbb2 f3f3 	udiv	r3, r2, r3
 8000606:	4618      	mov	r0, r3
 8000608:	f000 f911 	bl	800082e <HAL_SYSTICK_Config>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000612:	2301      	movs	r3, #1
 8000614:	e00e      	b.n	8000634 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	2b0f      	cmp	r3, #15
 800061a:	d80a      	bhi.n	8000632 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800061c:	2200      	movs	r2, #0
 800061e:	6879      	ldr	r1, [r7, #4]
 8000620:	f04f 30ff 	mov.w	r0, #4294967295
 8000624:	f000 f8e7 	bl	80007f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000628:	4a06      	ldr	r2, [pc, #24]	@ (8000644 <HAL_InitTick+0x5c>)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800062e:	2300      	movs	r3, #0
 8000630:	e000      	b.n	8000634 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000632:	2301      	movs	r3, #1
}
 8000634:	4618      	mov	r0, r3
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000004 	.word	0x20000004
 8000640:	2000000c 	.word	0x2000000c
 8000644:	20000008 	.word	0x20000008

08000648 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800064c:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <HAL_IncTick+0x1c>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	461a      	mov	r2, r3
 8000652:	4b05      	ldr	r3, [pc, #20]	@ (8000668 <HAL_IncTick+0x20>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4413      	add	r3, r2
 8000658:	4a03      	ldr	r2, [pc, #12]	@ (8000668 <HAL_IncTick+0x20>)
 800065a:	6013      	str	r3, [r2, #0]
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr
 8000664:	2000000c 	.word	0x2000000c
 8000668:	20000298 	.word	0x20000298

0800066c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  return uwTick;
 8000670:	4b02      	ldr	r3, [pc, #8]	@ (800067c <HAL_GetTick+0x10>)
 8000672:	681b      	ldr	r3, [r3, #0]
}
 8000674:	4618      	mov	r0, r3
 8000676:	46bd      	mov	sp, r7
 8000678:	bc80      	pop	{r7}
 800067a:	4770      	bx	lr
 800067c:	20000298 	.word	0x20000298

08000680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000690:	4b0c      	ldr	r3, [pc, #48]	@ (80006c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000696:	68ba      	ldr	r2, [r7, #8]
 8000698:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800069c:	4013      	ands	r3, r2
 800069e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006b2:	4a04      	ldr	r2, [pc, #16]	@ (80006c4 <__NVIC_SetPriorityGrouping+0x44>)
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	60d3      	str	r3, [r2, #12]
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	e000ed00 	.word	0xe000ed00

080006c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006cc:	4b04      	ldr	r3, [pc, #16]	@ (80006e0 <__NVIC_GetPriorityGrouping+0x18>)
 80006ce:	68db      	ldr	r3, [r3, #12]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	f003 0307 	and.w	r3, r3, #7
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	bc80      	pop	{r7}
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	6039      	str	r1, [r7, #0]
 80006ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	db0a      	blt.n	800070e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	490c      	ldr	r1, [pc, #48]	@ (8000730 <__NVIC_SetPriority+0x4c>)
 80006fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000702:	0112      	lsls	r2, r2, #4
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	440b      	add	r3, r1
 8000708:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800070c:	e00a      	b.n	8000724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4908      	ldr	r1, [pc, #32]	@ (8000734 <__NVIC_SetPriority+0x50>)
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	f003 030f 	and.w	r3, r3, #15
 800071a:	3b04      	subs	r3, #4
 800071c:	0112      	lsls	r2, r2, #4
 800071e:	b2d2      	uxtb	r2, r2
 8000720:	440b      	add	r3, r1
 8000722:	761a      	strb	r2, [r3, #24]
}
 8000724:	bf00      	nop
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000e100 	.word	0xe000e100
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000738:	b480      	push	{r7}
 800073a:	b089      	sub	sp, #36	@ 0x24
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f003 0307 	and.w	r3, r3, #7
 800074a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800074c:	69fb      	ldr	r3, [r7, #28]
 800074e:	f1c3 0307 	rsb	r3, r3, #7
 8000752:	2b04      	cmp	r3, #4
 8000754:	bf28      	it	cs
 8000756:	2304      	movcs	r3, #4
 8000758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	3304      	adds	r3, #4
 800075e:	2b06      	cmp	r3, #6
 8000760:	d902      	bls.n	8000768 <NVIC_EncodePriority+0x30>
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	3b03      	subs	r3, #3
 8000766:	e000      	b.n	800076a <NVIC_EncodePriority+0x32>
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800076c:	f04f 32ff 	mov.w	r2, #4294967295
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	fa02 f303 	lsl.w	r3, r2, r3
 8000776:	43da      	mvns	r2, r3
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	401a      	ands	r2, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000780:	f04f 31ff 	mov.w	r1, #4294967295
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	fa01 f303 	lsl.w	r3, r1, r3
 800078a:	43d9      	mvns	r1, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000790:	4313      	orrs	r3, r2
         );
}
 8000792:	4618      	mov	r0, r3
 8000794:	3724      	adds	r7, #36	@ 0x24
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr

0800079c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80007ac:	d301      	bcc.n	80007b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ae:	2301      	movs	r3, #1
 80007b0:	e00f      	b.n	80007d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007b2:	4a0a      	ldr	r2, [pc, #40]	@ (80007dc <SysTick_Config+0x40>)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007ba:	210f      	movs	r1, #15
 80007bc:	f04f 30ff 	mov.w	r0, #4294967295
 80007c0:	f7ff ff90 	bl	80006e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c4:	4b05      	ldr	r3, [pc, #20]	@ (80007dc <SysTick_Config+0x40>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ca:	4b04      	ldr	r3, [pc, #16]	@ (80007dc <SysTick_Config+0x40>)
 80007cc:	2207      	movs	r2, #7
 80007ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007d0:	2300      	movs	r3, #0
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	e000e010 	.word	0xe000e010

080007e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f7ff ff49 	bl	8000680 <__NVIC_SetPriorityGrouping>
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b086      	sub	sp, #24
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4603      	mov	r3, r0
 80007fe:	60b9      	str	r1, [r7, #8]
 8000800:	607a      	str	r2, [r7, #4]
 8000802:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000808:	f7ff ff5e 	bl	80006c8 <__NVIC_GetPriorityGrouping>
 800080c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	68b9      	ldr	r1, [r7, #8]
 8000812:	6978      	ldr	r0, [r7, #20]
 8000814:	f7ff ff90 	bl	8000738 <NVIC_EncodePriority>
 8000818:	4602      	mov	r2, r0
 800081a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800081e:	4611      	mov	r1, r2
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff5f 	bl	80006e4 <__NVIC_SetPriority>
}
 8000826:	bf00      	nop
 8000828:	3718      	adds	r7, #24
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	b082      	sub	sp, #8
 8000832:	af00      	add	r7, sp, #0
 8000834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff ffb0 	bl	800079c <SysTick_Config>
 800083c:	4603      	mov	r3, r0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000848:	b480      	push	{r7}
 800084a:	b08b      	sub	sp, #44	@ 0x2c
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000852:	2300      	movs	r3, #0
 8000854:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000856:	2300      	movs	r3, #0
 8000858:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800085a:	e169      	b.n	8000b30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800085c:	2201      	movs	r2, #1
 800085e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000860:	fa02 f303 	lsl.w	r3, r2, r3
 8000864:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	69fa      	ldr	r2, [r7, #28]
 800086c:	4013      	ands	r3, r2
 800086e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000870:	69ba      	ldr	r2, [r7, #24]
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	429a      	cmp	r2, r3
 8000876:	f040 8158 	bne.w	8000b2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	4a9a      	ldr	r2, [pc, #616]	@ (8000ae8 <HAL_GPIO_Init+0x2a0>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d05e      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 8000884:	4a98      	ldr	r2, [pc, #608]	@ (8000ae8 <HAL_GPIO_Init+0x2a0>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d875      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 800088a:	4a98      	ldr	r2, [pc, #608]	@ (8000aec <HAL_GPIO_Init+0x2a4>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d058      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 8000890:	4a96      	ldr	r2, [pc, #600]	@ (8000aec <HAL_GPIO_Init+0x2a4>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d86f      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 8000896:	4a96      	ldr	r2, [pc, #600]	@ (8000af0 <HAL_GPIO_Init+0x2a8>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d052      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 800089c:	4a94      	ldr	r2, [pc, #592]	@ (8000af0 <HAL_GPIO_Init+0x2a8>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d869      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 80008a2:	4a94      	ldr	r2, [pc, #592]	@ (8000af4 <HAL_GPIO_Init+0x2ac>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d04c      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 80008a8:	4a92      	ldr	r2, [pc, #584]	@ (8000af4 <HAL_GPIO_Init+0x2ac>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d863      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 80008ae:	4a92      	ldr	r2, [pc, #584]	@ (8000af8 <HAL_GPIO_Init+0x2b0>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d046      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 80008b4:	4a90      	ldr	r2, [pc, #576]	@ (8000af8 <HAL_GPIO_Init+0x2b0>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d85d      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	d82a      	bhi.n	8000914 <HAL_GPIO_Init+0xcc>
 80008be:	2b12      	cmp	r3, #18
 80008c0:	d859      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 80008c2:	a201      	add	r2, pc, #4	@ (adr r2, 80008c8 <HAL_GPIO_Init+0x80>)
 80008c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c8:	08000943 	.word	0x08000943
 80008cc:	0800091d 	.word	0x0800091d
 80008d0:	0800092f 	.word	0x0800092f
 80008d4:	08000971 	.word	0x08000971
 80008d8:	08000977 	.word	0x08000977
 80008dc:	08000977 	.word	0x08000977
 80008e0:	08000977 	.word	0x08000977
 80008e4:	08000977 	.word	0x08000977
 80008e8:	08000977 	.word	0x08000977
 80008ec:	08000977 	.word	0x08000977
 80008f0:	08000977 	.word	0x08000977
 80008f4:	08000977 	.word	0x08000977
 80008f8:	08000977 	.word	0x08000977
 80008fc:	08000977 	.word	0x08000977
 8000900:	08000977 	.word	0x08000977
 8000904:	08000977 	.word	0x08000977
 8000908:	08000977 	.word	0x08000977
 800090c:	08000925 	.word	0x08000925
 8000910:	08000939 	.word	0x08000939
 8000914:	4a79      	ldr	r2, [pc, #484]	@ (8000afc <HAL_GPIO_Init+0x2b4>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d013      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800091a:	e02c      	b.n	8000976 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	623b      	str	r3, [r7, #32]
          break;
 8000922:	e029      	b.n	8000978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	3304      	adds	r3, #4
 800092a:	623b      	str	r3, [r7, #32]
          break;
 800092c:	e024      	b.n	8000978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	68db      	ldr	r3, [r3, #12]
 8000932:	3308      	adds	r3, #8
 8000934:	623b      	str	r3, [r7, #32]
          break;
 8000936:	e01f      	b.n	8000978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	68db      	ldr	r3, [r3, #12]
 800093c:	330c      	adds	r3, #12
 800093e:	623b      	str	r3, [r7, #32]
          break;
 8000940:	e01a      	b.n	8000978 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d102      	bne.n	8000950 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800094a:	2304      	movs	r3, #4
 800094c:	623b      	str	r3, [r7, #32]
          break;
 800094e:	e013      	b.n	8000978 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	2b01      	cmp	r3, #1
 8000956:	d105      	bne.n	8000964 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000958:	2308      	movs	r3, #8
 800095a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	69fa      	ldr	r2, [r7, #28]
 8000960:	611a      	str	r2, [r3, #16]
          break;
 8000962:	e009      	b.n	8000978 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000964:	2308      	movs	r3, #8
 8000966:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	69fa      	ldr	r2, [r7, #28]
 800096c:	615a      	str	r2, [r3, #20]
          break;
 800096e:	e003      	b.n	8000978 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000970:	2300      	movs	r3, #0
 8000972:	623b      	str	r3, [r7, #32]
          break;
 8000974:	e000      	b.n	8000978 <HAL_GPIO_Init+0x130>
          break;
 8000976:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	2bff      	cmp	r3, #255	@ 0xff
 800097c:	d801      	bhi.n	8000982 <HAL_GPIO_Init+0x13a>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	e001      	b.n	8000986 <HAL_GPIO_Init+0x13e>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	3304      	adds	r3, #4
 8000986:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000988:	69bb      	ldr	r3, [r7, #24]
 800098a:	2bff      	cmp	r3, #255	@ 0xff
 800098c:	d802      	bhi.n	8000994 <HAL_GPIO_Init+0x14c>
 800098e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	e002      	b.n	800099a <HAL_GPIO_Init+0x152>
 8000994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000996:	3b08      	subs	r3, #8
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	210f      	movs	r1, #15
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	fa01 f303 	lsl.w	r3, r1, r3
 80009a8:	43db      	mvns	r3, r3
 80009aa:	401a      	ands	r2, r3
 80009ac:	6a39      	ldr	r1, [r7, #32]
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	fa01 f303 	lsl.w	r3, r1, r3
 80009b4:	431a      	orrs	r2, r3
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	f000 80b1 	beq.w	8000b2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009c8:	4b4d      	ldr	r3, [pc, #308]	@ (8000b00 <HAL_GPIO_Init+0x2b8>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	4a4c      	ldr	r2, [pc, #304]	@ (8000b00 <HAL_GPIO_Init+0x2b8>)
 80009ce:	f043 0301 	orr.w	r3, r3, #1
 80009d2:	6193      	str	r3, [r2, #24]
 80009d4:	4b4a      	ldr	r3, [pc, #296]	@ (8000b00 <HAL_GPIO_Init+0x2b8>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	f003 0301 	and.w	r3, r3, #1
 80009dc:	60bb      	str	r3, [r7, #8]
 80009de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009e0:	4a48      	ldr	r2, [pc, #288]	@ (8000b04 <HAL_GPIO_Init+0x2bc>)
 80009e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e4:	089b      	lsrs	r3, r3, #2
 80009e6:	3302      	adds	r3, #2
 80009e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009f0:	f003 0303 	and.w	r3, r3, #3
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	220f      	movs	r2, #15
 80009f8:	fa02 f303 	lsl.w	r3, r2, r3
 80009fc:	43db      	mvns	r3, r3
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	4013      	ands	r3, r2
 8000a02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a40      	ldr	r2, [pc, #256]	@ (8000b08 <HAL_GPIO_Init+0x2c0>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d013      	beq.n	8000a34 <HAL_GPIO_Init+0x1ec>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4a3f      	ldr	r2, [pc, #252]	@ (8000b0c <HAL_GPIO_Init+0x2c4>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d00d      	beq.n	8000a30 <HAL_GPIO_Init+0x1e8>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a3e      	ldr	r2, [pc, #248]	@ (8000b10 <HAL_GPIO_Init+0x2c8>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d007      	beq.n	8000a2c <HAL_GPIO_Init+0x1e4>
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b14 <HAL_GPIO_Init+0x2cc>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d101      	bne.n	8000a28 <HAL_GPIO_Init+0x1e0>
 8000a24:	2303      	movs	r3, #3
 8000a26:	e006      	b.n	8000a36 <HAL_GPIO_Init+0x1ee>
 8000a28:	2304      	movs	r3, #4
 8000a2a:	e004      	b.n	8000a36 <HAL_GPIO_Init+0x1ee>
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	e002      	b.n	8000a36 <HAL_GPIO_Init+0x1ee>
 8000a30:	2301      	movs	r3, #1
 8000a32:	e000      	b.n	8000a36 <HAL_GPIO_Init+0x1ee>
 8000a34:	2300      	movs	r3, #0
 8000a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a38:	f002 0203 	and.w	r2, r2, #3
 8000a3c:	0092      	lsls	r2, r2, #2
 8000a3e:	4093      	lsls	r3, r2
 8000a40:	68fa      	ldr	r2, [r7, #12]
 8000a42:	4313      	orrs	r3, r2
 8000a44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a46:	492f      	ldr	r1, [pc, #188]	@ (8000b04 <HAL_GPIO_Init+0x2bc>)
 8000a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a4a:	089b      	lsrs	r3, r3, #2
 8000a4c:	3302      	adds	r3, #2
 8000a4e:	68fa      	ldr	r2, [r7, #12]
 8000a50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d006      	beq.n	8000a6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a60:	4b2d      	ldr	r3, [pc, #180]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a62:	689a      	ldr	r2, [r3, #8]
 8000a64:	492c      	ldr	r1, [pc, #176]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a66:	69bb      	ldr	r3, [r7, #24]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	608b      	str	r3, [r1, #8]
 8000a6c:	e006      	b.n	8000a7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a70:	689a      	ldr	r2, [r3, #8]
 8000a72:	69bb      	ldr	r3, [r7, #24]
 8000a74:	43db      	mvns	r3, r3
 8000a76:	4928      	ldr	r1, [pc, #160]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a78:	4013      	ands	r3, r2
 8000a7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d006      	beq.n	8000a96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a88:	4b23      	ldr	r3, [pc, #140]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a8a:	68da      	ldr	r2, [r3, #12]
 8000a8c:	4922      	ldr	r1, [pc, #136]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	60cb      	str	r3, [r1, #12]
 8000a94:	e006      	b.n	8000aa4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a98:	68da      	ldr	r2, [r3, #12]
 8000a9a:	69bb      	ldr	r3, [r7, #24]
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	491e      	ldr	r1, [pc, #120]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	685b      	ldr	r3, [r3, #4]
 8000aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d006      	beq.n	8000abe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ab0:	4b19      	ldr	r3, [pc, #100]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ab2:	685a      	ldr	r2, [r3, #4]
 8000ab4:	4918      	ldr	r1, [pc, #96]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	604b      	str	r3, [r1, #4]
 8000abc:	e006      	b.n	8000acc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000abe:	4b16      	ldr	r3, [pc, #88]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	69bb      	ldr	r3, [r7, #24]
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	4914      	ldr	r1, [pc, #80]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ac8:	4013      	ands	r3, r2
 8000aca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d021      	beq.n	8000b1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	490e      	ldr	r1, [pc, #56]	@ (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ade:	69bb      	ldr	r3, [r7, #24]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	600b      	str	r3, [r1, #0]
 8000ae4:	e021      	b.n	8000b2a <HAL_GPIO_Init+0x2e2>
 8000ae6:	bf00      	nop
 8000ae8:	10320000 	.word	0x10320000
 8000aec:	10310000 	.word	0x10310000
 8000af0:	10220000 	.word	0x10220000
 8000af4:	10210000 	.word	0x10210000
 8000af8:	10120000 	.word	0x10120000
 8000afc:	10110000 	.word	0x10110000
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40010000 	.word	0x40010000
 8000b08:	40010800 	.word	0x40010800
 8000b0c:	40010c00 	.word	0x40010c00
 8000b10:	40011000 	.word	0x40011000
 8000b14:	40011400 	.word	0x40011400
 8000b18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b4c <HAL_GPIO_Init+0x304>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	43db      	mvns	r3, r3
 8000b24:	4909      	ldr	r1, [pc, #36]	@ (8000b4c <HAL_GPIO_Init+0x304>)
 8000b26:	4013      	ands	r3, r2
 8000b28:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b36:	fa22 f303 	lsr.w	r3, r2, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	f47f ae8e 	bne.w	800085c <HAL_GPIO_Init+0x14>
  }
}
 8000b40:	bf00      	nop
 8000b42:	bf00      	nop
 8000b44:	372c      	adds	r7, #44	@ 0x2c
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr
 8000b4c:	40010400 	.word	0x40010400

08000b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	807b      	strh	r3, [r7, #2]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b60:	787b      	ldrb	r3, [r7, #1]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d003      	beq.n	8000b6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b66:	887a      	ldrh	r2, [r7, #2]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b6c:	e003      	b.n	8000b76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b6e:	887b      	ldrh	r3, [r7, #2]
 8000b70:	041a      	lsls	r2, r3, #16
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	611a      	str	r2, [r3, #16]
}
 8000b76:	bf00      	nop
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bc80      	pop	{r7}
 8000b7e:	4770      	bx	lr

08000b80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	460b      	mov	r3, r1
 8000b8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b92:	887a      	ldrh	r2, [r7, #2]
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	4013      	ands	r3, r2
 8000b98:	041a      	lsls	r2, r3, #16
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	43d9      	mvns	r1, r3
 8000b9e:	887b      	ldrh	r3, [r7, #2]
 8000ba0:	400b      	ands	r3, r1
 8000ba2:	431a      	orrs	r2, r3
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	611a      	str	r2, [r3, #16]
}
 8000ba8:	bf00      	nop
 8000baa:	3714      	adds	r7, #20
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr
	...

08000bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d101      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e272      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	f000 8087 	beq.w	8000ce2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bd4:	4b92      	ldr	r3, [pc, #584]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f003 030c 	and.w	r3, r3, #12
 8000bdc:	2b04      	cmp	r3, #4
 8000bde:	d00c      	beq.n	8000bfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000be0:	4b8f      	ldr	r3, [pc, #572]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f003 030c 	and.w	r3, r3, #12
 8000be8:	2b08      	cmp	r3, #8
 8000bea:	d112      	bne.n	8000c12 <HAL_RCC_OscConfig+0x5e>
 8000bec:	4b8c      	ldr	r3, [pc, #560]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bf8:	d10b      	bne.n	8000c12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bfa:	4b89      	ldr	r3, [pc, #548]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d06c      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x12c>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d168      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e24c      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c1a:	d106      	bne.n	8000c2a <HAL_RCC_OscConfig+0x76>
 8000c1c:	4b80      	ldr	r3, [pc, #512]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a7f      	ldr	r2, [pc, #508]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c26:	6013      	str	r3, [r2, #0]
 8000c28:	e02e      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d10c      	bne.n	8000c4c <HAL_RCC_OscConfig+0x98>
 8000c32:	4b7b      	ldr	r3, [pc, #492]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a7a      	ldr	r2, [pc, #488]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c3c:	6013      	str	r3, [r2, #0]
 8000c3e:	4b78      	ldr	r3, [pc, #480]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a77      	ldr	r2, [pc, #476]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	e01d      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c54:	d10c      	bne.n	8000c70 <HAL_RCC_OscConfig+0xbc>
 8000c56:	4b72      	ldr	r3, [pc, #456]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a71      	ldr	r2, [pc, #452]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	4b6f      	ldr	r3, [pc, #444]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a6e      	ldr	r2, [pc, #440]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c6c:	6013      	str	r3, [r2, #0]
 8000c6e:	e00b      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c70:	4b6b      	ldr	r3, [pc, #428]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a6a      	ldr	r2, [pc, #424]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c7a:	6013      	str	r3, [r2, #0]
 8000c7c:	4b68      	ldr	r3, [pc, #416]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a67      	ldr	r2, [pc, #412]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d013      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c90:	f7ff fcec 	bl	800066c <HAL_GetTick>
 8000c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c96:	e008      	b.n	8000caa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c98:	f7ff fce8 	bl	800066c <HAL_GetTick>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	2b64      	cmp	r3, #100	@ 0x64
 8000ca4:	d901      	bls.n	8000caa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	e200      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000caa:	4b5d      	ldr	r3, [pc, #372]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d0f0      	beq.n	8000c98 <HAL_RCC_OscConfig+0xe4>
 8000cb6:	e014      	b.n	8000ce2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fcd8 	bl	800066c <HAL_GetTick>
 8000cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cbe:	e008      	b.n	8000cd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cc0:	f7ff fcd4 	bl	800066c <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b64      	cmp	r3, #100	@ 0x64
 8000ccc:	d901      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	e1ec      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cd2:	4b53      	ldr	r3, [pc, #332]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1f0      	bne.n	8000cc0 <HAL_RCC_OscConfig+0x10c>
 8000cde:	e000      	b.n	8000ce2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ce0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0302 	and.w	r3, r3, #2
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d063      	beq.n	8000db6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cee:	4b4c      	ldr	r3, [pc, #304]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f003 030c 	and.w	r3, r3, #12
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d00b      	beq.n	8000d12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cfa:	4b49      	ldr	r3, [pc, #292]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f003 030c 	and.w	r3, r3, #12
 8000d02:	2b08      	cmp	r3, #8
 8000d04:	d11c      	bne.n	8000d40 <HAL_RCC_OscConfig+0x18c>
 8000d06:	4b46      	ldr	r3, [pc, #280]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d116      	bne.n	8000d40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d12:	4b43      	ldr	r3, [pc, #268]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <HAL_RCC_OscConfig+0x176>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	691b      	ldr	r3, [r3, #16]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d001      	beq.n	8000d2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e1c0      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d2a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	695b      	ldr	r3, [r3, #20]
 8000d36:	00db      	lsls	r3, r3, #3
 8000d38:	4939      	ldr	r1, [pc, #228]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d3e:	e03a      	b.n	8000db6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	691b      	ldr	r3, [r3, #16]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d020      	beq.n	8000d8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d48:	4b36      	ldr	r3, [pc, #216]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d4e:	f7ff fc8d 	bl	800066c <HAL_GetTick>
 8000d52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d54:	e008      	b.n	8000d68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d56:	f7ff fc89 	bl	800066c <HAL_GetTick>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	2b02      	cmp	r3, #2
 8000d62:	d901      	bls.n	8000d68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d64:	2303      	movs	r3, #3
 8000d66:	e1a1      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f003 0302 	and.w	r3, r3, #2
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d0f0      	beq.n	8000d56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d74:	4b2a      	ldr	r3, [pc, #168]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	695b      	ldr	r3, [r3, #20]
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	4927      	ldr	r1, [pc, #156]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	4313      	orrs	r3, r2
 8000d86:	600b      	str	r3, [r1, #0]
 8000d88:	e015      	b.n	8000db6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d8a:	4b26      	ldr	r3, [pc, #152]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d90:	f7ff fc6c 	bl	800066c <HAL_GetTick>
 8000d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d96:	e008      	b.n	8000daa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d98:	f7ff fc68 	bl	800066c <HAL_GetTick>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	693b      	ldr	r3, [r7, #16]
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d901      	bls.n	8000daa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000da6:	2303      	movs	r3, #3
 8000da8:	e180      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000daa:	4b1d      	ldr	r3, [pc, #116]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d1f0      	bne.n	8000d98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 0308 	and.w	r3, r3, #8
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d03a      	beq.n	8000e38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	699b      	ldr	r3, [r3, #24]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d019      	beq.n	8000dfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dca:	4b17      	ldr	r3, [pc, #92]	@ (8000e28 <HAL_RCC_OscConfig+0x274>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd0:	f7ff fc4c 	bl	800066c <HAL_GetTick>
 8000dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dd6:	e008      	b.n	8000dea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dd8:	f7ff fc48 	bl	800066c <HAL_GetTick>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d901      	bls.n	8000dea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000de6:	2303      	movs	r3, #3
 8000de8:	e160      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dea:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d0f0      	beq.n	8000dd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000df6:	2001      	movs	r0, #1
 8000df8:	f000 fa9c 	bl	8001334 <RCC_Delay>
 8000dfc:	e01c      	b.n	8000e38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000e28 <HAL_RCC_OscConfig+0x274>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e04:	f7ff fc32 	bl	800066c <HAL_GetTick>
 8000e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e0a:	e00f      	b.n	8000e2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e0c:	f7ff fc2e 	bl	800066c <HAL_GetTick>
 8000e10:	4602      	mov	r2, r0
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d908      	bls.n	8000e2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e146      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
 8000e1e:	bf00      	nop
 8000e20:	40021000 	.word	0x40021000
 8000e24:	42420000 	.word	0x42420000
 8000e28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e2c:	4b92      	ldr	r3, [pc, #584]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1e9      	bne.n	8000e0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f003 0304 	and.w	r3, r3, #4
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	f000 80a6 	beq.w	8000f92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e46:	2300      	movs	r3, #0
 8000e48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e4a:	4b8b      	ldr	r3, [pc, #556]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e4c:	69db      	ldr	r3, [r3, #28]
 8000e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d10d      	bne.n	8000e72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e56:	4b88      	ldr	r3, [pc, #544]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e58:	69db      	ldr	r3, [r3, #28]
 8000e5a:	4a87      	ldr	r2, [pc, #540]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e60:	61d3      	str	r3, [r2, #28]
 8000e62:	4b85      	ldr	r3, [pc, #532]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e72:	4b82      	ldr	r3, [pc, #520]	@ (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d118      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e7e:	4b7f      	ldr	r3, [pc, #508]	@ (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a7e      	ldr	r2, [pc, #504]	@ (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e8a:	f7ff fbef 	bl	800066c <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e90:	e008      	b.n	8000ea4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e92:	f7ff fbeb 	bl	800066c <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b64      	cmp	r3, #100	@ 0x64
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e103      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea4:	4b75      	ldr	r3, [pc, #468]	@ (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0f0      	beq.n	8000e92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d106      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x312>
 8000eb8:	4b6f      	ldr	r3, [pc, #444]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	4a6e      	ldr	r2, [pc, #440]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	f043 0301 	orr.w	r3, r3, #1
 8000ec2:	6213      	str	r3, [r2, #32]
 8000ec4:	e02d      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10c      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x334>
 8000ece:	4b6a      	ldr	r3, [pc, #424]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ed0:	6a1b      	ldr	r3, [r3, #32]
 8000ed2:	4a69      	ldr	r2, [pc, #420]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ed4:	f023 0301 	bic.w	r3, r3, #1
 8000ed8:	6213      	str	r3, [r2, #32]
 8000eda:	4b67      	ldr	r3, [pc, #412]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	4a66      	ldr	r2, [pc, #408]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ee0:	f023 0304 	bic.w	r3, r3, #4
 8000ee4:	6213      	str	r3, [r2, #32]
 8000ee6:	e01c      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	2b05      	cmp	r3, #5
 8000eee:	d10c      	bne.n	8000f0a <HAL_RCC_OscConfig+0x356>
 8000ef0:	4b61      	ldr	r3, [pc, #388]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	4a60      	ldr	r2, [pc, #384]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	6213      	str	r3, [r2, #32]
 8000efc:	4b5e      	ldr	r3, [pc, #376]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	4a5d      	ldr	r2, [pc, #372]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f02:	f043 0301 	orr.w	r3, r3, #1
 8000f06:	6213      	str	r3, [r2, #32]
 8000f08:	e00b      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000f0a:	4b5b      	ldr	r3, [pc, #364]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	6a1b      	ldr	r3, [r3, #32]
 8000f0e:	4a5a      	ldr	r2, [pc, #360]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	f023 0301 	bic.w	r3, r3, #1
 8000f14:	6213      	str	r3, [r2, #32]
 8000f16:	4b58      	ldr	r3, [pc, #352]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f18:	6a1b      	ldr	r3, [r3, #32]
 8000f1a:	4a57      	ldr	r2, [pc, #348]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	f023 0304 	bic.w	r3, r3, #4
 8000f20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d015      	beq.n	8000f56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f2a:	f7ff fb9f 	bl	800066c <HAL_GetTick>
 8000f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f30:	e00a      	b.n	8000f48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f32:	f7ff fb9b 	bl	800066c <HAL_GetTick>
 8000f36:	4602      	mov	r2, r0
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e0b1      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f48:	4b4b      	ldr	r3, [pc, #300]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	6a1b      	ldr	r3, [r3, #32]
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d0ee      	beq.n	8000f32 <HAL_RCC_OscConfig+0x37e>
 8000f54:	e014      	b.n	8000f80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f56:	f7ff fb89 	bl	800066c <HAL_GetTick>
 8000f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f5c:	e00a      	b.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f5e:	f7ff fb85 	bl	800066c <HAL_GetTick>
 8000f62:	4602      	mov	r2, r0
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d901      	bls.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f70:	2303      	movs	r3, #3
 8000f72:	e09b      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f74:	4b40      	ldr	r3, [pc, #256]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f76:	6a1b      	ldr	r3, [r3, #32]
 8000f78:	f003 0302 	and.w	r3, r3, #2
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1ee      	bne.n	8000f5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f80:	7dfb      	ldrb	r3, [r7, #23]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d105      	bne.n	8000f92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f86:	4b3c      	ldr	r3, [pc, #240]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	4a3b      	ldr	r2, [pc, #236]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f000 8087 	beq.w	80010aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f9c:	4b36      	ldr	r3, [pc, #216]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f003 030c 	and.w	r3, r3, #12
 8000fa4:	2b08      	cmp	r3, #8
 8000fa6:	d061      	beq.n	800106c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69db      	ldr	r3, [r3, #28]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d146      	bne.n	800103e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fb0:	4b33      	ldr	r3, [pc, #204]	@ (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb6:	f7ff fb59 	bl	800066c <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fbe:	f7ff fb55 	bl	800066c <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e06d      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd0:	4b29      	ldr	r3, [pc, #164]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1f0      	bne.n	8000fbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6a1b      	ldr	r3, [r3, #32]
 8000fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fe4:	d108      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fe6:	4b24      	ldr	r3, [pc, #144]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	4921      	ldr	r1, [pc, #132]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a19      	ldr	r1, [r3, #32]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001008:	430b      	orrs	r3, r1
 800100a:	491b      	ldr	r1, [pc, #108]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	4313      	orrs	r3, r2
 800100e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001010:	4b1b      	ldr	r3, [pc, #108]	@ (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8001012:	2201      	movs	r2, #1
 8001014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001016:	f7ff fb29 	bl	800066c <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800101e:	f7ff fb25 	bl	800066c <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e03d      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001030:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0f0      	beq.n	800101e <HAL_RCC_OscConfig+0x46a>
 800103c:	e035      	b.n	80010aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800103e:	4b10      	ldr	r3, [pc, #64]	@ (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001044:	f7ff fb12 	bl	800066c <HAL_GetTick>
 8001048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800104c:	f7ff fb0e 	bl	800066c <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e026      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800105e:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1f0      	bne.n	800104c <HAL_RCC_OscConfig+0x498>
 800106a:	e01e      	b.n	80010aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69db      	ldr	r3, [r3, #28]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d107      	bne.n	8001084 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e019      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
 8001078:	40021000 	.word	0x40021000
 800107c:	40007000 	.word	0x40007000
 8001080:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001084:	4b0b      	ldr	r3, [pc, #44]	@ (80010b4 <HAL_RCC_OscConfig+0x500>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	429a      	cmp	r2, r3
 8001096:	d106      	bne.n	80010a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d001      	beq.n	80010aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e000      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010aa:	2300      	movs	r3, #0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40021000 	.word	0x40021000

080010b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e0d0      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d910      	bls.n	80010fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010da:	4b67      	ldr	r3, [pc, #412]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 0207 	bic.w	r2, r3, #7
 80010e2:	4965      	ldr	r1, [pc, #404]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ea:	4b63      	ldr	r3, [pc, #396]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d001      	beq.n	80010fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e0b8      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d020      	beq.n	800114a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0304 	and.w	r3, r3, #4
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001114:	4b59      	ldr	r3, [pc, #356]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	4a58      	ldr	r2, [pc, #352]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800111a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800111e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0308 	and.w	r3, r3, #8
 8001128:	2b00      	cmp	r3, #0
 800112a:	d005      	beq.n	8001138 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800112c:	4b53      	ldr	r3, [pc, #332]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	4a52      	ldr	r2, [pc, #328]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001136:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001138:	4b50      	ldr	r3, [pc, #320]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	494d      	ldr	r1, [pc, #308]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001146:	4313      	orrs	r3, r2
 8001148:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b00      	cmp	r3, #0
 8001154:	d040      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d107      	bne.n	800116e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115e:	4b47      	ldr	r3, [pc, #284]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d115      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e07f      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b02      	cmp	r3, #2
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001176:	4b41      	ldr	r3, [pc, #260]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d109      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e073      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001186:	4b3d      	ldr	r3, [pc, #244]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e06b      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001196:	4b39      	ldr	r3, [pc, #228]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f023 0203 	bic.w	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	4936      	ldr	r1, [pc, #216]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011a8:	f7ff fa60 	bl	800066c <HAL_GetTick>
 80011ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b0:	f7ff fa5c 	bl	800066c <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011be:	4293      	cmp	r3, r2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e053      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c6:	4b2d      	ldr	r3, [pc, #180]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f003 020c 	and.w	r2, r3, #12
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d1eb      	bne.n	80011b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011d8:	4b27      	ldr	r3, [pc, #156]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0307 	and.w	r3, r3, #7
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d210      	bcs.n	8001208 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011e6:	4b24      	ldr	r3, [pc, #144]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f023 0207 	bic.w	r2, r3, #7
 80011ee:	4922      	ldr	r1, [pc, #136]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011f6:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0307 	and.w	r3, r3, #7
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d001      	beq.n	8001208 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e032      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b00      	cmp	r3, #0
 8001212:	d008      	beq.n	8001226 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001214:	4b19      	ldr	r3, [pc, #100]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	4916      	ldr	r1, [pc, #88]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001222:	4313      	orrs	r3, r2
 8001224:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0308 	and.w	r3, r3, #8
 800122e:	2b00      	cmp	r3, #0
 8001230:	d009      	beq.n	8001246 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	490e      	ldr	r1, [pc, #56]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001242:	4313      	orrs	r3, r2
 8001244:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001246:	f000 f821 	bl	800128c <HAL_RCC_GetSysClockFreq>
 800124a:	4602      	mov	r2, r0
 800124c:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	490a      	ldr	r1, [pc, #40]	@ (8001280 <HAL_RCC_ClockConfig+0x1c8>)
 8001258:	5ccb      	ldrb	r3, [r1, r3]
 800125a:	fa22 f303 	lsr.w	r3, r2, r3
 800125e:	4a09      	ldr	r2, [pc, #36]	@ (8001284 <HAL_RCC_ClockConfig+0x1cc>)
 8001260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <HAL_RCC_ClockConfig+0x1d0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f9be 	bl	80005e8 <HAL_InitTick>

  return HAL_OK;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40022000 	.word	0x40022000
 800127c:	40021000 	.word	0x40021000
 8001280:	08003b50 	.word	0x08003b50
 8001284:	20000004 	.word	0x20000004
 8001288:	20000008 	.word	0x20000008

0800128c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800128c:	b480      	push	{r7}
 800128e:	b087      	sub	sp, #28
 8001290:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001292:	2300      	movs	r3, #0
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	2300      	movs	r3, #0
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001320 <HAL_RCC_GetSysClockFreq+0x94>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d002      	beq.n	80012bc <HAL_RCC_GetSysClockFreq+0x30>
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	d003      	beq.n	80012c2 <HAL_RCC_GetSysClockFreq+0x36>
 80012ba:	e027      	b.n	800130c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012bc:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 80012be:	613b      	str	r3, [r7, #16]
      break;
 80012c0:	e027      	b.n	8001312 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	0c9b      	lsrs	r3, r3, #18
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	4a17      	ldr	r2, [pc, #92]	@ (8001328 <HAL_RCC_GetSysClockFreq+0x9c>)
 80012cc:	5cd3      	ldrb	r3, [r2, r3]
 80012ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d010      	beq.n	80012fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012da:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <HAL_RCC_GetSysClockFreq+0x94>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	0c5b      	lsrs	r3, r3, #17
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	4a11      	ldr	r2, [pc, #68]	@ (800132c <HAL_RCC_GetSysClockFreq+0xa0>)
 80012e6:	5cd3      	ldrb	r3, [r2, r3]
 80012e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 80012ee:	fb03 f202 	mul.w	r2, r3, r2
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f8:	617b      	str	r3, [r7, #20]
 80012fa:	e004      	b.n	8001306 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001330 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001300:	fb02 f303 	mul.w	r3, r2, r3
 8001304:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	613b      	str	r3, [r7, #16]
      break;
 800130a:	e002      	b.n	8001312 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800130c:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 800130e:	613b      	str	r3, [r7, #16]
      break;
 8001310:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001312:	693b      	ldr	r3, [r7, #16]
}
 8001314:	4618      	mov	r0, r3
 8001316:	371c      	adds	r7, #28
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40021000 	.word	0x40021000
 8001324:	007a1200 	.word	0x007a1200
 8001328:	08003b60 	.word	0x08003b60
 800132c:	08003b70 	.word	0x08003b70
 8001330:	003d0900 	.word	0x003d0900

08001334 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800133c:	4b0a      	ldr	r3, [pc, #40]	@ (8001368 <RCC_Delay+0x34>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a0a      	ldr	r2, [pc, #40]	@ (800136c <RCC_Delay+0x38>)
 8001342:	fba2 2303 	umull	r2, r3, r2, r3
 8001346:	0a5b      	lsrs	r3, r3, #9
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001350:	bf00      	nop
  }
  while (Delay --);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	1e5a      	subs	r2, r3, #1
 8001356:	60fa      	str	r2, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1f9      	bne.n	8001350 <RCC_Delay+0x1c>
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	20000004 	.word	0x20000004
 800136c:	10624dd3 	.word	0x10624dd3

08001370 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800137e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001382:	2b84      	cmp	r3, #132	@ 0x84
 8001384:	d005      	beq.n	8001392 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001386:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	4413      	add	r3, r2
 800138e:	3303      	adds	r3, #3
 8001390:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001392:	68fb      	ldr	r3, [r7, #12]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr

0800139e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80013a4:	f3ef 8305 	mrs	r3, IPSR
 80013a8:	607b      	str	r3, [r7, #4]
  return(result);
 80013aa:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	bf14      	ite	ne
 80013b0:	2301      	movne	r3, #1
 80013b2:	2300      	moveq	r3, #0
 80013b4:	b2db      	uxtb	r3, r3
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80013c4:	f001 f924 	bl	8002610 <vTaskStartScheduler>
  
  return osOK;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	bd80      	pop	{r7, pc}

080013ce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80013ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d0:	b089      	sub	sp, #36	@ 0x24
 80013d2:	af04      	add	r7, sp, #16
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	695b      	ldr	r3, [r3, #20]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d020      	beq.n	8001422 <osThreadCreate+0x54>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d01c      	beq.n	8001422 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685c      	ldr	r4, [r3, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	691e      	ldr	r6, [r3, #16]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff ffb8 	bl	8001370 <makeFreeRtosPriority>
 8001400:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800140a:	9202      	str	r2, [sp, #8]
 800140c:	9301      	str	r3, [sp, #4]
 800140e:	9100      	str	r1, [sp, #0]
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	4632      	mov	r2, r6
 8001414:	4629      	mov	r1, r5
 8001416:	4620      	mov	r0, r4
 8001418:	f000 ff2d 	bl	8002276 <xTaskCreateStatic>
 800141c:	4603      	mov	r3, r0
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	e01c      	b.n	800145c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685c      	ldr	r4, [r3, #4]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800142e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff ff9a 	bl	8001370 <makeFreeRtosPriority>
 800143c:	4602      	mov	r2, r0
 800143e:	f107 030c 	add.w	r3, r7, #12
 8001442:	9301      	str	r3, [sp, #4]
 8001444:	9200      	str	r2, [sp, #0]
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	4632      	mov	r2, r6
 800144a:	4629      	mov	r1, r5
 800144c:	4620      	mov	r0, r4
 800144e:	f000 ff72 	bl	8002336 <xTaskCreate>
 8001452:	4603      	mov	r3, r0
 8001454:	2b01      	cmp	r3, #1
 8001456:	d001      	beq.n	800145c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001458:	2300      	movs	r3, #0
 800145a:	e000      	b.n	800145e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800145c:	68fb      	ldr	r3, [r7, #12]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001466 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b084      	sub	sp, #16
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <osDelay+0x16>
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	e000      	b.n	800147e <osDelay+0x18>
 800147c:	2301      	movs	r3, #1
 800147e:	4618      	mov	r0, r3
 8001480:	f001 f890 	bl	80025a4 <vTaskDelay>
  
  return osOK;
 8001484:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001486:	4618      	mov	r0, r3
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800148e:	b580      	push	{r7, lr}
 8001490:	b086      	sub	sp, #24
 8001492:	af02      	add	r7, sp, #8
 8001494:	6078      	str	r0, [r7, #4]
 8001496:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00f      	beq.n	80014c0 <osSemaphoreCreate+0x32>
    if (count == 1) {
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d10a      	bne.n	80014bc <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	2203      	movs	r2, #3
 80014ac:	9200      	str	r2, [sp, #0]
 80014ae:	2200      	movs	r2, #0
 80014b0:	2100      	movs	r1, #0
 80014b2:	2001      	movs	r0, #1
 80014b4:	f000 f9bc 	bl	8001830 <xQueueGenericCreateStatic>
 80014b8:	4603      	mov	r3, r0
 80014ba:	e016      	b.n	80014ea <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80014bc:	2300      	movs	r3, #0
 80014be:	e014      	b.n	80014ea <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d110      	bne.n	80014e8 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80014c6:	2203      	movs	r2, #3
 80014c8:	2100      	movs	r1, #0
 80014ca:	2001      	movs	r0, #1
 80014cc:	f000 fa2d 	bl	800192a <xQueueGenericCreate>
 80014d0:	60f8      	str	r0, [r7, #12]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d005      	beq.n	80014e4 <osSemaphoreCreate+0x56>
 80014d8:	2300      	movs	r3, #0
 80014da:	2200      	movs	r2, #0
 80014dc:	2100      	movs	r1, #0
 80014de:	68f8      	ldr	r0, [r7, #12]
 80014e0:	f000 fa7e 	bl	80019e0 <xQueueGenericSend>
      return sema;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	e000      	b.n	80014ea <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80014e8:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8001508:	2380      	movs	r3, #128	@ 0x80
 800150a:	e03a      	b.n	8001582 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001516:	d103      	bne.n	8001520 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8001518:	f04f 33ff 	mov.w	r3, #4294967295
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	e009      	b.n	8001534 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d006      	beq.n	8001534 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d101      	bne.n	8001534 <osSemaphoreWait+0x40>
      ticks = 1;
 8001530:	2301      	movs	r3, #1
 8001532:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8001534:	f7ff ff33 	bl	800139e <inHandlerMode>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d017      	beq.n	800156e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800153e:	f107 0308 	add.w	r3, r7, #8
 8001542:	461a      	mov	r2, r3
 8001544:	2100      	movs	r1, #0
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 fcec 	bl	8001f24 <xQueueReceiveFromISR>
 800154c:	4603      	mov	r3, r0
 800154e:	2b01      	cmp	r3, #1
 8001550:	d001      	beq.n	8001556 <osSemaphoreWait+0x62>
      return osErrorOS;
 8001552:	23ff      	movs	r3, #255	@ 0xff
 8001554:	e015      	b.n	8001582 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d011      	beq.n	8001580 <osSemaphoreWait+0x8c>
 800155c:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <osSemaphoreWait+0x98>)
 800155e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	f3bf 8f4f 	dsb	sy
 8001568:	f3bf 8f6f 	isb	sy
 800156c:	e008      	b.n	8001580 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800156e:	68f9      	ldr	r1, [r7, #12]
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f000 fbc7 	bl	8001d04 <xQueueSemaphoreTake>
 8001576:	4603      	mov	r3, r0
 8001578:	2b01      	cmp	r3, #1
 800157a:	d001      	beq.n	8001580 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800157c:	23ff      	movs	r3, #255	@ 0xff
 800157e:	e000      	b.n	8001582 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	e000ed04 	.word	0xe000ed04

08001590 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800159c:	2300      	movs	r3, #0
 800159e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80015a0:	f7ff fefd 	bl	800139e <inHandlerMode>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d016      	beq.n	80015d8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	4619      	mov	r1, r3
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f000 fb17 	bl	8001be4 <xQueueGiveFromISR>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d001      	beq.n	80015c0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80015bc:	23ff      	movs	r3, #255	@ 0xff
 80015be:	e017      	b.n	80015f0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d013      	beq.n	80015ee <osSemaphoreRelease+0x5e>
 80015c6:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <osSemaphoreRelease+0x68>)
 80015c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	f3bf 8f4f 	dsb	sy
 80015d2:	f3bf 8f6f 	isb	sy
 80015d6:	e00a      	b.n	80015ee <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80015d8:	2300      	movs	r3, #0
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f000 f9fe 	bl	80019e0 <xQueueGenericSend>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d001      	beq.n	80015ee <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80015ea:	23ff      	movs	r3, #255	@ 0xff
 80015ec:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80015ee:	68fb      	ldr	r3, [r7, #12]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	e000ed04 	.word	0xe000ed04

080015fc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f103 0208 	add.w	r2, r3, #8
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f04f 32ff 	mov.w	r2, #4294967295
 8001614:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f103 0208 	add.w	r2, r3, #8
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f103 0208 	add.w	r2, r3, #8
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	bc80      	pop	{r7}
 8001638:	4770      	bx	lr

0800163a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800163a:	b480      	push	{r7}
 800163c:	b083      	sub	sp, #12
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr

08001652 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001652:	b480      	push	{r7}
 8001654:	b085      	sub	sp, #20
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	1c5a      	adds	r2, r3, #1
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	601a      	str	r2, [r3, #0]
}
 800168e:	bf00      	nop
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr

08001698 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016ae:	d103      	bne.n	80016b8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	e00c      	b.n	80016d2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3308      	adds	r3, #8
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	e002      	b.n	80016c6 <vListInsert+0x2e>
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	68ba      	ldr	r2, [r7, #8]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d2f6      	bcs.n	80016c0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	683a      	ldr	r2, [r7, #0]
 80016e0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	1c5a      	adds	r2, r3, #1
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	601a      	str	r2, [r3, #0]
}
 80016fe:	bf00      	nop
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	6892      	ldr	r2, [r2, #8]
 800171e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6852      	ldr	r2, [r2, #4]
 8001728:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	429a      	cmp	r2, r3
 8001732:	d103      	bne.n	800173c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	1e5a      	subs	r2, r3, #1
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3714      	adds	r7, #20
 8001754:	46bd      	mov	sp, r7
 8001756:	bc80      	pop	{r7}
 8001758:	4770      	bx	lr
	...

0800175c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d10b      	bne.n	8001788 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001774:	f383 8811 	msr	BASEPRI, r3
 8001778:	f3bf 8f6f 	isb	sy
 800177c:	f3bf 8f4f 	dsb	sy
 8001780:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001782:	bf00      	nop
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001788:	f001 fe60 	bl	800344c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001794:	68f9      	ldr	r1, [r7, #12]
 8001796:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001798:	fb01 f303 	mul.w	r3, r1, r3
 800179c:	441a      	add	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2200      	movs	r2, #0
 80017a6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017b8:	3b01      	subs	r3, #1
 80017ba:	68f9      	ldr	r1, [r7, #12]
 80017bc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80017be:	fb01 f303 	mul.w	r3, r1, r3
 80017c2:	441a      	add	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	22ff      	movs	r2, #255	@ 0xff
 80017cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	22ff      	movs	r2, #255	@ 0xff
 80017d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d114      	bne.n	8001808 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d01a      	beq.n	800181c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	3310      	adds	r3, #16
 80017ea:	4618      	mov	r0, r3
 80017ec:	f001 f95a 	bl	8002aa4 <xTaskRemoveFromEventList>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d012      	beq.n	800181c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80017f6:	4b0d      	ldr	r3, [pc, #52]	@ (800182c <xQueueGenericReset+0xd0>)
 80017f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	f3bf 8f4f 	dsb	sy
 8001802:	f3bf 8f6f 	isb	sy
 8001806:	e009      	b.n	800181c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	3310      	adds	r3, #16
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fef5 	bl	80015fc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	3324      	adds	r3, #36	@ 0x24
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff fef0 	bl	80015fc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800181c:	f001 fe46 	bl	80034ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001820:	2301      	movs	r3, #1
}
 8001822:	4618      	mov	r0, r3
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	e000ed04 	.word	0xe000ed04

08001830 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08e      	sub	sp, #56	@ 0x38
 8001834:	af02      	add	r7, sp, #8
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
 800183c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10b      	bne.n	800185c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001848:	f383 8811 	msr	BASEPRI, r3
 800184c:	f3bf 8f6f 	isb	sy
 8001850:	f3bf 8f4f 	dsb	sy
 8001854:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001856:	bf00      	nop
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10b      	bne.n	800187a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001866:	f383 8811 	msr	BASEPRI, r3
 800186a:	f3bf 8f6f 	isb	sy
 800186e:	f3bf 8f4f 	dsb	sy
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	e7fd      	b.n	8001876 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <xQueueGenericCreateStatic+0x56>
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <xQueueGenericCreateStatic+0x5a>
 8001886:	2301      	movs	r3, #1
 8001888:	e000      	b.n	800188c <xQueueGenericCreateStatic+0x5c>
 800188a:	2300      	movs	r3, #0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d10b      	bne.n	80018a8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001894:	f383 8811 	msr	BASEPRI, r3
 8001898:	f3bf 8f6f 	isb	sy
 800189c:	f3bf 8f4f 	dsb	sy
 80018a0:	623b      	str	r3, [r7, #32]
}
 80018a2:	bf00      	nop
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d102      	bne.n	80018b4 <xQueueGenericCreateStatic+0x84>
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d101      	bne.n	80018b8 <xQueueGenericCreateStatic+0x88>
 80018b4:	2301      	movs	r3, #1
 80018b6:	e000      	b.n	80018ba <xQueueGenericCreateStatic+0x8a>
 80018b8:	2300      	movs	r3, #0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d10b      	bne.n	80018d6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80018be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018c2:	f383 8811 	msr	BASEPRI, r3
 80018c6:	f3bf 8f6f 	isb	sy
 80018ca:	f3bf 8f4f 	dsb	sy
 80018ce:	61fb      	str	r3, [r7, #28]
}
 80018d0:	bf00      	nop
 80018d2:	bf00      	nop
 80018d4:	e7fd      	b.n	80018d2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80018d6:	2348      	movs	r3, #72	@ 0x48
 80018d8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	2b48      	cmp	r3, #72	@ 0x48
 80018de:	d00b      	beq.n	80018f8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80018e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018e4:	f383 8811 	msr	BASEPRI, r3
 80018e8:	f3bf 8f6f 	isb	sy
 80018ec:	f3bf 8f4f 	dsb	sy
 80018f0:	61bb      	str	r3, [r7, #24]
}
 80018f2:	bf00      	nop
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80018f8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80018fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001900:	2b00      	cmp	r3, #0
 8001902:	d00d      	beq.n	8001920 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001906:	2201      	movs	r2, #1
 8001908:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800190c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	4613      	mov	r3, r2
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	68b9      	ldr	r1, [r7, #8]
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f000 f840 	bl	80019a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8001922:	4618      	mov	r0, r3
 8001924:	3730      	adds	r7, #48	@ 0x30
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800192a:	b580      	push	{r7, lr}
 800192c:	b08a      	sub	sp, #40	@ 0x28
 800192e:	af02      	add	r7, sp, #8
 8001930:	60f8      	str	r0, [r7, #12]
 8001932:	60b9      	str	r1, [r7, #8]
 8001934:	4613      	mov	r3, r2
 8001936:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d10b      	bne.n	8001956 <xQueueGenericCreate+0x2c>
	__asm volatile
 800193e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001942:	f383 8811 	msr	BASEPRI, r3
 8001946:	f3bf 8f6f 	isb	sy
 800194a:	f3bf 8f4f 	dsb	sy
 800194e:	613b      	str	r3, [r7, #16]
}
 8001950:	bf00      	nop
 8001952:	bf00      	nop
 8001954:	e7fd      	b.n	8001952 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	fb02 f303 	mul.w	r3, r2, r3
 800195e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	3348      	adds	r3, #72	@ 0x48
 8001964:	4618      	mov	r0, r3
 8001966:	f001 fe73 	bl	8003650 <pvPortMalloc>
 800196a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d011      	beq.n	8001996 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	3348      	adds	r3, #72	@ 0x48
 800197a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	2200      	movs	r2, #0
 8001980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001984:	79fa      	ldrb	r2, [r7, #7]
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	9300      	str	r3, [sp, #0]
 800198a:	4613      	mov	r3, r2
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	68b9      	ldr	r1, [r7, #8]
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f000 f805 	bl	80019a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001996:	69bb      	ldr	r3, [r7, #24]
	}
 8001998:	4618      	mov	r0, r3
 800199a:	3720      	adds	r7, #32
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
 80019ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d103      	bne.n	80019bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	e002      	b.n	80019c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	68fa      	ldr	r2, [r7, #12]
 80019c6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80019ce:	2101      	movs	r1, #1
 80019d0:	69b8      	ldr	r0, [r7, #24]
 80019d2:	f7ff fec3 	bl	800175c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08e      	sub	sp, #56	@ 0x38
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
 80019ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80019ee:	2300      	movs	r3, #0
 80019f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80019f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d10b      	bne.n	8001a14 <xQueueGenericSend+0x34>
	__asm volatile
 80019fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a00:	f383 8811 	msr	BASEPRI, r3
 8001a04:	f3bf 8f6f 	isb	sy
 8001a08:	f3bf 8f4f 	dsb	sy
 8001a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001a0e:	bf00      	nop
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d103      	bne.n	8001a22 <xQueueGenericSend+0x42>
 8001a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <xQueueGenericSend+0x46>
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <xQueueGenericSend+0x48>
 8001a26:	2300      	movs	r3, #0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d10b      	bne.n	8001a44 <xQueueGenericSend+0x64>
	__asm volatile
 8001a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a30:	f383 8811 	msr	BASEPRI, r3
 8001a34:	f3bf 8f6f 	isb	sy
 8001a38:	f3bf 8f4f 	dsb	sy
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001a3e:	bf00      	nop
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d103      	bne.n	8001a52 <xQueueGenericSend+0x72>
 8001a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d101      	bne.n	8001a56 <xQueueGenericSend+0x76>
 8001a52:	2301      	movs	r3, #1
 8001a54:	e000      	b.n	8001a58 <xQueueGenericSend+0x78>
 8001a56:	2300      	movs	r3, #0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10b      	bne.n	8001a74 <xQueueGenericSend+0x94>
	__asm volatile
 8001a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a60:	f383 8811 	msr	BASEPRI, r3
 8001a64:	f3bf 8f6f 	isb	sy
 8001a68:	f3bf 8f4f 	dsb	sy
 8001a6c:	623b      	str	r3, [r7, #32]
}
 8001a6e:	bf00      	nop
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a74:	f001 f9d6 	bl	8002e24 <xTaskGetSchedulerState>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d102      	bne.n	8001a84 <xQueueGenericSend+0xa4>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d101      	bne.n	8001a88 <xQueueGenericSend+0xa8>
 8001a84:	2301      	movs	r3, #1
 8001a86:	e000      	b.n	8001a8a <xQueueGenericSend+0xaa>
 8001a88:	2300      	movs	r3, #0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10b      	bne.n	8001aa6 <xQueueGenericSend+0xc6>
	__asm volatile
 8001a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a92:	f383 8811 	msr	BASEPRI, r3
 8001a96:	f3bf 8f6f 	isb	sy
 8001a9a:	f3bf 8f4f 	dsb	sy
 8001a9e:	61fb      	str	r3, [r7, #28]
}
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	e7fd      	b.n	8001aa2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001aa6:	f001 fcd1 	bl	800344c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d302      	bcc.n	8001abc <xQueueGenericSend+0xdc>
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d129      	bne.n	8001b10 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001abc:	683a      	ldr	r2, [r7, #0]
 8001abe:	68b9      	ldr	r1, [r7, #8]
 8001ac0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001ac2:	f000 fac8 	bl	8002056 <prvCopyDataToQueue>
 8001ac6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d010      	beq.n	8001af2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ad2:	3324      	adds	r3, #36	@ 0x24
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 ffe5 	bl	8002aa4 <xTaskRemoveFromEventList>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d013      	beq.n	8001b08 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001ae0:	4b3f      	ldr	r3, [pc, #252]	@ (8001be0 <xQueueGenericSend+0x200>)
 8001ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	f3bf 8f4f 	dsb	sy
 8001aec:	f3bf 8f6f 	isb	sy
 8001af0:	e00a      	b.n	8001b08 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d007      	beq.n	8001b08 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001af8:	4b39      	ldr	r3, [pc, #228]	@ (8001be0 <xQueueGenericSend+0x200>)
 8001afa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	f3bf 8f4f 	dsb	sy
 8001b04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001b08:	f001 fcd0 	bl	80034ac <vPortExitCritical>
				return pdPASS;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e063      	b.n	8001bd8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d103      	bne.n	8001b1e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001b16:	f001 fcc9 	bl	80034ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	e05c      	b.n	8001bd8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d106      	bne.n	8001b32 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f001 f81f 	bl	8002b6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001b32:	f001 fcbb 	bl	80034ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001b36:	f000 fdcd 	bl	80026d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001b3a:	f001 fc87 	bl	800344c <vPortEnterCritical>
 8001b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b4a:	d103      	bne.n	8001b54 <xQueueGenericSend+0x174>
 8001b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001b5a:	b25b      	sxtb	r3, r3
 8001b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b60:	d103      	bne.n	8001b6a <xQueueGenericSend+0x18a>
 8001b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001b6a:	f001 fc9f 	bl	80034ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001b6e:	1d3a      	adds	r2, r7, #4
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	4611      	mov	r1, r2
 8001b76:	4618      	mov	r0, r3
 8001b78:	f001 f80e 	bl	8002b98 <xTaskCheckForTimeOut>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d124      	bne.n	8001bcc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001b82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001b84:	f000 fb5f 	bl	8002246 <prvIsQueueFull>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d018      	beq.n	8001bc0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b90:	3310      	adds	r3, #16
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	4611      	mov	r1, r2
 8001b96:	4618      	mov	r0, r3
 8001b98:	f000 ff5e 	bl	8002a58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001b9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001b9e:	f000 faea 	bl	8002176 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001ba2:	f000 fda5 	bl	80026f0 <xTaskResumeAll>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	f47f af7c 	bne.w	8001aa6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001bae:	4b0c      	ldr	r3, [pc, #48]	@ (8001be0 <xQueueGenericSend+0x200>)
 8001bb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	f3bf 8f4f 	dsb	sy
 8001bba:	f3bf 8f6f 	isb	sy
 8001bbe:	e772      	b.n	8001aa6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001bc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001bc2:	f000 fad8 	bl	8002176 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001bc6:	f000 fd93 	bl	80026f0 <xTaskResumeAll>
 8001bca:	e76c      	b.n	8001aa6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001bcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001bce:	f000 fad2 	bl	8002176 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001bd2:	f000 fd8d 	bl	80026f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001bd6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3738      	adds	r7, #56	@ 0x38
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	e000ed04 	.word	0xe000ed04

08001be4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08e      	sub	sp, #56	@ 0x38
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8001bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d10b      	bne.n	8001c10 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8001bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bfc:	f383 8811 	msr	BASEPRI, r3
 8001c00:	f3bf 8f6f 	isb	sy
 8001c04:	f3bf 8f4f 	dsb	sy
 8001c08:	623b      	str	r3, [r7, #32]
}
 8001c0a:	bf00      	nop
 8001c0c:	bf00      	nop
 8001c0e:	e7fd      	b.n	8001c0c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d00b      	beq.n	8001c30 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8001c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c1c:	f383 8811 	msr	BASEPRI, r3
 8001c20:	f3bf 8f6f 	isb	sy
 8001c24:	f3bf 8f4f 	dsb	sy
 8001c28:	61fb      	str	r3, [r7, #28]
}
 8001c2a:	bf00      	nop
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8001c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d103      	bne.n	8001c40 <xQueueGiveFromISR+0x5c>
 8001c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d101      	bne.n	8001c44 <xQueueGiveFromISR+0x60>
 8001c40:	2301      	movs	r3, #1
 8001c42:	e000      	b.n	8001c46 <xQueueGiveFromISR+0x62>
 8001c44:	2300      	movs	r3, #0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10b      	bne.n	8001c62 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8001c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c4e:	f383 8811 	msr	BASEPRI, r3
 8001c52:	f3bf 8f6f 	isb	sy
 8001c56:	f3bf 8f4f 	dsb	sy
 8001c5a:	61bb      	str	r3, [r7, #24]
}
 8001c5c:	bf00      	nop
 8001c5e:	bf00      	nop
 8001c60:	e7fd      	b.n	8001c5e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001c62:	f001 fcb5 	bl	80035d0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001c66:	f3ef 8211 	mrs	r2, BASEPRI
 8001c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c6e:	f383 8811 	msr	BASEPRI, r3
 8001c72:	f3bf 8f6f 	isb	sy
 8001c76:	f3bf 8f4f 	dsb	sy
 8001c7a:	617a      	str	r2, [r7, #20]
 8001c7c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001c7e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c86:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d22b      	bcs.n	8001cea <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001c98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9e:	1c5a      	adds	r2, r3, #1
 8001ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ca2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001ca4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cac:	d112      	bne.n	8001cd4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d016      	beq.n	8001ce4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cb8:	3324      	adds	r3, #36	@ 0x24
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 fef2 	bl	8002aa4 <xTaskRemoveFromEventList>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d00e      	beq.n	8001ce4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d00b      	beq.n	8001ce4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	e007      	b.n	8001ce4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001cd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cd8:	3301      	adds	r3, #1
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	b25a      	sxtb	r2, r3
 8001cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ce0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ce8:	e001      	b.n	8001cee <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001cf8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3738      	adds	r7, #56	@ 0x38
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08e      	sub	sp, #56	@ 0x38
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10b      	bne.n	8001d38 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8001d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d24:	f383 8811 	msr	BASEPRI, r3
 8001d28:	f3bf 8f6f 	isb	sy
 8001d2c:	f3bf 8f4f 	dsb	sy
 8001d30:	623b      	str	r3, [r7, #32]
}
 8001d32:	bf00      	nop
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00b      	beq.n	8001d58 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8001d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d44:	f383 8811 	msr	BASEPRI, r3
 8001d48:	f3bf 8f6f 	isb	sy
 8001d4c:	f3bf 8f4f 	dsb	sy
 8001d50:	61fb      	str	r3, [r7, #28]
}
 8001d52:	bf00      	nop
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001d58:	f001 f864 	bl	8002e24 <xTaskGetSchedulerState>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d102      	bne.n	8001d68 <xQueueSemaphoreTake+0x64>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d101      	bne.n	8001d6c <xQueueSemaphoreTake+0x68>
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e000      	b.n	8001d6e <xQueueSemaphoreTake+0x6a>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10b      	bne.n	8001d8a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8001d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d76:	f383 8811 	msr	BASEPRI, r3
 8001d7a:	f3bf 8f6f 	isb	sy
 8001d7e:	f3bf 8f4f 	dsb	sy
 8001d82:	61bb      	str	r3, [r7, #24]
}
 8001d84:	bf00      	nop
 8001d86:	bf00      	nop
 8001d88:	e7fd      	b.n	8001d86 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001d8a:	f001 fb5f 	bl	800344c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d92:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d024      	beq.n	8001de4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8001d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d9c:	1e5a      	subs	r2, r3, #1
 8001d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001da0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d104      	bne.n	8001db4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8001daa:	f001 f9e7 	bl	800317c <pvTaskIncrementMutexHeldCount>
 8001dae:	4602      	mov	r2, r0
 8001db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d00f      	beq.n	8001ddc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dbe:	3310      	adds	r3, #16
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 fe6f 	bl	8002aa4 <xTaskRemoveFromEventList>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d007      	beq.n	8001ddc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001dcc:	4b54      	ldr	r3, [pc, #336]	@ (8001f20 <xQueueSemaphoreTake+0x21c>)
 8001dce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	f3bf 8f4f 	dsb	sy
 8001dd8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001ddc:	f001 fb66 	bl	80034ac <vPortExitCritical>
				return pdPASS;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e098      	b.n	8001f16 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d112      	bne.n	8001e10 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8001dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00b      	beq.n	8001e08 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8001df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001df4:	f383 8811 	msr	BASEPRI, r3
 8001df8:	f3bf 8f6f 	isb	sy
 8001dfc:	f3bf 8f4f 	dsb	sy
 8001e00:	617b      	str	r3, [r7, #20]
}
 8001e02:	bf00      	nop
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8001e08:	f001 fb50 	bl	80034ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	e082      	b.n	8001f16 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d106      	bne.n	8001e24 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 fea6 	bl	8002b6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001e20:	2301      	movs	r3, #1
 8001e22:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001e24:	f001 fb42 	bl	80034ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001e28:	f000 fc54 	bl	80026d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001e2c:	f001 fb0e 	bl	800344c <vPortEnterCritical>
 8001e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e32:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001e36:	b25b      	sxtb	r3, r3
 8001e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3c:	d103      	bne.n	8001e46 <xQueueSemaphoreTake+0x142>
 8001e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001e4c:	b25b      	sxtb	r3, r3
 8001e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e52:	d103      	bne.n	8001e5c <xQueueSemaphoreTake+0x158>
 8001e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001e5c:	f001 fb26 	bl	80034ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001e60:	463a      	mov	r2, r7
 8001e62:	f107 030c 	add.w	r3, r7, #12
 8001e66:	4611      	mov	r1, r2
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 fe95 	bl	8002b98 <xTaskCheckForTimeOut>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d132      	bne.n	8001eda <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001e74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001e76:	f000 f9d0 	bl	800221a <prvIsQueueEmpty>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d026      	beq.n	8001ece <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d109      	bne.n	8001e9c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8001e88:	f001 fae0 	bl	800344c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f000 ffe5 	bl	8002e60 <xTaskPriorityInherit>
 8001e96:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8001e98:	f001 fb08 	bl	80034ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e9e:	3324      	adds	r3, #36	@ 0x24
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 fdd7 	bl	8002a58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001eaa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001eac:	f000 f963 	bl	8002176 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001eb0:	f000 fc1e 	bl	80026f0 <xTaskResumeAll>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f47f af67 	bne.w	8001d8a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8001ebc:	4b18      	ldr	r3, [pc, #96]	@ (8001f20 <xQueueSemaphoreTake+0x21c>)
 8001ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	f3bf 8f4f 	dsb	sy
 8001ec8:	f3bf 8f6f 	isb	sy
 8001ecc:	e75d      	b.n	8001d8a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8001ece:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001ed0:	f000 f951 	bl	8002176 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001ed4:	f000 fc0c 	bl	80026f0 <xTaskResumeAll>
 8001ed8:	e757      	b.n	8001d8a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8001eda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001edc:	f000 f94b 	bl	8002176 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001ee0:	f000 fc06 	bl	80026f0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001ee4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001ee6:	f000 f998 	bl	800221a <prvIsQueueEmpty>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f43f af4c 	beq.w	8001d8a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8001ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00d      	beq.n	8001f14 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8001ef8:	f001 faa8 	bl	800344c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001efc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001efe:	f000 f893 	bl	8002028 <prvGetDisinheritPriorityAfterTimeout>
 8001f02:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8001f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f001 f8a6 	bl	800305c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8001f10:	f001 facc 	bl	80034ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001f14:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3738      	adds	r7, #56	@ 0x38
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	e000ed04 	.word	0xe000ed04

08001f24 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08e      	sub	sp, #56	@ 0x38
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10b      	bne.n	8001f52 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8001f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f3e:	f383 8811 	msr	BASEPRI, r3
 8001f42:	f3bf 8f6f 	isb	sy
 8001f46:	f3bf 8f4f 	dsb	sy
 8001f4a:	623b      	str	r3, [r7, #32]
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	e7fd      	b.n	8001f4e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d103      	bne.n	8001f60 <xQueueReceiveFromISR+0x3c>
 8001f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d101      	bne.n	8001f64 <xQueueReceiveFromISR+0x40>
 8001f60:	2301      	movs	r3, #1
 8001f62:	e000      	b.n	8001f66 <xQueueReceiveFromISR+0x42>
 8001f64:	2300      	movs	r3, #0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d10b      	bne.n	8001f82 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8001f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f6e:	f383 8811 	msr	BASEPRI, r3
 8001f72:	f3bf 8f6f 	isb	sy
 8001f76:	f3bf 8f4f 	dsb	sy
 8001f7a:	61fb      	str	r3, [r7, #28]
}
 8001f7c:	bf00      	nop
 8001f7e:	bf00      	nop
 8001f80:	e7fd      	b.n	8001f7e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001f82:	f001 fb25 	bl	80035d0 <vPortValidateInterruptPriority>
	__asm volatile
 8001f86:	f3ef 8211 	mrs	r2, BASEPRI
 8001f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f8e:	f383 8811 	msr	BASEPRI, r3
 8001f92:	f3bf 8f6f 	isb	sy
 8001f96:	f3bf 8f4f 	dsb	sy
 8001f9a:	61ba      	str	r2, [r7, #24]
 8001f9c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8001f9e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fa6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d02f      	beq.n	800200e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8001fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001fb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001fb8:	68b9      	ldr	r1, [r7, #8]
 8001fba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001fbc:	f000 f8b5 	bl	800212a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fc2:	1e5a      	subs	r2, r3, #1
 8001fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8001fc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd0:	d112      	bne.n	8001ff8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d016      	beq.n	8002008 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fdc:	3310      	adds	r3, #16
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fd60 	bl	8002aa4 <xTaskRemoveFromEventList>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d00e      	beq.n	8002008 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00b      	beq.n	8002008 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	e007      	b.n	8002008 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8001ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	b25a      	sxtb	r2, r3
 8002002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002004:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8002008:	2301      	movs	r3, #1
 800200a:	637b      	str	r3, [r7, #52]	@ 0x34
 800200c:	e001      	b.n	8002012 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800200e:	2300      	movs	r3, #0
 8002010:	637b      	str	r3, [r7, #52]	@ 0x34
 8002012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002014:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	f383 8811 	msr	BASEPRI, r3
}
 800201c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800201e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002020:	4618      	mov	r0, r3
 8002022:	3738      	adds	r7, #56	@ 0x38
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002034:	2b00      	cmp	r3, #0
 8002036:	d006      	beq.n	8002046 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f1c3 0307 	rsb	r3, r3, #7
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	e001      	b.n	800204a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800204a:	68fb      	ldr	r3, [r7, #12]
	}
 800204c:	4618      	mov	r0, r3
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr

08002056 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b086      	sub	sp, #24
 800205a:	af00      	add	r7, sp, #0
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	60b9      	str	r1, [r7, #8]
 8002060:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800206a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10d      	bne.n	8002090 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d14d      	bne.n	8002118 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	4618      	mov	r0, r3
 8002082:	f000 ff63 	bl	8002f4c <xTaskPriorityDisinherit>
 8002086:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	609a      	str	r2, [r3, #8]
 800208e:	e043      	b.n	8002118 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d119      	bne.n	80020ca <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6858      	ldr	r0, [r3, #4]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	461a      	mov	r2, r3
 80020a0:	68b9      	ldr	r1, [r7, #8]
 80020a2:	f001 fced 	bl	8003a80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	685a      	ldr	r2, [r3, #4]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	441a      	add	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d32b      	bcc.n	8002118 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	e026      	b.n	8002118 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	68d8      	ldr	r0, [r3, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	461a      	mov	r2, r3
 80020d4:	68b9      	ldr	r1, [r7, #8]
 80020d6:	f001 fcd3 	bl	8003a80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	425b      	negs	r3, r3
 80020e4:	441a      	add	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d207      	bcs.n	8002106 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	425b      	negs	r3, r3
 8002100:	441a      	add	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b02      	cmp	r3, #2
 800210a:	d105      	bne.n	8002118 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d002      	beq.n	8002118 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	3b01      	subs	r3, #1
 8002116:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1c5a      	adds	r2, r3, #1
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002120:	697b      	ldr	r3, [r7, #20]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3718      	adds	r7, #24
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
 8002132:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002138:	2b00      	cmp	r3, #0
 800213a:	d018      	beq.n	800216e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002144:	441a      	add	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	429a      	cmp	r2, r3
 8002154:	d303      	bcc.n	800215e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68d9      	ldr	r1, [r3, #12]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002166:	461a      	mov	r2, r3
 8002168:	6838      	ldr	r0, [r7, #0]
 800216a:	f001 fc89 	bl	8003a80 <memcpy>
	}
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b084      	sub	sp, #16
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800217e:	f001 f965 	bl	800344c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002188:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800218a:	e011      	b.n	80021b0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002190:	2b00      	cmp	r3, #0
 8002192:	d012      	beq.n	80021ba <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3324      	adds	r3, #36	@ 0x24
 8002198:	4618      	mov	r0, r3
 800219a:	f000 fc83 	bl	8002aa4 <xTaskRemoveFromEventList>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80021a4:	f000 fd5c 	bl	8002c60 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80021b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	dce9      	bgt.n	800218c <prvUnlockQueue+0x16>
 80021b8:	e000      	b.n	80021bc <prvUnlockQueue+0x46>
					break;
 80021ba:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	22ff      	movs	r2, #255	@ 0xff
 80021c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80021c4:	f001 f972 	bl	80034ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80021c8:	f001 f940 	bl	800344c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80021d2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80021d4:	e011      	b.n	80021fa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d012      	beq.n	8002204 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3310      	adds	r3, #16
 80021e2:	4618      	mov	r0, r3
 80021e4:	f000 fc5e 	bl	8002aa4 <xTaskRemoveFromEventList>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80021ee:	f000 fd37 	bl	8002c60 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80021f2:	7bbb      	ldrb	r3, [r7, #14]
 80021f4:	3b01      	subs	r3, #1
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80021fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	dce9      	bgt.n	80021d6 <prvUnlockQueue+0x60>
 8002202:	e000      	b.n	8002206 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002204:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	22ff      	movs	r2, #255	@ 0xff
 800220a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800220e:	f001 f94d 	bl	80034ac <vPortExitCritical>
}
 8002212:	bf00      	nop
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b084      	sub	sp, #16
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002222:	f001 f913 	bl	800344c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800222a:	2b00      	cmp	r3, #0
 800222c:	d102      	bne.n	8002234 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800222e:	2301      	movs	r3, #1
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	e001      	b.n	8002238 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002238:	f001 f938 	bl	80034ac <vPortExitCritical>

	return xReturn;
 800223c:	68fb      	ldr	r3, [r7, #12]
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b084      	sub	sp, #16
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800224e:	f001 f8fd 	bl	800344c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800225a:	429a      	cmp	r2, r3
 800225c:	d102      	bne.n	8002264 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800225e:	2301      	movs	r3, #1
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	e001      	b.n	8002268 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002264:	2300      	movs	r3, #0
 8002266:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002268:	f001 f920 	bl	80034ac <vPortExitCritical>

	return xReturn;
 800226c:	68fb      	ldr	r3, [r7, #12]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002276:	b580      	push	{r7, lr}
 8002278:	b08e      	sub	sp, #56	@ 0x38
 800227a:	af04      	add	r7, sp, #16
 800227c:	60f8      	str	r0, [r7, #12]
 800227e:	60b9      	str	r1, [r7, #8]
 8002280:	607a      	str	r2, [r7, #4]
 8002282:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10b      	bne.n	80022a2 <xTaskCreateStatic+0x2c>
	__asm volatile
 800228a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800228e:	f383 8811 	msr	BASEPRI, r3
 8002292:	f3bf 8f6f 	isb	sy
 8002296:	f3bf 8f4f 	dsb	sy
 800229a:	623b      	str	r3, [r7, #32]
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	e7fd      	b.n	800229e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80022a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d10b      	bne.n	80022c0 <xTaskCreateStatic+0x4a>
	__asm volatile
 80022a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ac:	f383 8811 	msr	BASEPRI, r3
 80022b0:	f3bf 8f6f 	isb	sy
 80022b4:	f3bf 8f4f 	dsb	sy
 80022b8:	61fb      	str	r3, [r7, #28]
}
 80022ba:	bf00      	nop
 80022bc:	bf00      	nop
 80022be:	e7fd      	b.n	80022bc <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80022c0:	2354      	movs	r3, #84	@ 0x54
 80022c2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	2b54      	cmp	r3, #84	@ 0x54
 80022c8:	d00b      	beq.n	80022e2 <xTaskCreateStatic+0x6c>
	__asm volatile
 80022ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ce:	f383 8811 	msr	BASEPRI, r3
 80022d2:	f3bf 8f6f 	isb	sy
 80022d6:	f3bf 8f4f 	dsb	sy
 80022da:	61bb      	str	r3, [r7, #24]
}
 80022dc:	bf00      	nop
 80022de:	bf00      	nop
 80022e0:	e7fd      	b.n	80022de <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80022e2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80022e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d01e      	beq.n	8002328 <xTaskCreateStatic+0xb2>
 80022ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d01b      	beq.n	8002328 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80022f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022f2:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80022f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022f8:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80022fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fc:	2202      	movs	r2, #2
 80022fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002302:	2300      	movs	r3, #0
 8002304:	9303      	str	r3, [sp, #12]
 8002306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002308:	9302      	str	r3, [sp, #8]
 800230a:	f107 0314 	add.w	r3, r7, #20
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	68b9      	ldr	r1, [r7, #8]
 800231a:	68f8      	ldr	r0, [r7, #12]
 800231c:	f000 f850 	bl	80023c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002320:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002322:	f000 f8d5 	bl	80024d0 <prvAddNewTaskToReadyList>
 8002326:	e001      	b.n	800232c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800232c:	697b      	ldr	r3, [r7, #20]
	}
 800232e:	4618      	mov	r0, r3
 8002330:	3728      	adds	r7, #40	@ 0x28
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002336:	b580      	push	{r7, lr}
 8002338:	b08c      	sub	sp, #48	@ 0x30
 800233a:	af04      	add	r7, sp, #16
 800233c:	60f8      	str	r0, [r7, #12]
 800233e:	60b9      	str	r1, [r7, #8]
 8002340:	603b      	str	r3, [r7, #0]
 8002342:	4613      	mov	r3, r2
 8002344:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002346:	88fb      	ldrh	r3, [r7, #6]
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4618      	mov	r0, r3
 800234c:	f001 f980 	bl	8003650 <pvPortMalloc>
 8002350:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00e      	beq.n	8002376 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002358:	2054      	movs	r0, #84	@ 0x54
 800235a:	f001 f979 	bl	8003650 <pvPortMalloc>
 800235e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d003      	beq.n	800236e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	631a      	str	r2, [r3, #48]	@ 0x30
 800236c:	e005      	b.n	800237a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800236e:	6978      	ldr	r0, [r7, #20]
 8002370:	f001 fa3c 	bl	80037ec <vPortFree>
 8002374:	e001      	b.n	800237a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002376:	2300      	movs	r3, #0
 8002378:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d017      	beq.n	80023b0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002388:	88fa      	ldrh	r2, [r7, #6]
 800238a:	2300      	movs	r3, #0
 800238c:	9303      	str	r3, [sp, #12]
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	9302      	str	r3, [sp, #8]
 8002392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002394:	9301      	str	r3, [sp, #4]
 8002396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	68b9      	ldr	r1, [r7, #8]
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 f80e 	bl	80023c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80023a4:	69f8      	ldr	r0, [r7, #28]
 80023a6:	f000 f893 	bl	80024d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80023aa:	2301      	movs	r3, #1
 80023ac:	61bb      	str	r3, [r7, #24]
 80023ae:	e002      	b.n	80023b6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80023b0:	f04f 33ff 	mov.w	r3, #4294967295
 80023b4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80023b6:	69bb      	ldr	r3, [r7, #24]
	}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3720      	adds	r7, #32
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b088      	sub	sp, #32
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80023ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80023d8:	3b01      	subs	r3, #1
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	4413      	add	r3, r2
 80023de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	f023 0307 	bic.w	r3, r3, #7
 80023e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00b      	beq.n	800240a <prvInitialiseNewTask+0x4a>
	__asm volatile
 80023f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023f6:	f383 8811 	msr	BASEPRI, r3
 80023fa:	f3bf 8f6f 	isb	sy
 80023fe:	f3bf 8f4f 	dsb	sy
 8002402:	617b      	str	r3, [r7, #20]
}
 8002404:	bf00      	nop
 8002406:	bf00      	nop
 8002408:	e7fd      	b.n	8002406 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d01f      	beq.n	8002450 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
 8002414:	e012      	b.n	800243c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	4413      	add	r3, r2
 800241c:	7819      	ldrb	r1, [r3, #0]
 800241e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	4413      	add	r3, r2
 8002424:	3334      	adds	r3, #52	@ 0x34
 8002426:	460a      	mov	r2, r1
 8002428:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	4413      	add	r3, r2
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d006      	beq.n	8002444 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3301      	adds	r3, #1
 800243a:	61fb      	str	r3, [r7, #28]
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	2b0f      	cmp	r3, #15
 8002440:	d9e9      	bls.n	8002416 <prvInitialiseNewTask+0x56>
 8002442:	e000      	b.n	8002446 <prvInitialiseNewTask+0x86>
			{
				break;
 8002444:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800244e:	e003      	b.n	8002458 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002452:	2200      	movs	r2, #0
 8002454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800245a:	2b06      	cmp	r3, #6
 800245c:	d901      	bls.n	8002462 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800245e:	2306      	movs	r3, #6
 8002460:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002466:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800246a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800246c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800246e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002470:	2200      	movs	r2, #0
 8002472:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002476:	3304      	adds	r3, #4
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff f8de 	bl	800163a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800247e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002480:	3318      	adds	r3, #24
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff f8d9 	bl	800163a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800248a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800248c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800248e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002490:	f1c3 0207 	rsb	r2, r3, #7
 8002494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002496:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800249a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800249c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800249e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024a0:	2200      	movs	r2, #0
 80024a2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80024a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	68f9      	ldr	r1, [r7, #12]
 80024b0:	69b8      	ldr	r0, [r7, #24]
 80024b2:	f000 fedd 	bl	8003270 <pxPortInitialiseStack>
 80024b6:	4602      	mov	r2, r0
 80024b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80024bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d002      	beq.n	80024c8 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80024c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80024c8:	bf00      	nop
 80024ca:	3720      	adds	r7, #32
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80024d8:	f000 ffb8 	bl	800344c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80024dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002588 <prvAddNewTaskToReadyList+0xb8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	3301      	adds	r3, #1
 80024e2:	4a29      	ldr	r2, [pc, #164]	@ (8002588 <prvAddNewTaskToReadyList+0xb8>)
 80024e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80024e6:	4b29      	ldr	r3, [pc, #164]	@ (800258c <prvAddNewTaskToReadyList+0xbc>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d109      	bne.n	8002502 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80024ee:	4a27      	ldr	r2, [pc, #156]	@ (800258c <prvAddNewTaskToReadyList+0xbc>)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80024f4:	4b24      	ldr	r3, [pc, #144]	@ (8002588 <prvAddNewTaskToReadyList+0xb8>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d110      	bne.n	800251e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80024fc:	f000 fbd4 	bl	8002ca8 <prvInitialiseTaskLists>
 8002500:	e00d      	b.n	800251e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002502:	4b23      	ldr	r3, [pc, #140]	@ (8002590 <prvAddNewTaskToReadyList+0xc0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d109      	bne.n	800251e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800250a:	4b20      	ldr	r3, [pc, #128]	@ (800258c <prvAddNewTaskToReadyList+0xbc>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002514:	429a      	cmp	r2, r3
 8002516:	d802      	bhi.n	800251e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002518:	4a1c      	ldr	r2, [pc, #112]	@ (800258c <prvAddNewTaskToReadyList+0xbc>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800251e:	4b1d      	ldr	r3, [pc, #116]	@ (8002594 <prvAddNewTaskToReadyList+0xc4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	3301      	adds	r3, #1
 8002524:	4a1b      	ldr	r2, [pc, #108]	@ (8002594 <prvAddNewTaskToReadyList+0xc4>)
 8002526:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252c:	2201      	movs	r2, #1
 800252e:	409a      	lsls	r2, r3
 8002530:	4b19      	ldr	r3, [pc, #100]	@ (8002598 <prvAddNewTaskToReadyList+0xc8>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4313      	orrs	r3, r2
 8002536:	4a18      	ldr	r2, [pc, #96]	@ (8002598 <prvAddNewTaskToReadyList+0xc8>)
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800253e:	4613      	mov	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4a15      	ldr	r2, [pc, #84]	@ (800259c <prvAddNewTaskToReadyList+0xcc>)
 8002548:	441a      	add	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	3304      	adds	r3, #4
 800254e:	4619      	mov	r1, r3
 8002550:	4610      	mov	r0, r2
 8002552:	f7ff f87e 	bl	8001652 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002556:	f000 ffa9 	bl	80034ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800255a:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <prvAddNewTaskToReadyList+0xc0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00e      	beq.n	8002580 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002562:	4b0a      	ldr	r3, [pc, #40]	@ (800258c <prvAddNewTaskToReadyList+0xbc>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256c:	429a      	cmp	r2, r3
 800256e:	d207      	bcs.n	8002580 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002570:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <prvAddNewTaskToReadyList+0xd0>)
 8002572:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	f3bf 8f4f 	dsb	sy
 800257c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002580:	bf00      	nop
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	2000039c 	.word	0x2000039c
 800258c:	2000029c 	.word	0x2000029c
 8002590:	200003a8 	.word	0x200003a8
 8002594:	200003b8 	.word	0x200003b8
 8002598:	200003a4 	.word	0x200003a4
 800259c:	200002a0 	.word	0x200002a0
 80025a0:	e000ed04 	.word	0xe000ed04

080025a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d018      	beq.n	80025e8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80025b6:	4b14      	ldr	r3, [pc, #80]	@ (8002608 <vTaskDelay+0x64>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00b      	beq.n	80025d6 <vTaskDelay+0x32>
	__asm volatile
 80025be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025c2:	f383 8811 	msr	BASEPRI, r3
 80025c6:	f3bf 8f6f 	isb	sy
 80025ca:	f3bf 8f4f 	dsb	sy
 80025ce:	60bb      	str	r3, [r7, #8]
}
 80025d0:	bf00      	nop
 80025d2:	bf00      	nop
 80025d4:	e7fd      	b.n	80025d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80025d6:	f000 f87d 	bl	80026d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80025da:	2100      	movs	r1, #0
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f000 fde1 	bl	80031a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80025e2:	f000 f885 	bl	80026f0 <xTaskResumeAll>
 80025e6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d107      	bne.n	80025fe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80025ee:	4b07      	ldr	r3, [pc, #28]	@ (800260c <vTaskDelay+0x68>)
 80025f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	f3bf 8f4f 	dsb	sy
 80025fa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80025fe:	bf00      	nop
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	200003c4 	.word	0x200003c4
 800260c:	e000ed04 	.word	0xe000ed04

08002610 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b08a      	sub	sp, #40	@ 0x28
 8002614:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002616:	2300      	movs	r3, #0
 8002618:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800261a:	2300      	movs	r3, #0
 800261c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800261e:	463a      	mov	r2, r7
 8002620:	1d39      	adds	r1, r7, #4
 8002622:	f107 0308 	add.w	r3, r7, #8
 8002626:	4618      	mov	r0, r3
 8002628:	f7fd fd92 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800262c:	6839      	ldr	r1, [r7, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68ba      	ldr	r2, [r7, #8]
 8002632:	9202      	str	r2, [sp, #8]
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	2300      	movs	r3, #0
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	2300      	movs	r3, #0
 800263c:	460a      	mov	r2, r1
 800263e:	491f      	ldr	r1, [pc, #124]	@ (80026bc <vTaskStartScheduler+0xac>)
 8002640:	481f      	ldr	r0, [pc, #124]	@ (80026c0 <vTaskStartScheduler+0xb0>)
 8002642:	f7ff fe18 	bl	8002276 <xTaskCreateStatic>
 8002646:	4603      	mov	r3, r0
 8002648:	4a1e      	ldr	r2, [pc, #120]	@ (80026c4 <vTaskStartScheduler+0xb4>)
 800264a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800264c:	4b1d      	ldr	r3, [pc, #116]	@ (80026c4 <vTaskStartScheduler+0xb4>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d002      	beq.n	800265a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002654:	2301      	movs	r3, #1
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	e001      	b.n	800265e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d116      	bne.n	8002692 <vTaskStartScheduler+0x82>
	__asm volatile
 8002664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002668:	f383 8811 	msr	BASEPRI, r3
 800266c:	f3bf 8f6f 	isb	sy
 8002670:	f3bf 8f4f 	dsb	sy
 8002674:	613b      	str	r3, [r7, #16]
}
 8002676:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002678:	4b13      	ldr	r3, [pc, #76]	@ (80026c8 <vTaskStartScheduler+0xb8>)
 800267a:	f04f 32ff 	mov.w	r2, #4294967295
 800267e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002680:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <vTaskStartScheduler+0xbc>)
 8002682:	2201      	movs	r2, #1
 8002684:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002686:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <vTaskStartScheduler+0xc0>)
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800268c:	f000 fe6c 	bl	8003368 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002690:	e00f      	b.n	80026b2 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002698:	d10b      	bne.n	80026b2 <vTaskStartScheduler+0xa2>
	__asm volatile
 800269a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800269e:	f383 8811 	msr	BASEPRI, r3
 80026a2:	f3bf 8f6f 	isb	sy
 80026a6:	f3bf 8f4f 	dsb	sy
 80026aa:	60fb      	str	r3, [r7, #12]
}
 80026ac:	bf00      	nop
 80026ae:	bf00      	nop
 80026b0:	e7fd      	b.n	80026ae <vTaskStartScheduler+0x9e>
}
 80026b2:	bf00      	nop
 80026b4:	3718      	adds	r7, #24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	08003b48 	.word	0x08003b48
 80026c0:	08002c79 	.word	0x08002c79
 80026c4:	200003c0 	.word	0x200003c0
 80026c8:	200003bc 	.word	0x200003bc
 80026cc:	200003a8 	.word	0x200003a8
 80026d0:	200003a0 	.word	0x200003a0

080026d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80026d8:	4b04      	ldr	r3, [pc, #16]	@ (80026ec <vTaskSuspendAll+0x18>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	3301      	adds	r3, #1
 80026de:	4a03      	ldr	r2, [pc, #12]	@ (80026ec <vTaskSuspendAll+0x18>)
 80026e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80026e2:	bf00      	nop
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	200003c4 	.word	0x200003c4

080026f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80026fa:	2300      	movs	r3, #0
 80026fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80026fe:	4b42      	ldr	r3, [pc, #264]	@ (8002808 <xTaskResumeAll+0x118>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d10b      	bne.n	800271e <xTaskResumeAll+0x2e>
	__asm volatile
 8002706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800270a:	f383 8811 	msr	BASEPRI, r3
 800270e:	f3bf 8f6f 	isb	sy
 8002712:	f3bf 8f4f 	dsb	sy
 8002716:	603b      	str	r3, [r7, #0]
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	e7fd      	b.n	800271a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800271e:	f000 fe95 	bl	800344c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002722:	4b39      	ldr	r3, [pc, #228]	@ (8002808 <xTaskResumeAll+0x118>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	3b01      	subs	r3, #1
 8002728:	4a37      	ldr	r2, [pc, #220]	@ (8002808 <xTaskResumeAll+0x118>)
 800272a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800272c:	4b36      	ldr	r3, [pc, #216]	@ (8002808 <xTaskResumeAll+0x118>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d161      	bne.n	80027f8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002734:	4b35      	ldr	r3, [pc, #212]	@ (800280c <xTaskResumeAll+0x11c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d05d      	beq.n	80027f8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800273c:	e02e      	b.n	800279c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800273e:	4b34      	ldr	r3, [pc, #208]	@ (8002810 <xTaskResumeAll+0x120>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	3318      	adds	r3, #24
 800274a:	4618      	mov	r0, r3
 800274c:	f7fe ffdc 	bl	8001708 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	3304      	adds	r3, #4
 8002754:	4618      	mov	r0, r3
 8002756:	f7fe ffd7 	bl	8001708 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275e:	2201      	movs	r2, #1
 8002760:	409a      	lsls	r2, r3
 8002762:	4b2c      	ldr	r3, [pc, #176]	@ (8002814 <xTaskResumeAll+0x124>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4313      	orrs	r3, r2
 8002768:	4a2a      	ldr	r2, [pc, #168]	@ (8002814 <xTaskResumeAll+0x124>)
 800276a:	6013      	str	r3, [r2, #0]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4a27      	ldr	r2, [pc, #156]	@ (8002818 <xTaskResumeAll+0x128>)
 800277a:	441a      	add	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	3304      	adds	r3, #4
 8002780:	4619      	mov	r1, r3
 8002782:	4610      	mov	r0, r2
 8002784:	f7fe ff65 	bl	8001652 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800278c:	4b23      	ldr	r3, [pc, #140]	@ (800281c <xTaskResumeAll+0x12c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002792:	429a      	cmp	r2, r3
 8002794:	d302      	bcc.n	800279c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002796:	4b22      	ldr	r3, [pc, #136]	@ (8002820 <xTaskResumeAll+0x130>)
 8002798:	2201      	movs	r2, #1
 800279a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800279c:	4b1c      	ldr	r3, [pc, #112]	@ (8002810 <xTaskResumeAll+0x120>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1cc      	bne.n	800273e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80027aa:	f000 fb1b 	bl	8002de4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80027ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002824 <xTaskResumeAll+0x134>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d010      	beq.n	80027dc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80027ba:	f000 f837 	bl	800282c <xTaskIncrementTick>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d002      	beq.n	80027ca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80027c4:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <xTaskResumeAll+0x130>)
 80027c6:	2201      	movs	r2, #1
 80027c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	3b01      	subs	r3, #1
 80027ce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1f1      	bne.n	80027ba <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80027d6:	4b13      	ldr	r3, [pc, #76]	@ (8002824 <xTaskResumeAll+0x134>)
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80027dc:	4b10      	ldr	r3, [pc, #64]	@ (8002820 <xTaskResumeAll+0x130>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d009      	beq.n	80027f8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80027e4:	2301      	movs	r3, #1
 80027e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80027e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002828 <xTaskResumeAll+0x138>)
 80027ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027ee:	601a      	str	r2, [r3, #0]
 80027f0:	f3bf 8f4f 	dsb	sy
 80027f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80027f8:	f000 fe58 	bl	80034ac <vPortExitCritical>

	return xAlreadyYielded;
 80027fc:	68bb      	ldr	r3, [r7, #8]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	200003c4 	.word	0x200003c4
 800280c:	2000039c 	.word	0x2000039c
 8002810:	2000035c 	.word	0x2000035c
 8002814:	200003a4 	.word	0x200003a4
 8002818:	200002a0 	.word	0x200002a0
 800281c:	2000029c 	.word	0x2000029c
 8002820:	200003b0 	.word	0x200003b0
 8002824:	200003ac 	.word	0x200003ac
 8002828:	e000ed04 	.word	0xe000ed04

0800282c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002836:	4b4f      	ldr	r3, [pc, #316]	@ (8002974 <xTaskIncrementTick+0x148>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	f040 808f 	bne.w	800295e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002840:	4b4d      	ldr	r3, [pc, #308]	@ (8002978 <xTaskIncrementTick+0x14c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3301      	adds	r3, #1
 8002846:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002848:	4a4b      	ldr	r2, [pc, #300]	@ (8002978 <xTaskIncrementTick+0x14c>)
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d121      	bne.n	8002898 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002854:	4b49      	ldr	r3, [pc, #292]	@ (800297c <xTaskIncrementTick+0x150>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00b      	beq.n	8002876 <xTaskIncrementTick+0x4a>
	__asm volatile
 800285e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002862:	f383 8811 	msr	BASEPRI, r3
 8002866:	f3bf 8f6f 	isb	sy
 800286a:	f3bf 8f4f 	dsb	sy
 800286e:	603b      	str	r3, [r7, #0]
}
 8002870:	bf00      	nop
 8002872:	bf00      	nop
 8002874:	e7fd      	b.n	8002872 <xTaskIncrementTick+0x46>
 8002876:	4b41      	ldr	r3, [pc, #260]	@ (800297c <xTaskIncrementTick+0x150>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	4b40      	ldr	r3, [pc, #256]	@ (8002980 <xTaskIncrementTick+0x154>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a3e      	ldr	r2, [pc, #248]	@ (800297c <xTaskIncrementTick+0x150>)
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	4a3e      	ldr	r2, [pc, #248]	@ (8002980 <xTaskIncrementTick+0x154>)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6013      	str	r3, [r2, #0]
 800288a:	4b3e      	ldr	r3, [pc, #248]	@ (8002984 <xTaskIncrementTick+0x158>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	3301      	adds	r3, #1
 8002890:	4a3c      	ldr	r2, [pc, #240]	@ (8002984 <xTaskIncrementTick+0x158>)
 8002892:	6013      	str	r3, [r2, #0]
 8002894:	f000 faa6 	bl	8002de4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002898:	4b3b      	ldr	r3, [pc, #236]	@ (8002988 <xTaskIncrementTick+0x15c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d348      	bcc.n	8002934 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028a2:	4b36      	ldr	r3, [pc, #216]	@ (800297c <xTaskIncrementTick+0x150>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d104      	bne.n	80028b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028ac:	4b36      	ldr	r3, [pc, #216]	@ (8002988 <xTaskIncrementTick+0x15c>)
 80028ae:	f04f 32ff 	mov.w	r2, #4294967295
 80028b2:	601a      	str	r2, [r3, #0]
					break;
 80028b4:	e03e      	b.n	8002934 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028b6:	4b31      	ldr	r3, [pc, #196]	@ (800297c <xTaskIncrementTick+0x150>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d203      	bcs.n	80028d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80028ce:	4a2e      	ldr	r2, [pc, #184]	@ (8002988 <xTaskIncrementTick+0x15c>)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80028d4:	e02e      	b.n	8002934 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	3304      	adds	r3, #4
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fe ff14 	bl	8001708 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d004      	beq.n	80028f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	3318      	adds	r3, #24
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe ff0b 	bl	8001708 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f6:	2201      	movs	r2, #1
 80028f8:	409a      	lsls	r2, r3
 80028fa:	4b24      	ldr	r3, [pc, #144]	@ (800298c <xTaskIncrementTick+0x160>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4313      	orrs	r3, r2
 8002900:	4a22      	ldr	r2, [pc, #136]	@ (800298c <xTaskIncrementTick+0x160>)
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002908:	4613      	mov	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	4413      	add	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4a1f      	ldr	r2, [pc, #124]	@ (8002990 <xTaskIncrementTick+0x164>)
 8002912:	441a      	add	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	3304      	adds	r3, #4
 8002918:	4619      	mov	r1, r3
 800291a:	4610      	mov	r0, r2
 800291c:	f7fe fe99 	bl	8001652 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002924:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <xTaskIncrementTick+0x168>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292a:	429a      	cmp	r2, r3
 800292c:	d3b9      	bcc.n	80028a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800292e:	2301      	movs	r3, #1
 8002930:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002932:	e7b6      	b.n	80028a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002934:	4b17      	ldr	r3, [pc, #92]	@ (8002994 <xTaskIncrementTick+0x168>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800293a:	4915      	ldr	r1, [pc, #84]	@ (8002990 <xTaskIncrementTick+0x164>)
 800293c:	4613      	mov	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4413      	add	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	440b      	add	r3, r1
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d901      	bls.n	8002950 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800294c:	2301      	movs	r3, #1
 800294e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002950:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <xTaskIncrementTick+0x16c>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d007      	beq.n	8002968 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002958:	2301      	movs	r3, #1
 800295a:	617b      	str	r3, [r7, #20]
 800295c:	e004      	b.n	8002968 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800295e:	4b0f      	ldr	r3, [pc, #60]	@ (800299c <xTaskIncrementTick+0x170>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	3301      	adds	r3, #1
 8002964:	4a0d      	ldr	r2, [pc, #52]	@ (800299c <xTaskIncrementTick+0x170>)
 8002966:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002968:	697b      	ldr	r3, [r7, #20]
}
 800296a:	4618      	mov	r0, r3
 800296c:	3718      	adds	r7, #24
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	200003c4 	.word	0x200003c4
 8002978:	200003a0 	.word	0x200003a0
 800297c:	20000354 	.word	0x20000354
 8002980:	20000358 	.word	0x20000358
 8002984:	200003b4 	.word	0x200003b4
 8002988:	200003bc 	.word	0x200003bc
 800298c:	200003a4 	.word	0x200003a4
 8002990:	200002a0 	.word	0x200002a0
 8002994:	2000029c 	.word	0x2000029c
 8002998:	200003b0 	.word	0x200003b0
 800299c:	200003ac 	.word	0x200003ac

080029a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80029a0:	b480      	push	{r7}
 80029a2:	b087      	sub	sp, #28
 80029a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80029a6:	4b27      	ldr	r3, [pc, #156]	@ (8002a44 <vTaskSwitchContext+0xa4>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80029ae:	4b26      	ldr	r3, [pc, #152]	@ (8002a48 <vTaskSwitchContext+0xa8>)
 80029b0:	2201      	movs	r2, #1
 80029b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80029b4:	e040      	b.n	8002a38 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80029b6:	4b24      	ldr	r3, [pc, #144]	@ (8002a48 <vTaskSwitchContext+0xa8>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029bc:	4b23      	ldr	r3, [pc, #140]	@ (8002a4c <vTaskSwitchContext+0xac>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	fab3 f383 	clz	r3, r3
 80029c8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80029ca:	7afb      	ldrb	r3, [r7, #11]
 80029cc:	f1c3 031f 	rsb	r3, r3, #31
 80029d0:	617b      	str	r3, [r7, #20]
 80029d2:	491f      	ldr	r1, [pc, #124]	@ (8002a50 <vTaskSwitchContext+0xb0>)
 80029d4:	697a      	ldr	r2, [r7, #20]
 80029d6:	4613      	mov	r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	4413      	add	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	440b      	add	r3, r1
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10b      	bne.n	80029fe <vTaskSwitchContext+0x5e>
	__asm volatile
 80029e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029ea:	f383 8811 	msr	BASEPRI, r3
 80029ee:	f3bf 8f6f 	isb	sy
 80029f2:	f3bf 8f4f 	dsb	sy
 80029f6:	607b      	str	r3, [r7, #4]
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	e7fd      	b.n	80029fa <vTaskSwitchContext+0x5a>
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	4613      	mov	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	4413      	add	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4a11      	ldr	r2, [pc, #68]	@ (8002a50 <vTaskSwitchContext+0xb0>)
 8002a0a:	4413      	add	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	605a      	str	r2, [r3, #4]
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	3308      	adds	r3, #8
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d104      	bne.n	8002a2e <vTaskSwitchContext+0x8e>
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	605a      	str	r2, [r3, #4]
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4a07      	ldr	r2, [pc, #28]	@ (8002a54 <vTaskSwitchContext+0xb4>)
 8002a36:	6013      	str	r3, [r2, #0]
}
 8002a38:	bf00      	nop
 8002a3a:	371c      	adds	r7, #28
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bc80      	pop	{r7}
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	200003c4 	.word	0x200003c4
 8002a48:	200003b0 	.word	0x200003b0
 8002a4c:	200003a4 	.word	0x200003a4
 8002a50:	200002a0 	.word	0x200002a0
 8002a54:	2000029c 	.word	0x2000029c

08002a58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d10b      	bne.n	8002a80 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a6c:	f383 8811 	msr	BASEPRI, r3
 8002a70:	f3bf 8f6f 	isb	sy
 8002a74:	f3bf 8f4f 	dsb	sy
 8002a78:	60fb      	str	r3, [r7, #12]
}
 8002a7a:	bf00      	nop
 8002a7c:	bf00      	nop
 8002a7e:	e7fd      	b.n	8002a7c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002a80:	4b07      	ldr	r3, [pc, #28]	@ (8002aa0 <vTaskPlaceOnEventList+0x48>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	3318      	adds	r3, #24
 8002a86:	4619      	mov	r1, r3
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f7fe fe05 	bl	8001698 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002a8e:	2101      	movs	r1, #1
 8002a90:	6838      	ldr	r0, [r7, #0]
 8002a92:	f000 fb87 	bl	80031a4 <prvAddCurrentTaskToDelayedList>
}
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	2000029c 	.word	0x2000029c

08002aa4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d10b      	bne.n	8002ad2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002abe:	f383 8811 	msr	BASEPRI, r3
 8002ac2:	f3bf 8f6f 	isb	sy
 8002ac6:	f3bf 8f4f 	dsb	sy
 8002aca:	60fb      	str	r3, [r7, #12]
}
 8002acc:	bf00      	nop
 8002ace:	bf00      	nop
 8002ad0:	e7fd      	b.n	8002ace <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	3318      	adds	r3, #24
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7fe fe16 	bl	8001708 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002adc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b54 <xTaskRemoveFromEventList+0xb0>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d11c      	bne.n	8002b1e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	3304      	adds	r3, #4
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7fe fe0d 	bl	8001708 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af2:	2201      	movs	r2, #1
 8002af4:	409a      	lsls	r2, r3
 8002af6:	4b18      	ldr	r3, [pc, #96]	@ (8002b58 <xTaskRemoveFromEventList+0xb4>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	4a16      	ldr	r2, [pc, #88]	@ (8002b58 <xTaskRemoveFromEventList+0xb4>)
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b04:	4613      	mov	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	4413      	add	r3, r2
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	4a13      	ldr	r2, [pc, #76]	@ (8002b5c <xTaskRemoveFromEventList+0xb8>)
 8002b0e:	441a      	add	r2, r3
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	3304      	adds	r3, #4
 8002b14:	4619      	mov	r1, r3
 8002b16:	4610      	mov	r0, r2
 8002b18:	f7fe fd9b 	bl	8001652 <vListInsertEnd>
 8002b1c:	e005      	b.n	8002b2a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	3318      	adds	r3, #24
 8002b22:	4619      	mov	r1, r3
 8002b24:	480e      	ldr	r0, [pc, #56]	@ (8002b60 <xTaskRemoveFromEventList+0xbc>)
 8002b26:	f7fe fd94 	bl	8001652 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b64 <xTaskRemoveFromEventList+0xc0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d905      	bls.n	8002b44 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b68 <xTaskRemoveFromEventList+0xc4>)
 8002b3e:	2201      	movs	r2, #1
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	e001      	b.n	8002b48 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002b48:	697b      	ldr	r3, [r7, #20]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	200003c4 	.word	0x200003c4
 8002b58:	200003a4 	.word	0x200003a4
 8002b5c:	200002a0 	.word	0x200002a0
 8002b60:	2000035c 	.word	0x2000035c
 8002b64:	2000029c 	.word	0x2000029c
 8002b68:	200003b0 	.word	0x200003b0

08002b6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002b74:	4b06      	ldr	r3, [pc, #24]	@ (8002b90 <vTaskInternalSetTimeOutState+0x24>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002b7c:	4b05      	ldr	r3, [pc, #20]	@ (8002b94 <vTaskInternalSetTimeOutState+0x28>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	605a      	str	r2, [r3, #4]
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bc80      	pop	{r7}
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	200003b4 	.word	0x200003b4
 8002b94:	200003a0 	.word	0x200003a0

08002b98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10b      	bne.n	8002bc0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8002ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bac:	f383 8811 	msr	BASEPRI, r3
 8002bb0:	f3bf 8f6f 	isb	sy
 8002bb4:	f3bf 8f4f 	dsb	sy
 8002bb8:	613b      	str	r3, [r7, #16]
}
 8002bba:	bf00      	nop
 8002bbc:	bf00      	nop
 8002bbe:	e7fd      	b.n	8002bbc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10b      	bne.n	8002bde <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8002bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bca:	f383 8811 	msr	BASEPRI, r3
 8002bce:	f3bf 8f6f 	isb	sy
 8002bd2:	f3bf 8f4f 	dsb	sy
 8002bd6:	60fb      	str	r3, [r7, #12]
}
 8002bd8:	bf00      	nop
 8002bda:	bf00      	nop
 8002bdc:	e7fd      	b.n	8002bda <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8002bde:	f000 fc35 	bl	800344c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002be2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c58 <xTaskCheckForTimeOut+0xc0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfa:	d102      	bne.n	8002c02 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	61fb      	str	r3, [r7, #28]
 8002c00:	e023      	b.n	8002c4a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	4b15      	ldr	r3, [pc, #84]	@ (8002c5c <xTaskCheckForTimeOut+0xc4>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d007      	beq.n	8002c1e <xTaskCheckForTimeOut+0x86>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d302      	bcc.n	8002c1e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	61fb      	str	r3, [r7, #28]
 8002c1c:	e015      	b.n	8002c4a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d20b      	bcs.n	8002c40 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	1ad2      	subs	r2, r2, r3
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f7ff ff99 	bl	8002b6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61fb      	str	r3, [r7, #28]
 8002c3e:	e004      	b.n	8002c4a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002c46:	2301      	movs	r3, #1
 8002c48:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002c4a:	f000 fc2f 	bl	80034ac <vPortExitCritical>

	return xReturn;
 8002c4e:	69fb      	ldr	r3, [r7, #28]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3720      	adds	r7, #32
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	200003a0 	.word	0x200003a0
 8002c5c:	200003b4 	.word	0x200003b4

08002c60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002c64:	4b03      	ldr	r3, [pc, #12]	@ (8002c74 <vTaskMissedYield+0x14>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	601a      	str	r2, [r3, #0]
}
 8002c6a:	bf00      	nop
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	200003b0 	.word	0x200003b0

08002c78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002c80:	f000 f852 	bl	8002d28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002c84:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <prvIdleTask+0x28>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d9f9      	bls.n	8002c80 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002c8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ca4 <prvIdleTask+0x2c>)
 8002c8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	f3bf 8f4f 	dsb	sy
 8002c98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002c9c:	e7f0      	b.n	8002c80 <prvIdleTask+0x8>
 8002c9e:	bf00      	nop
 8002ca0:	200002a0 	.word	0x200002a0
 8002ca4:	e000ed04 	.word	0xe000ed04

08002ca8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cae:	2300      	movs	r3, #0
 8002cb0:	607b      	str	r3, [r7, #4]
 8002cb2:	e00c      	b.n	8002cce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	4a12      	ldr	r2, [pc, #72]	@ (8002d08 <prvInitialiseTaskLists+0x60>)
 8002cc0:	4413      	add	r3, r2
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fe fc9a 	bl	80015fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	607b      	str	r3, [r7, #4]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b06      	cmp	r3, #6
 8002cd2:	d9ef      	bls.n	8002cb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002cd4:	480d      	ldr	r0, [pc, #52]	@ (8002d0c <prvInitialiseTaskLists+0x64>)
 8002cd6:	f7fe fc91 	bl	80015fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002cda:	480d      	ldr	r0, [pc, #52]	@ (8002d10 <prvInitialiseTaskLists+0x68>)
 8002cdc:	f7fe fc8e 	bl	80015fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002ce0:	480c      	ldr	r0, [pc, #48]	@ (8002d14 <prvInitialiseTaskLists+0x6c>)
 8002ce2:	f7fe fc8b 	bl	80015fc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002ce6:	480c      	ldr	r0, [pc, #48]	@ (8002d18 <prvInitialiseTaskLists+0x70>)
 8002ce8:	f7fe fc88 	bl	80015fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002cec:	480b      	ldr	r0, [pc, #44]	@ (8002d1c <prvInitialiseTaskLists+0x74>)
 8002cee:	f7fe fc85 	bl	80015fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d20 <prvInitialiseTaskLists+0x78>)
 8002cf4:	4a05      	ldr	r2, [pc, #20]	@ (8002d0c <prvInitialiseTaskLists+0x64>)
 8002cf6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8002d24 <prvInitialiseTaskLists+0x7c>)
 8002cfa:	4a05      	ldr	r2, [pc, #20]	@ (8002d10 <prvInitialiseTaskLists+0x68>)
 8002cfc:	601a      	str	r2, [r3, #0]
}
 8002cfe:	bf00      	nop
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	200002a0 	.word	0x200002a0
 8002d0c:	2000032c 	.word	0x2000032c
 8002d10:	20000340 	.word	0x20000340
 8002d14:	2000035c 	.word	0x2000035c
 8002d18:	20000370 	.word	0x20000370
 8002d1c:	20000388 	.word	0x20000388
 8002d20:	20000354 	.word	0x20000354
 8002d24:	20000358 	.word	0x20000358

08002d28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d2e:	e019      	b.n	8002d64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002d30:	f000 fb8c 	bl	800344c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d34:	4b10      	ldr	r3, [pc, #64]	@ (8002d78 <prvCheckTasksWaitingTermination+0x50>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	3304      	adds	r3, #4
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fe fce1 	bl	8001708 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002d46:	4b0d      	ldr	r3, [pc, #52]	@ (8002d7c <prvCheckTasksWaitingTermination+0x54>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002d7c <prvCheckTasksWaitingTermination+0x54>)
 8002d4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002d50:	4b0b      	ldr	r3, [pc, #44]	@ (8002d80 <prvCheckTasksWaitingTermination+0x58>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	3b01      	subs	r3, #1
 8002d56:	4a0a      	ldr	r2, [pc, #40]	@ (8002d80 <prvCheckTasksWaitingTermination+0x58>)
 8002d58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002d5a:	f000 fba7 	bl	80034ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f810 	bl	8002d84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d64:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <prvCheckTasksWaitingTermination+0x58>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1e1      	bne.n	8002d30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002d6c:	bf00      	nop
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	20000370 	.word	0x20000370
 8002d7c:	2000039c 	.word	0x2000039c
 8002d80:	20000384 	.word	0x20000384

08002d84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d108      	bne.n	8002da8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 fd26 	bl	80037ec <vPortFree>
				vPortFree( pxTCB );
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 fd23 	bl	80037ec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002da6:	e019      	b.n	8002ddc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d103      	bne.n	8002dba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 fd1a 	bl	80037ec <vPortFree>
	}
 8002db8:	e010      	b.n	8002ddc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d00b      	beq.n	8002ddc <prvDeleteTCB+0x58>
	__asm volatile
 8002dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc8:	f383 8811 	msr	BASEPRI, r3
 8002dcc:	f3bf 8f6f 	isb	sy
 8002dd0:	f3bf 8f4f 	dsb	sy
 8002dd4:	60fb      	str	r3, [r7, #12]
}
 8002dd6:	bf00      	nop
 8002dd8:	bf00      	nop
 8002dda:	e7fd      	b.n	8002dd8 <prvDeleteTCB+0x54>
	}
 8002ddc:	bf00      	nop
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002dea:	4b0c      	ldr	r3, [pc, #48]	@ (8002e1c <prvResetNextTaskUnblockTime+0x38>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d104      	bne.n	8002dfe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002df4:	4b0a      	ldr	r3, [pc, #40]	@ (8002e20 <prvResetNextTaskUnblockTime+0x3c>)
 8002df6:	f04f 32ff 	mov.w	r2, #4294967295
 8002dfa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002dfc:	e008      	b.n	8002e10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002dfe:	4b07      	ldr	r3, [pc, #28]	@ (8002e1c <prvResetNextTaskUnblockTime+0x38>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	4a04      	ldr	r2, [pc, #16]	@ (8002e20 <prvResetNextTaskUnblockTime+0x3c>)
 8002e0e:	6013      	str	r3, [r2, #0]
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	20000354 	.word	0x20000354
 8002e20:	200003bc 	.word	0x200003bc

08002e24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e58 <xTaskGetSchedulerState+0x34>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d102      	bne.n	8002e38 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002e32:	2301      	movs	r3, #1
 8002e34:	607b      	str	r3, [r7, #4]
 8002e36:	e008      	b.n	8002e4a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e38:	4b08      	ldr	r3, [pc, #32]	@ (8002e5c <xTaskGetSchedulerState+0x38>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d102      	bne.n	8002e46 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002e40:	2302      	movs	r3, #2
 8002e42:	607b      	str	r3, [r7, #4]
 8002e44:	e001      	b.n	8002e4a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002e46:	2300      	movs	r3, #0
 8002e48:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002e4a:	687b      	ldr	r3, [r7, #4]
	}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	200003a8 	.word	0x200003a8
 8002e5c:	200003c4 	.word	0x200003c4

08002e60 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d05e      	beq.n	8002f34 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e7a:	4b31      	ldr	r3, [pc, #196]	@ (8002f40 <xTaskPriorityInherit+0xe0>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d24e      	bcs.n	8002f22 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	db06      	blt.n	8002e9a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e8c:	4b2c      	ldr	r3, [pc, #176]	@ (8002f40 <xTaskPriorityInherit+0xe0>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e92:	f1c3 0207 	rsb	r2, r3, #7
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	6959      	ldr	r1, [r3, #20]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	4413      	add	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4a26      	ldr	r2, [pc, #152]	@ (8002f44 <xTaskPriorityInherit+0xe4>)
 8002eac:	4413      	add	r3, r2
 8002eae:	4299      	cmp	r1, r3
 8002eb0:	d12f      	bne.n	8002f12 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fe fc26 	bl	8001708 <uxListRemove>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10a      	bne.n	8002ed8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43da      	mvns	r2, r3
 8002ece:	4b1e      	ldr	r3, [pc, #120]	@ (8002f48 <xTaskPriorityInherit+0xe8>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	4a1c      	ldr	r2, [pc, #112]	@ (8002f48 <xTaskPriorityInherit+0xe8>)
 8002ed6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002ed8:	4b19      	ldr	r3, [pc, #100]	@ (8002f40 <xTaskPriorityInherit+0xe0>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	409a      	lsls	r2, r3
 8002eea:	4b17      	ldr	r3, [pc, #92]	@ (8002f48 <xTaskPriorityInherit+0xe8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	4a15      	ldr	r2, [pc, #84]	@ (8002f48 <xTaskPriorityInherit+0xe8>)
 8002ef2:	6013      	str	r3, [r2, #0]
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ef8:	4613      	mov	r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	4413      	add	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4a10      	ldr	r2, [pc, #64]	@ (8002f44 <xTaskPriorityInherit+0xe4>)
 8002f02:	441a      	add	r2, r3
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	3304      	adds	r3, #4
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4610      	mov	r0, r2
 8002f0c:	f7fe fba1 	bl	8001652 <vListInsertEnd>
 8002f10:	e004      	b.n	8002f1c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002f12:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <xTaskPriorityInherit+0xe0>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	e008      	b.n	8002f34 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f26:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <xTaskPriorityInherit+0xe0>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d201      	bcs.n	8002f34 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8002f30:	2301      	movs	r3, #1
 8002f32:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002f34:	68fb      	ldr	r3, [r7, #12]
	}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	2000029c 	.word	0x2000029c
 8002f44:	200002a0 	.word	0x200002a0
 8002f48:	200003a4 	.word	0x200003a4

08002f4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d070      	beq.n	8003044 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002f62:	4b3b      	ldr	r3, [pc, #236]	@ (8003050 <xTaskPriorityDisinherit+0x104>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d00b      	beq.n	8002f84 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8002f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f70:	f383 8811 	msr	BASEPRI, r3
 8002f74:	f3bf 8f6f 	isb	sy
 8002f78:	f3bf 8f4f 	dsb	sy
 8002f7c:	60fb      	str	r3, [r7, #12]
}
 8002f7e:	bf00      	nop
 8002f80:	bf00      	nop
 8002f82:	e7fd      	b.n	8002f80 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10b      	bne.n	8002fa4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8002f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f90:	f383 8811 	msr	BASEPRI, r3
 8002f94:	f3bf 8f6f 	isb	sy
 8002f98:	f3bf 8f4f 	dsb	sy
 8002f9c:	60bb      	str	r3, [r7, #8]
}
 8002f9e:	bf00      	nop
 8002fa0:	bf00      	nop
 8002fa2:	e7fd      	b.n	8002fa0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa8:	1e5a      	subs	r2, r3, #1
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d044      	beq.n	8003044 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d140      	bne.n	8003044 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	3304      	adds	r3, #4
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fe fb9e 	bl	8001708 <uxListRemove>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d115      	bne.n	8002ffe <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fd6:	491f      	ldr	r1, [pc, #124]	@ (8003054 <xTaskPriorityDisinherit+0x108>)
 8002fd8:	4613      	mov	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	4413      	add	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10a      	bne.n	8002ffe <xTaskPriorityDisinherit+0xb2>
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fec:	2201      	movs	r2, #1
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	43da      	mvns	r2, r3
 8002ff4:	4b18      	ldr	r3, [pc, #96]	@ (8003058 <xTaskPriorityDisinherit+0x10c>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	4a17      	ldr	r2, [pc, #92]	@ (8003058 <xTaskPriorityDisinherit+0x10c>)
 8002ffc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300a:	f1c3 0207 	rsb	r2, r3, #7
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003016:	2201      	movs	r2, #1
 8003018:	409a      	lsls	r2, r3
 800301a:	4b0f      	ldr	r3, [pc, #60]	@ (8003058 <xTaskPriorityDisinherit+0x10c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4313      	orrs	r3, r2
 8003020:	4a0d      	ldr	r2, [pc, #52]	@ (8003058 <xTaskPriorityDisinherit+0x10c>)
 8003022:	6013      	str	r3, [r2, #0]
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4a08      	ldr	r2, [pc, #32]	@ (8003054 <xTaskPriorityDisinherit+0x108>)
 8003032:	441a      	add	r2, r3
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	3304      	adds	r3, #4
 8003038:	4619      	mov	r1, r3
 800303a:	4610      	mov	r0, r2
 800303c:	f7fe fb09 	bl	8001652 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003040:	2301      	movs	r3, #1
 8003042:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003044:	697b      	ldr	r3, [r7, #20]
	}
 8003046:	4618      	mov	r0, r3
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	2000029c 	.word	0x2000029c
 8003054:	200002a0 	.word	0x200002a0
 8003058:	200003a4 	.word	0x200003a4

0800305c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800305c:	b580      	push	{r7, lr}
 800305e:	b088      	sub	sp, #32
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800306a:	2301      	movs	r3, #1
 800306c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d079      	beq.n	8003168 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003078:	2b00      	cmp	r3, #0
 800307a:	d10b      	bne.n	8003094 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800307c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003080:	f383 8811 	msr	BASEPRI, r3
 8003084:	f3bf 8f6f 	isb	sy
 8003088:	f3bf 8f4f 	dsb	sy
 800308c:	60fb      	str	r3, [r7, #12]
}
 800308e:	bf00      	nop
 8003090:	bf00      	nop
 8003092:	e7fd      	b.n	8003090 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	429a      	cmp	r2, r3
 800309c:	d902      	bls.n	80030a4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	61fb      	str	r3, [r7, #28]
 80030a2:	e002      	b.n	80030aa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ae:	69fa      	ldr	r2, [r7, #28]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d059      	beq.n	8003168 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d154      	bne.n	8003168 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80030be:	4b2c      	ldr	r3, [pc, #176]	@ (8003170 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d10b      	bne.n	80030e0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80030c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030cc:	f383 8811 	msr	BASEPRI, r3
 80030d0:	f3bf 8f6f 	isb	sy
 80030d4:	f3bf 8f4f 	dsb	sy
 80030d8:	60bb      	str	r3, [r7, #8]
}
 80030da:	bf00      	nop
 80030dc:	bf00      	nop
 80030de:	e7fd      	b.n	80030dc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	69fa      	ldr	r2, [r7, #28]
 80030ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	db04      	blt.n	80030fe <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	f1c3 0207 	rsb	r2, r3, #7
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	6959      	ldr	r1, [r3, #20]
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	4613      	mov	r3, r2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4a19      	ldr	r2, [pc, #100]	@ (8003174 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800310e:	4413      	add	r3, r2
 8003110:	4299      	cmp	r1, r3
 8003112:	d129      	bne.n	8003168 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	3304      	adds	r3, #4
 8003118:	4618      	mov	r0, r3
 800311a:	f7fe faf5 	bl	8001708 <uxListRemove>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d10a      	bne.n	800313a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	2201      	movs	r2, #1
 800312a:	fa02 f303 	lsl.w	r3, r2, r3
 800312e:	43da      	mvns	r2, r3
 8003130:	4b11      	ldr	r3, [pc, #68]	@ (8003178 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4013      	ands	r3, r2
 8003136:	4a10      	ldr	r2, [pc, #64]	@ (8003178 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003138:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800313e:	2201      	movs	r2, #1
 8003140:	409a      	lsls	r2, r3
 8003142:	4b0d      	ldr	r3, [pc, #52]	@ (8003178 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4313      	orrs	r3, r2
 8003148:	4a0b      	ldr	r2, [pc, #44]	@ (8003178 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800314a:	6013      	str	r3, [r2, #0]
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003150:	4613      	mov	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4a06      	ldr	r2, [pc, #24]	@ (8003174 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800315a:	441a      	add	r2, r3
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	3304      	adds	r3, #4
 8003160:	4619      	mov	r1, r3
 8003162:	4610      	mov	r0, r2
 8003164:	f7fe fa75 	bl	8001652 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003168:	bf00      	nop
 800316a:	3720      	adds	r7, #32
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	2000029c 	.word	0x2000029c
 8003174:	200002a0 	.word	0x200002a0
 8003178:	200003a4 	.word	0x200003a4

0800317c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003180:	4b07      	ldr	r3, [pc, #28]	@ (80031a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d004      	beq.n	8003192 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003188:	4b05      	ldr	r3, [pc, #20]	@ (80031a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800318e:	3201      	adds	r2, #1
 8003190:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8003192:	4b03      	ldr	r3, [pc, #12]	@ (80031a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8003194:	681b      	ldr	r3, [r3, #0]
	}
 8003196:	4618      	mov	r0, r3
 8003198:	46bd      	mov	sp, r7
 800319a:	bc80      	pop	{r7}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	2000029c 	.word	0x2000029c

080031a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80031ae:	4b29      	ldr	r3, [pc, #164]	@ (8003254 <prvAddCurrentTaskToDelayedList+0xb0>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031b4:	4b28      	ldr	r3, [pc, #160]	@ (8003258 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	3304      	adds	r3, #4
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fe faa4 	bl	8001708 <uxListRemove>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10b      	bne.n	80031de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80031c6:	4b24      	ldr	r3, [pc, #144]	@ (8003258 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031cc:	2201      	movs	r2, #1
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43da      	mvns	r2, r3
 80031d4:	4b21      	ldr	r3, [pc, #132]	@ (800325c <prvAddCurrentTaskToDelayedList+0xb8>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4013      	ands	r3, r2
 80031da:	4a20      	ldr	r2, [pc, #128]	@ (800325c <prvAddCurrentTaskToDelayedList+0xb8>)
 80031dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e4:	d10a      	bne.n	80031fc <prvAddCurrentTaskToDelayedList+0x58>
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d007      	beq.n	80031fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80031ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003258 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	3304      	adds	r3, #4
 80031f2:	4619      	mov	r1, r3
 80031f4:	481a      	ldr	r0, [pc, #104]	@ (8003260 <prvAddCurrentTaskToDelayedList+0xbc>)
 80031f6:	f7fe fa2c 	bl	8001652 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80031fa:	e026      	b.n	800324a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003204:	4b14      	ldr	r3, [pc, #80]	@ (8003258 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	429a      	cmp	r2, r3
 8003212:	d209      	bcs.n	8003228 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003214:	4b13      	ldr	r3, [pc, #76]	@ (8003264 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	4b0f      	ldr	r3, [pc, #60]	@ (8003258 <prvAddCurrentTaskToDelayedList+0xb4>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	3304      	adds	r3, #4
 800321e:	4619      	mov	r1, r3
 8003220:	4610      	mov	r0, r2
 8003222:	f7fe fa39 	bl	8001698 <vListInsert>
}
 8003226:	e010      	b.n	800324a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003228:	4b0f      	ldr	r3, [pc, #60]	@ (8003268 <prvAddCurrentTaskToDelayedList+0xc4>)
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	4b0a      	ldr	r3, [pc, #40]	@ (8003258 <prvAddCurrentTaskToDelayedList+0xb4>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	3304      	adds	r3, #4
 8003232:	4619      	mov	r1, r3
 8003234:	4610      	mov	r0, r2
 8003236:	f7fe fa2f 	bl	8001698 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800323a:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <prvAddCurrentTaskToDelayedList+0xc8>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	429a      	cmp	r2, r3
 8003242:	d202      	bcs.n	800324a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003244:	4a09      	ldr	r2, [pc, #36]	@ (800326c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	6013      	str	r3, [r2, #0]
}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	200003a0 	.word	0x200003a0
 8003258:	2000029c 	.word	0x2000029c
 800325c:	200003a4 	.word	0x200003a4
 8003260:	20000388 	.word	0x20000388
 8003264:	20000358 	.word	0x20000358
 8003268:	20000354 	.word	0x20000354
 800326c:	200003bc 	.word	0x200003bc

08003270 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	3b04      	subs	r3, #4
 8003280:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003288:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	3b04      	subs	r3, #4
 800328e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	f023 0201 	bic.w	r2, r3, #1
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	3b04      	subs	r3, #4
 800329e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80032a0:	4a08      	ldr	r2, [pc, #32]	@ (80032c4 <pxPortInitialiseStack+0x54>)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	3b14      	subs	r3, #20
 80032aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	3b20      	subs	r3, #32
 80032b6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80032b8:	68fb      	ldr	r3, [r7, #12]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr
 80032c4:	080032c9 	.word	0x080032c9

080032c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80032ce:	2300      	movs	r3, #0
 80032d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80032d2:	4b12      	ldr	r3, [pc, #72]	@ (800331c <prvTaskExitError+0x54>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032da:	d00b      	beq.n	80032f4 <prvTaskExitError+0x2c>
	__asm volatile
 80032dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032e0:	f383 8811 	msr	BASEPRI, r3
 80032e4:	f3bf 8f6f 	isb	sy
 80032e8:	f3bf 8f4f 	dsb	sy
 80032ec:	60fb      	str	r3, [r7, #12]
}
 80032ee:	bf00      	nop
 80032f0:	bf00      	nop
 80032f2:	e7fd      	b.n	80032f0 <prvTaskExitError+0x28>
	__asm volatile
 80032f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f8:	f383 8811 	msr	BASEPRI, r3
 80032fc:	f3bf 8f6f 	isb	sy
 8003300:	f3bf 8f4f 	dsb	sy
 8003304:	60bb      	str	r3, [r7, #8]
}
 8003306:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003308:	bf00      	nop
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d0fc      	beq.n	800330a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003310:	bf00      	nop
 8003312:	bf00      	nop
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	bc80      	pop	{r7}
 800331a:	4770      	bx	lr
 800331c:	20000010 	.word	0x20000010

08003320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003320:	4b07      	ldr	r3, [pc, #28]	@ (8003340 <pxCurrentTCBConst2>)
 8003322:	6819      	ldr	r1, [r3, #0]
 8003324:	6808      	ldr	r0, [r1, #0]
 8003326:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800332a:	f380 8809 	msr	PSP, r0
 800332e:	f3bf 8f6f 	isb	sy
 8003332:	f04f 0000 	mov.w	r0, #0
 8003336:	f380 8811 	msr	BASEPRI, r0
 800333a:	f04e 0e0d 	orr.w	lr, lr, #13
 800333e:	4770      	bx	lr

08003340 <pxCurrentTCBConst2>:
 8003340:	2000029c 	.word	0x2000029c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003344:	bf00      	nop
 8003346:	bf00      	nop

08003348 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003348:	4806      	ldr	r0, [pc, #24]	@ (8003364 <prvPortStartFirstTask+0x1c>)
 800334a:	6800      	ldr	r0, [r0, #0]
 800334c:	6800      	ldr	r0, [r0, #0]
 800334e:	f380 8808 	msr	MSP, r0
 8003352:	b662      	cpsie	i
 8003354:	b661      	cpsie	f
 8003356:	f3bf 8f4f 	dsb	sy
 800335a:	f3bf 8f6f 	isb	sy
 800335e:	df00      	svc	0
 8003360:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003362:	bf00      	nop
 8003364:	e000ed08 	.word	0xe000ed08

08003368 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800336e:	4b32      	ldr	r3, [pc, #200]	@ (8003438 <xPortStartScheduler+0xd0>)
 8003370:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	b2db      	uxtb	r3, r3
 8003378:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	22ff      	movs	r2, #255	@ 0xff
 800337e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	b2db      	uxtb	r3, r3
 8003386:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003388:	78fb      	ldrb	r3, [r7, #3]
 800338a:	b2db      	uxtb	r3, r3
 800338c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003390:	b2da      	uxtb	r2, r3
 8003392:	4b2a      	ldr	r3, [pc, #168]	@ (800343c <xPortStartScheduler+0xd4>)
 8003394:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003396:	4b2a      	ldr	r3, [pc, #168]	@ (8003440 <xPortStartScheduler+0xd8>)
 8003398:	2207      	movs	r2, #7
 800339a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800339c:	e009      	b.n	80033b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800339e:	4b28      	ldr	r3, [pc, #160]	@ (8003440 <xPortStartScheduler+0xd8>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	3b01      	subs	r3, #1
 80033a4:	4a26      	ldr	r2, [pc, #152]	@ (8003440 <xPortStartScheduler+0xd8>)
 80033a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80033a8:	78fb      	ldrb	r3, [r7, #3]
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80033b2:	78fb      	ldrb	r3, [r7, #3]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ba:	2b80      	cmp	r3, #128	@ 0x80
 80033bc:	d0ef      	beq.n	800339e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80033be:	4b20      	ldr	r3, [pc, #128]	@ (8003440 <xPortStartScheduler+0xd8>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f1c3 0307 	rsb	r3, r3, #7
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d00b      	beq.n	80033e2 <xPortStartScheduler+0x7a>
	__asm volatile
 80033ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ce:	f383 8811 	msr	BASEPRI, r3
 80033d2:	f3bf 8f6f 	isb	sy
 80033d6:	f3bf 8f4f 	dsb	sy
 80033da:	60bb      	str	r3, [r7, #8]
}
 80033dc:	bf00      	nop
 80033de:	bf00      	nop
 80033e0:	e7fd      	b.n	80033de <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80033e2:	4b17      	ldr	r3, [pc, #92]	@ (8003440 <xPortStartScheduler+0xd8>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	021b      	lsls	r3, r3, #8
 80033e8:	4a15      	ldr	r2, [pc, #84]	@ (8003440 <xPortStartScheduler+0xd8>)
 80033ea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80033ec:	4b14      	ldr	r3, [pc, #80]	@ (8003440 <xPortStartScheduler+0xd8>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80033f4:	4a12      	ldr	r2, [pc, #72]	@ (8003440 <xPortStartScheduler+0xd8>)
 80033f6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003400:	4b10      	ldr	r3, [pc, #64]	@ (8003444 <xPortStartScheduler+0xdc>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a0f      	ldr	r2, [pc, #60]	@ (8003444 <xPortStartScheduler+0xdc>)
 8003406:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800340a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800340c:	4b0d      	ldr	r3, [pc, #52]	@ (8003444 <xPortStartScheduler+0xdc>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a0c      	ldr	r2, [pc, #48]	@ (8003444 <xPortStartScheduler+0xdc>)
 8003412:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003416:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003418:	f000 f8b8 	bl	800358c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800341c:	4b0a      	ldr	r3, [pc, #40]	@ (8003448 <xPortStartScheduler+0xe0>)
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003422:	f7ff ff91 	bl	8003348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003426:	f7ff fabb 	bl	80029a0 <vTaskSwitchContext>
	prvTaskExitError();
 800342a:	f7ff ff4d 	bl	80032c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	e000e400 	.word	0xe000e400
 800343c:	200003c8 	.word	0x200003c8
 8003440:	200003cc 	.word	0x200003cc
 8003444:	e000ed20 	.word	0xe000ed20
 8003448:	20000010 	.word	0x20000010

0800344c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
	__asm volatile
 8003452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003456:	f383 8811 	msr	BASEPRI, r3
 800345a:	f3bf 8f6f 	isb	sy
 800345e:	f3bf 8f4f 	dsb	sy
 8003462:	607b      	str	r3, [r7, #4]
}
 8003464:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003466:	4b0f      	ldr	r3, [pc, #60]	@ (80034a4 <vPortEnterCritical+0x58>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	3301      	adds	r3, #1
 800346c:	4a0d      	ldr	r2, [pc, #52]	@ (80034a4 <vPortEnterCritical+0x58>)
 800346e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003470:	4b0c      	ldr	r3, [pc, #48]	@ (80034a4 <vPortEnterCritical+0x58>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d110      	bne.n	800349a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003478:	4b0b      	ldr	r3, [pc, #44]	@ (80034a8 <vPortEnterCritical+0x5c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00b      	beq.n	800349a <vPortEnterCritical+0x4e>
	__asm volatile
 8003482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003486:	f383 8811 	msr	BASEPRI, r3
 800348a:	f3bf 8f6f 	isb	sy
 800348e:	f3bf 8f4f 	dsb	sy
 8003492:	603b      	str	r3, [r7, #0]
}
 8003494:	bf00      	nop
 8003496:	bf00      	nop
 8003498:	e7fd      	b.n	8003496 <vPortEnterCritical+0x4a>
	}
}
 800349a:	bf00      	nop
 800349c:	370c      	adds	r7, #12
 800349e:	46bd      	mov	sp, r7
 80034a0:	bc80      	pop	{r7}
 80034a2:	4770      	bx	lr
 80034a4:	20000010 	.word	0x20000010
 80034a8:	e000ed04 	.word	0xe000ed04

080034ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80034b2:	4b12      	ldr	r3, [pc, #72]	@ (80034fc <vPortExitCritical+0x50>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10b      	bne.n	80034d2 <vPortExitCritical+0x26>
	__asm volatile
 80034ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034be:	f383 8811 	msr	BASEPRI, r3
 80034c2:	f3bf 8f6f 	isb	sy
 80034c6:	f3bf 8f4f 	dsb	sy
 80034ca:	607b      	str	r3, [r7, #4]
}
 80034cc:	bf00      	nop
 80034ce:	bf00      	nop
 80034d0:	e7fd      	b.n	80034ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80034d2:	4b0a      	ldr	r3, [pc, #40]	@ (80034fc <vPortExitCritical+0x50>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	4a08      	ldr	r2, [pc, #32]	@ (80034fc <vPortExitCritical+0x50>)
 80034da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80034dc:	4b07      	ldr	r3, [pc, #28]	@ (80034fc <vPortExitCritical+0x50>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d105      	bne.n	80034f0 <vPortExitCritical+0x44>
 80034e4:	2300      	movs	r3, #0
 80034e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	f383 8811 	msr	BASEPRI, r3
}
 80034ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	20000010 	.word	0x20000010

08003500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003500:	f3ef 8009 	mrs	r0, PSP
 8003504:	f3bf 8f6f 	isb	sy
 8003508:	4b0d      	ldr	r3, [pc, #52]	@ (8003540 <pxCurrentTCBConst>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003510:	6010      	str	r0, [r2, #0]
 8003512:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003516:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800351a:	f380 8811 	msr	BASEPRI, r0
 800351e:	f7ff fa3f 	bl	80029a0 <vTaskSwitchContext>
 8003522:	f04f 0000 	mov.w	r0, #0
 8003526:	f380 8811 	msr	BASEPRI, r0
 800352a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800352e:	6819      	ldr	r1, [r3, #0]
 8003530:	6808      	ldr	r0, [r1, #0]
 8003532:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003536:	f380 8809 	msr	PSP, r0
 800353a:	f3bf 8f6f 	isb	sy
 800353e:	4770      	bx	lr

08003540 <pxCurrentTCBConst>:
 8003540:	2000029c 	.word	0x2000029c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003544:	bf00      	nop
 8003546:	bf00      	nop

08003548 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
	__asm volatile
 800354e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003552:	f383 8811 	msr	BASEPRI, r3
 8003556:	f3bf 8f6f 	isb	sy
 800355a:	f3bf 8f4f 	dsb	sy
 800355e:	607b      	str	r3, [r7, #4]
}
 8003560:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003562:	f7ff f963 	bl	800282c <xTaskIncrementTick>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d003      	beq.n	8003574 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800356c:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <xPortSysTickHandler+0x40>)
 800356e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	2300      	movs	r3, #0
 8003576:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	f383 8811 	msr	BASEPRI, r3
}
 800357e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003580:	bf00      	nop
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	e000ed04 	.word	0xe000ed04

0800358c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003590:	4b0a      	ldr	r3, [pc, #40]	@ (80035bc <vPortSetupTimerInterrupt+0x30>)
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003596:	4b0a      	ldr	r3, [pc, #40]	@ (80035c0 <vPortSetupTimerInterrupt+0x34>)
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800359c:	4b09      	ldr	r3, [pc, #36]	@ (80035c4 <vPortSetupTimerInterrupt+0x38>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a09      	ldr	r2, [pc, #36]	@ (80035c8 <vPortSetupTimerInterrupt+0x3c>)
 80035a2:	fba2 2303 	umull	r2, r3, r2, r3
 80035a6:	099b      	lsrs	r3, r3, #6
 80035a8:	4a08      	ldr	r2, [pc, #32]	@ (80035cc <vPortSetupTimerInterrupt+0x40>)
 80035aa:	3b01      	subs	r3, #1
 80035ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80035ae:	4b03      	ldr	r3, [pc, #12]	@ (80035bc <vPortSetupTimerInterrupt+0x30>)
 80035b0:	2207      	movs	r2, #7
 80035b2:	601a      	str	r2, [r3, #0]
}
 80035b4:	bf00      	nop
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bc80      	pop	{r7}
 80035ba:	4770      	bx	lr
 80035bc:	e000e010 	.word	0xe000e010
 80035c0:	e000e018 	.word	0xe000e018
 80035c4:	20000004 	.word	0x20000004
 80035c8:	10624dd3 	.word	0x10624dd3
 80035cc:	e000e014 	.word	0xe000e014

080035d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80035d6:	f3ef 8305 	mrs	r3, IPSR
 80035da:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2b0f      	cmp	r3, #15
 80035e0:	d915      	bls.n	800360e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80035e2:	4a17      	ldr	r2, [pc, #92]	@ (8003640 <vPortValidateInterruptPriority+0x70>)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	4413      	add	r3, r2
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80035ec:	4b15      	ldr	r3, [pc, #84]	@ (8003644 <vPortValidateInterruptPriority+0x74>)
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	7afa      	ldrb	r2, [r7, #11]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d20b      	bcs.n	800360e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80035f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035fa:	f383 8811 	msr	BASEPRI, r3
 80035fe:	f3bf 8f6f 	isb	sy
 8003602:	f3bf 8f4f 	dsb	sy
 8003606:	607b      	str	r3, [r7, #4]
}
 8003608:	bf00      	nop
 800360a:	bf00      	nop
 800360c:	e7fd      	b.n	800360a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800360e:	4b0e      	ldr	r3, [pc, #56]	@ (8003648 <vPortValidateInterruptPriority+0x78>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003616:	4b0d      	ldr	r3, [pc, #52]	@ (800364c <vPortValidateInterruptPriority+0x7c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	429a      	cmp	r2, r3
 800361c:	d90b      	bls.n	8003636 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800361e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003622:	f383 8811 	msr	BASEPRI, r3
 8003626:	f3bf 8f6f 	isb	sy
 800362a:	f3bf 8f4f 	dsb	sy
 800362e:	603b      	str	r3, [r7, #0]
}
 8003630:	bf00      	nop
 8003632:	bf00      	nop
 8003634:	e7fd      	b.n	8003632 <vPortValidateInterruptPriority+0x62>
	}
 8003636:	bf00      	nop
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr
 8003640:	e000e3f0 	.word	0xe000e3f0
 8003644:	200003c8 	.word	0x200003c8
 8003648:	e000ed0c 	.word	0xe000ed0c
 800364c:	200003cc 	.word	0x200003cc

08003650 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08a      	sub	sp, #40	@ 0x28
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003658:	2300      	movs	r3, #0
 800365a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800365c:	f7ff f83a 	bl	80026d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003660:	4b5c      	ldr	r3, [pc, #368]	@ (80037d4 <pvPortMalloc+0x184>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003668:	f000 f924 	bl	80038b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800366c:	4b5a      	ldr	r3, [pc, #360]	@ (80037d8 <pvPortMalloc+0x188>)
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4013      	ands	r3, r2
 8003674:	2b00      	cmp	r3, #0
 8003676:	f040 8095 	bne.w	80037a4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d01e      	beq.n	80036be <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003680:	2208      	movs	r2, #8
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4413      	add	r3, r2
 8003686:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	2b00      	cmp	r3, #0
 8003690:	d015      	beq.n	80036be <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f023 0307 	bic.w	r3, r3, #7
 8003698:	3308      	adds	r3, #8
 800369a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f003 0307 	and.w	r3, r3, #7
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00b      	beq.n	80036be <pvPortMalloc+0x6e>
	__asm volatile
 80036a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036aa:	f383 8811 	msr	BASEPRI, r3
 80036ae:	f3bf 8f6f 	isb	sy
 80036b2:	f3bf 8f4f 	dsb	sy
 80036b6:	617b      	str	r3, [r7, #20]
}
 80036b8:	bf00      	nop
 80036ba:	bf00      	nop
 80036bc:	e7fd      	b.n	80036ba <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d06f      	beq.n	80037a4 <pvPortMalloc+0x154>
 80036c4:	4b45      	ldr	r3, [pc, #276]	@ (80037dc <pvPortMalloc+0x18c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d86a      	bhi.n	80037a4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80036ce:	4b44      	ldr	r3, [pc, #272]	@ (80037e0 <pvPortMalloc+0x190>)
 80036d0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80036d2:	4b43      	ldr	r3, [pc, #268]	@ (80037e0 <pvPortMalloc+0x190>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80036d8:	e004      	b.n	80036e4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80036de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d903      	bls.n	80036f6 <pvPortMalloc+0xa6>
 80036ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f1      	bne.n	80036da <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80036f6:	4b37      	ldr	r3, [pc, #220]	@ (80037d4 <pvPortMalloc+0x184>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d051      	beq.n	80037a4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003700:	6a3b      	ldr	r3, [r7, #32]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2208      	movs	r2, #8
 8003706:	4413      	add	r3, r2
 8003708:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800370a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	6a3b      	ldr	r3, [r7, #32]
 8003710:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	1ad2      	subs	r2, r2, r3
 800371a:	2308      	movs	r3, #8
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	429a      	cmp	r2, r3
 8003720:	d920      	bls.n	8003764 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4413      	add	r3, r2
 8003728:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00b      	beq.n	800374c <pvPortMalloc+0xfc>
	__asm volatile
 8003734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003738:	f383 8811 	msr	BASEPRI, r3
 800373c:	f3bf 8f6f 	isb	sy
 8003740:	f3bf 8f4f 	dsb	sy
 8003744:	613b      	str	r3, [r7, #16]
}
 8003746:	bf00      	nop
 8003748:	bf00      	nop
 800374a:	e7fd      	b.n	8003748 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800374c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	1ad2      	subs	r2, r2, r3
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800375e:	69b8      	ldr	r0, [r7, #24]
 8003760:	f000 f90a 	bl	8003978 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003764:	4b1d      	ldr	r3, [pc, #116]	@ (80037dc <pvPortMalloc+0x18c>)
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	4a1b      	ldr	r2, [pc, #108]	@ (80037dc <pvPortMalloc+0x18c>)
 8003770:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003772:	4b1a      	ldr	r3, [pc, #104]	@ (80037dc <pvPortMalloc+0x18c>)
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	4b1b      	ldr	r3, [pc, #108]	@ (80037e4 <pvPortMalloc+0x194>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	429a      	cmp	r2, r3
 800377c:	d203      	bcs.n	8003786 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800377e:	4b17      	ldr	r3, [pc, #92]	@ (80037dc <pvPortMalloc+0x18c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a18      	ldr	r2, [pc, #96]	@ (80037e4 <pvPortMalloc+0x194>)
 8003784:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	4b13      	ldr	r3, [pc, #76]	@ (80037d8 <pvPortMalloc+0x188>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	431a      	orrs	r2, r3
 8003790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003792:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003796:	2200      	movs	r2, #0
 8003798:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800379a:	4b13      	ldr	r3, [pc, #76]	@ (80037e8 <pvPortMalloc+0x198>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	3301      	adds	r3, #1
 80037a0:	4a11      	ldr	r2, [pc, #68]	@ (80037e8 <pvPortMalloc+0x198>)
 80037a2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80037a4:	f7fe ffa4 	bl	80026f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	f003 0307 	and.w	r3, r3, #7
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00b      	beq.n	80037ca <pvPortMalloc+0x17a>
	__asm volatile
 80037b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037b6:	f383 8811 	msr	BASEPRI, r3
 80037ba:	f3bf 8f6f 	isb	sy
 80037be:	f3bf 8f4f 	dsb	sy
 80037c2:	60fb      	str	r3, [r7, #12]
}
 80037c4:	bf00      	nop
 80037c6:	bf00      	nop
 80037c8:	e7fd      	b.n	80037c6 <pvPortMalloc+0x176>
	return pvReturn;
 80037ca:	69fb      	ldr	r3, [r7, #28]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3728      	adds	r7, #40	@ 0x28
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	20000fd8 	.word	0x20000fd8
 80037d8:	20000fec 	.word	0x20000fec
 80037dc:	20000fdc 	.word	0x20000fdc
 80037e0:	20000fd0 	.word	0x20000fd0
 80037e4:	20000fe0 	.word	0x20000fe0
 80037e8:	20000fe4 	.word	0x20000fe4

080037ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d04f      	beq.n	800389e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80037fe:	2308      	movs	r3, #8
 8003800:	425b      	negs	r3, r3
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	4413      	add	r3, r2
 8003806:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	4b25      	ldr	r3, [pc, #148]	@ (80038a8 <vPortFree+0xbc>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4013      	ands	r3, r2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10b      	bne.n	8003832 <vPortFree+0x46>
	__asm volatile
 800381a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800381e:	f383 8811 	msr	BASEPRI, r3
 8003822:	f3bf 8f6f 	isb	sy
 8003826:	f3bf 8f4f 	dsb	sy
 800382a:	60fb      	str	r3, [r7, #12]
}
 800382c:	bf00      	nop
 800382e:	bf00      	nop
 8003830:	e7fd      	b.n	800382e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00b      	beq.n	8003852 <vPortFree+0x66>
	__asm volatile
 800383a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800383e:	f383 8811 	msr	BASEPRI, r3
 8003842:	f3bf 8f6f 	isb	sy
 8003846:	f3bf 8f4f 	dsb	sy
 800384a:	60bb      	str	r3, [r7, #8]
}
 800384c:	bf00      	nop
 800384e:	bf00      	nop
 8003850:	e7fd      	b.n	800384e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	4b14      	ldr	r3, [pc, #80]	@ (80038a8 <vPortFree+0xbc>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d01e      	beq.n	800389e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d11a      	bne.n	800389e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	4b0e      	ldr	r3, [pc, #56]	@ (80038a8 <vPortFree+0xbc>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	43db      	mvns	r3, r3
 8003872:	401a      	ands	r2, r3
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003878:	f7fe ff2c 	bl	80026d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	4b0a      	ldr	r3, [pc, #40]	@ (80038ac <vPortFree+0xc0>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4413      	add	r3, r2
 8003886:	4a09      	ldr	r2, [pc, #36]	@ (80038ac <vPortFree+0xc0>)
 8003888:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800388a:	6938      	ldr	r0, [r7, #16]
 800388c:	f000 f874 	bl	8003978 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003890:	4b07      	ldr	r3, [pc, #28]	@ (80038b0 <vPortFree+0xc4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	3301      	adds	r3, #1
 8003896:	4a06      	ldr	r2, [pc, #24]	@ (80038b0 <vPortFree+0xc4>)
 8003898:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800389a:	f7fe ff29 	bl	80026f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800389e:	bf00      	nop
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	20000fec 	.word	0x20000fec
 80038ac:	20000fdc 	.word	0x20000fdc
 80038b0:	20000fe8 	.word	0x20000fe8

080038b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80038ba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80038be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80038c0:	4b27      	ldr	r3, [pc, #156]	@ (8003960 <prvHeapInit+0xac>)
 80038c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00c      	beq.n	80038e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	3307      	adds	r3, #7
 80038d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f023 0307 	bic.w	r3, r3, #7
 80038da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80038dc:	68ba      	ldr	r2, [r7, #8]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003960 <prvHeapInit+0xac>)
 80038e4:	4413      	add	r3, r2
 80038e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80038ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003964 <prvHeapInit+0xb0>)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80038f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003964 <prvHeapInit+0xb0>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	68ba      	ldr	r2, [r7, #8]
 80038fc:	4413      	add	r3, r2
 80038fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003900:	2208      	movs	r2, #8
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f023 0307 	bic.w	r3, r3, #7
 800390e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4a15      	ldr	r2, [pc, #84]	@ (8003968 <prvHeapInit+0xb4>)
 8003914:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003916:	4b14      	ldr	r3, [pc, #80]	@ (8003968 <prvHeapInit+0xb4>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2200      	movs	r2, #0
 800391c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800391e:	4b12      	ldr	r3, [pc, #72]	@ (8003968 <prvHeapInit+0xb4>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	1ad2      	subs	r2, r2, r3
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003934:	4b0c      	ldr	r3, [pc, #48]	@ (8003968 <prvHeapInit+0xb4>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	4a0a      	ldr	r2, [pc, #40]	@ (800396c <prvHeapInit+0xb8>)
 8003942:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	4a09      	ldr	r2, [pc, #36]	@ (8003970 <prvHeapInit+0xbc>)
 800394a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800394c:	4b09      	ldr	r3, [pc, #36]	@ (8003974 <prvHeapInit+0xc0>)
 800394e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003952:	601a      	str	r2, [r3, #0]
}
 8003954:	bf00      	nop
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	200003d0 	.word	0x200003d0
 8003964:	20000fd0 	.word	0x20000fd0
 8003968:	20000fd8 	.word	0x20000fd8
 800396c:	20000fe0 	.word	0x20000fe0
 8003970:	20000fdc 	.word	0x20000fdc
 8003974:	20000fec 	.word	0x20000fec

08003978 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003978:	b480      	push	{r7}
 800397a:	b085      	sub	sp, #20
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003980:	4b27      	ldr	r3, [pc, #156]	@ (8003a20 <prvInsertBlockIntoFreeList+0xa8>)
 8003982:	60fb      	str	r3, [r7, #12]
 8003984:	e002      	b.n	800398c <prvInsertBlockIntoFreeList+0x14>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	429a      	cmp	r2, r3
 8003994:	d8f7      	bhi.n	8003986 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	4413      	add	r3, r2
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d108      	bne.n	80039ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	441a      	add	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	441a      	add	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d118      	bne.n	8003a00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	4b14      	ldr	r3, [pc, #80]	@ (8003a24 <prvInsertBlockIntoFreeList+0xac>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d00d      	beq.n	80039f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	441a      	add	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	e008      	b.n	8003a08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80039f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003a24 <prvInsertBlockIntoFreeList+0xac>)
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	e003      	b.n	8003a08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d002      	beq.n	8003a16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a16:	bf00      	nop
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bc80      	pop	{r7}
 8003a1e:	4770      	bx	lr
 8003a20:	20000fd0 	.word	0x20000fd0
 8003a24:	20000fd8 	.word	0x20000fd8

08003a28 <memset>:
 8003a28:	4603      	mov	r3, r0
 8003a2a:	4402      	add	r2, r0
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d100      	bne.n	8003a32 <memset+0xa>
 8003a30:	4770      	bx	lr
 8003a32:	f803 1b01 	strb.w	r1, [r3], #1
 8003a36:	e7f9      	b.n	8003a2c <memset+0x4>

08003a38 <__libc_init_array>:
 8003a38:	b570      	push	{r4, r5, r6, lr}
 8003a3a:	2600      	movs	r6, #0
 8003a3c:	4d0c      	ldr	r5, [pc, #48]	@ (8003a70 <__libc_init_array+0x38>)
 8003a3e:	4c0d      	ldr	r4, [pc, #52]	@ (8003a74 <__libc_init_array+0x3c>)
 8003a40:	1b64      	subs	r4, r4, r5
 8003a42:	10a4      	asrs	r4, r4, #2
 8003a44:	42a6      	cmp	r6, r4
 8003a46:	d109      	bne.n	8003a5c <__libc_init_array+0x24>
 8003a48:	f000 f828 	bl	8003a9c <_init>
 8003a4c:	2600      	movs	r6, #0
 8003a4e:	4d0a      	ldr	r5, [pc, #40]	@ (8003a78 <__libc_init_array+0x40>)
 8003a50:	4c0a      	ldr	r4, [pc, #40]	@ (8003a7c <__libc_init_array+0x44>)
 8003a52:	1b64      	subs	r4, r4, r5
 8003a54:	10a4      	asrs	r4, r4, #2
 8003a56:	42a6      	cmp	r6, r4
 8003a58:	d105      	bne.n	8003a66 <__libc_init_array+0x2e>
 8003a5a:	bd70      	pop	{r4, r5, r6, pc}
 8003a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a60:	4798      	blx	r3
 8003a62:	3601      	adds	r6, #1
 8003a64:	e7ee      	b.n	8003a44 <__libc_init_array+0xc>
 8003a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a6a:	4798      	blx	r3
 8003a6c:	3601      	adds	r6, #1
 8003a6e:	e7f2      	b.n	8003a56 <__libc_init_array+0x1e>
 8003a70:	08003b74 	.word	0x08003b74
 8003a74:	08003b74 	.word	0x08003b74
 8003a78:	08003b74 	.word	0x08003b74
 8003a7c:	08003b78 	.word	0x08003b78

08003a80 <memcpy>:
 8003a80:	440a      	add	r2, r1
 8003a82:	4291      	cmp	r1, r2
 8003a84:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a88:	d100      	bne.n	8003a8c <memcpy+0xc>
 8003a8a:	4770      	bx	lr
 8003a8c:	b510      	push	{r4, lr}
 8003a8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a92:	4291      	cmp	r1, r2
 8003a94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a98:	d1f9      	bne.n	8003a8e <memcpy+0xe>
 8003a9a:	bd10      	pop	{r4, pc}

08003a9c <_init>:
 8003a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a9e:	bf00      	nop
 8003aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aa2:	bc08      	pop	{r3}
 8003aa4:	469e      	mov	lr, r3
 8003aa6:	4770      	bx	lr

08003aa8 <_fini>:
 8003aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aaa:	bf00      	nop
 8003aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aae:	bc08      	pop	{r3}
 8003ab0:	469e      	mov	lr, r3
 8003ab2:	4770      	bx	lr
