// Seed: 4130913142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_12;
  wire id_13;
  always force id_4 = 1;
  wire id_14, id_15;
  logic [7:0] id_16;
  tri id_17;
  assign id_17 = 1;
  id_18(
      .id_0(id_16[1&1]), .id_1(1)
  );
  wire id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire module_1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1
  );
endmodule
