# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do proyecto2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mespinoz/Documents/Maestria\ ITCR/Prototipado\ FPGA/Proyecto2 {C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:47 on Jun 21,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2" C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v 
# -- Compiling module proyecto2
# 
# Top level modules:
# 	proyecto2
# End time: 20:11:47 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mespinoz/Documents/Maestria\ ITCR/Prototipado\ FPGA/Proyecto2 {C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:47 on Jun 21,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2" C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:11:47 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mespinoz/Documents/Maestria\ ITCR/Prototipado\ FPGA/Proyecto2 {C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_tx_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:47 on Jun 21,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2" C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_tx_module.v 
# -- Compiling module pre_tx_module
# 
# Top level modules:
# 	pre_tx_module
# End time: 20:11:47 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mespinoz/Documents/Maestria\ ITCR/Prototipado\ FPGA/Proyecto2 {C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/shift_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:47 on Jun 21,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2" C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/shift_register.v 
# -- Compiling module shift_register
# 
# Top level modules:
# 	shift_register
# End time: 20:11:48 on Jun 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mespinoz/Documents/Maestria\ ITCR/Prototipado\ FPGA/Proyecto2 {C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Jun 21,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2" C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v 
# -- Compiling module clk_div_mod
# 
# Top level modules:
# 	clk_div_mod
# End time: 20:11:48 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mespinoz/Documents/Maestria\ ITCR/Prototipado\ FPGA/Proyecto2 {C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/mux_sel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Jun 21,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2" C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/mux_sel.v 
# -- Compiling module mux_sel
# 
# Top level modules:
# 	mux_sel
# End time: 20:11:48 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mespinoz/Documents/Maestria\ ITCR/Prototipado\ FPGA/Proyecto2 {C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Jun 21,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2" C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v 
# -- Compiling module FSM_SPI
# 
# Top level modules:
# 	FSM_SPI
# End time: 20:11:48 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mespinoz/Documents/Maestria\ ITCR/Prototipado\ FPGA/Proyecto2 {C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Jun 21,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2" C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v 
# -- Compiling module tb_FSM_SPI
# 
# Top level modules:
# 	tb_FSM_SPI
# End time: 20:11:48 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_FSM_SPI
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_FSM_SPI 
# Start time: 20:11:48 on Jun 21,2017
# Loading work.tb_FSM_SPI
# Loading work.FSM_SPI
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v(38)
#    Time: 210 ms  Iteration: 0  Instance: /tb_FSM_SPI
# 1
# Break in Module tb_FSM_SPI at C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v line 38
add wave -position insertpoint sim:/tb_FSM_SPI/U1/*
restart -f
run 100000ms
# ** Note: $finish    : C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v(38)
#    Time: 210 ms  Iteration: 0  Instance: /tb_FSM_SPI
# 1
# Break in Module tb_FSM_SPI at C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v line 38
# End time: 20:27:13 on Jun 21,2017, Elapsed time: 0:15:25
# Errors: 0, Warnings: 0
