#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018bbdc59f90 .scope module, "work6Sim" "work6Sim" 2 28;
 .timescale 0 0;
v0000018bbdc72ec0_0 .net "ck", 0 0, v0000018bbdc5e350_0;  1 drivers
v0000018bbdc72f60_0 .var "i", 3 0;
v0000018bbdc73000_0 .var "load", 0 0;
v0000018bbdc730a0_0 .net "o", 3 0, v0000018bbdc5e580_0;  1 drivers
S_0000018bbdc5e1c0 .scope module, "clk1" "clk" 2 33, 2 1 0, S_0000018bbdc59f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ck";
v0000018bbdc5e350_0 .var "ck", 0 0;
S_0000018bbdc5e3f0 .scope module, "reg1" "reg_nbit" 2 34, 2 18 0, S_0000018bbdc59f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Q";
    .port_info 1 /INPUT 4 "D";
    .port_info 2 /INPUT 1 "ck";
    .port_info 3 /INPUT 1 "load";
P_0000018bbdc95700 .param/l "n" 0 2 19, +C4<00000000000000000000000000000100>;
v0000018bbdca5550_0 .net "D", 3 0, v0000018bbdc72f60_0;  1 drivers
v0000018bbdca55f0_0 .net "Q", 3 0, v0000018bbdc5e580_0;  alias, 1 drivers
v0000018bbdc72ce0_0 .net "ck", 0 0, v0000018bbdc5e350_0;  alias, 1 drivers
v0000018bbdc72d80_0 .net "load", 0 0, v0000018bbdc73000_0;  1 drivers
v0000018bbdc72e20_0 .net "tmp", 3 0, L_0000018bbdc5b6e0;  1 drivers
L_0000018bbdc5b6e0 .functor MUXZ 4, v0000018bbdc5e580_0, v0000018bbdc72f60_0, v0000018bbdc73000_0, C4<>;
S_0000018bbdca5320 .scope module, "dffn1" "dff_nbit" 2 24, 2 8 0, S_0000018bbdc5e3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Q";
    .port_info 1 /INPUT 4 "D";
    .port_info 2 /INPUT 1 "ck";
P_0000018bbdc961c0 .param/l "n" 0 2 9, +C4<00000000000000000000000000000100>;
v0000018bbdca6c00_0 .net "D", 3 0, L_0000018bbdc5b6e0;  alias, 1 drivers
v0000018bbdc5e580_0 .var "Q", 3 0;
v0000018bbdca54b0_0 .net "ck", 0 0, v0000018bbdc5e350_0;  alias, 1 drivers
E_0000018bbdc96180 .event negedge, v0000018bbdc5e350_0;
    .scope S_0000018bbdc5e1c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bbdc5e350_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000018bbdc5e1c0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0000018bbdc5e350_0;
    %inv;
    %store/vec4 v0000018bbdc5e350_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018bbdca5320;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018bbdc5e580_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018bbdca5320;
T_3 ;
    %wait E_0000018bbdc96180;
    %load/vec4 v0000018bbdca6c00_0;
    %store/vec4 v0000018bbdc5e580_0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018bbdc59f90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bbdc73000_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000018bbdc59f90;
T_5 ;
    %vpi_call 2 37 "$monitor", " %b %b %b %b", v0000018bbdc72ec0_0, v0000018bbdc72f60_0, v0000018bbdc73000_0, v0000018bbdc730a0_0, $stime {0 0 0};
    %vpi_call 2 38 "$display", "ck i load o time" {0 0 0};
    %vpi_call 2 39 "$dumpfile", "work6Sim.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018bbdc59f90 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018bbdc72f60_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018bbdc72f60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bbdc73000_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018bbdc72f60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bbdc73000_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "work6Sim.v";
