{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480711596442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480711596443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 15:46:36 2016 " "Processing started: Fri Dec 02 15:46:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480711596443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480711596443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessorSingleCycle -c ProcessorSingleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessorSingleCycle -c ProcessorSingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480711596443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480711597366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-arch_bb " "Found design unit 1: bcd-arch_bb" {  } { { "bcd.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598434 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram3port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram3port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram3port-SYN " "Found design unit 1: ram3port-SYN" {  } { { "ram3port.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ram3port.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598438 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram3port " "Found entity 1: ram3port" {  } { { "ram3port.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ram3port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instmem-arch " "Found design unit 1: instmem-arch" {  } { { "instmem.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/instmem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598442 ""} { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmem.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/instmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accadder-arch " "Found design unit 1: Accadder-arch" {  } { { "Accadder.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/Accadder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accadder " "Found entity 1: Accadder" {  } { { "Accadder.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/Accadder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCregister-arch " "Found design unit 1: PCregister-arch" {  } { { "PCregister.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/PCregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598450 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCregister " "Found entity 1: PCregister" {  } { { "PCregister.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/PCregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598450 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1480711598454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "mux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598454 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetchunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchUnit-arch " "Found design unit 1: fetchUnit-arch" {  } { { "fetchUnit.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/fetchUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598458 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit " "Found entity 1: fetchUnit" {  } { { "fetchUnit.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/fetchUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructRegister-arch " "Found design unit 1: InstructRegister-arch" {  } { { "InstructRegister.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/InstructRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598462 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructRegister " "Found entity 1: InstructRegister" {  } { { "InstructRegister.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/InstructRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port3ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file port3ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Port3Ram-arch " "Found design unit 1: Port3Ram-arch" {  } { { "Port3Ram.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/Port3Ram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Port3Ram " "Found entity 1: Port3Ram" {  } { { "Port3Ram.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/Port3Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExt-arch " "Found design unit 1: SignExt-arch" {  } { { "SignExt.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/SignExt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598469 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Found entity 1: SignExt" {  } { { "SignExt.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/SignExt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regunitfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regunitfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegUnitFetch-arch " "Found design unit 1: RegUnitFetch-arch" {  } { { "RegUnitFetch.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/RegUnitFetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598473 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegUnitFetch " "Found entity 1: RegUnitFetch" {  } { { "RegUnitFetch.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/RegUnitFetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiveBitmux-arch " "Found design unit 1: FiveBitmux-arch" {  } { { "FiveBitmux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/FiveBitmux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598477 ""} { "Info" "ISGN_ENTITY_NAME" "1 FiveBitmux " "Found entity 1: FiveBitmux" {  } { { "FiveBitmux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/FiveBitmux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operationalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operationalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperationALU-arch " "Found design unit 1: OperationALU-arch" {  } { { "OperationALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/OperationALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598485 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperationALU " "Found entity 1: OperationALU" {  } { { "OperationALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/OperationALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-arch " "Found design unit 1: dataMemory-arch" {  } { { "dataMemory.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598489 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/dataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datafetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datafetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datafetch-arch " "Found design unit 1: Datafetch-arch" {  } { { "Datafetch.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/Datafetch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598493 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datafetch " "Found entity 1: Datafetch" {  } { { "Datafetch.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/Datafetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpucontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPUController-arch " "Found design unit 1: CPUController-arch" {  } { { "CPUController.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/CPUController.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598497 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPUController " "Found entity 1: CPUController" {  } { { "CPUController.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/CPUController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598501 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711598501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711598501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480711598902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchUnit fetchUnit:InstFetchUnit " "Elaborating entity \"fetchUnit\" for hierarchy \"fetchUnit:InstFetchUnit\"" {  } { { "CPU.vhd" "InstFetchUnit" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711598911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCregister fetchUnit:InstFetchUnit\|PCregister:PCReg " "Elaborating entity \"PCregister\" for hierarchy \"fetchUnit:InstFetchUnit\|PCregister:PCReg\"" {  } { { "fetchUnit.vhd" "PCReg" { Text "C:/CSC343/Quartus labs/lab8/fetchUnit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711598917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem fetchUnit:InstFetchUnit\|instmem:instmemory " "Elaborating entity \"instmem\" for hierarchy \"fetchUnit:InstFetchUnit\|instmem:instmemory\"" {  } { { "fetchUnit.vhd" "instmemory" { Text "C:/CSC343/Quartus labs/lab8/fetchUnit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711598922 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[36..127\] instmem.vhd(18) " "Using initial value X (don't care) for net \"mem\[36..127\]\" at instmem.vhd(18)" {  } { { "instmem.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/instmem.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480711598927 "|CPU|fetchUnit:InstFetchUnit|instmem:instmemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accadder fetchUnit:InstFetchUnit\|Accadder:PCAdder " "Elaborating entity \"Accadder\" for hierarchy \"fetchUnit:InstFetchUnit\|Accadder:PCAdder\"" {  } { { "fetchUnit.vhd" "PCAdder" { Text "C:/CSC343/Quartus labs/lab8/fetchUnit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711598930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux fetchUnit:InstFetchUnit\|mux:M1 " "Elaborating entity \"mux\" for hierarchy \"fetchUnit:InstFetchUnit\|mux:M1\"" {  } { { "fetchUnit.vhd" "M1" { Text "C:/CSC343/Quartus labs/lab8/fetchUnit.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711598937 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstInput mux.vhd(18) " "VHDL Process Statement warning at mux.vhd(18): signal \"firstInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/mux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711598940 "|fetchUnit|mux:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SecondInput mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): signal \"SecondInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711598940 "|fetchUnit|mux:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegUnitFetch RegUnitFetch:RegFetchUnit " "Elaborating entity \"RegUnitFetch\" for hierarchy \"RegUnitFetch:RegFetchUnit\"" {  } { { "CPU.vhd" "RegFetchUnit" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711598944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveBitmux RegUnitFetch:RegFetchUnit\|FiveBitmux:M1 " "Elaborating entity \"FiveBitmux\" for hierarchy \"RegUnitFetch:RegFetchUnit\|FiveBitmux:M1\"" {  } { { "RegUnitFetch.vhd" "M1" { Text "C:/CSC343/Quartus labs/lab8/RegUnitFetch.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711598950 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstInput FiveBitmux.vhd(18) " "VHDL Process Statement warning at FiveBitmux.vhd(18): signal \"firstInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiveBitmux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/FiveBitmux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711598951 "|FiveBitmux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SecondInput FiveBitmux.vhd(20) " "VHDL Process Statement warning at FiveBitmux.vhd(20): signal \"SecondInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiveBitmux.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/FiveBitmux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711598952 "|FiveBitmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Port3Ram RegUnitFetch:RegFetchUnit\|Port3Ram:PR1 " "Elaborating entity \"Port3Ram\" for hierarchy \"RegUnitFetch:RegFetchUnit\|Port3Ram:PR1\"" {  } { { "RegUnitFetch.vhd" "PR1" { Text "C:/CSC343/Quartus labs/lab8/RegUnitFetch.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711598989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt RegUnitFetch:RegFetchUnit\|SignExt:signExt1 " "Elaborating entity \"SignExt\" for hierarchy \"RegUnitFetch:RegFetchUnit\|SignExt:signExt1\"" {  } { { "RegUnitFetch.vhd" "signExt1" { Text "C:/CSC343/Quartus labs/lab8/RegUnitFetch.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599008 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extop SignExt.vhd(16) " "VHDL Process Statement warning at SignExt.vhd(16): signal \"extop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignExt.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/SignExt.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711599010 "|CPU|RegUnitFetch:RegFetchUnit|SignExt:signExt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperationALU OperationALU:ALUOPUNIT " "Elaborating entity \"OperationALU\" for hierarchy \"OperationALU:ALUOPUNIT\"" {  } { { "CPU.vhd" "ALUOPUNIT" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU OperationALU:ALUOPUNIT\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"OperationALU:ALUOPUNIT\|ALU:ALU1\"" {  } { { "OperationALU.vhd" "ALU1" { Text "C:/CSC343/Quartus labs/lab8/OperationALU.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599022 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ainput ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): signal \"Ainput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711599054 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Binput ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): signal \"Binput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711599054 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ainput ALU.vhd(23) " "VHDL Process Statement warning at ALU.vhd(23): signal \"Ainput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711599054 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Binput ALU.vhd(23) " "VHDL Process Statement warning at ALU.vhd(23): signal \"Binput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711599055 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711599055 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ainput ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"Ainput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711599055 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Binput ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"Binput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480711599055 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1480711599055 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(18) " "Inferred latch for \"zero\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480711599055 "|CPU|OperationALU:ALUOPUNIT|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datafetch Datafetch:DATAFETCHUNIT " "Elaborating entity \"Datafetch\" for hierarchy \"Datafetch:DATAFETCHUNIT\"" {  } { { "CPU.vhd" "DATAFETCHUNIT" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory Datafetch:DATAFETCHUNIT\|dataMemory:DM1 " "Elaborating entity \"dataMemory\" for hierarchy \"Datafetch:DATAFETCHUNIT\|dataMemory:DM1\"" {  } { { "Datafetch.vhd" "DM1" { Text "C:/CSC343/Quartus labs/lab8/Datafetch.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datafetch:DATAFETCHUNIT\|dataMemory:DM1\|altsyncram:MData\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"Datafetch:DATAFETCHUNIT\|dataMemory:DM1\|altsyncram:MData\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datafetch:DATAFETCHUNIT\|dataMemory:DM1\|altsyncram:MData\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"Datafetch:DATAFETCHUNIT\|dataMemory:DM1\|altsyncram:MData\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480711599230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datafetch:DATAFETCHUNIT\|dataMemory:DM1\|altsyncram:MData\[0\]\[31\]__1 " "Instantiated megafunction \"Datafetch:DATAFETCHUNIT\|dataMemory:DM1\|altsyncram:MData\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599231 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480711599231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ikd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ikd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ikd1 " "Found entity 1: altsyncram_ikd1" {  } { { "db/altsyncram_ikd1.tdf" "" { Text "C:/CSC343/Quartus labs/lab8/db/altsyncram_ikd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480711599412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480711599412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ikd1 Datafetch:DATAFETCHUNIT\|dataMemory:DM1\|altsyncram:MData\[0\]\[31\]__1\|altsyncram_ikd1:auto_generated " "Elaborating entity \"altsyncram_ikd1\" for hierarchy \"Datafetch:DATAFETCHUNIT\|dataMemory:DM1\|altsyncram:MData\[0\]\[31\]__1\|altsyncram_ikd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUController CPUController:CONTROLLER " "Elaborating entity \"CPUController\" for hierarchy \"CPUController:CONTROLLER\"" {  } { { "CPU.vhd" "CONTROLLER" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:H1 " "Elaborating entity \"bcd\" for hierarchy \"bcd:H1\"" {  } { { "CPU.vhd" "H1" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480711599430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OperationALU:ALUOPUNIT\|ALU:ALU1\|zero " "Latch OperationALU:ALUOPUNIT\|ALU:ALU1\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:InstFetchUnit\|PCregister:PCReg\|pcNew\[3\] " "Ports D and ENA on the latch are fed by the same signal fetchUnit:InstFetchUnit\|PCregister:PCReg\|pcNew\[3\]" {  } { { "PCregister.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/PCregister.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1480711602383 ""}  } { { "ALU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/ALU.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1480711602383 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_1\[0\] GND " "Pin \"PC_1\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480711603202 "|CPU|PC_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_1\[1\] GND " "Pin \"PC_1\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480711603202 "|CPU|PC_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[5\] GND " "Pin \"s1\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/CSC343/Quartus labs/lab8/CPU.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480711603202 "|CPU|s1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480711603202 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "384 " "384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480711604161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480711604642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480711604642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "939 " "Implemented 939 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480711604895 ""} { "Info" "ICUT_CUT_TM_OPINS" "248 " "Implemented 248 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480711604895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "658 " "Implemented 658 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480711604895 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1480711604895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480711604895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480711604949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 15:46:44 2016 " "Processing ended: Fri Dec 02 15:46:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480711604949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480711604949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480711604949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480711604949 ""}
