\hypertarget{struct_d_m_a___type_def}{}\section{D\+M\+A\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{L\+I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{H\+I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{L\+I\+F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{H\+I\+F\+CR}}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}\label{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!HIFCR@{HIFCR}}
\index{HIFCR@{HIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\subsubsection{\texorpdfstring{HIFCR}{HIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+H\+I\+F\+CR}

D\+MA high interrupt flag clear register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}\label{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!HISR@{HISR}}
\index{HISR@{HISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\subsubsection{\texorpdfstring{HISR}{HISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+H\+I\+SR}

D\+MA high interrupt status register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}\label{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!LIFCR@{LIFCR}}
\index{LIFCR@{LIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\subsubsection{\texorpdfstring{LIFCR}{LIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+L\+I\+F\+CR}

D\+MA low interrupt flag clear register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}\label{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!LISR@{LISR}}
\index{LISR@{LISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\subsubsection{\texorpdfstring{LISR}{LISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+L\+I\+SR}

D\+MA low interrupt status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
