# Clock-Management-DSP-Blocks-DDR-and-SRL
A stream interleaver that mixes two streams of data along with their multiplier coefficients using several FPGA features. Different variations will be designed.
