{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686650333073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686650333073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 16:58:52 2023 " "Processing started: Tue Jun 13 16:58:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686650333073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686650333073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRJ_DSD -c PRJ_DSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRJ_DSD -c PRJ_DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686650333073 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686650333287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_0808.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_0808.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_0808-behav " "Found design unit 1: ADC_0808-behav" {  } { { "ADC_0808.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/ADC_0808.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_0808 " "Found entity 1: ADC_0808" {  } { { "ADC_0808.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/ADC_0808.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_ct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CT-controller " "Found design unit 1: LCD_CT-controller" {  } { { "LCD_CT.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_CT.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CT " "Found entity 1: LCD_CT" {  } { { "LCD_CT.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_CT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DATA-bhv_data " "Found design unit 1: LCD_DATA-bhv_data" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DATA " "Found entity 1: LCD_DATA" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686650333593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-behav " "Found design unit 1: UART_tx-behav" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_dsd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prj_dsd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRJ_DSD-behav " "Found design unit 1: PRJ_DSD-behav" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRJ_DSD " "Found entity 1: PRJ_DSD" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_clk-LogicFunction " "Found design unit 1: DIV_clk-LogicFunction" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_clk " "Found entity 1: DIV_clk" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686650333603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRJ_DSD " "Elaborating entity \"PRJ_DSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686650333624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "START_TX_2 PRJ_DSD.vhd(35) " "Verilog HDL or VHDL warning at PRJ_DSD.vhd(35): object \"START_TX_2\" assigned a value but never read" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CT LCD_CT:LCD_CT_PORTMAP " "Elaborating entity \"LCD_CT\" for hierarchy \"LCD_CT:LCD_CT_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "LCD_CT_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686650333624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DATA LCD_DATA:LCD_CONVERT_DATA " "Elaborating entity \"LCD_DATA\" for hierarchy \"LCD_DATA:LCD_CONVERT_DATA\"" {  } { { "PRJ_DSD.vhd" "LCD_CONVERT_DATA" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686650333624 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_integer LCD_DATA.vhd(18) " "VHDL Signal Declaration warning at LCD_DATA.vhd(18): used explicit default value for signal \"data_integer\" because signal was never assigned a value" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chuc1 LCD_DATA.vhd(33) " "VHDL Process Statement warning at LCD_DATA.vhd(33): signal \"chuc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dv1 LCD_DATA.vhd(34) " "VHDL Process Statement warning at LCD_DATA.vhd(34): signal \"dv1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chuc1 LCD_DATA.vhd(36) " "VHDL Process Statement warning at LCD_DATA.vhd(36): signal \"chuc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dv1 LCD_DATA.vhd(37) " "VHDL Process Statement warning at LCD_DATA.vhd(37): signal \"dv1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line2_buffer LCD_DATA.vhd(30) " "VHDL Process Statement warning at LCD_DATA.vhd(30): inferring latch(es) for signal or variable \"line2_buffer\", which holds its previous value in one or more paths through the process" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "line1_buffer\[23..0\] LCD_DATA.vhd(11) " "Using initial value X (don't care) for net \"line1_buffer\[23..0\]\" at LCD_DATA.vhd(11)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[0\] LCD_DATA.vhd(30) " "Inferred latch for \"line2_buffer\[0\]\" at LCD_DATA.vhd(30)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[1\] LCD_DATA.vhd(30) " "Inferred latch for \"line2_buffer\[1\]\" at LCD_DATA.vhd(30)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[2\] LCD_DATA.vhd(30) " "Inferred latch for \"line2_buffer\[2\]\" at LCD_DATA.vhd(30)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[3\] LCD_DATA.vhd(30) " "Inferred latch for \"line2_buffer\[3\]\" at LCD_DATA.vhd(30)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[4\] LCD_DATA.vhd(30) " "Inferred latch for \"line2_buffer\[4\]\" at LCD_DATA.vhd(30)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[5\] LCD_DATA.vhd(30) " "Inferred latch for \"line2_buffer\[5\]\" at LCD_DATA.vhd(30)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[6\] LCD_DATA.vhd(30) " "Inferred latch for \"line2_buffer\[6\]\" at LCD_DATA.vhd(30)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[7\] LCD_DATA.vhd(30) " "Inferred latch for \"line2_buffer\[7\]\" at LCD_DATA.vhd(30)" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686650333624 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:UART_PORTMAP " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:UART_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "UART_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686650333624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_0808 ADC_0808:ADC_PORTMAP " "Elaborating entity \"ADC_0808\" for hierarchy \"ADC_0808:ADC_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "ADC_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686650333640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_clk DIV_clk:DIV_CLK_PORTMAP " "Elaborating entity \"DIV_clk\" for hierarchy \"DIV_clk:DIV_CLK_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "DIV_CLK_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686650333640 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686650334288 "|PRJ_DSD|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686650334288 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686650334583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686650334583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "391 " "Implemented 391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686650334617 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686650334617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686650334617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686650334617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686650334633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 16:58:54 2023 " "Processing ended: Tue Jun 13 16:58:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686650334633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686650334633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686650334633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686650334633 ""}
