
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
13       C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41)
14       C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40)
15       C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40)

*******************************************************************
Modules that may have changed as a result of file changes: 53
MID:  lib.cell.view
0        work.ReadController.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
7        work.ReadController_uniq_1.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
1        work.Registers.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
8        work.Registers_uniq_1.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
2        work.Test.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
3        work.UART.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
4        work.UART_Packets.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
9        work.UART_Packets_uniq_1.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
10       work.UART_uniq_1.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
5        work.WriteController.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
11       work.WriteController_uniq_1.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
18       work.jtagconn16.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
21       work.pmi_add.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
22       work.pmi_addsub.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
23       work.pmi_complex_mult.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
24       work.pmi_constant_mult.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
25       work.pmi_counter.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
26       work.pmi_distributed_dpram.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
27       work.pmi_distributed_rom.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
28       work.pmi_distributed_shift_reg.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
29       work.pmi_distributed_spram.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
30       work.pmi_dsp_casmultaddsub.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
31       work.pmi_dsp_mac.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
32       work.pmi_dsp_mult.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
33       work.pmi_dsp_multaddsub.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
34       work.pmi_dsp_multaddsubsum.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
35       work.pmi_dsp_preadd_slice.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
36       work.pmi_fifo.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
37       work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
38       work.pmi_mac.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
39       work.pmi_mult.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
40       work.pmi_multaddsub.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
41       work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
42       work.pmi_pll.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
43       work.pmi_pll_fp.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
44       work.pmi_ram_dp.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
45       work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
46       work.pmi_ram_dp_true.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
47       work.pmi_ram_dp_true_be.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
48       work.pmi_ram_dq.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
49       work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
50       work.pmi_rom.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
51       work.pmi_sub.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
52       work.reveal_coretop.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
53       work.rvl_decode.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
56       work.rvl_jtag_int.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
57       work.rvl_serial_tu.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
58       work.rvl_tcnt.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
59       work.rvl_te.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
60       work.rvl_tm.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
61       work.rvl_tu.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
62       work.test_la0.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (module definition)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
63       work.test_la0_trig.verilog may have changed because the following files changed:
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v (2022-07-14 12:47:25, 2022-07-14 12:49:41) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (may instantiate this module)
                        C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v (2022-07-14 12:47:25, 2022-07-14 12:49:40) <-- (module definition)

*******************************************************************
Unmodified files: 11
FID:  path (timestamp)
16       C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v (2020-11-25 07:53:48)
17       C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v (2016-03-30 13:25:00)
18       C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v (2017-04-26 11:34:32)
19       C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v (2013-11-25 16:02:34)
20       C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v (2013-11-11 16:19:06)
7        C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2020-10-29 10:20:54)
8        C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v (2020-10-29 10:20:54)
9        C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2020-10-29 10:23:10)
10       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2020-10-29 10:23:10)
11       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2020-10-29 10:23:10)
12       C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2020-10-29 10:23:10)

*******************************************************************
Unchanged modules: 13
MID:  lib.cell.view
6        work.JTAG_SOFT.verilog
12       work.idata.verilog
13       work.jtag_cntl_soft.verilog
14       work.jtag_inst_dec_soft.verilog
15       work.jtag_logic_soft.verilog
16       work.jtag_register_soft.verilog
17       work.jtag_tap_cntl_soft.verilog
19       work.jtaghub16.verilog
20       work.jtaghub_if.verilog
54       work.rvl_j2w.verilog
55       work.rvl_jtag2wb.verilog
64       work.wb2sci.verilog
65       work.wb_control.verilog
