
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001a6  00800200  00005bc8  00005c5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00005bc8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000004e4  008003a6  008003a6  00005e02  2**0
                  ALLOC
  3 .stab         00010fb0  00000000  00000000  00005e04  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00008e2e  00000000  00000000  00016db4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  0001fbe2  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  0001fbf3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  00020d53  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  00021dc5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  00021de2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 87 02 	jmp	0x50e	; 0x50e <__ctors_end>
       4:	0c 94 5e 27 	jmp	0x4ebc	; 0x4ebc <__vector_1>
       8:	0c 94 90 27 	jmp	0x4f20	; 0x4f20 <__vector_2>
       c:	0c 94 c2 27 	jmp	0x4f84	; 0x4f84 <__vector_3>
      10:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      14:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      18:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      1c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      20:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      24:	0c 94 2c 27 	jmp	0x4e58	; 0x4e58 <__vector_9>
      28:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      2c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      30:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      34:	0c 94 8b 25 	jmp	0x4b16	; 0x4b16 <__vector_13>
      38:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      3c:	0c 94 8b 25 	jmp	0x4b16	; 0x4b16 <__vector_13>
      40:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      44:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      48:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      4c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      50:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      54:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      58:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      5c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      60:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      64:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      68:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      6c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      70:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      74:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      78:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      7c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      80:	0c 94 be 25 	jmp	0x4b7c	; 0x4b7c <__vector_32>
      84:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      88:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      8c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      90:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      94:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      98:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      9c:	0c 94 fc 04 	jmp	0x9f8	; 0x9f8 <__vector_39>
      a0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      a4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      a8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      ac:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      b8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      bc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      c8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      cc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d4:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      d8:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      dc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      e0:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
      e4:	0c 94 cd 08 	jmp	0x119a	; 0x119a <__vector_57>
      e8:	0c 94 be 08 	jmp	0x117c	; 0x117c <__vector_58>
      ec:	0c 94 8e 08 	jmp	0x111c	; 0x111c <__vector_59>
      f0:	0c 94 7e 09 	jmp	0x12fc	; 0x12fc <__vector_60>
      f4:	0c 94 7f 08 	jmp	0x10fe	; 0x10fe <__vector_61>
      f8:	0c 94 70 08 	jmp	0x10e0	; 0x10e0 <__vector_62>
      fc:	0c 94 61 08 	jmp	0x10c2	; 0x10c2 <__vector_63>
     100:	0c 94 52 08 	jmp	0x10a4	; 0x10a4 <__vector_64>
     104:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     108:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     10c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     110:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     114:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     118:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     11c:	0c 94 a6 02 	jmp	0x54c	; 0x54c <__bad_interrupt>
     120:	f2 0a       	sbc	r15, r18
     122:	ff 0a       	sbc	r15, r31
     124:	0c 0b       	sbc	r16, r28
     126:	19 0b       	sbc	r17, r25
     128:	26 0b       	sbc	r18, r22
     12a:	33 0b       	sbc	r19, r19
     12c:	40 0b       	sbc	r20, r16
     12e:	63 0b       	sbc	r22, r19
     130:	71 0b       	sbc	r23, r17
     132:	7f 0b       	sbc	r23, r31
     134:	8d 0b       	sbc	r24, r29
     136:	9b 0b       	sbc	r25, r27
     138:	a9 0b       	sbc	r26, r25
     13a:	b7 0b       	sbc	r27, r23
     13c:	da 0b       	sbc	r29, r26
     13e:	dc 0b       	sbc	r29, r28
     140:	de 0b       	sbc	r29, r30
     142:	e0 0b       	sbc	r30, r16
     144:	e2 0b       	sbc	r30, r18
     146:	e4 0b       	sbc	r30, r20
     148:	e6 0b       	sbc	r30, r22
     14a:	05 0c       	add	r0, r5
     14c:	28 0c       	add	r2, r8
     14e:	4c 0c       	add	r4, r12
     150:	6f 0c       	add	r6, r15
     152:	92 0c       	add	r9, r2
     154:	b5 0c       	add	r11, r5
     156:	d8 0c       	add	r13, r8
     158:	12 0d       	add	r17, r2
     15a:	1f 0d       	add	r17, r15
     15c:	2c 0d       	add	r18, r12
     15e:	39 0d       	add	r19, r9
     160:	46 0d       	add	r20, r6
     162:	53 0d       	add	r21, r3
     164:	60 0d       	add	r22, r0
     166:	79 0d       	add	r23, r9
     168:	86 0d       	add	r24, r6
     16a:	93 0d       	add	r25, r3
     16c:	a0 0d       	add	r26, r0
     16e:	ad 0d       	add	r26, r13
     170:	ba 0d       	add	r27, r10
     172:	c7 0d       	add	r28, r7
     174:	e4 14       	cp	r14, r4
     176:	ea 14       	cp	r14, r10
     178:	ed 14       	cp	r14, r13
     17a:	f0 14       	cp	r15, r0
     17c:	f3 14       	cp	r15, r3
     17e:	f6 14       	cp	r15, r6
     180:	fc 14       	cp	r15, r12
     182:	f9 14       	cp	r15, r9
     184:	ff 14       	cp	r15, r15
     186:	02 15       	cp	r16, r2
     188:	05 15       	cp	r16, r5
     18a:	0e 15       	cp	r16, r14
     18c:	11 15       	cp	r17, r1
     18e:	14 15       	cp	r17, r4
     190:	17 15       	cp	r17, r7
     192:	0b 15       	cp	r16, r11
     194:	e1 14       	cp	r14, r1
     196:	e7 14       	cp	r14, r7
     198:	1a 15       	cp	r17, r10
     19a:	1d 15       	cp	r17, r13
     19c:	08 15       	cp	r16, r8
     19e:	de 14       	cp	r13, r14
     1a0:	06 16       	cp	r0, r22
     1a2:	09 16       	cp	r0, r25
     1a4:	14 16       	cp	r1, r20
     1a6:	19 16       	cp	r1, r25
     1a8:	20 16       	cp	r2, r16
     1aa:	29 16       	cp	r2, r25
     1ac:	2c 16       	cp	r2, r28
     1ae:	31 16       	cp	r3, r17
     1b0:	38 16       	cp	r3, r24
     1b2:	41 16       	cp	r4, r17

000001b4 <__trampolines_end>:
     1b4:	0d 0a       	sbc	r0, r29
     1b6:	4e 61       	ori	r20, 0x1E	; 30
     1b8:	6e 6f       	ori	r22, 0xFE	; 254
     1ba:	2d 52       	subi	r18, 0x2D	; 45
     1bc:	4b 20       	and	r4, r11
     1be:	54 61       	ori	r21, 0x14	; 20
     1c0:	73 6b       	ori	r23, 0xB3	; 179
     1c2:	20 53       	subi	r18, 0x30	; 48
     1c4:	74 61       	ori	r23, 0x14	; 20
     1c6:	74 69       	ori	r23, 0x94	; 148
     1c8:	73 74       	andi	r23, 0x43	; 67
     1ca:	69 63       	ori	r22, 0x39	; 57
     1cc:	73 3a       	cpi	r23, 0xA3	; 163
     1ce:	0d 0a       	sbc	r0, r29
	...

000001d1 <__c.3336>:
     1d1:	0d 0a 00                                            ...

000001d4 <__c.3334>:
     1d4:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     1e4:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

000001f1 <__c.3332>:
     1f1:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     201:	61 74 69 6f 6e 73 3a 20 00                          ations: .

0000020a <__c.3330>:
     20a:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     21a:	3a 20 00                                            : .

0000021d <__c.3328>:
     21d:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

0000022d <__c.3326>:
     22d:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     23d:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000248 <__c.3324>:
     248:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000259 <__c.3322>:
     259:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     269:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

0000027a <__c.3320>:
     27a:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     28a:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

00000295 <__c.3318>:
     295:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

000002a0 <__c.3420>:
     2a0:	55 4e 4b 4f 57 4e 00                                UNKOWN.

000002a7 <__c.3417>:
     2a7:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000002b6 <__c.3414>:
     2b6:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000002c7 <__c.3411>:
     2c7:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2d7:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000002e2 <__c.3408>:
     2e2:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2f2:	20 53 69 67 6e 61 6c 00                              Signal.

000002fa <__c.3405>:
     2fa:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     30a:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

0000031a <__c.3402>:
     31a:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     32a:	72 6f 72 00                                         ror.

0000032e <__c.3399>:
     32e:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

0000033f <__c.3396>:
     33f:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     34f:	61 72 74 00                                         art.

00000353 <__c.3393>:
     353:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

00000362 <__c.3390>:
     362:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     372:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

0000037d <__c.3387>:
     37d:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000389 <__c.3384>:
     389:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     399:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     3a9:	20 6f 6b 3f 00                                       ok?.

000003ae <__c.3381>:
     3ae:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     3be:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000003cc <__c.3378>:
     3cc:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     3dc:	72 74 00                                            rt.

000003df <__c.3375>:
     3df:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     3ef:	49 44 00                                            ID.

000003f2 <__c.3372>:
     3f2:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     402:	20 57 61 6b 65 75 70 00                              Wakeup.

0000040a <__c.3369>:
     40a:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     41a:	6c 61 74 65 64 00                                   lated.

00000420 <__c.3366>:
     420:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     430:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

0000043b <__c.3363>:
     43b:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     44b:	69 6e 74 65 72 00                                   inter.

00000451 <__c.3360>:
     451:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     461:	6c 6f 77 00                                         low.

00000465 <__c.3357>:
     465:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     475:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     485:	6e 6f 75 67 68 21 00                                nough!.

0000048c <__c.3353>:
     48c:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     49c:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     4ac:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     4bc:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000004c8 <__c.3350>:
     4c8:	29 3a 20 00                                         ): .

000004cc <__c.3348>:
     4cc:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000004d8 <__c.3341>:
     4d8:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

000004e8 <__c.3249>:
     4e8:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

000004f7 <__c.2228>:
     4f7:	45 46 47 65 66 67 00                                EFGefg.

000004fe <__c.2222>:
     4fe:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.

0000050e <__ctors_end>:
     50e:	11 24       	eor	r1, r1
     510:	1f be       	out	0x3f, r1	; 63
     512:	cf ef       	ldi	r28, 0xFF	; 255
     514:	d1 e4       	ldi	r29, 0x41	; 65
     516:	de bf       	out	0x3e, r29	; 62
     518:	cd bf       	out	0x3d, r28	; 61

0000051a <__do_copy_data>:
     51a:	13 e0       	ldi	r17, 0x03	; 3
     51c:	a0 e0       	ldi	r26, 0x00	; 0
     51e:	b2 e0       	ldi	r27, 0x02	; 2
     520:	e8 ec       	ldi	r30, 0xC8	; 200
     522:	fb e5       	ldi	r31, 0x5B	; 91
     524:	00 e0       	ldi	r16, 0x00	; 0
     526:	0b bf       	out	0x3b, r16	; 59
     528:	02 c0       	rjmp	.+4      	; 0x52e <__do_copy_data+0x14>
     52a:	07 90       	elpm	r0, Z+
     52c:	0d 92       	st	X+, r0
     52e:	a6 3a       	cpi	r26, 0xA6	; 166
     530:	b1 07       	cpc	r27, r17
     532:	d9 f7       	brne	.-10     	; 0x52a <__do_copy_data+0x10>

00000534 <__do_clear_bss>:
     534:	18 e0       	ldi	r17, 0x08	; 8
     536:	a6 ea       	ldi	r26, 0xA6	; 166
     538:	b3 e0       	ldi	r27, 0x03	; 3
     53a:	01 c0       	rjmp	.+2      	; 0x53e <.do_clear_bss_start>

0000053c <.do_clear_bss_loop>:
     53c:	1d 92       	st	X+, r1

0000053e <.do_clear_bss_start>:
     53e:	aa 38       	cpi	r26, 0x8A	; 138
     540:	b1 07       	cpc	r27, r17
     542:	e1 f7       	brne	.-8      	; 0x53c <.do_clear_bss_loop>
     544:	0e 94 d7 28 	call	0x51ae	; 0x51ae <main>
     548:	0c 94 e2 2d 	jmp	0x5bc4	; 0x5bc4 <_exit>

0000054c <__bad_interrupt>:
     54c:	0c 94 81 25 	jmp	0x4b02	; 0x4b02 <__vector_default>

00000550 <Task_Accelorometer>:

/* prints out data received from the adxl345 */
void Task_Accelorometer()
{
  while(1){
    messageBuf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     550:	16 ea       	ldi	r17, 0xA6	; 166
    messageBuf[1] = ADXL345_REGISTER_XLSB;
     552:	02 e3       	ldi	r16, 0x32	; 50
    TWI_Start_Transceiver_With_Data(messageBuf, 2);

    /* Read 7 bytes from the data registers, starting with the LSB of X */
    messageBuf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     554:	87 ea       	ldi	r24, 0xA7	; 167
     556:	f8 2e       	mov	r15, r24
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
    /* if successful, print data received */
    /* data comes in like so: x1, x0, y1, y0, z1, z0, sign extended format */
    /* the 0th byte of every axis represents its sign */
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){ 
      printf("ADXL: x0:%x x1:%x y0:%x y1:%x z0:%x z1:%x \r\n",messageBuf[2],messageBuf[1],messageBuf[4],messageBuf[3],messageBuf[6],messageBuf[5]);
     558:	c8 e6       	ldi	r28, 0x68	; 104
     55a:	d2 e0       	ldi	r29, 0x02	; 2

/* prints out data received from the adxl345 */
void Task_Accelorometer()
{
  while(1){
    messageBuf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     55c:	10 93 cd 06 	sts	0x06CD, r17
    messageBuf[1] = ADXL345_REGISTER_XLSB;
     560:	00 93 ce 06 	sts	0x06CE, r16
    TWI_Start_Transceiver_With_Data(messageBuf, 2);
     564:	62 e0       	ldi	r22, 0x02	; 2
     566:	8d ec       	ldi	r24, 0xCD	; 205
     568:	96 e0       	ldi	r25, 0x06	; 6
     56a:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>

    /* Read 7 bytes from the data registers, starting with the LSB of X */
    messageBuf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     56e:	f0 92 cd 06 	sts	0x06CD, r15
    /* set the rest of the messagebuf to 0, probably not necessary */
    messageBuf[1] = 0;
     572:	10 92 ce 06 	sts	0x06CE, r1
    messageBuf[2] = 0;
     576:	10 92 cf 06 	sts	0x06CF, r1
    messageBuf[3] = 0;
     57a:	10 92 d0 06 	sts	0x06D0, r1
    messageBuf[4] = 0;
     57e:	10 92 d1 06 	sts	0x06D1, r1
    messageBuf[5] = 0;
     582:	10 92 d2 06 	sts	0x06D2, r1
    messageBuf[6] = 0; 
     586:	10 92 d3 06 	sts	0x06D3, r1
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
     58a:	67 e0       	ldi	r22, 0x07	; 7
     58c:	8d ec       	ldi	r24, 0xCD	; 205
     58e:	96 e0       	ldi	r25, 0x06	; 6
     590:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>
    /* if successful, print data received */
    /* data comes in like so: x1, x0, y1, y0, z1, z0, sign extended format */
    /* the 0th byte of every axis represents its sign */
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){ 
     594:	67 e0       	ldi	r22, 0x07	; 7
     596:	8d ec       	ldi	r24, 0xCD	; 205
     598:	96 e0       	ldi	r25, 0x06	; 6
     59a:	0e 94 e5 04 	call	0x9ca	; 0x9ca <TWI_Get_Data_From_Transceiver>
     59e:	88 23       	and	r24, r24
     5a0:	21 f1       	breq	.+72     	; 0x5ea <Task_Accelorometer+0x9a>
      printf("ADXL: x0:%x x1:%x y0:%x y1:%x z0:%x z1:%x \r\n",messageBuf[2],messageBuf[1],messageBuf[4],messageBuf[3],messageBuf[6],messageBuf[5]);
     5a2:	80 91 d2 06 	lds	r24, 0x06D2
     5a6:	1f 92       	push	r1
     5a8:	8f 93       	push	r24
     5aa:	80 91 d3 06 	lds	r24, 0x06D3
     5ae:	1f 92       	push	r1
     5b0:	8f 93       	push	r24
     5b2:	80 91 d0 06 	lds	r24, 0x06D0
     5b6:	1f 92       	push	r1
     5b8:	8f 93       	push	r24
     5ba:	80 91 d1 06 	lds	r24, 0x06D1
     5be:	1f 92       	push	r1
     5c0:	8f 93       	push	r24
     5c2:	80 91 ce 06 	lds	r24, 0x06CE
     5c6:	1f 92       	push	r1
     5c8:	8f 93       	push	r24
     5ca:	80 91 cf 06 	lds	r24, 0x06CF
     5ce:	1f 92       	push	r1
     5d0:	8f 93       	push	r24
     5d2:	df 93       	push	r29
     5d4:	cf 93       	push	r28
     5d6:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
     5da:	8d b7       	in	r24, 0x3d	; 61
     5dc:	9e b7       	in	r25, 0x3e	; 62
     5de:	0e 96       	adiw	r24, 0x0e	; 14
     5e0:	0f b6       	in	r0, 0x3f	; 63
     5e2:	f8 94       	cli
     5e4:	9e bf       	out	0x3e, r25	; 62
     5e6:	0f be       	out	0x3f, r0	; 63
     5e8:	8d bf       	out	0x3d, r24	; 61
    }
    nrk_wait_until_next_period();
     5ea:	0e 94 de 1b 	call	0x37bc	; 0x37bc <nrk_wait_until_next_period>
  }
     5ee:	b6 cf       	rjmp	.-148    	; 0x55c <Task_Accelorometer+0xc>

000005f0 <Task_Gyro>:


void Task_Gyro()
{
  while(1){
    messageBuf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     5f0:	10 ed       	ldi	r17, 0xD0	; 208
    messageBuf[1] = ITG3200_REGISTER_XMSB;
     5f2:	0d e1       	ldi	r16, 0x1D	; 29
    TWI_Start_Transceiver_With_Data(messageBuf, 2);

    /* Read first byte */
    messageBuf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     5f4:	81 ed       	ldi	r24, 0xD1	; 209
     5f6:	f8 2e       	mov	r15, r24
    messageBuf[4] = 0;
    messageBuf[5] = 0;
    messageBuf[6] = 0; 
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){
      printf("ITG: %x %x %x %x %x %x \r\n",messageBuf[1],messageBuf[2],messageBuf[3],messageBuf[4],messageBuf[5],messageBuf[6]);
     5f8:	c5 e9       	ldi	r28, 0x95	; 149
     5fa:	d2 e0       	ldi	r29, 0x02	; 2


void Task_Gyro()
{
  while(1){
    messageBuf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     5fc:	10 93 cd 06 	sts	0x06CD, r17
    messageBuf[1] = ITG3200_REGISTER_XMSB;
     600:	00 93 ce 06 	sts	0x06CE, r16
    TWI_Start_Transceiver_With_Data(messageBuf, 2);
     604:	62 e0       	ldi	r22, 0x02	; 2
     606:	8d ec       	ldi	r24, 0xCD	; 205
     608:	96 e0       	ldi	r25, 0x06	; 6
     60a:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    messageBuf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     60e:	f0 92 cd 06 	sts	0x06CD, r15
    messageBuf[1] = 0;
     612:	10 92 ce 06 	sts	0x06CE, r1
    messageBuf[2] = 0;
     616:	10 92 cf 06 	sts	0x06CF, r1
    messageBuf[3] = 0;
     61a:	10 92 d0 06 	sts	0x06D0, r1
    messageBuf[4] = 0;
     61e:	10 92 d1 06 	sts	0x06D1, r1
    messageBuf[5] = 0;
     622:	10 92 d2 06 	sts	0x06D2, r1
    messageBuf[6] = 0; 
     626:	10 92 d3 06 	sts	0x06D3, r1
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
     62a:	67 e0       	ldi	r22, 0x07	; 7
     62c:	8d ec       	ldi	r24, 0xCD	; 205
     62e:	96 e0       	ldi	r25, 0x06	; 6
     630:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){
     634:	67 e0       	ldi	r22, 0x07	; 7
     636:	8d ec       	ldi	r24, 0xCD	; 205
     638:	96 e0       	ldi	r25, 0x06	; 6
     63a:	0e 94 e5 04 	call	0x9ca	; 0x9ca <TWI_Get_Data_From_Transceiver>
     63e:	88 23       	and	r24, r24
     640:	21 f1       	breq	.+72     	; 0x68a <Task_Gyro+0x9a>
      printf("ITG: %x %x %x %x %x %x \r\n",messageBuf[1],messageBuf[2],messageBuf[3],messageBuf[4],messageBuf[5],messageBuf[6]);
     642:	80 91 d3 06 	lds	r24, 0x06D3
     646:	1f 92       	push	r1
     648:	8f 93       	push	r24
     64a:	80 91 d2 06 	lds	r24, 0x06D2
     64e:	1f 92       	push	r1
     650:	8f 93       	push	r24
     652:	80 91 d1 06 	lds	r24, 0x06D1
     656:	1f 92       	push	r1
     658:	8f 93       	push	r24
     65a:	80 91 d0 06 	lds	r24, 0x06D0
     65e:	1f 92       	push	r1
     660:	8f 93       	push	r24
     662:	80 91 cf 06 	lds	r24, 0x06CF
     666:	1f 92       	push	r1
     668:	8f 93       	push	r24
     66a:	80 91 ce 06 	lds	r24, 0x06CE
     66e:	1f 92       	push	r1
     670:	8f 93       	push	r24
     672:	df 93       	push	r29
     674:	cf 93       	push	r28
     676:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
     67a:	8d b7       	in	r24, 0x3d	; 61
     67c:	9e b7       	in	r25, 0x3e	; 62
     67e:	0e 96       	adiw	r24, 0x0e	; 14
     680:	0f b6       	in	r0, 0x3f	; 63
     682:	f8 94       	cli
     684:	9e bf       	out	0x3e, r25	; 62
     686:	0f be       	out	0x3f, r0	; 63
     688:	8d bf       	out	0x3d, r24	; 61
    }
    nrk_wait_until_next_period();
     68a:	0e 94 de 1b 	call	0x37bc	; 0x37bc <nrk_wait_until_next_period>
  }
     68e:	b6 cf       	rjmp	.-148    	; 0x5fc <Task_Gyro+0xc>

00000690 <Task_Magneto>:
}

void Task_Magneto()
{
  while(1){
    messageBuf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     690:	1c e3       	ldi	r17, 0x3C	; 60
    messageBuf[1] = HMC5843_REGISTER_XMSB;
     692:	03 e0       	ldi	r16, 0x03	; 3
    TWI_Start_Transceiver_With_Data(messageBuf, 2);

    /* Read first byte */
    messageBuf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     694:	8d e3       	ldi	r24, 0x3D	; 61
     696:	f8 2e       	mov	r15, r24
    messageBuf[4] = 0;
    messageBuf[5] = 0;
    messageBuf[6] = 0; 
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){
      printf("HMC: %x %x %x %x %x %x \r\n",messageBuf[1],messageBuf[2],messageBuf[3],messageBuf[4],messageBuf[5],messageBuf[6]);
     698:	cf ea       	ldi	r28, 0xAF	; 175
     69a:	d2 e0       	ldi	r29, 0x02	; 2
}

void Task_Magneto()
{
  while(1){
    messageBuf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     69c:	10 93 cd 06 	sts	0x06CD, r17
    messageBuf[1] = HMC5843_REGISTER_XMSB;
     6a0:	00 93 ce 06 	sts	0x06CE, r16
    TWI_Start_Transceiver_With_Data(messageBuf, 2);
     6a4:	62 e0       	ldi	r22, 0x02	; 2
     6a6:	8d ec       	ldi	r24, 0xCD	; 205
     6a8:	96 e0       	ldi	r25, 0x06	; 6
     6aa:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    messageBuf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     6ae:	f0 92 cd 06 	sts	0x06CD, r15
    messageBuf[1] = 0;
     6b2:	10 92 ce 06 	sts	0x06CE, r1
    messageBuf[2] = 0;
     6b6:	10 92 cf 06 	sts	0x06CF, r1
    messageBuf[3] = 0;
     6ba:	10 92 d0 06 	sts	0x06D0, r1
    messageBuf[4] = 0;
     6be:	10 92 d1 06 	sts	0x06D1, r1
    messageBuf[5] = 0;
     6c2:	10 92 d2 06 	sts	0x06D2, r1
    messageBuf[6] = 0; 
     6c6:	10 92 d3 06 	sts	0x06D3, r1
    TWI_Start_Transceiver_With_Data(messageBuf, 7);
     6ca:	67 e0       	ldi	r22, 0x07	; 7
     6cc:	8d ec       	ldi	r24, 0xCD	; 205
     6ce:	96 e0       	ldi	r25, 0x06	; 6
     6d0:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>
    if (TWI_Get_Data_From_Transceiver(messageBuf, 7)){
     6d4:	67 e0       	ldi	r22, 0x07	; 7
     6d6:	8d ec       	ldi	r24, 0xCD	; 205
     6d8:	96 e0       	ldi	r25, 0x06	; 6
     6da:	0e 94 e5 04 	call	0x9ca	; 0x9ca <TWI_Get_Data_From_Transceiver>
     6de:	88 23       	and	r24, r24
     6e0:	21 f1       	breq	.+72     	; 0x72a <Task_Magneto+0x9a>
      printf("HMC: %x %x %x %x %x %x \r\n",messageBuf[1],messageBuf[2],messageBuf[3],messageBuf[4],messageBuf[5],messageBuf[6]);
     6e2:	80 91 d3 06 	lds	r24, 0x06D3
     6e6:	1f 92       	push	r1
     6e8:	8f 93       	push	r24
     6ea:	80 91 d2 06 	lds	r24, 0x06D2
     6ee:	1f 92       	push	r1
     6f0:	8f 93       	push	r24
     6f2:	80 91 d1 06 	lds	r24, 0x06D1
     6f6:	1f 92       	push	r1
     6f8:	8f 93       	push	r24
     6fa:	80 91 d0 06 	lds	r24, 0x06D0
     6fe:	1f 92       	push	r1
     700:	8f 93       	push	r24
     702:	80 91 cf 06 	lds	r24, 0x06CF
     706:	1f 92       	push	r1
     708:	8f 93       	push	r24
     70a:	80 91 ce 06 	lds	r24, 0x06CE
     70e:	1f 92       	push	r1
     710:	8f 93       	push	r24
     712:	df 93       	push	r29
     714:	cf 93       	push	r28
     716:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
     71a:	8d b7       	in	r24, 0x3d	; 61
     71c:	9e b7       	in	r25, 0x3e	; 62
     71e:	0e 96       	adiw	r24, 0x0e	; 14
     720:	0f b6       	in	r0, 0x3f	; 63
     722:	f8 94       	cli
     724:	9e bf       	out	0x3e, r25	; 62
     726:	0f be       	out	0x3f, r0	; 63
     728:	8d bf       	out	0x3d, r24	; 61
    }
    nrk_wait_until_next_period();
     72a:	0e 94 de 1b 	call	0x37bc	; 0x37bc <nrk_wait_until_next_period>
  }
     72e:	b6 cf       	rjmp	.-148    	; 0x69c <Task_Magneto+0xc>

00000730 <TWI_Act_On_Failure_In_Last_Transmission>:
 #define HMC5843_MEASMODE_CONT 0x00

uint8_t messageBuf[16];

unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg )
{
     730:	cf 93       	push	r28
     732:	c8 2f       	mov	r28, r24
                    // and take appropriate actions.
                    // Se header file for a list of possible failures messages.
                    
                    // Here is a simple sample, where if received a NACK on the slave address,
                    // then a retransmission will be initiated.
if ( (TWIerrorMsg == TWI_MTX_ADR_NACK) | (TWIerrorMsg == TWI_MRX_ADR_NACK) ){
     734:	88 34       	cpi	r24, 0x48	; 72
     736:	11 f0       	breq	.+4      	; 0x73c <TWI_Act_On_Failure_In_Last_Transmission+0xc>
     738:	80 32       	cpi	r24, 0x20	; 32
     73a:	11 f4       	brne	.+4      	; 0x740 <TWI_Act_On_Failure_In_Last_Transmission+0x10>
    TWI_Start_Transceiver();
     73c:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <TWI_Start_Transceiver>
}
printf("%c \n",TWIerrorMsg);
     740:	1f 92       	push	r1
     742:	cf 93       	push	r28
     744:	89 ec       	ldi	r24, 0xC9	; 201
     746:	92 e0       	ldi	r25, 0x02	; 2
     748:	9f 93       	push	r25
     74a:	8f 93       	push	r24
     74c:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    
  return TWIerrorMsg; 
     750:	0f 90       	pop	r0
     752:	0f 90       	pop	r0
     754:	0f 90       	pop	r0
     756:	0f 90       	pop	r0
}
     758:	8c 2f       	mov	r24, r28
     75a:	cf 91       	pop	r28
     75c:	08 95       	ret

0000075e <init_itg3200>:
  return 0;
}

void init_itg3200() {
    /* put in standby mode while we change fifo control bits */
  messageBuf[0] = ITG3200_ADDRESS | FALSE<<TWI_READ_BIT;
     75e:	ed ec       	ldi	r30, 0xCD	; 205
     760:	f6 e0       	ldi	r31, 0x06	; 6
     762:	80 ed       	ldi	r24, 0xD0	; 208
     764:	80 83       	st	Z, r24
  messageBuf[1] = ITG3200_REGISTER_DLPF;
     766:	86 e1       	ldi	r24, 0x16	; 22
     768:	81 83       	std	Z+1, r24	; 0x01
  messageBuf[2] = ITG3200_FULLSCALE | ITG3200_42HZ;
     76a:	8b e1       	ldi	r24, 0x1B	; 27
     76c:	82 83       	std	Z+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     76e:	63 e0       	ldi	r22, 0x03	; 3
     770:	cf 01       	movw	r24, r30
     772:	0c 94 b6 04 	jmp	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>

00000776 <init_hmc5843>:
}

void init_hmc5843() {
    /* put in standby mode while we change fifo control bits */
  messageBuf[0] = HMC5843_ADDRESS | FALSE<<TWI_READ_BIT;
     776:	ed ec       	ldi	r30, 0xCD	; 205
     778:	f6 e0       	ldi	r31, 0x06	; 6
     77a:	8c e3       	ldi	r24, 0x3C	; 60
     77c:	80 83       	st	Z, r24
  messageBuf[1] = HMC5843_REGISTER_MEASMODE;
     77e:	82 e0       	ldi	r24, 0x02	; 2
     780:	81 83       	std	Z+1, r24	; 0x01
  messageBuf[2] = HMC5843_MEASMODE_CONT;
     782:	12 82       	std	Z+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     784:	63 e0       	ldi	r22, 0x03	; 3
     786:	cf 01       	movw	r24, r30
     788:	0c 94 b6 04 	jmp	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>

0000078c <init_adxl345>:
}


void init_adxl345() {
     78c:	0f 93       	push	r16
     78e:	1f 93       	push	r17
     790:	cf 93       	push	r28
     792:	df 93       	push	r29
  unsigned int read = 0;

  /* put in standby mode while we change fifo control bits */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     794:	cd ec       	ldi	r28, 0xCD	; 205
     796:	d6 e0       	ldi	r29, 0x06	; 6
     798:	16 ea       	ldi	r17, 0xA6	; 166
     79a:	18 83       	st	Y, r17
  messageBuf[1] = ADXL_REGISTER_PWRCTL;
     79c:	0d e2       	ldi	r16, 0x2D	; 45
     79e:	09 83       	std	Y+1, r16	; 0x01
  messageBuf[2] = ADXL_PWRCTL_STBY;
     7a0:	1a 82       	std	Y+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     7a2:	63 e0       	ldi	r22, 0x03	; 3
     7a4:	ce 01       	movw	r24, r28
     7a6:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>

  /* set the fifo mode to stream */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7aa:	18 83       	st	Y, r17
  messageBuf[1] = ADXL_REGISTER_FIFOCTL;
     7ac:	88 e3       	ldi	r24, 0x38	; 56
     7ae:	89 83       	std	Y+1, r24	; 0x01
  messageBuf[2] = ADXL_FIFOCTL_STREAM;
     7b0:	80 e8       	ldi	r24, 0x80	; 128
     7b2:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf,3);
     7b4:	63 e0       	ldi	r22, 0x03	; 3
     7b6:	ce 01       	movw	r24, r28
     7b8:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>


  /* set to measure mode */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7bc:	18 83       	st	Y, r17
  messageBuf[1] = ADXL_REGISTER_PWRCTL;
     7be:	09 83       	std	Y+1, r16	; 0x01
  messageBuf[2] = ADXL_PWRCTL_MEASURE;
     7c0:	88 e0       	ldi	r24, 0x08	; 8
     7c2:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf, 3);
     7c4:	63 e0       	ldi	r22, 0x03	; 3
     7c6:	ce 01       	movw	r24, r28
     7c8:	0e 94 b6 04 	call	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>

    /* set the data format */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7cc:	18 83       	st	Y, r17
  messageBuf[1] = ADXL_REGISTER_DATAFMT;
     7ce:	81 e3       	ldi	r24, 0x31	; 49
     7d0:	89 83       	std	Y+1, r24	; 0x01
  messageBuf[2] = ADXL_DATAFMT_4G;
     7d2:	81 e0       	ldi	r24, 0x01	; 1
     7d4:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(messageBuf,3);
     7d6:	63 e0       	ldi	r22, 0x03	; 3
     7d8:	ce 01       	movw	r24, r28
}
     7da:	df 91       	pop	r29
     7dc:	cf 91       	pop	r28
     7de:	1f 91       	pop	r17
     7e0:	0f 91       	pop	r16

    /* set the data format */
  messageBuf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
  messageBuf[1] = ADXL_REGISTER_DATAFMT;
  messageBuf[2] = ADXL_DATAFMT_4G;
  TWI_Start_Transceiver_With_Data(messageBuf,3);
     7e2:	0c 94 b6 04 	jmp	0x96c	; 0x96c <TWI_Start_Transceiver_With_Data>

000007e6 <nrk_create_taskset>:



void
nrk_create_taskset()
{
     7e6:	8f 92       	push	r8
     7e8:	9f 92       	push	r9
     7ea:	af 92       	push	r10
     7ec:	bf 92       	push	r11
     7ee:	cf 92       	push	r12
     7f0:	df 92       	push	r13
     7f2:	ef 92       	push	r14
     7f4:	ff 92       	push	r15
     7f6:	cf 93       	push	r28
  nrk_task_set_entry_function( &TaskOne, Task_Accelorometer);
     7f8:	68 ea       	ldi	r22, 0xA8	; 168
     7fa:	72 e0       	ldi	r23, 0x02	; 2
     7fc:	8d e3       	ldi	r24, 0x3D	; 61
     7fe:	94 e0       	ldi	r25, 0x04	; 4
     800:	0e 94 32 28 	call	0x5064	; 0x5064 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     804:	40 e8       	ldi	r20, 0x80	; 128
     806:	50 e0       	ldi	r21, 0x00	; 0
     808:	6f e0       	ldi	r22, 0x0F	; 15
     80a:	75 e0       	ldi	r23, 0x05	; 5
     80c:	8d e3       	ldi	r24, 0x3D	; 61
     80e:	94 e0       	ldi	r25, 0x04	; 4
     810:	0e 94 36 28 	call	0x506c	; 0x506c <nrk_task_set_stk>
  TaskOne.prio = 1;
     814:	ed e3       	ldi	r30, 0x3D	; 61
     816:	f4 e0       	ldi	r31, 0x04	; 4
     818:	c1 e0       	ldi	r28, 0x01	; 1
     81a:	c0 87       	std	Z+8, r28	; 0x08
  TaskOne.FirstActivation = TRUE;
     81c:	c7 83       	std	Z+7, r28	; 0x07
  TaskOne.Type = BASIC_TASK;
     81e:	c1 87       	std	Z+9, r28	; 0x09
  TaskOne.SchType = PREEMPTIVE;
     820:	c2 87       	std	Z+10, r28	; 0x0a
  TaskOne.period.secs = 0;
     822:	13 86       	std	Z+11, r1	; 0x0b
     824:	14 86       	std	Z+12, r1	; 0x0c
     826:	15 86       	std	Z+13, r1	; 0x0d
     828:	16 86       	std	Z+14, r1	; 0x0e
  TaskOne.period.nano_secs = 250*NANOS_PER_MS;
     82a:	80 e8       	ldi	r24, 0x80	; 128
     82c:	c8 2e       	mov	r12, r24
     82e:	82 eb       	ldi	r24, 0xB2	; 178
     830:	d8 2e       	mov	r13, r24
     832:	86 ee       	ldi	r24, 0xE6	; 230
     834:	e8 2e       	mov	r14, r24
     836:	8e e0       	ldi	r24, 0x0E	; 14
     838:	f8 2e       	mov	r15, r24
     83a:	c7 86       	std	Z+15, r12	; 0x0f
     83c:	d0 8a       	std	Z+16, r13	; 0x10
     83e:	e1 8a       	std	Z+17, r14	; 0x11
     840:	f2 8a       	std	Z+18, r15	; 0x12
  TaskOne.cpu_reserve.secs = 0;
     842:	13 8a       	std	Z+19, r1	; 0x13
     844:	14 8a       	std	Z+20, r1	; 0x14
     846:	15 8a       	std	Z+21, r1	; 0x15
     848:	16 8a       	std	Z+22, r1	; 0x16
  TaskOne.cpu_reserve.nano_secs = 250*NANOS_PER_MS;
     84a:	c7 8a       	std	Z+23, r12	; 0x17
     84c:	d0 8e       	std	Z+24, r13	; 0x18
     84e:	e1 8e       	std	Z+25, r14	; 0x19
     850:	f2 8e       	std	Z+26, r15	; 0x1a
  TaskOne.offset.secs = 1;
     852:	81 2c       	mov	r8, r1
     854:	91 2c       	mov	r9, r1
     856:	54 01       	movw	r10, r8
     858:	83 94       	inc	r8
     85a:	83 8e       	std	Z+27, r8	; 0x1b
     85c:	94 8e       	std	Z+28, r9	; 0x1c
     85e:	a5 8e       	std	Z+29, r10	; 0x1d
     860:	b6 8e       	std	Z+30, r11	; 0x1e
  TaskOne.offset.nano_secs= 0;
     862:	17 8e       	std	Z+31, r1	; 0x1f
     864:	10 a2       	std	Z+32, r1	; 0x20
     866:	11 a2       	std	Z+33, r1	; 0x21
     868:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskOne);
     86a:	cf 01       	movw	r24, r30
     86c:	0e 94 4c 1b 	call	0x3698	; 0x3698 <nrk_activate_task>

  nrk_task_set_entry_function( &TaskTwo, Task_Gyro);
     870:	68 ef       	ldi	r22, 0xF8	; 248
     872:	72 e0       	ldi	r23, 0x02	; 2
     874:	8a ea       	ldi	r24, 0xAA	; 170
     876:	96 e0       	ldi	r25, 0x06	; 6
     878:	0e 94 32 28 	call	0x5064	; 0x5064 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskTwo, Stack2, NRK_APP_STACKSIZE);
     87c:	40 e8       	ldi	r20, 0x80	; 128
     87e:	50 e0       	ldi	r21, 0x00	; 0
     880:	68 e6       	ldi	r22, 0x68	; 104
     882:	74 e0       	ldi	r23, 0x04	; 4
     884:	8a ea       	ldi	r24, 0xAA	; 170
     886:	96 e0       	ldi	r25, 0x06	; 6
     888:	0e 94 36 28 	call	0x506c	; 0x506c <nrk_task_set_stk>
  TaskTwo.prio = 2;
     88c:	ea ea       	ldi	r30, 0xAA	; 170
     88e:	f6 e0       	ldi	r31, 0x06	; 6
     890:	82 e0       	ldi	r24, 0x02	; 2
     892:	80 87       	std	Z+8, r24	; 0x08
  TaskTwo.FirstActivation = TRUE;
     894:	c7 83       	std	Z+7, r28	; 0x07
  TaskTwo.Type = BASIC_TASK;
     896:	c1 87       	std	Z+9, r28	; 0x09
  TaskTwo.SchType = PREEMPTIVE;
     898:	c2 87       	std	Z+10, r28	; 0x0a
  TaskTwo.period.secs = 0;
     89a:	13 86       	std	Z+11, r1	; 0x0b
     89c:	14 86       	std	Z+12, r1	; 0x0c
     89e:	15 86       	std	Z+13, r1	; 0x0d
     8a0:	16 86       	std	Z+14, r1	; 0x0e
  TaskTwo.period.nano_secs = 250*NANOS_PER_MS;
     8a2:	c7 86       	std	Z+15, r12	; 0x0f
     8a4:	d0 8a       	std	Z+16, r13	; 0x10
     8a6:	e1 8a       	std	Z+17, r14	; 0x11
     8a8:	f2 8a       	std	Z+18, r15	; 0x12
  TaskTwo.cpu_reserve.secs = 0;
     8aa:	13 8a       	std	Z+19, r1	; 0x13
     8ac:	14 8a       	std	Z+20, r1	; 0x14
     8ae:	15 8a       	std	Z+21, r1	; 0x15
     8b0:	16 8a       	std	Z+22, r1	; 0x16
  TaskTwo.cpu_reserve.nano_secs = 250*NANOS_PER_MS;
     8b2:	c7 8a       	std	Z+23, r12	; 0x17
     8b4:	d0 8e       	std	Z+24, r13	; 0x18
     8b6:	e1 8e       	std	Z+25, r14	; 0x19
     8b8:	f2 8e       	std	Z+26, r15	; 0x1a
  TaskTwo.offset.secs = 1;
     8ba:	83 8e       	std	Z+27, r8	; 0x1b
     8bc:	94 8e       	std	Z+28, r9	; 0x1c
     8be:	a5 8e       	std	Z+29, r10	; 0x1d
     8c0:	b6 8e       	std	Z+30, r11	; 0x1e
  TaskTwo.offset.nano_secs= 0;
     8c2:	17 8e       	std	Z+31, r1	; 0x1f
     8c4:	10 a2       	std	Z+32, r1	; 0x20
     8c6:	11 a2       	std	Z+33, r1	; 0x21
     8c8:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskTwo);
     8ca:	cf 01       	movw	r24, r30
     8cc:	0e 94 4c 1b 	call	0x3698	; 0x3698 <nrk_activate_task>

  nrk_task_set_entry_function( &TaskThree, Task_Magneto);
     8d0:	68 e4       	ldi	r22, 0x48	; 72
     8d2:	73 e0       	ldi	r23, 0x03	; 3
     8d4:	8c ee       	ldi	r24, 0xEC	; 236
     8d6:	94 e0       	ldi	r25, 0x04	; 4
     8d8:	0e 94 32 28 	call	0x5064	; 0x5064 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskThree, Stack3, NRK_APP_STACKSIZE);
     8dc:	40 e8       	ldi	r20, 0x80	; 128
     8de:	50 e0       	ldi	r21, 0x00	; 0
     8e0:	6b eb       	ldi	r22, 0xBB	; 187
     8e2:	73 e0       	ldi	r23, 0x03	; 3
     8e4:	8c ee       	ldi	r24, 0xEC	; 236
     8e6:	94 e0       	ldi	r25, 0x04	; 4
     8e8:	0e 94 36 28 	call	0x506c	; 0x506c <nrk_task_set_stk>
  TaskThree.prio = 3;
     8ec:	ec ee       	ldi	r30, 0xEC	; 236
     8ee:	f4 e0       	ldi	r31, 0x04	; 4
     8f0:	83 e0       	ldi	r24, 0x03	; 3
     8f2:	80 87       	std	Z+8, r24	; 0x08
  TaskThree.FirstActivation = TRUE;
     8f4:	c7 83       	std	Z+7, r28	; 0x07
  TaskThree.Type = BASIC_TASK;
     8f6:	c1 87       	std	Z+9, r28	; 0x09
  TaskThree.SchType = PREEMPTIVE;
     8f8:	c2 87       	std	Z+10, r28	; 0x0a
  TaskThree.period.secs = 0;
     8fa:	13 86       	std	Z+11, r1	; 0x0b
     8fc:	14 86       	std	Z+12, r1	; 0x0c
     8fe:	15 86       	std	Z+13, r1	; 0x0d
     900:	16 86       	std	Z+14, r1	; 0x0e
  TaskThree.period.nano_secs = 250*NANOS_PER_MS;
     902:	c7 86       	std	Z+15, r12	; 0x0f
     904:	d0 8a       	std	Z+16, r13	; 0x10
     906:	e1 8a       	std	Z+17, r14	; 0x11
     908:	f2 8a       	std	Z+18, r15	; 0x12
  TaskThree.cpu_reserve.secs = 0;
     90a:	13 8a       	std	Z+19, r1	; 0x13
     90c:	14 8a       	std	Z+20, r1	; 0x14
     90e:	15 8a       	std	Z+21, r1	; 0x15
     910:	16 8a       	std	Z+22, r1	; 0x16
  TaskThree.cpu_reserve.nano_secs = 250*NANOS_PER_MS;
     912:	c7 8a       	std	Z+23, r12	; 0x17
     914:	d0 8e       	std	Z+24, r13	; 0x18
     916:	e1 8e       	std	Z+25, r14	; 0x19
     918:	f2 8e       	std	Z+26, r15	; 0x1a
  TaskThree.offset.secs = 1;
     91a:	83 8e       	std	Z+27, r8	; 0x1b
     91c:	94 8e       	std	Z+28, r9	; 0x1c
     91e:	a5 8e       	std	Z+29, r10	; 0x1d
     920:	b6 8e       	std	Z+30, r11	; 0x1e
  TaskThree.offset.nano_secs= 0;
     922:	17 8e       	std	Z+31, r1	; 0x1f
     924:	10 a2       	std	Z+32, r1	; 0x20
     926:	11 a2       	std	Z+33, r1	; 0x21
     928:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskThree);
     92a:	cf 01       	movw	r24, r30
}
     92c:	cf 91       	pop	r28
     92e:	ff 90       	pop	r15
     930:	ef 90       	pop	r14
     932:	df 90       	pop	r13
     934:	cf 90       	pop	r12
     936:	bf 90       	pop	r11
     938:	af 90       	pop	r10
     93a:	9f 90       	pop	r9
     93c:	8f 90       	pop	r8
  TaskThree.period.nano_secs = 250*NANOS_PER_MS;
  TaskThree.cpu_reserve.secs = 0;
  TaskThree.cpu_reserve.nano_secs = 250*NANOS_PER_MS;
  TaskThree.offset.secs = 1;
  TaskThree.offset.nano_secs= 0;
  nrk_activate_task (&TaskThree);
     93e:	0c 94 4c 1b 	jmp	0x3698	; 0x3698 <nrk_activate_task>

00000942 <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     942:	8a e0       	ldi	r24, 0x0A	; 10
     944:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
     948:	8f ef       	ldi	r24, 0xFF	; 255
     94a:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     94e:	84 e0       	ldi	r24, 0x04	; 4
     950:	80 93 bc 00 	sts	0x00BC, r24
     954:	08 95       	ret

00000956 <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     956:	80 91 bc 00 	lds	r24, 0x00BC

}
     95a:	81 70       	andi	r24, 0x01	; 1
     95c:	08 95       	ret

0000095e <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     95e:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     962:	80 fd       	sbrc	r24, 0
     964:	fc cf       	rjmp	.-8      	; 0x95e <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
     966:	80 91 00 02 	lds	r24, 0x0200
     96a:	08 95       	ret

0000096c <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     96c:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     970:	20 fd       	sbrc	r18, 0
     972:	fc cf       	rjmp	.-8      	; 0x96c <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     974:	60 93 a8 03 	sts	0x03A8, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     978:	fc 01       	movw	r30, r24
     97a:	20 81       	ld	r18, Z
     97c:	20 93 a9 03 	sts	0x03A9, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     980:	20 ff       	sbrs	r18, 0
     982:	09 c0       	rjmp	.+18     	; 0x996 <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
     984:	10 92 a6 03 	sts	0x03A6, r1
  TWI_state         = TWI_NO_STATE ;
     988:	88 ef       	ldi	r24, 0xF8	; 248
     98a:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     98e:	85 ea       	ldi	r24, 0xA5	; 165
     990:	80 93 bc 00 	sts	0x00BC, r24
     994:	08 95       	ret
     996:	fc 01       	movw	r30, r24
     998:	31 96       	adiw	r30, 0x01	; 1
     99a:	29 ea       	ldi	r18, 0xA9	; 169
     99c:	33 e0       	ldi	r19, 0x03	; 3

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     99e:	d9 01       	movw	r26, r18
     9a0:	11 96       	adiw	r26, 0x01	; 1
     9a2:	8a 2f       	mov	r24, r26
     9a4:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
     9a6:	86 17       	cp	r24, r22
     9a8:	68 f7       	brcc	.-38     	; 0x984 <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
     9aa:	81 91       	ld	r24, Z+
     9ac:	8c 93       	st	X, r24
     9ae:	f8 cf       	rjmp	.-16     	; 0x9a0 <TWI_Start_Transceiver_With_Data+0x34>

000009b0 <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9b0:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     9b4:	80 fd       	sbrc	r24, 0
     9b6:	fc cf       	rjmp	.-8      	; 0x9b0 <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     9b8:	10 92 a6 03 	sts	0x03A6, r1
  TWI_state         = TWI_NO_STATE ;
     9bc:	88 ef       	ldi	r24, 0xF8	; 248
     9be:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     9c2:	85 ea       	ldi	r24, 0xA5	; 165
     9c4:	80 93 bc 00 	sts	0x00BC, r24
     9c8:	08 95       	ret

000009ca <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9ca:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     9ce:	20 fd       	sbrc	r18, 0
     9d0:	fc cf       	rjmp	.-8      	; 0x9ca <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     9d2:	20 91 a6 03 	lds	r18, 0x03A6
     9d6:	20 fd       	sbrc	r18, 0
     9d8:	04 c0       	rjmp	.+8      	; 0x9e2 <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
     9da:	80 91 a6 03 	lds	r24, 0x03A6
     9de:	81 70       	andi	r24, 0x01	; 1
     9e0:	08 95       	ret
     9e2:	29 ea       	ldi	r18, 0xA9	; 169
     9e4:	33 e0       	ldi	r19, 0x03	; 3
     9e6:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     9e8:	d9 01       	movw	r26, r18
     9ea:	8a 2f       	mov	r24, r26
     9ec:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     9ee:	86 17       	cp	r24, r22
     9f0:	a0 f7       	brcc	.-24     	; 0x9da <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
     9f2:	8d 91       	ld	r24, X+
     9f4:	81 93       	st	Z+, r24
     9f6:	f9 cf       	rjmp	.-14     	; 0x9ea <TWI_Get_Data_From_Transceiver+0x20>

000009f8 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
     9f8:	1f 92       	push	r1
     9fa:	0f 92       	push	r0
     9fc:	0f b6       	in	r0, 0x3f	; 63
     9fe:	0f 92       	push	r0
     a00:	11 24       	eor	r1, r1
     a02:	0b b6       	in	r0, 0x3b	; 59
     a04:	0f 92       	push	r0
     a06:	2f 93       	push	r18
     a08:	3f 93       	push	r19
     a0a:	8f 93       	push	r24
     a0c:	9f 93       	push	r25
     a0e:	ef 93       	push	r30
     a10:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     a12:	80 91 b9 00 	lds	r24, 0x00B9
     a16:	88 32       	cpi	r24, 0x28	; 40
     a18:	01 f1       	breq	.+64     	; 0xa5a <__vector_39+0x62>
     a1a:	40 f4       	brcc	.+16     	; 0xa2c <__vector_39+0x34>
     a1c:	80 31       	cpi	r24, 0x10	; 16
     a1e:	d9 f0       	breq	.+54     	; 0xa56 <__vector_39+0x5e>
     a20:	88 31       	cpi	r24, 0x18	; 24
     a22:	d9 f0       	breq	.+54     	; 0xa5a <__vector_39+0x62>
     a24:	88 30       	cpi	r24, 0x08	; 8
     a26:	09 f0       	breq	.+2      	; 0xa2a <__vector_39+0x32>
     a28:	4a c0       	rjmp	.+148    	; 0xabe <__vector_39+0xc6>
     a2a:	15 c0       	rjmp	.+42     	; 0xa56 <__vector_39+0x5e>
     a2c:	80 34       	cpi	r24, 0x40	; 64
     a2e:	91 f1       	breq	.+100    	; 0xa94 <__vector_39+0x9c>
     a30:	28 f4       	brcc	.+10     	; 0xa3c <__vector_39+0x44>
     a32:	88 33       	cpi	r24, 0x38	; 56
     a34:	09 f0       	breq	.+2      	; 0xa38 <__vector_39+0x40>
     a36:	43 c0       	rjmp	.+134    	; 0xabe <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a38:	85 ea       	ldi	r24, 0xA5	; 165
     a3a:	46 c0       	rjmp	.+140    	; 0xac8 <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     a3c:	80 35       	cpi	r24, 0x50	; 80
     a3e:	f1 f0       	breq	.+60     	; 0xa7c <__vector_39+0x84>
     a40:	88 35       	cpi	r24, 0x58	; 88
     a42:	e9 f5       	brne	.+122    	; 0xabe <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a44:	80 91 bb 00 	lds	r24, 0x00BB
     a48:	e0 91 a7 03 	lds	r30, 0x03A7
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	e7 55       	subi	r30, 0x57	; 87
     a50:	fc 4f       	sbci	r31, 0xFC	; 252
     a52:	80 83       	st	Z, r24
     a54:	2d c0       	rjmp	.+90     	; 0xab0 <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a56:	10 92 a7 03 	sts	0x03A7, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a5a:	e0 91 a7 03 	lds	r30, 0x03A7
     a5e:	80 91 a8 03 	lds	r24, 0x03A8
     a62:	e8 17       	cp	r30, r24
     a64:	28 f5       	brcc	.+74     	; 0xab0 <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a66:	81 e0       	ldi	r24, 0x01	; 1
     a68:	8e 0f       	add	r24, r30
     a6a:	80 93 a7 03 	sts	0x03A7, r24
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	e7 55       	subi	r30, 0x57	; 87
     a72:	fc 4f       	sbci	r31, 0xFC	; 252
     a74:	80 81       	ld	r24, Z
     a76:	80 93 bb 00 	sts	0x00BB, r24
     a7a:	18 c0       	rjmp	.+48     	; 0xaac <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a7c:	e0 91 a7 03 	lds	r30, 0x03A7
     a80:	81 e0       	ldi	r24, 0x01	; 1
     a82:	8e 0f       	add	r24, r30
     a84:	80 93 a7 03 	sts	0x03A7, r24
     a88:	80 91 bb 00 	lds	r24, 0x00BB
     a8c:	f0 e0       	ldi	r31, 0x00	; 0
     a8e:	e7 55       	subi	r30, 0x57	; 87
     a90:	fc 4f       	sbci	r31, 0xFC	; 252
     a92:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a94:	20 91 a7 03 	lds	r18, 0x03A7
     a98:	30 e0       	ldi	r19, 0x00	; 0
     a9a:	80 91 a8 03 	lds	r24, 0x03A8
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	01 97       	sbiw	r24, 0x01	; 1
     aa2:	28 17       	cp	r18, r24
     aa4:	39 07       	cpc	r19, r25
     aa6:	14 f4       	brge	.+4      	; 0xaac <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aa8:	85 ec       	ldi	r24, 0xC5	; 197
     aaa:	0e c0       	rjmp	.+28     	; 0xac8 <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aac:	85 e8       	ldi	r24, 0x85	; 133
     aae:	0c c0       	rjmp	.+24     	; 0xac8 <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ab0:	80 91 a6 03 	lds	r24, 0x03A6
     ab4:	81 60       	ori	r24, 0x01	; 1
     ab6:	80 93 a6 03 	sts	0x03A6, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aba:	84 e9       	ldi	r24, 0x94	; 148
     abc:	05 c0       	rjmp	.+10     	; 0xac8 <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     abe:	80 91 b9 00 	lds	r24, 0x00B9
     ac2:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ac6:	84 e0       	ldi	r24, 0x04	; 4
     ac8:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
     acc:	ff 91       	pop	r31
     ace:	ef 91       	pop	r30
     ad0:	9f 91       	pop	r25
     ad2:	8f 91       	pop	r24
     ad4:	3f 91       	pop	r19
     ad6:	2f 91       	pop	r18
     ad8:	0f 90       	pop	r0
     ada:	0b be       	out	0x3b, r0	; 59
     adc:	0f 90       	pop	r0
     ade:	0f be       	out	0x3f, r0	; 63
     ae0:	0f 90       	pop	r0
     ae2:	1f 90       	pop	r1
     ae4:	18 95       	reti

00000ae6 <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     ae6:	90 91 41 01 	lds	r25, 0x0141
     aea:	9f 71       	andi	r25, 0x1F	; 31
     aec:	9f 31       	cpi	r25, 0x1F	; 31
     aee:	d9 f3       	breq	.-10     	; 0xae6 <rf_cmd>
		continue;
	TRX_STATE = cmd;
     af0:	80 93 42 01 	sts	0x0142, r24
     af4:	08 95       	ret

00000af6 <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
     af6:	80 93 b3 03 	sts	0x03B3, r24
     afa:	08 95       	ret

00000afc <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
     afc:	81 e0       	ldi	r24, 0x01	; 1
     afe:	80 93 e3 06 	sts	0x06E3, r24
     b02:	08 95       	ret

00000b04 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
     b04:	10 92 e3 06 	sts	0x06E3, r1
     b08:	08 95       	ret

00000b0a <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     b0a:	80 91 41 01 	lds	r24, 0x0141
     b0e:	8f 71       	andi	r24, 0x1F	; 31
     b10:	8f 31       	cpi	r24, 0x1F	; 31
     b12:	d9 f3       	breq	.-10     	; 0xb0a <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
     b14:	80 91 41 01 	lds	r24, 0x0141
     b18:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
     b1a:	e1 f0       	breq	.+56     	; 0xb54 <rf_power_down+0x4a>
     b1c:	8f 30       	cpi	r24, 0x0F	; 15
     b1e:	d1 f0       	breq	.+52     	; 0xb54 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
     b20:	80 91 41 01 	lds	r24, 0x0141
     b24:	8f 71       	andi	r24, 0x1F	; 31
     b26:	88 30       	cpi	r24, 0x08	; 8
     b28:	31 f4       	brne	.+12     	; 0xb36 <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
     b2a:	80 91 39 01 	lds	r24, 0x0139
     b2e:	82 60       	ori	r24, 0x02	; 2
     b30:	80 93 39 01 	sts	0x0139, r24
     b34:	0b c0       	rjmp	.+22     	; 0xb4c <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
     b36:	88 e0       	ldi	r24, 0x08	; 8
     b38:	0e 94 73 05 	call	0xae6	; 0xae6 <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
     b3c:	80 91 41 01 	lds	r24, 0x0141
     b40:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
     b42:	88 30       	cpi	r24, 0x08	; 8
     b44:	d9 f7       	brne	.-10     	; 0xb3c <rf_power_down+0x32>
     b46:	f1 cf       	rjmp	.-30     	; 0xb2a <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
     b48:	8f 30       	cpi	r24, 0x0F	; 15
     b4a:	21 f0       	breq	.+8      	; 0xb54 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
     b4c:	80 91 41 01 	lds	r24, 0x0141
     b50:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
     b52:	d1 f7       	brne	.-12     	; 0xb48 <rf_power_down+0x3e>
     b54:	08 95       	ret

00000b56 <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     b56:	80 91 41 01 	lds	r24, 0x0141
     b5a:	8f 71       	andi	r24, 0x1F	; 31
     b5c:	8f 31       	cpi	r24, 0x1F	; 31
     b5e:	d9 f3       	breq	.-10     	; 0xb56 <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
     b60:	80 91 41 01 	lds	r24, 0x0141
     b64:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
     b66:	11 f0       	breq	.+4      	; 0xb6c <rf_power_up+0x16>
     b68:	8f 30       	cpi	r24, 0x0F	; 15
     b6a:	51 f4       	brne	.+20     	; 0xb80 <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
     b6c:	80 91 39 01 	lds	r24, 0x0139
     b70:	8d 7f       	andi	r24, 0xFD	; 253
     b72:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
     b76:	80 91 41 01 	lds	r24, 0x0141
     b7a:	8f 71       	andi	r24, 0x1F	; 31
     b7c:	88 30       	cpi	r24, 0x08	; 8
     b7e:	d9 f7       	brne	.-10     	; 0xb76 <rf_power_up+0x20>
     b80:	08 95       	ret

00000b82 <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
     b82:	e5 e4       	ldi	r30, 0x45	; 69
     b84:	f1 e0       	ldi	r31, 0x01	; 1
     b86:	90 81       	ld	r25, Z
     b88:	90 7f       	andi	r25, 0xF0	; 240
     b8a:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
     b8c:	90 81       	ld	r25, Z
     b8e:	8f 70       	andi	r24, 0x0F	; 15
     b90:	98 2b       	or	r25, r24
     b92:	90 83       	st	Z, r25
     b94:	08 95       	ret

00000b96 <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
     b96:	e7 e5       	ldi	r30, 0x57	; 87
     b98:	f1 e0       	ldi	r31, 0x01	; 1
     b9a:	80 81       	ld	r24, Z
     b9c:	8d 7f       	andi	r24, 0xFD	; 253
     b9e:	80 83       	st	Z, r24
     ba0:	08 95       	ret

00000ba2 <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
     ba2:	e7 e5       	ldi	r30, 0x57	; 87
     ba4:	f1 e0       	ldi	r31, 0x01	; 1
     ba6:	80 81       	ld	r24, Z
     ba8:	82 60       	ori	r24, 0x02	; 2
     baa:	80 83       	st	Z, r24
     bac:	08 95       	ret

00000bae <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
     bae:	ee e6       	ldi	r30, 0x6E	; 110
     bb0:	f1 e0       	ldi	r31, 0x01	; 1
     bb2:	80 81       	ld	r24, Z
     bb4:	8f 7e       	andi	r24, 0xEF	; 239
     bb6:	80 83       	st	Z, r24
     bb8:	08 95       	ret

00000bba <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
     bba:	ee e6       	ldi	r30, 0x6E	; 110
     bbc:	f1 e0       	ldi	r31, 0x01	; 1
     bbe:	80 81       	ld	r24, Z
     bc0:	80 61       	ori	r24, 0x10	; 16
     bc2:	80 83       	st	Z, r24
     bc4:	08 95       	ret

00000bc6 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
     bc6:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
     bca:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
     bce:	90 93 ed 06 	sts	0x06ED, r25
     bd2:	80 93 ec 06 	sts	0x06EC, r24
     bd6:	08 95       	ret

00000bd8 <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
     bd8:	90 93 e7 06 	sts	0x06E7, r25
     bdc:	80 93 e6 06 	sts	0x06E6, r24
	PHY_CC_CCA &= ~(0x1F);
     be0:	e8 e4       	ldi	r30, 0x48	; 72
     be2:	f1 e0       	ldi	r31, 0x01	; 1
     be4:	80 81       	ld	r24, Z
     be6:	80 7e       	andi	r24, 0xE0	; 224
     be8:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
     bea:	80 81       	ld	r24, Z
     bec:	68 2b       	or	r22, r24
     bee:	60 83       	st	Z, r22
     bf0:	08 95       	ret

00000bf2 <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
     bf2:	90 93 b7 03 	sts	0x03B7, r25
     bf6:	80 93 b6 03 	sts	0x03B6, r24
     bfa:	08 95       	ret

00000bfc <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
     bfc:	90 93 b5 03 	sts	0x03B5, r25
     c00:	80 93 b4 03 	sts	0x03B4, r24
     c04:	08 95       	ret

00000c06 <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
     c06:	0f 93       	push	r16
     c08:	1f 93       	push	r17
     c0a:	cf 93       	push	r28
     c0c:	df 93       	push	r29
     c0e:	fc 01       	movw	r30, r24
     c10:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
     c12:	80 e2       	ldi	r24, 0x20	; 32
     c14:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
     c18:	80 ec       	ldi	r24, 0xC0	; 192
     c1a:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
     c1e:	60 62       	ori	r22, 0x20	; 32
     c20:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
     c24:	85 ec       	ldi	r24, 0xC5	; 197
     c26:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
     c2a:	87 ea       	ldi	r24, 0xA7	; 167
     c2c:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
     c30:	80 e8       	ldi	r24, 0x80	; 128
     c32:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
     c36:	20 93 60 01 	sts	0x0160, r18
     c3a:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
     c3e:	40 93 62 01 	sts	0x0162, r20
     c42:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c46:	c6 e4       	ldi	r28, 0x46	; 70
     c48:	d1 e0       	ldi	r29, 0x01	; 1
     c4a:	08 81       	ld	r16, Y
     c4c:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
     c4e:	98 81       	ld	r25, Y
     c50:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c52:	30 2f       	mov	r19, r16
     c54:	32 95       	swap	r19
     c56:	36 95       	lsr	r19
     c58:	37 70       	andi	r19, 0x07	; 7
     c5a:	60 e4       	ldi	r22, 0x40	; 64
     c5c:	36 9f       	mul	r19, r22
     c5e:	80 01       	movw	r16, r0
     c60:	11 24       	eor	r1, r1
     c62:	22 95       	swap	r18
     c64:	26 95       	lsr	r18
     c66:	23 70       	andi	r18, 0x03	; 3
     c68:	62 2f       	mov	r22, r18
     c6a:	60 2b       	or	r22, r16
     c6c:	82 95       	swap	r24
     c6e:	86 95       	lsr	r24
     c70:	83 70       	andi	r24, 0x03	; 3
     c72:	70 e1       	ldi	r23, 0x10	; 16
     c74:	87 9f       	mul	r24, r23
     c76:	90 01       	movw	r18, r0
     c78:	11 24       	eor	r1, r1
     c7a:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
     c7c:	92 95       	swap	r25
     c7e:	96 95       	lsr	r25
     c80:	93 70       	andi	r25, 0x03	; 3
     c82:	84 e0       	ldi	r24, 0x04	; 4
     c84:	98 9f       	mul	r25, r24
     c86:	b0 01       	movw	r22, r0
     c88:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c8a:	62 2b       	or	r22, r18
     c8c:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
     c90:	88 81       	ld	r24, Y
     c92:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
     c94:	92 95       	swap	r25
     c96:	96 95       	lsr	r25
     c98:	93 70       	andi	r25, 0x03	; 3
     c9a:	39 2f       	mov	r19, r25
     c9c:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
     c9e:	98 2f       	mov	r25, r24
     ca0:	92 95       	swap	r25
     ca2:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
     ca4:	93 2b       	or	r25, r19
     ca6:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
     caa:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Interrupts disabled by default, basic_rf does not rely on them */
	/* IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN); */
	IRQ_MASK = (1 << RX_START_EN);
     cae:	84 e0       	ldi	r24, 0x04	; 4
     cb0:	80 93 4e 01 	sts	0x014E, r24

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
     cb4:	c6 ee       	ldi	r28, 0xE6	; 230
     cb6:	d6 e0       	ldi	r29, 0x06	; 6
     cb8:	f9 83       	std	Y+1, r31	; 0x01
     cba:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
     cbc:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
     cbe:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
     cc0:	5d 83       	std	Y+5, r21	; 0x05
     cc2:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
     cc4:	bf 83       	std	Y+7, r27	; 0x07
     cc6:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
     cc8:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
     cca:	81 e0       	ldi	r24, 0x01	; 1
     ccc:	80 93 07 07 	sts	0x0707, r24

	use_glossy = 0;
     cd0:	10 92 e3 06 	sts	0x06E3, r1

} // rf_init() 
     cd4:	df 91       	pop	r29
     cd6:	cf 91       	pop	r28
     cd8:	1f 91       	pop	r17
     cda:	0f 91       	pop	r16
     cdc:	08 95       	ret

00000cde <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
     cde:	86 e1       	ldi	r24, 0x16	; 22
     ce0:	0c 94 73 05 	jmp	0xae6	; 0xae6 <rf_cmd>

00000ce4 <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
     ce4:	86 e1       	ldi	r24, 0x16	; 22
     ce6:	0c 94 73 05 	jmp	0xae6	; 0xae6 <rf_cmd>

00000cea <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
	rf_cmd(TRX_OFF);
     cea:	88 e0       	ldi	r24, 0x08	; 8
     cec:	0c 94 73 05 	jmp	0xae6	; 0xae6 <rf_cmd>

00000cf0 <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
     cf0:	0f 93       	push	r16
     cf2:	1f 93       	push	r17
     cf4:	cf 93       	push	r28
     cf6:	df 93       	push	r29
     cf8:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
     cfa:	80 91 07 07 	lds	r24, 0x0707
     cfe:	81 11       	cpse	r24, r1
     d00:	02 c0       	rjmp	.+4      	; 0xd06 <rf_tx_packet+0x16>
		return NRK_ERROR;
     d02:	8f ef       	ldi	r24, 0xFF	; 255
     d04:	ac c0       	rjmp	.+344    	; 0xe5e <rf_tx_packet+0x16e>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
     d06:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
     d08:	80 91 e8 06 	lds	r24, 0x06E8
     d0c:	8f 5f       	subi	r24, 0xFF	; 255
     d0e:	80 93 e8 06 	sts	0x06E8, r24
	machead->fcf = fcf;
     d12:	90 91 81 01 	lds	r25, 0x0181
     d16:	90 7e       	andi	r25, 0xE0	; 224
     d18:	91 60       	ori	r25, 0x01	; 1
     d1a:	20 fb       	bst	r18, 0
     d1c:	95 f9       	bld	r25, 5
     d1e:	9f 73       	andi	r25, 0x3F	; 63
     d20:	90 64       	ori	r25, 0x40	; 64
     d22:	90 93 81 01 	sts	0x0181, r25
     d26:	88 e8       	ldi	r24, 0x88	; 136
     d28:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
     d2c:	80 91 e3 06 	lds	r24, 0x06E3
     d30:	88 23       	and	r24, r24
     d32:	61 f0       	breq	.+24     	; 0xd4c <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
     d34:	8f ef       	ldi	r24, 0xFF	; 255
     d36:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
     d3a:	8a ea       	ldi	r24, 0xAA	; 170
     d3c:	9a ea       	ldi	r25, 0xAA	; 170
     d3e:	90 93 89 01 	sts	0x0189, r25
     d42:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
     d46:	8f ef       	ldi	r24, 0xFF	; 255
     d48:	9f ef       	ldi	r25, 0xFF	; 255
     d4a:	10 c0       	rjmp	.+32     	; 0xd6c <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
     d4c:	80 91 e8 06 	lds	r24, 0x06E8
     d50:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
     d54:	20 91 61 01 	lds	r18, 0x0161
     d58:	80 91 60 01 	lds	r24, 0x0160
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	92 2b       	or	r25, r18
     d60:	90 93 89 01 	sts	0x0189, r25
     d64:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
     d68:	80 81       	ld	r24, Z
     d6a:	91 81       	ldd	r25, Z+1	; 0x01
     d6c:	90 93 87 01 	sts	0x0187, r25
     d70:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
     d74:	20 91 63 01 	lds	r18, 0x0163
     d78:	80 91 62 01 	lds	r24, 0x0162
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	92 2b       	or	r25, r18
     d80:	90 93 85 01 	sts	0x0185, r25
     d84:	80 93 84 01 	sts	0x0184, r24
     d88:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
     d8a:	42 81       	ldd	r20, Z+2	; 0x02
     d8c:	55 27       	eor	r21, r21
     d8e:	47 fd       	sbrc	r20, 7
     d90:	50 95       	com	r21
     d92:	63 81       	ldd	r22, Z+3	; 0x03
     d94:	74 81       	ldd	r23, Z+4	; 0x04
     d96:	8a e8       	ldi	r24, 0x8A	; 138
     d98:	91 e0       	ldi	r25, 0x01	; 1
     d9a:	0e 94 0a 2b 	call	0x5614	; 0x5614 <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
     d9e:	f8 01       	movw	r30, r16
     da0:	82 81       	ldd	r24, Z+2	; 0x02
     da2:	85 5f       	subi	r24, 0xF5	; 245
     da4:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
     da8:	80 91 41 01 	lds	r24, 0x0141
     dac:	d8 2f       	mov	r29, r24
     dae:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
     db0:	9f ef       	ldi	r25, 0xFF	; 255
     db2:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
     db4:	92 30       	cpi	r25, 0x02	; 2
     db6:	c0 f3       	brcs	.-16     	; 0xda8 <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
     db8:	d1 31       	cpi	r29, 0x11	; 17
     dba:	b1 f3       	breq	.-20     	; 0xda8 <rf_tx_packet+0xb8>
     dbc:	d2 31       	cpi	r29, 0x12	; 18
     dbe:	a1 f3       	breq	.-24     	; 0xda8 <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
     dc0:	df 31       	cpi	r29, 0x1F	; 31
     dc2:	91 f3       	breq	.-28     	; 0xda8 <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
     dc4:	98 ef       	ldi	r25, 0xF8	; 248
     dc6:	9d 0f       	add	r25, r29
     dc8:	92 30       	cpi	r25, 0x02	; 2
     dca:	20 f0       	brcs	.+8      	; 0xdd4 <rf_tx_packet+0xe4>
     dcc:	8f 70       	andi	r24, 0x0F	; 15
     dce:	86 30       	cpi	r24, 0x06	; 6
     dd0:	09 f0       	breq	.+2      	; 0xdd4 <rf_tx_packet+0xe4>
     dd2:	97 cf       	rjmp	.-210    	; 0xd02 <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
     dd4:	86 e1       	ldi	r24, 0x16	; 22
     dd6:	0e 94 73 05 	call	0xae6	; 0xae6 <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
     dda:	f8 01       	movw	r30, r16
     ddc:	85 81       	ldd	r24, Z+5	; 0x05
     dde:	81 11       	cpse	r24, r1
     de0:	0b c0       	rjmp	.+22     	; 0xdf8 <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
     de2:	89 e0       	ldi	r24, 0x09	; 9
     de4:	0e 94 73 05 	call	0xae6	; 0xae6 <rf_cmd>
	if(pRTI->ackRequest)
     de8:	f8 01       	movw	r30, r16
     dea:	86 81       	ldd	r24, Z+6	; 0x06
     dec:	88 23       	and	r24, r24
     dee:	91 f0       	breq	.+36     	; 0xe14 <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
     df0:	89 e1       	ldi	r24, 0x19	; 25
     df2:	0e 94 73 05 	call	0xae6	; 0xae6 <rf_cmd>
     df6:	0e c0       	rjmp	.+28     	; 0xe14 <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
     df8:	80 91 48 01 	lds	r24, 0x0148
     dfc:	80 68       	ori	r24, 0x80	; 128
     dfe:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
     e02:	80 91 41 01 	lds	r24, 0x0141
     e06:	87 ff       	sbrs	r24, 7
     e08:	fc cf       	rjmp	.-8      	; 0xe02 <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
     e0a:	80 91 41 01 	lds	r24, 0x0141
     e0e:	86 ff       	sbrs	r24, 6
     e10:	78 cf       	rjmp	.-272    	; 0xd02 <rf_tx_packet+0x12>
     e12:	e7 cf       	rjmp	.-50     	; 0xde2 <rf_tx_packet+0xf2>
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
     e14:	82 e0       	ldi	r24, 0x02	; 2
     e16:	0e 94 73 05 	call	0xae6	; 0xae6 <rf_cmd>
   for(i=0; i<65000; i++){
     e1a:	80 e0       	ldi	r24, 0x00	; 0
     e1c:	90 e0       	ldi	r25, 0x00	; 0
      if(IRQ_STATUS & (1 << TX_END)){
     e1e:	20 91 4f 01 	lds	r18, 0x014F
     e22:	26 fd       	sbrc	r18, 6
     e24:	05 c0       	rjmp	.+10     	; 0xe30 <rf_tx_packet+0x140>
		rf_cc2591_tx_on();
#endif

   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; i<65000; i++){
     e26:	01 96       	adiw	r24, 0x01	; 1
     e28:	88 3e       	cpi	r24, 0xE8	; 232
     e2a:	fd ef       	ldi	r31, 0xFD	; 253
     e2c:	9f 07       	cpc	r25, r31
     e2e:	b9 f7       	brne	.-18     	; 0xe1e <rf_tx_packet+0x12e>
      if(IRQ_STATUS & (1 << TX_END)){
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;
     e30:	20 e4       	ldi	r18, 0x40	; 64
     e32:	20 93 4f 01 	sts	0x014F, r18

	trx_error = ((pRTI->ackRequest && 
     e36:	f8 01       	movw	r30, r16
     e38:	26 81       	ldd	r18, Z+6	; 0x06
     e3a:	22 23       	and	r18, r18
     e3c:	31 f0       	breq	.+12     	; 0xe4a <rf_tx_packet+0x15a>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
     e3e:	20 91 42 01 	lds	r18, 0x0142
     e42:	22 95       	swap	r18
     e44:	26 95       	lsr	r18
     e46:	27 70       	andi	r18, 0x07	; 7
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;

	trx_error = ((pRTI->ackRequest && 
     e48:	29 f4       	brne	.+10     	; 0xe54 <rf_tx_packet+0x164>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
     e4a:	88 3e       	cpi	r24, 0xE8	; 232
     e4c:	9d 4f       	sbci	r25, 0xFD	; 253
     e4e:	11 f0       	breq	.+4      	; 0xe54 <rf_tx_packet+0x164>
         break;
      }
   }
   IRQ_STATUS = 1 << TX_END;

	trx_error = ((pRTI->ackRequest && 
     e50:	c1 e0       	ldi	r28, 0x01	; 1
     e52:	01 c0       	rjmp	.+2      	; 0xe56 <rf_tx_packet+0x166>
     e54:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
     e56:	8d 2f       	mov	r24, r29
     e58:	0e 94 73 05 	call	0xae6	; 0xae6 <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
     e5c:	8c 2f       	mov	r24, r28
}
     e5e:	df 91       	pop	r29
     e60:	cf 91       	pop	r28
     e62:	1f 91       	pop	r17
     e64:	0f 91       	pop	r16
     e66:	08 95       	ret

00000e68 <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
     e68:	cf 93       	push	r28
     e6a:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
     e6c:	80 91 07 07 	lds	r24, 0x0707
     e70:	88 23       	and	r24, r24
     e72:	41 f1       	breq	.+80     	; 0xec4 <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
     e74:	80 91 41 01 	lds	r24, 0x0141
     e78:	c8 2f       	mov	r28, r24
     e7a:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
     e7c:	9f ef       	ldi	r25, 0xFF	; 255
     e7e:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
     e80:	92 30       	cpi	r25, 0x02	; 2
     e82:	c0 f3       	brcs	.-16     	; 0xe74 <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
     e84:	c1 31       	cpi	r28, 0x11	; 17
     e86:	b1 f3       	breq	.-20     	; 0xe74 <rf_cca_check+0xc>
     e88:	c2 31       	cpi	r28, 0x12	; 18
     e8a:	a1 f3       	breq	.-24     	; 0xe74 <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
     e8c:	cf 31       	cpi	r28, 0x1F	; 31
     e8e:	91 f3       	breq	.-28     	; 0xe74 <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
     e90:	c8 30       	cpi	r28, 0x08	; 8
     e92:	19 f0       	breq	.+6      	; 0xe9a <rf_cca_check+0x32>
     e94:	8f 70       	andi	r24, 0x0F	; 15
     e96:	86 30       	cpi	r24, 0x06	; 6
     e98:	a9 f4       	brne	.+42     	; 0xec4 <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
     e9a:	86 e1       	ldi	r24, 0x16	; 22
     e9c:	0e 94 73 05 	call	0xae6	; 0xae6 <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
     ea0:	80 91 48 01 	lds	r24, 0x0148
     ea4:	80 68       	ori	r24, 0x80	; 128
     ea6:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
     eaa:	80 91 41 01 	lds	r24, 0x0141
     eae:	87 ff       	sbrs	r24, 7
     eb0:	fc cf       	rjmp	.-8      	; 0xeaa <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
     eb2:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
     eb6:	8c 2f       	mov	r24, r28
     eb8:	0e 94 73 05 	call	0xae6	; 0xae6 <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
     ebc:	d6 fb       	bst	r29, 6
     ebe:	88 27       	eor	r24, r24
     ec0:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
     ec2:	01 c0       	rjmp	.+2      	; 0xec6 <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
     ec4:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
     ec6:	df 91       	pop	r29
     ec8:	cf 91       	pop	r28
     eca:	08 95       	ret

00000ecc <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
     ecc:	80 91 07 07 	lds	r24, 0x0707
     ed0:	88 23       	and	r24, r24
     ed2:	09 f4       	brne	.+2      	; 0xed6 <rf_rx_packet_nonblock+0xa>
     ed4:	e5 c0       	rjmp	.+458    	; 0x10a0 <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;

   if(!(IRQ_STATUS & (1 << RX_END))){
     ed6:	80 91 4f 01 	lds	r24, 0x014F
     eda:	83 ff       	sbrs	r24, 3
     edc:	df c0       	rjmp	.+446    	; 0x109c <rf_rx_packet_nonblock+0x1d0>
      return 0;
   }
   if(!(PHY_RSSI & (1 << RX_CRC_VALID))){
     ede:	80 91 46 01 	lds	r24, 0x0146
     ee2:	87 ff       	sbrs	r24, 7
     ee4:	db c0       	rjmp	.+438    	; 0x109c <rf_rx_packet_nonblock+0x1d0>
      return 0;
   }
   if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
     ee6:	80 91 7b 01 	lds	r24, 0x017B
     eea:	e0 91 e6 06 	lds	r30, 0x06E6
     eee:	f0 91 e7 06 	lds	r31, 0x06E7
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	02 97       	sbiw	r24, 0x02	; 2
     ef6:	24 81       	ldd	r18, Z+4	; 0x04
     ef8:	33 27       	eor	r19, r19
     efa:	27 fd       	sbrc	r18, 7
     efc:	30 95       	com	r19
     efe:	28 17       	cp	r18, r24
     f00:	39 07       	cpc	r19, r25
     f02:	0c f4       	brge	.+2      	; 0xf06 <rf_rx_packet_nonblock+0x3a>
     f04:	cd c0       	rjmp	.+410    	; 0x10a0 <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;

   IRQ_STATUS = (1 << RX_END);
     f06:	88 e0       	ldi	r24, 0x08	; 8
     f08:	80 93 4f 01 	sts	0x014F, r24

	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
     f0c:	e0 91 e6 06 	lds	r30, 0x06E6
     f10:	f0 91 e7 06 	lds	r31, 0x06E7
     f14:	80 91 82 01 	lds	r24, 0x0182
     f18:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
     f1a:	e0 91 e6 06 	lds	r30, 0x06E6
     f1e:	f0 91 e7 06 	lds	r31, 0x06E7
     f22:	80 91 87 01 	lds	r24, 0x0187
     f26:	90 91 88 01 	lds	r25, 0x0188
     f2a:	92 83       	std	Z+2, r25	; 0x02
     f2c:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
     f2e:	e0 91 e6 06 	lds	r30, 0x06E6
     f32:	f0 91 e7 06 	lds	r31, 0x06E7
     f36:	80 91 7b 01 	lds	r24, 0x017B
     f3a:	8b 50       	subi	r24, 0x0B	; 11
     f3c:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
     f3e:	a0 91 e6 06 	lds	r26, 0x06E6
     f42:	b0 91 e7 06 	lds	r27, 0x06E7
     f46:	e0 91 e6 06 	lds	r30, 0x06E6
     f4a:	f0 91 e7 06 	lds	r31, 0x06E7
     f4e:	13 96       	adiw	r26, 0x03	; 3
     f50:	9c 91       	ld	r25, X
     f52:	84 81       	ldd	r24, Z+4	; 0x04
     f54:	89 17       	cp	r24, r25
     f56:	3c f0       	brlt	.+14     	; 0xf66 <rf_rx_packet_nonblock+0x9a>
			|| (rfSettings.pRxInfo->length < 0)){
     f58:	e0 91 e6 06 	lds	r30, 0x06E6
     f5c:	f0 91 e7 06 	lds	r31, 0x06E7
     f60:	83 81       	ldd	r24, Z+3	; 0x03
     f62:	87 ff       	sbrs	r24, 7
     f64:	0b c0       	rjmp	.+22     	; 0xf7c <rf_rx_packet_nonblock+0xb0>
		TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
     f66:	80 91 4c 01 	lds	r24, 0x014C
     f6a:	8f 77       	andi	r24, 0x7F	; 127
     f6c:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
     f70:	80 91 4c 01 	lds	r24, 0x014C
     f74:	80 68       	ori	r24, 0x80	; 128
     f76:	80 93 4c 01 	sts	0x014C, r24
     f7a:	92 c0       	rjmp	.+292    	; 0x10a0 <rf_rx_packet_nonblock+0x1d4>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
     f7c:	a0 91 e6 06 	lds	r26, 0x06E6
     f80:	b0 91 e7 06 	lds	r27, 0x06E7
		TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
     f84:	e0 91 e6 06 	lds	r30, 0x06E6
     f88:	f0 91 e7 06 	lds	r31, 0x06E7
     f8c:	13 96       	adiw	r26, 0x03	; 3
     f8e:	4c 91       	ld	r20, X
     f90:	55 27       	eor	r21, r21
     f92:	47 fd       	sbrc	r20, 7
     f94:	50 95       	com	r21
     f96:	69 e8       	ldi	r22, 0x89	; 137
     f98:	71 e0       	ldi	r23, 0x01	; 1
     f9a:	85 81       	ldd	r24, Z+5	; 0x05
     f9c:	96 81       	ldd	r25, Z+6	; 0x06
     f9e:	0e 94 0a 2b 	call	0x5614	; 0x5614 <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
     fa2:	80 91 b3 03 	lds	r24, 0x03B3
     fa6:	88 23       	and	r24, r24
     fa8:	09 f4       	brne	.+2      	; 0xfac <rf_rx_packet_nonblock+0xe0>
     faa:	3e c0       	rjmp	.+124    	; 0x1028 <rf_rx_packet_nonblock+0x15c>
     fac:	e0 91 e6 06 	lds	r30, 0x06E6
     fb0:	f0 91 e7 06 	lds	r31, 0x06E7
     fb4:	83 81       	ldd	r24, Z+3	; 0x03
     fb6:	80 31       	cpi	r24, 0x10	; 16
     fb8:	b9 f5       	brne	.+110    	; 0x1028 <rf_rx_packet_nonblock+0x15c>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
     fba:	e0 91 e6 06 	lds	r30, 0x06E6
     fbe:	f0 91 e7 06 	lds	r31, 0x06E7
     fc2:	65 81       	ldd	r22, Z+5	; 0x05
     fc4:	76 81       	ldd	r23, Z+6	; 0x06
     fc6:	44 e0       	ldi	r20, 0x04	; 4
     fc8:	50 e0       	ldi	r21, 0x00	; 0
     fca:	81 e0       	ldi	r24, 0x01	; 1
     fcc:	92 e0       	ldi	r25, 0x02	; 2
     fce:	0e 94 13 2b 	call	0x5626	; 0x5626 <strncmp>
     fd2:	89 2b       	or	r24, r25
     fd4:	49 f5       	brne	.+82     	; 0x1028 <rf_rx_packet_nonblock+0x15c>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
     fd6:	e0 91 e6 06 	lds	r30, 0x06E6
     fda:	f0 91 e7 06 	lds	r31, 0x06E7
     fde:	65 81       	ldd	r22, Z+5	; 0x05
     fe0:	76 81       	ldd	r23, Z+6	; 0x06
     fe2:	40 e1       	ldi	r20, 0x10	; 16
     fe4:	50 e0       	ldi	r21, 0x00	; 0
     fe6:	81 e0       	ldi	r24, 0x01	; 1
     fe8:	92 e0       	ldi	r25, 0x02	; 2
     fea:	0e 94 13 2b 	call	0x5626	; 0x5626 <strncmp>
     fee:	89 2b       	or	r24, r25
     ff0:	d9 f4       	brne	.+54     	; 0x1028 <rf_rx_packet_nonblock+0x15c>
            wdt_enable(WDTO_500MS);
     ff2:	9d e0       	ldi	r25, 0x0D	; 13
     ff4:	88 e1       	ldi	r24, 0x18	; 24
     ff6:	0f b6       	in	r0, 0x3f	; 63
     ff8:	f8 94       	cli
     ffa:	a8 95       	wdr
     ffc:	80 93 60 00 	sts	0x0060, r24
    1000:	0f be       	out	0x3f, r0	; 63
    1002:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
    1006:	80 e0       	ldi	r24, 0x00	; 0
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <nrk_led_set>
            nrk_led_set(1);
    100e:	81 e0       	ldi	r24, 0x01	; 1
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <nrk_led_set>
            nrk_led_set(2);
    1016:	82 e0       	ldi	r24, 0x02	; 2
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <nrk_led_set>
            nrk_led_set(3);
    101e:	83 e0       	ldi	r24, 0x03	; 3
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <nrk_led_set>
    1026:	ff cf       	rjmp	.-2      	; 0x1026 <rf_rx_packet_nonblock+0x15a>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    1028:	e0 91 e6 06 	lds	r30, 0x06E6
    102c:	f0 91 e7 06 	lds	r31, 0x06E7
    1030:	80 91 80 01 	lds	r24, 0x0180
    1034:	85 fb       	bst	r24, 5
    1036:	88 27       	eor	r24, r24
    1038:	80 f9       	bld	r24, 0
    103a:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    103c:	e0 91 e6 06 	lds	r30, 0x06E6
    1040:	f0 91 e7 06 	lds	r31, 0x06E7
    1044:	80 91 47 01 	lds	r24, 0x0147
    1048:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    104a:	e0 91 e6 06 	lds	r30, 0x06E6
    104e:	f0 91 e7 06 	lds	r31, 0x06E7
    1052:	80 91 46 01 	lds	r24, 0x0146
    1056:	86 95       	lsr	r24
    1058:	86 95       	lsr	r24
    105a:	86 95       	lsr	r24
    105c:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    105e:	e0 91 e6 06 	lds	r30, 0x06E6
    1062:	f0 91 e7 06 	lds	r31, 0x06E7
    1066:	80 91 47 01 	lds	r24, 0x0147
    106a:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    106c:	a0 91 e6 06 	lds	r26, 0x06E6
    1070:	b0 91 e7 06 	lds	r27, 0x06E7
    1074:	e0 91 7b 01 	lds	r30, 0x017B
    1078:	f0 e0       	ldi	r31, 0x00	; 0
    107a:	e0 58       	subi	r30, 0x80	; 128
    107c:	fe 4f       	sbci	r31, 0xFE	; 254
    107e:	80 81       	ld	r24, Z
    1080:	1b 96       	adiw	r26, 0x0b	; 11
    1082:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1084:	80 91 4c 01 	lds	r24, 0x014C
    1088:	8f 77       	andi	r24, 0x7F	; 127
    108a:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    108e:	80 91 4c 01 	lds	r24, 0x014C
    1092:	80 68       	ori	r24, 0x80	; 128
    1094:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!(IRQ_STATUS & (1 << RX_END))){
      return 0;
    109c:	80 e0       	ldi	r24, 0x00	; 0
    109e:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    10a0:	8f ef       	ldi	r24, 0xFF	; 255
	/* Reset frame buffer protection */
	TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    10a2:	08 95       	ret

000010a4 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    10a4:	1f 92       	push	r1
    10a6:	0f 92       	push	r0
    10a8:	0f b6       	in	r0, 0x3f	; 63
    10aa:	0f 92       	push	r0
    10ac:	11 24       	eor	r1, r1
    10ae:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    10b0:	80 e8       	ldi	r24, 0x80	; 128
    10b2:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    10b6:	8f 91       	pop	r24
    10b8:	0f 90       	pop	r0
    10ba:	0f be       	out	0x3f, r0	; 63
    10bc:	0f 90       	pop	r0
    10be:	1f 90       	pop	r1
    10c0:	18 95       	reti

000010c2 <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    10c2:	1f 92       	push	r1
    10c4:	0f 92       	push	r0
    10c6:	0f b6       	in	r0, 0x3f	; 63
    10c8:	0f 92       	push	r0
    10ca:	11 24       	eor	r1, r1
    10cc:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	IRQ_STATUS = (1 << TX_END);
    10ce:	80 e4       	ldi	r24, 0x40	; 64
    10d0:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    10d4:	8f 91       	pop	r24
    10d6:	0f 90       	pop	r0
    10d8:	0f be       	out	0x3f, r0	; 63
    10da:	0f 90       	pop	r0
    10dc:	1f 90       	pop	r1
    10de:	18 95       	reti

000010e0 <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    10e0:	1f 92       	push	r1
    10e2:	0f 92       	push	r0
    10e4:	0f b6       	in	r0, 0x3f	; 63
    10e6:	0f 92       	push	r0
    10e8:	11 24       	eor	r1, r1
    10ea:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    10ec:	80 e2       	ldi	r24, 0x20	; 32
    10ee:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    10f2:	8f 91       	pop	r24
    10f4:	0f 90       	pop	r0
    10f6:	0f be       	out	0x3f, r0	; 63
    10f8:	0f 90       	pop	r0
    10fa:	1f 90       	pop	r1
    10fc:	18 95       	reti

000010fe <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    10fe:	1f 92       	push	r1
    1100:	0f 92       	push	r0
    1102:	0f b6       	in	r0, 0x3f	; 63
    1104:	0f 92       	push	r0
    1106:	11 24       	eor	r1, r1
    1108:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    110a:	80 e1       	ldi	r24, 0x10	; 16
    110c:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1110:	8f 91       	pop	r24
    1112:	0f 90       	pop	r0
    1114:	0f be       	out	0x3f, r0	; 63
    1116:	0f 90       	pop	r0
    1118:	1f 90       	pop	r1
    111a:	18 95       	reti

0000111c <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    111c:	1f 92       	push	r1
    111e:	0f 92       	push	r0
    1120:	0f b6       	in	r0, 0x3f	; 63
    1122:	0f 92       	push	r0
    1124:	11 24       	eor	r1, r1
    1126:	0b b6       	in	r0, 0x3b	; 59
    1128:	0f 92       	push	r0
    112a:	2f 93       	push	r18
    112c:	3f 93       	push	r19
    112e:	4f 93       	push	r20
    1130:	5f 93       	push	r21
    1132:	6f 93       	push	r22
    1134:	7f 93       	push	r23
    1136:	8f 93       	push	r24
    1138:	9f 93       	push	r25
    113a:	af 93       	push	r26
    113c:	bf 93       	push	r27
    113e:	ef 93       	push	r30
    1140:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    1142:	84 e0       	ldi	r24, 0x04	; 4
    1144:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    1148:	e0 91 b6 03 	lds	r30, 0x03B6
    114c:	f0 91 b7 03 	lds	r31, 0x03B7
    1150:	30 97       	sbiw	r30, 0x00	; 0
    1152:	09 f0       	breq	.+2      	; 0x1156 <__vector_59+0x3a>
		rx_start_func();
    1154:	09 95       	icall

	return;
}
    1156:	ff 91       	pop	r31
    1158:	ef 91       	pop	r30
    115a:	bf 91       	pop	r27
    115c:	af 91       	pop	r26
    115e:	9f 91       	pop	r25
    1160:	8f 91       	pop	r24
    1162:	7f 91       	pop	r23
    1164:	6f 91       	pop	r22
    1166:	5f 91       	pop	r21
    1168:	4f 91       	pop	r20
    116a:	3f 91       	pop	r19
    116c:	2f 91       	pop	r18
    116e:	0f 90       	pop	r0
    1170:	0b be       	out	0x3b, r0	; 59
    1172:	0f 90       	pop	r0
    1174:	0f be       	out	0x3f, r0	; 63
    1176:	0f 90       	pop	r0
    1178:	1f 90       	pop	r1
    117a:	18 95       	reti

0000117c <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    117c:	1f 92       	push	r1
    117e:	0f 92       	push	r0
    1180:	0f b6       	in	r0, 0x3f	; 63
    1182:	0f 92       	push	r0
    1184:	11 24       	eor	r1, r1
    1186:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    1188:	82 e0       	ldi	r24, 0x02	; 2
    118a:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    118e:	8f 91       	pop	r24
    1190:	0f 90       	pop	r0
    1192:	0f be       	out	0x3f, r0	; 63
    1194:	0f 90       	pop	r0
    1196:	1f 90       	pop	r1
    1198:	18 95       	reti

0000119a <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    119a:	1f 92       	push	r1
    119c:	0f 92       	push	r0
    119e:	0f b6       	in	r0, 0x3f	; 63
    11a0:	0f 92       	push	r0
    11a2:	11 24       	eor	r1, r1
    11a4:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    11ac:	8f 91       	pop	r24
    11ae:	0f 90       	pop	r0
    11b0:	0f be       	out	0x3f, r0	; 63
    11b2:	0f 90       	pop	r0
    11b4:	1f 90       	pop	r1
    11b6:	18 95       	reti

000011b8 <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    11b8:	e9 e4       	ldi	r30, 0x49	; 73
    11ba:	f1 e0       	ldi	r31, 0x01	; 1
    11bc:	90 81       	ld	r25, Z
    11be:	90 7f       	andi	r25, 0xF0	; 240
    11c0:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    11c2:	90 81       	ld	r25, Z
    11c4:	8f 70       	andi	r24, 0x0F	; 15
    11c6:	98 2b       	or	r25, r24
    11c8:	90 83       	st	Z, r25
    11ca:	08 95       	ret

000011cc <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    11cc:	8f ef       	ldi	r24, 0xFF	; 255
    11ce:	08 95       	ret

000011d0 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    11d0:	08 95       	ret

000011d2 <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    11d2:	08 95       	ret

000011d4 <rf_security_disable>:
}



void rf_security_disable()
{
    11d4:	08 95       	ret

000011d6 <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    11d6:	8f ef       	ldi	r24, 0xFF	; 255
    11d8:	08 95       	ret

000011da <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    11da:	80 91 e1 06 	lds	r24, 0x06E1
    11de:	90 91 e2 06 	lds	r25, 0x06E2
    11e2:	08 95       	ret

000011e4 <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
    11e4:	08 95       	ret

000011e6 <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	08 95       	ret

000011ea <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    11ea:	81 e0       	ldi	r24, 0x01	; 1
    11ec:	08 95       	ret

000011ee <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    11ee:	81 e0       	ldi	r24, 0x01	; 1
    11f0:	08 95       	ret

000011f2 <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    11f2:	08 95       	ret

000011f4 <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    11f4:	08 95       	ret

000011f6 <rf_test_mode>:
}



void rf_test_mode()
{
    11f6:	08 95       	ret

000011f8 <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    11f8:	08 95       	ret

000011fa <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    11fa:	08 95       	ret

000011fc <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    11fc:	08 95       	ret

000011fe <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    11fe:	08 95       	ret

00001200 <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    1200:	08 95       	ret

00001202 <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
    1202:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    1204:	8d b1       	in	r24, 0x0d	; 13
    1206:	80 6e       	ori	r24, 0xE0	; 224
    1208:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
    120a:	8e b1       	in	r24, 0x0e	; 14
    120c:	80 6a       	ori	r24, 0xA0	; 160
    120e:	8e b9       	out	0x0e, r24	; 14
    1210:	08 95       	ret

00001212 <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
    1212:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    1214:	8d b1       	in	r24, 0x0d	; 13
    1216:	80 6e       	ori	r24, 0xE0	; 224
    1218:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
    121a:	8e b1       	in	r24, 0x0e	; 14
    121c:	80 66       	ori	r24, 0x60	; 96
    121e:	8e b9       	out	0x0e, r24	; 14
    1220:	08 95       	ret

00001222 <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    1222:	cf 92       	push	r12
    1224:	df 92       	push	r13
    1226:	ef 92       	push	r14
    1228:	ff 92       	push	r15
    122a:	0f 93       	push	r16
    122c:	1f 93       	push	r17
    122e:	cf 93       	push	r28
    1230:	df 93       	push	r29
    1232:	cd b7       	in	r28, 0x3d	; 61
    1234:	de b7       	in	r29, 0x3e	; 62
    1236:	27 97       	sbiw	r28, 0x07	; 7
    1238:	0f b6       	in	r0, 0x3f	; 63
    123a:	f8 94       	cli
    123c:	de bf       	out	0x3e, r29	; 62
    123e:	0f be       	out	0x3f, r0	; 63
    1240:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    1242:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    1246:	e0 91 e6 06 	lds	r30, 0x06E6
    124a:	f0 91 e7 06 	lds	r31, 0x06E7
    124e:	c0 80       	ld	r12, Z
    1250:	d3 80       	ldd	r13, Z+3	; 0x03
    1252:	e5 80       	ldd	r14, Z+5	; 0x05
    1254:	f6 80       	ldd	r15, Z+6	; 0x06
    1256:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    1258:	0e 94 66 07 	call	0xecc	; 0xecc <rf_rx_packet_nonblock>
	if (err < 1) {
    125c:	18 16       	cp	r1, r24
    125e:	1c f0       	brlt	.+6      	; 0x1266 <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    1260:	8e ec       	ldi	r24, 0xCE	; 206
    1262:	92 e0       	ldi	r25, 0x02	; 2
    1264:	06 c0       	rjmp	.+12     	; 0x1272 <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    1266:	f7 01       	movw	r30, r14
    1268:	10 81       	ld	r17, Z
	if (ttl == 0) {
    126a:	11 11       	cpse	r17, r1
    126c:	07 c0       	rjmp	.+14     	; 0x127c <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    126e:	8d ee       	ldi	r24, 0xED	; 237
    1270:	92 e0       	ldi	r25, 0x02	; 2
    1272:	0e 94 be 2b 	call	0x577c	; 0x577c <puts>
#endif
		nrk_int_enable();
    1276:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
		return;
    127a:	31 c0       	rjmp	.+98     	; 0x12de <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
    127c:	15 30       	cpi	r17, 0x05	; 5
    127e:	21 f4       	brne	.+8      	; 0x1288 <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
    1280:	8a e0       	ldi	r24, 0x0A	; 10
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	0e 94 b8 2b 	call	0x5770	; 0x5770 <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    1288:	c7 01       	movw	r24, r14
    128a:	01 96       	adiw	r24, 0x01	; 1
    128c:	9f 93       	push	r25
    128e:	8f 93       	push	r24
    1290:	80 2f       	mov	r24, r16
    1292:	99 27       	eor	r25, r25
    1294:	87 fd       	sbrc	r24, 7
    1296:	90 95       	com	r25
    1298:	9f 93       	push	r25
    129a:	0f 93       	push	r16
    129c:	1f 92       	push	r1
    129e:	1f 93       	push	r17
    12a0:	1f 92       	push	r1
    12a2:	cf 92       	push	r12
    12a4:	8f e0       	ldi	r24, 0x0F	; 15
    12a6:	93 e0       	ldi	r25, 0x03	; 3
    12a8:	9f 93       	push	r25
    12aa:	8f 93       	push	r24
    12ac:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    12b0:	fd 82       	std	Y+5, r15	; 0x05
    12b2:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    12b4:	11 50       	subi	r17, 0x01	; 1
    12b6:	f7 01       	movw	r30, r14
    12b8:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    12ba:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    12bc:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    12be:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    12c0:	8f ef       	ldi	r24, 0xFF	; 255
    12c2:	9f ef       	ldi	r25, 0xFF	; 255
    12c4:	9a 83       	std	Y+2, r25	; 0x02
    12c6:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    12c8:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    12cc:	ce 01       	movw	r24, r28
    12ce:	01 96       	adiw	r24, 0x01	; 1
    12d0:	0e 94 78 06 	call	0xcf0	; 0xcf0 <rf_tx_packet>
#endif
	return;
    12d4:	0f b6       	in	r0, 0x3f	; 63
    12d6:	f8 94       	cli
    12d8:	de bf       	out	0x3e, r29	; 62
    12da:	0f be       	out	0x3f, r0	; 63
    12dc:	cd bf       	out	0x3d, r28	; 61
}
    12de:	27 96       	adiw	r28, 0x07	; 7
    12e0:	0f b6       	in	r0, 0x3f	; 63
    12e2:	f8 94       	cli
    12e4:	de bf       	out	0x3e, r29	; 62
    12e6:	0f be       	out	0x3f, r0	; 63
    12e8:	cd bf       	out	0x3d, r28	; 61
    12ea:	df 91       	pop	r29
    12ec:	cf 91       	pop	r28
    12ee:	1f 91       	pop	r17
    12f0:	0f 91       	pop	r16
    12f2:	ff 90       	pop	r15
    12f4:	ef 90       	pop	r14
    12f6:	df 90       	pop	r13
    12f8:	cf 90       	pop	r12
    12fa:	08 95       	ret

000012fc <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    12fc:	1f 92       	push	r1
    12fe:	0f 92       	push	r0
    1300:	0f b6       	in	r0, 0x3f	; 63
    1302:	0f 92       	push	r0
    1304:	11 24       	eor	r1, r1
    1306:	0b b6       	in	r0, 0x3b	; 59
    1308:	0f 92       	push	r0
    130a:	2f 93       	push	r18
    130c:	3f 93       	push	r19
    130e:	4f 93       	push	r20
    1310:	5f 93       	push	r21
    1312:	6f 93       	push	r22
    1314:	7f 93       	push	r23
    1316:	8f 93       	push	r24
    1318:	9f 93       	push	r25
    131a:	af 93       	push	r26
    131c:	bf 93       	push	r27
    131e:	ef 93       	push	r30
    1320:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    1322:	80 e0       	ldi	r24, 0x00	; 0
    1324:	90 91 7b 01 	lds	r25, 0x017B
    1328:	89 17       	cp	r24, r25
    132a:	10 f4       	brcc	.+4      	; 0x1330 <__vector_60+0x34>
    132c:	8f 5f       	subi	r24, 0xFF	; 255
    132e:	fa cf       	rjmp	.-12     	; 0x1324 <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");
	
   IRQ_STATUS = (1 << RX_END);
    1330:	88 e0       	ldi	r24, 0x08	; 8
    1332:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    1336:	80 91 46 01 	lds	r24, 0x0146
    133a:	87 ff       	sbrs	r24, 7
    133c:	05 c0       	rjmp	.+10     	; 0x1348 <__vector_60+0x4c>
		if (use_glossy) rf_glossy_interrupt();
    133e:	80 91 e3 06 	lds	r24, 0x06E3
    1342:	81 11       	cpse	r24, r1
    1344:	0e 94 11 09 	call	0x1222	; 0x1222 <rf_glossy_interrupt>
	}

	if(rx_end_func)
    1348:	e0 91 b4 03 	lds	r30, 0x03B4
    134c:	f0 91 b5 03 	lds	r31, 0x03B5
    1350:	30 97       	sbiw	r30, 0x00	; 0
    1352:	09 f0       	breq	.+2      	; 0x1356 <__vector_60+0x5a>
		rx_end_func();
    1354:	09 95       	icall

	return;
}
    1356:	ff 91       	pop	r31
    1358:	ef 91       	pop	r30
    135a:	bf 91       	pop	r27
    135c:	af 91       	pop	r26
    135e:	9f 91       	pop	r25
    1360:	8f 91       	pop	r24
    1362:	7f 91       	pop	r23
    1364:	6f 91       	pop	r22
    1366:	5f 91       	pop	r21
    1368:	4f 91       	pop	r20
    136a:	3f 91       	pop	r19
    136c:	2f 91       	pop	r18
    136e:	0f 90       	pop	r0
    1370:	0b be       	out	0x3b, r0	; 59
    1372:	0f 90       	pop	r0
    1374:	0f be       	out	0x3f, r0	; 63
    1376:	0f 90       	pop	r0
    1378:	1f 90       	pop	r1
    137a:	18 95       	reti

0000137c <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    137c:	a7 ef       	ldi	r26, 0xF7	; 247
    137e:	b6 e0       	ldi	r27, 0x06	; 6
    1380:	fc 01       	movw	r30, r24
    1382:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    1384:	20 81       	ld	r18, Z
    1386:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    1388:	21 91       	ld	r18, Z+
    138a:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    138e:	e8 17       	cp	r30, r24
    1390:	f9 07       	cpc	r31, r25
    1392:	c1 f7       	brne	.-16     	; 0x1384 <aes_setkey+0x8>
    1394:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    1396:	10 92 3e 01 	sts	0x013E, r1
    139a:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    139c:	e1 f7       	brne	.-8      	; 0x1396 <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    139e:	80 e8       	ldi	r24, 0x80	; 128
    13a0:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    13a4:	80 91 3d 01 	lds	r24, 0x013D
    13a8:	80 ff       	sbrs	r24, 0
    13aa:	fc cf       	rjmp	.-8      	; 0x13a4 <aes_setkey+0x28>
    13ac:	e0 e1       	ldi	r30, 0x10	; 16
    13ae:	f7 e0       	ldi	r31, 0x07	; 7
    13b0:	80 e1       	ldi	r24, 0x10	; 16
    13b2:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    13b4:	90 91 3f 01 	lds	r25, 0x013F
    13b8:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    13ba:	8e 13       	cpse	r24, r30
    13bc:	fb cf       	rjmp	.-10     	; 0x13b4 <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    13be:	08 95       	ret

000013c0 <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    13c0:	cf 93       	push	r28
    13c2:	df 93       	push	r29
    13c4:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    13c6:	66 23       	and	r22, r22
    13c8:	09 f4       	brne	.+2      	; 0x13cc <aes_encrypt+0xc>
    13ca:	45 c0       	rjmp	.+138    	; 0x1456 <aes_encrypt+0x96>
    13cc:	86 2f       	mov	r24, r22
    13ce:	8f 70       	andi	r24, 0x0F	; 15
    13d0:	09 f0       	breq	.+2      	; 0x13d4 <aes_encrypt+0x14>
    13d2:	41 c0       	rjmp	.+130    	; 0x1456 <aes_encrypt+0x96>
    13d4:	e7 ef       	ldi	r30, 0xF7	; 247
    13d6:	f6 e0       	ldi	r31, 0x06	; 6
    13d8:	90 e1       	ldi	r25, 0x10	; 16
    13da:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    13dc:	21 91       	ld	r18, Z+
    13de:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    13e2:	9e 13       	cpse	r25, r30
    13e4:	fb cf       	rjmp	.-10     	; 0x13dc <aes_encrypt+0x1c>
    13e6:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    13e8:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    13ea:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    13ec:	40 e1       	ldi	r20, 0x10	; 16
    13ee:	94 9f       	mul	r25, r20
    13f0:	90 01       	movw	r18, r0
    13f2:	11 24       	eor	r1, r1
    13f4:	26 17       	cp	r18, r22
    13f6:	37 07       	cpc	r19, r23
    13f8:	7c f5       	brge	.+94     	; 0x1458 <aes_encrypt+0x98>
      if(i==0)
    13fa:	91 11       	cpse	r25, r1
    13fc:	03 c0       	rjmp	.+6      	; 0x1404 <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    13fe:	10 92 3c 01 	sts	0x013C, r1
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    1404:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    1408:	40 e0       	ldi	r20, 0x00	; 0
    140a:	50 e0       	ldi	r21, 0x00	; 0
    140c:	2a 0f       	add	r18, r26
    140e:	3b 1f       	adc	r19, r27
    1410:	e9 01       	movw	r28, r18
    1412:	c4 0f       	add	r28, r20
    1414:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    1416:	f8 81       	ld	r31, Y
    1418:	f0 93 3e 01 	sts	0x013E, r31
    141c:	4f 5f       	subi	r20, 0xFF	; 255
    141e:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    1420:	40 31       	cpi	r20, 0x10	; 16
    1422:	51 05       	cpc	r21, r1
    1424:	a9 f7       	brne	.-22     	; 0x1410 <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    1426:	40 91 3c 01 	lds	r20, 0x013C
    142a:	40 68       	ori	r20, 0x80	; 128
    142c:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    1430:	40 91 3d 01 	lds	r20, 0x013D
    1434:	40 ff       	sbrs	r20, 0
    1436:	fc cf       	rjmp	.-8      	; 0x1430 <aes_encrypt+0x70>
    1438:	40 e0       	ldi	r20, 0x00	; 0
    143a:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    143c:	f0 91 3e 01 	lds	r31, 0x013E
    1440:	e9 01       	movw	r28, r18
    1442:	c4 0f       	add	r28, r20
    1444:	d5 1f       	adc	r29, r21
    1446:	f8 83       	st	Y, r31
    1448:	4f 5f       	subi	r20, 0xFF	; 255
    144a:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    144c:	40 31       	cpi	r20, 0x10	; 16
    144e:	51 05       	cpc	r21, r1
    1450:	a9 f7       	brne	.-22     	; 0x143c <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    1452:	9f 5f       	subi	r25, 0xFF	; 255
    1454:	cb cf       	rjmp	.-106    	; 0x13ec <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    1456:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    1458:	df 91       	pop	r29
    145a:	cf 91       	pop	r28
    145c:	08 95       	ret

0000145e <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    145e:	0f 93       	push	r16
    1460:	1f 93       	push	r17
    1462:	cf 93       	push	r28
    1464:	df 93       	push	r29
    1466:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    1468:	61 30       	cpi	r22, 0x01	; 1
    146a:	09 f4       	brne	.+2      	; 0x146e <aes_decrypt+0x10>
    146c:	58 c0       	rjmp	.+176    	; 0x151e <aes_decrypt+0xc0>
    146e:	86 2f       	mov	r24, r22
    1470:	8f 70       	andi	r24, 0x0F	; 15
    1472:	09 f0       	breq	.+2      	; 0x1476 <aes_decrypt+0x18>
    1474:	54 c0       	rjmp	.+168    	; 0x151e <aes_decrypt+0xc0>
    1476:	e0 e1       	ldi	r30, 0x10	; 16
    1478:	f7 e0       	ldi	r31, 0x07	; 7
    147a:	90 e1       	ldi	r25, 0x10	; 16
    147c:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    147e:	21 91       	ld	r18, Z+
    1480:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    1484:	9e 13       	cpse	r25, r30
    1486:	fb cf       	rjmp	.-10     	; 0x147e <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    1488:	62 95       	swap	r22
    148a:	6f 70       	andi	r22, 0x0F	; 15
    148c:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    148e:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    1490:	6f 3f       	cpi	r22, 0xFF	; 255
    1492:	09 f4       	brne	.+2      	; 0x1496 <aes_decrypt+0x38>
    1494:	45 c0       	rjmp	.+138    	; 0x1520 <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    1496:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    149a:	46 2f       	mov	r20, r22
    149c:	55 27       	eor	r21, r21
    149e:	47 fd       	sbrc	r20, 7
    14a0:	50 95       	com	r21
    14a2:	20 e0       	ldi	r18, 0x00	; 0
    14a4:	30 e0       	ldi	r19, 0x00	; 0
    14a6:	ed 01       	movw	r28, r26
    14a8:	90 e1       	ldi	r25, 0x10	; 16
    14aa:	69 02       	muls	r22, r25
    14ac:	c0 0d       	add	r28, r0
    14ae:	d1 1d       	adc	r29, r1
    14b0:	11 24       	eor	r1, r1
    14b2:	fe 01       	movw	r30, r28
    14b4:	e2 0f       	add	r30, r18
    14b6:	f3 1f       	adc	r31, r19
    14b8:	90 81       	ld	r25, Z
    14ba:	90 93 3e 01 	sts	0x013E, r25
    14be:	2f 5f       	subi	r18, 0xFF	; 255
    14c0:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    14c2:	20 31       	cpi	r18, 0x10	; 16
    14c4:	31 05       	cpc	r19, r1
    14c6:	a9 f7       	brne	.-22     	; 0x14b2 <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    14c8:	90 91 3c 01 	lds	r25, 0x013C
    14cc:	90 68       	ori	r25, 0x80	; 128
    14ce:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    14d2:	90 91 3d 01 	lds	r25, 0x013D
    14d6:	90 ff       	sbrs	r25, 0
    14d8:	fc cf       	rjmp	.-8      	; 0x14d2 <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    14da:	41 50       	subi	r20, 0x01	; 1
    14dc:	51 09       	sbc	r21, r1
    14de:	94 e0       	ldi	r25, 0x04	; 4
    14e0:	44 0f       	add	r20, r20
    14e2:	55 1f       	adc	r21, r21
    14e4:	9a 95       	dec	r25
    14e6:	e1 f7       	brne	.-8      	; 0x14e0 <aes_decrypt+0x82>
    14e8:	20 e0       	ldi	r18, 0x00	; 0
    14ea:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    14ec:	90 91 3e 01 	lds	r25, 0x013E
    14f0:	8e 01       	movw	r16, r28
    14f2:	02 0f       	add	r16, r18
    14f4:	13 1f       	adc	r17, r19
    14f6:	f8 01       	movw	r30, r16
    14f8:	90 83       	st	Z, r25
         if(i!=0)
    14fa:	66 23       	and	r22, r22
    14fc:	49 f0       	breq	.+18     	; 0x1510 <aes_decrypt+0xb2>
    14fe:	f9 01       	movw	r30, r18
    1500:	e4 0f       	add	r30, r20
    1502:	f5 1f       	adc	r31, r21
    1504:	ea 0f       	add	r30, r26
    1506:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    1508:	e0 81       	ld	r30, Z
    150a:	9e 27       	eor	r25, r30
    150c:	f8 01       	movw	r30, r16
    150e:	90 83       	st	Z, r25
    1510:	2f 5f       	subi	r18, 0xFF	; 255
    1512:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    1514:	20 31       	cpi	r18, 0x10	; 16
    1516:	31 05       	cpc	r19, r1
    1518:	49 f7       	brne	.-46     	; 0x14ec <aes_decrypt+0x8e>
    151a:	61 50       	subi	r22, 0x01	; 1
    151c:	b9 cf       	rjmp	.-142    	; 0x1490 <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    151e:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    1520:	df 91       	pop	r29
    1522:	cf 91       	pop	r28
    1524:	1f 91       	pop	r17
    1526:	0f 91       	pop	r16
    1528:	08 95       	ret

0000152a <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    152a:	80 91 c0 00 	lds	r24, 0x00C0
    152e:	87 ff       	sbrs	r24, 7
    1530:	fc cf       	rjmp	.-8      	; 0x152a <getc0>
    1532:	80 91 c0 00 	lds	r24, 0x00C0
    1536:	8f 77       	andi	r24, 0x7F	; 127
    1538:	80 93 c0 00 	sts	0x00C0, r24
    153c:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    1540:	08 95       	ret

00001542 <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    1542:	90 91 c0 00 	lds	r25, 0x00C0
    1546:	95 ff       	sbrs	r25, 5
    1548:	fc cf       	rjmp	.-8      	; 0x1542 <putc0>
    154a:	90 91 c0 00 	lds	r25, 0x00C0
    154e:	9f 7d       	andi	r25, 0xDF	; 223
    1550:	90 93 c0 00 	sts	0x00C0, r25
    1554:	80 93 c6 00 	sts	0x00C6, r24
    1558:	08 95       	ret

0000155a <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    155a:	8f ef       	ldi	r24, 0xFF	; 255
    155c:	08 95       	ret

0000155e <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    155e:	81 30       	cpi	r24, 0x01	; 1
    1560:	19 f4       	brne	.+6      	; 0x1568 <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    1562:	80 91 c8 00 	lds	r24, 0x00C8
    1566:	04 c0       	rjmp	.+8      	; 0x1570 <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    1568:	81 11       	cpse	r24, r1
    156a:	06 c0       	rjmp	.+12     	; 0x1578 <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    156c:	80 91 c0 00 	lds	r24, 0x00C0
    1570:	88 1f       	adc	r24, r24
    1572:	88 27       	eor	r24, r24
    1574:	88 1f       	adc	r24, r24
    1576:	08 95       	ret
        }
return 0;
    1578:	80 e0       	ldi	r24, 0x00	; 0
}
    157a:	08 95       	ret

0000157c <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    157c:	cf 93       	push	r28
    157e:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    1580:	fc 01       	movw	r30, r24
    1582:	24 91       	lpm	r18, Z
    1584:	ec 01       	movw	r28, r24
    1586:	21 96       	adiw	r28, 0x01	; 1
    1588:	22 23       	and	r18, r18
    158a:	51 f0       	breq	.+20     	; 0x15a0 <nrk_kprintf+0x24>
        putchar(c);
    158c:	60 91 82 08 	lds	r22, 0x0882
    1590:	70 91 83 08 	lds	r23, 0x0883
    1594:	82 2f       	mov	r24, r18
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
    159c:	ce 01       	movw	r24, r28
    159e:	f0 cf       	rjmp	.-32     	; 0x1580 <nrk_kprintf+0x4>
}
    15a0:	df 91       	pop	r29
    15a2:	cf 91       	pop	r28
    15a4:	08 95       	ret

000015a6 <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    15a6:	86 e0       	ldi	r24, 0x06	; 6
    15a8:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    15aa:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    15ac:	88 ef       	ldi	r24, 0xF8	; 248
    15ae:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    15b0:	80 ef       	ldi	r24, 0xF0	; 240
    15b2:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    15b4:	82 e0       	ldi	r24, 0x02	; 2
    15b6:	8d b9       	out	0x0d, r24	; 13
    15b8:	08 95       	ret

000015ba <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    15ba:	0c 94 d3 0a 	jmp	0x15a6	; 0x15a6 <PORT_INIT>

000015be <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    15be:	8f 3f       	cpi	r24, 0xFF	; 255
    15c0:	09 f4       	brne	.+2      	; 0x15c4 <nrk_gpio_set+0x6>
    15c2:	6c c0       	rjmp	.+216    	; 0x169c <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    15c4:	e8 2f       	mov	r30, r24
    15c6:	e7 70       	andi	r30, 0x07	; 7
    15c8:	4e 2f       	mov	r20, r30
    15ca:	50 e0       	ldi	r21, 0x00	; 0
    15cc:	47 30       	cpi	r20, 0x07	; 7
    15ce:	51 05       	cpc	r21, r1
    15d0:	08 f0       	brcs	.+2      	; 0x15d4 <nrk_gpio_set+0x16>
    15d2:	64 c0       	rjmp	.+200    	; 0x169c <nrk_gpio_set+0xde>
    15d4:	fa 01       	movw	r30, r20
    15d6:	e0 57       	subi	r30, 0x70	; 112
    15d8:	ff 4f       	sbci	r31, 0xFF	; 255
    15da:	86 95       	lsr	r24
    15dc:	86 95       	lsr	r24
    15de:	86 95       	lsr	r24
    15e0:	0c 94 ea 2a 	jmp	0x55d4	; 0x55d4 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    15e4:	42 b1       	in	r20, 0x02	; 2
    15e6:	21 e0       	ldi	r18, 0x01	; 1
    15e8:	30 e0       	ldi	r19, 0x00	; 0
    15ea:	b9 01       	movw	r22, r18
    15ec:	02 c0       	rjmp	.+4      	; 0x15f2 <nrk_gpio_set+0x34>
    15ee:	66 0f       	add	r22, r22
    15f0:	77 1f       	adc	r23, r23
    15f2:	8a 95       	dec	r24
    15f4:	e2 f7       	brpl	.-8      	; 0x15ee <nrk_gpio_set+0x30>
    15f6:	cb 01       	movw	r24, r22
    15f8:	84 2b       	or	r24, r20
    15fa:	82 b9       	out	0x02, r24	; 2
    15fc:	4d c0       	rjmp	.+154    	; 0x1698 <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    15fe:	45 b1       	in	r20, 0x05	; 5
    1600:	21 e0       	ldi	r18, 0x01	; 1
    1602:	30 e0       	ldi	r19, 0x00	; 0
    1604:	b9 01       	movw	r22, r18
    1606:	02 c0       	rjmp	.+4      	; 0x160c <nrk_gpio_set+0x4e>
    1608:	66 0f       	add	r22, r22
    160a:	77 1f       	adc	r23, r23
    160c:	8a 95       	dec	r24
    160e:	e2 f7       	brpl	.-8      	; 0x1608 <nrk_gpio_set+0x4a>
    1610:	cb 01       	movw	r24, r22
    1612:	84 2b       	or	r24, r20
    1614:	85 b9       	out	0x05, r24	; 5
    1616:	40 c0       	rjmp	.+128    	; 0x1698 <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1618:	48 b1       	in	r20, 0x08	; 8
    161a:	21 e0       	ldi	r18, 0x01	; 1
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	b9 01       	movw	r22, r18
    1620:	02 c0       	rjmp	.+4      	; 0x1626 <nrk_gpio_set+0x68>
    1622:	66 0f       	add	r22, r22
    1624:	77 1f       	adc	r23, r23
    1626:	8a 95       	dec	r24
    1628:	e2 f7       	brpl	.-8      	; 0x1622 <nrk_gpio_set+0x64>
    162a:	cb 01       	movw	r24, r22
    162c:	84 2b       	or	r24, r20
    162e:	88 b9       	out	0x08, r24	; 8
    1630:	33 c0       	rjmp	.+102    	; 0x1698 <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1632:	4b b1       	in	r20, 0x0b	; 11
    1634:	21 e0       	ldi	r18, 0x01	; 1
    1636:	30 e0       	ldi	r19, 0x00	; 0
    1638:	b9 01       	movw	r22, r18
    163a:	02 c0       	rjmp	.+4      	; 0x1640 <nrk_gpio_set+0x82>
    163c:	66 0f       	add	r22, r22
    163e:	77 1f       	adc	r23, r23
    1640:	8a 95       	dec	r24
    1642:	e2 f7       	brpl	.-8      	; 0x163c <nrk_gpio_set+0x7e>
    1644:	cb 01       	movw	r24, r22
    1646:	84 2b       	or	r24, r20
    1648:	8b b9       	out	0x0b, r24	; 11
    164a:	26 c0       	rjmp	.+76     	; 0x1698 <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    164c:	4e b1       	in	r20, 0x0e	; 14
    164e:	21 e0       	ldi	r18, 0x01	; 1
    1650:	30 e0       	ldi	r19, 0x00	; 0
    1652:	b9 01       	movw	r22, r18
    1654:	02 c0       	rjmp	.+4      	; 0x165a <nrk_gpio_set+0x9c>
    1656:	66 0f       	add	r22, r22
    1658:	77 1f       	adc	r23, r23
    165a:	8a 95       	dec	r24
    165c:	e2 f7       	brpl	.-8      	; 0x1656 <nrk_gpio_set+0x98>
    165e:	cb 01       	movw	r24, r22
    1660:	84 2b       	or	r24, r20
    1662:	8e b9       	out	0x0e, r24	; 14
    1664:	19 c0       	rjmp	.+50     	; 0x1698 <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1666:	41 b3       	in	r20, 0x11	; 17
    1668:	21 e0       	ldi	r18, 0x01	; 1
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	b9 01       	movw	r22, r18
    166e:	02 c0       	rjmp	.+4      	; 0x1674 <nrk_gpio_set+0xb6>
    1670:	66 0f       	add	r22, r22
    1672:	77 1f       	adc	r23, r23
    1674:	8a 95       	dec	r24
    1676:	e2 f7       	brpl	.-8      	; 0x1670 <nrk_gpio_set+0xb2>
    1678:	cb 01       	movw	r24, r22
    167a:	84 2b       	or	r24, r20
    167c:	81 bb       	out	0x11, r24	; 17
    167e:	0c c0       	rjmp	.+24     	; 0x1698 <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1680:	44 b3       	in	r20, 0x14	; 20
    1682:	21 e0       	ldi	r18, 0x01	; 1
    1684:	30 e0       	ldi	r19, 0x00	; 0
    1686:	b9 01       	movw	r22, r18
    1688:	02 c0       	rjmp	.+4      	; 0x168e <nrk_gpio_set+0xd0>
    168a:	66 0f       	add	r22, r22
    168c:	77 1f       	adc	r23, r23
    168e:	8a 95       	dec	r24
    1690:	e2 f7       	brpl	.-8      	; 0x168a <nrk_gpio_set+0xcc>
    1692:	cb 01       	movw	r24, r22
    1694:	84 2b       	or	r24, r20
    1696:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    1698:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    169a:	08 95       	ret
                default: return -1;
    169c:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    169e:	08 95       	ret

000016a0 <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    16a0:	8f 3f       	cpi	r24, 0xFF	; 255
    16a2:	09 f4       	brne	.+2      	; 0x16a6 <nrk_gpio_clr+0x6>
    16a4:	73 c0       	rjmp	.+230    	; 0x178c <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    16a6:	e8 2f       	mov	r30, r24
    16a8:	e7 70       	andi	r30, 0x07	; 7
    16aa:	4e 2f       	mov	r20, r30
    16ac:	50 e0       	ldi	r21, 0x00	; 0
    16ae:	47 30       	cpi	r20, 0x07	; 7
    16b0:	51 05       	cpc	r21, r1
    16b2:	08 f0       	brcs	.+2      	; 0x16b6 <nrk_gpio_clr+0x16>
    16b4:	6b c0       	rjmp	.+214    	; 0x178c <nrk_gpio_clr+0xec>
    16b6:	fa 01       	movw	r30, r20
    16b8:	e9 56       	subi	r30, 0x69	; 105
    16ba:	ff 4f       	sbci	r31, 0xFF	; 255
    16bc:	86 95       	lsr	r24
    16be:	86 95       	lsr	r24
    16c0:	86 95       	lsr	r24
    16c2:	0c 94 ea 2a 	jmp	0x55d4	; 0x55d4 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    16c6:	42 b1       	in	r20, 0x02	; 2
    16c8:	21 e0       	ldi	r18, 0x01	; 1
    16ca:	30 e0       	ldi	r19, 0x00	; 0
    16cc:	b9 01       	movw	r22, r18
    16ce:	02 c0       	rjmp	.+4      	; 0x16d4 <nrk_gpio_clr+0x34>
    16d0:	66 0f       	add	r22, r22
    16d2:	77 1f       	adc	r23, r23
    16d4:	8a 95       	dec	r24
    16d6:	e2 f7       	brpl	.-8      	; 0x16d0 <nrk_gpio_clr+0x30>
    16d8:	cb 01       	movw	r24, r22
    16da:	80 95       	com	r24
    16dc:	84 23       	and	r24, r20
    16de:	82 b9       	out	0x02, r24	; 2
    16e0:	53 c0       	rjmp	.+166    	; 0x1788 <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    16e2:	45 b1       	in	r20, 0x05	; 5
    16e4:	21 e0       	ldi	r18, 0x01	; 1
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	b9 01       	movw	r22, r18
    16ea:	02 c0       	rjmp	.+4      	; 0x16f0 <nrk_gpio_clr+0x50>
    16ec:	66 0f       	add	r22, r22
    16ee:	77 1f       	adc	r23, r23
    16f0:	8a 95       	dec	r24
    16f2:	e2 f7       	brpl	.-8      	; 0x16ec <nrk_gpio_clr+0x4c>
    16f4:	cb 01       	movw	r24, r22
    16f6:	80 95       	com	r24
    16f8:	84 23       	and	r24, r20
    16fa:	85 b9       	out	0x05, r24	; 5
    16fc:	45 c0       	rjmp	.+138    	; 0x1788 <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    16fe:	48 b1       	in	r20, 0x08	; 8
    1700:	21 e0       	ldi	r18, 0x01	; 1
    1702:	30 e0       	ldi	r19, 0x00	; 0
    1704:	b9 01       	movw	r22, r18
    1706:	02 c0       	rjmp	.+4      	; 0x170c <nrk_gpio_clr+0x6c>
    1708:	66 0f       	add	r22, r22
    170a:	77 1f       	adc	r23, r23
    170c:	8a 95       	dec	r24
    170e:	e2 f7       	brpl	.-8      	; 0x1708 <nrk_gpio_clr+0x68>
    1710:	cb 01       	movw	r24, r22
    1712:	80 95       	com	r24
    1714:	84 23       	and	r24, r20
    1716:	88 b9       	out	0x08, r24	; 8
    1718:	37 c0       	rjmp	.+110    	; 0x1788 <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    171a:	4b b1       	in	r20, 0x0b	; 11
    171c:	21 e0       	ldi	r18, 0x01	; 1
    171e:	30 e0       	ldi	r19, 0x00	; 0
    1720:	b9 01       	movw	r22, r18
    1722:	02 c0       	rjmp	.+4      	; 0x1728 <nrk_gpio_clr+0x88>
    1724:	66 0f       	add	r22, r22
    1726:	77 1f       	adc	r23, r23
    1728:	8a 95       	dec	r24
    172a:	e2 f7       	brpl	.-8      	; 0x1724 <nrk_gpio_clr+0x84>
    172c:	cb 01       	movw	r24, r22
    172e:	80 95       	com	r24
    1730:	84 23       	and	r24, r20
    1732:	8b b9       	out	0x0b, r24	; 11
    1734:	29 c0       	rjmp	.+82     	; 0x1788 <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    1736:	4e b1       	in	r20, 0x0e	; 14
    1738:	21 e0       	ldi	r18, 0x01	; 1
    173a:	30 e0       	ldi	r19, 0x00	; 0
    173c:	b9 01       	movw	r22, r18
    173e:	02 c0       	rjmp	.+4      	; 0x1744 <nrk_gpio_clr+0xa4>
    1740:	66 0f       	add	r22, r22
    1742:	77 1f       	adc	r23, r23
    1744:	8a 95       	dec	r24
    1746:	e2 f7       	brpl	.-8      	; 0x1740 <nrk_gpio_clr+0xa0>
    1748:	cb 01       	movw	r24, r22
    174a:	80 95       	com	r24
    174c:	84 23       	and	r24, r20
    174e:	8e b9       	out	0x0e, r24	; 14
    1750:	1b c0       	rjmp	.+54     	; 0x1788 <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    1752:	41 b3       	in	r20, 0x11	; 17
    1754:	21 e0       	ldi	r18, 0x01	; 1
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	b9 01       	movw	r22, r18
    175a:	02 c0       	rjmp	.+4      	; 0x1760 <nrk_gpio_clr+0xc0>
    175c:	66 0f       	add	r22, r22
    175e:	77 1f       	adc	r23, r23
    1760:	8a 95       	dec	r24
    1762:	e2 f7       	brpl	.-8      	; 0x175c <nrk_gpio_clr+0xbc>
    1764:	cb 01       	movw	r24, r22
    1766:	80 95       	com	r24
    1768:	84 23       	and	r24, r20
    176a:	81 bb       	out	0x11, r24	; 17
    176c:	0d c0       	rjmp	.+26     	; 0x1788 <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    176e:	44 b3       	in	r20, 0x14	; 20
    1770:	21 e0       	ldi	r18, 0x01	; 1
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	b9 01       	movw	r22, r18
    1776:	02 c0       	rjmp	.+4      	; 0x177c <nrk_gpio_clr+0xdc>
    1778:	66 0f       	add	r22, r22
    177a:	77 1f       	adc	r23, r23
    177c:	8a 95       	dec	r24
    177e:	e2 f7       	brpl	.-8      	; 0x1778 <nrk_gpio_clr+0xd8>
    1780:	cb 01       	movw	r24, r22
    1782:	80 95       	com	r24
    1784:	84 23       	and	r24, r20
    1786:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    1788:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    178a:	08 95       	ret
                default: return -1;
    178c:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    178e:	08 95       	ret

00001790 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1790:	8f 3f       	cpi	r24, 0xFF	; 255
    1792:	31 f1       	breq	.+76     	; 0x17e0 <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    1794:	e8 2f       	mov	r30, r24
    1796:	e7 70       	andi	r30, 0x07	; 7
    1798:	4e 2f       	mov	r20, r30
    179a:	50 e0       	ldi	r21, 0x00	; 0
    179c:	47 30       	cpi	r20, 0x07	; 7
    179e:	51 05       	cpc	r21, r1
    17a0:	f8 f4       	brcc	.+62     	; 0x17e0 <nrk_gpio_get+0x50>
    17a2:	fa 01       	movw	r30, r20
    17a4:	e2 56       	subi	r30, 0x62	; 98
    17a6:	ff 4f       	sbci	r31, 0xFF	; 255
    17a8:	28 2f       	mov	r18, r24
    17aa:	26 95       	lsr	r18
    17ac:	26 95       	lsr	r18
    17ae:	26 95       	lsr	r18
    17b0:	0c 94 ea 2a 	jmp	0x55d4	; 0x55d4 <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    17b4:	90 b1       	in	r25, 0x00	; 0
    17b6:	0b c0       	rjmp	.+22     	; 0x17ce <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    17b8:	93 b1       	in	r25, 0x03	; 3
    17ba:	09 c0       	rjmp	.+18     	; 0x17ce <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    17bc:	96 b1       	in	r25, 0x06	; 6
    17be:	07 c0       	rjmp	.+14     	; 0x17ce <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    17c0:	99 b1       	in	r25, 0x09	; 9
    17c2:	05 c0       	rjmp	.+10     	; 0x17ce <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    17c4:	9c b1       	in	r25, 0x0c	; 12
    17c6:	03 c0       	rjmp	.+6      	; 0x17ce <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    17c8:	9f b1       	in	r25, 0x0f	; 15
    17ca:	01 c0       	rjmp	.+2      	; 0x17ce <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    17cc:	92 b3       	in	r25, 0x12	; 18
    17ce:	89 2f       	mov	r24, r25
    17d0:	90 e0       	ldi	r25, 0x00	; 0
    17d2:	02 c0       	rjmp	.+4      	; 0x17d8 <nrk_gpio_get+0x48>
    17d4:	95 95       	asr	r25
    17d6:	87 95       	ror	r24
    17d8:	2a 95       	dec	r18
    17da:	e2 f7       	brpl	.-8      	; 0x17d4 <nrk_gpio_get+0x44>
    17dc:	81 70       	andi	r24, 0x01	; 1
    17de:	08 95       	ret
                default: return -1;
    17e0:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    17e2:	08 95       	ret

000017e4 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    17e4:	8f 3f       	cpi	r24, 0xFF	; 255
    17e6:	09 f4       	brne	.+2      	; 0x17ea <nrk_gpio_toggle+0x6>
    17e8:	06 c1       	rjmp	.+524    	; 0x19f6 <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    17ea:	e8 2f       	mov	r30, r24
    17ec:	e7 70       	andi	r30, 0x07	; 7
    17ee:	4e 2f       	mov	r20, r30
    17f0:	50 e0       	ldi	r21, 0x00	; 0
    17f2:	47 30       	cpi	r20, 0x07	; 7
    17f4:	51 05       	cpc	r21, r1
    17f6:	08 f0       	brcs	.+2      	; 0x17fa <nrk_gpio_toggle+0x16>
    17f8:	fe c0       	rjmp	.+508    	; 0x19f6 <nrk_gpio_toggle+0x212>
    17fa:	fa 01       	movw	r30, r20
    17fc:	eb 55       	subi	r30, 0x5B	; 91
    17fe:	ff 4f       	sbci	r31, 0xFF	; 255
    1800:	86 95       	lsr	r24
    1802:	86 95       	lsr	r24
    1804:	86 95       	lsr	r24
    1806:	0c 94 ea 2a 	jmp	0x55d4	; 0x55d4 <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    180a:	20 b1       	in	r18, 0x00	; 0
    180c:	30 e0       	ldi	r19, 0x00	; 0
    180e:	08 2e       	mov	r0, r24
    1810:	02 c0       	rjmp	.+4      	; 0x1816 <nrk_gpio_toggle+0x32>
    1812:	35 95       	asr	r19
    1814:	27 95       	ror	r18
    1816:	0a 94       	dec	r0
    1818:	e2 f7       	brpl	.-8      	; 0x1812 <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    181a:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    181c:	20 fd       	sbrc	r18, 0
    181e:	0b c0       	rjmp	.+22     	; 0x1836 <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    1820:	21 e0       	ldi	r18, 0x01	; 1
    1822:	30 e0       	ldi	r19, 0x00	; 0
    1824:	b9 01       	movw	r22, r18
    1826:	02 c0       	rjmp	.+4      	; 0x182c <nrk_gpio_toggle+0x48>
    1828:	66 0f       	add	r22, r22
    182a:	77 1f       	adc	r23, r23
    182c:	8a 95       	dec	r24
    182e:	e2 f7       	brpl	.-8      	; 0x1828 <nrk_gpio_toggle+0x44>
    1830:	cb 01       	movw	r24, r22
    1832:	84 2b       	or	r24, r20
    1834:	0b c0       	rjmp	.+22     	; 0x184c <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    1836:	21 e0       	ldi	r18, 0x01	; 1
    1838:	30 e0       	ldi	r19, 0x00	; 0
    183a:	b9 01       	movw	r22, r18
    183c:	02 c0       	rjmp	.+4      	; 0x1842 <nrk_gpio_toggle+0x5e>
    183e:	66 0f       	add	r22, r22
    1840:	77 1f       	adc	r23, r23
    1842:	8a 95       	dec	r24
    1844:	e2 f7       	brpl	.-8      	; 0x183e <nrk_gpio_toggle+0x5a>
    1846:	cb 01       	movw	r24, r22
    1848:	80 95       	com	r24
    184a:	84 23       	and	r24, r20
    184c:	82 b9       	out	0x02, r24	; 2
    184e:	16 c0       	rjmp	.+44     	; 0x187c <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    1850:	23 b1       	in	r18, 0x03	; 3
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	08 2e       	mov	r0, r24
    1856:	02 c0       	rjmp	.+4      	; 0x185c <nrk_gpio_toggle+0x78>
    1858:	35 95       	asr	r19
    185a:	27 95       	ror	r18
    185c:	0a 94       	dec	r0
    185e:	e2 f7       	brpl	.-8      	; 0x1858 <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    1860:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    1862:	20 fd       	sbrc	r18, 0
    1864:	0d c0       	rjmp	.+26     	; 0x1880 <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    1866:	21 e0       	ldi	r18, 0x01	; 1
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	b9 01       	movw	r22, r18
    186c:	02 c0       	rjmp	.+4      	; 0x1872 <nrk_gpio_toggle+0x8e>
    186e:	66 0f       	add	r22, r22
    1870:	77 1f       	adc	r23, r23
    1872:	8a 95       	dec	r24
    1874:	e2 f7       	brpl	.-8      	; 0x186e <nrk_gpio_toggle+0x8a>
    1876:	cb 01       	movw	r24, r22
    1878:	84 2b       	or	r24, r20
    187a:	85 b9       	out	0x05, r24	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    187c:	81 e0       	ldi	r24, 0x01	; 1
    187e:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    1880:	21 e0       	ldi	r18, 0x01	; 1
    1882:	30 e0       	ldi	r19, 0x00	; 0
    1884:	b9 01       	movw	r22, r18
    1886:	02 c0       	rjmp	.+4      	; 0x188c <nrk_gpio_toggle+0xa8>
    1888:	66 0f       	add	r22, r22
    188a:	77 1f       	adc	r23, r23
    188c:	8a 95       	dec	r24
    188e:	e2 f7       	brpl	.-8      	; 0x1888 <nrk_gpio_toggle+0xa4>
    1890:	cb 01       	movw	r24, r22
    1892:	80 95       	com	r24
    1894:	84 23       	and	r24, r20
    1896:	f1 cf       	rjmp	.-30     	; 0x187a <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    1898:	26 b1       	in	r18, 0x06	; 6
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	08 2e       	mov	r0, r24
    189e:	02 c0       	rjmp	.+4      	; 0x18a4 <nrk_gpio_toggle+0xc0>
    18a0:	35 95       	asr	r19
    18a2:	27 95       	ror	r18
    18a4:	0a 94       	dec	r0
    18a6:	e2 f7       	brpl	.-8      	; 0x18a0 <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    18a8:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    18aa:	20 fd       	sbrc	r18, 0
    18ac:	0b c0       	rjmp	.+22     	; 0x18c4 <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    18ae:	21 e0       	ldi	r18, 0x01	; 1
    18b0:	30 e0       	ldi	r19, 0x00	; 0
    18b2:	b9 01       	movw	r22, r18
    18b4:	02 c0       	rjmp	.+4      	; 0x18ba <nrk_gpio_toggle+0xd6>
    18b6:	66 0f       	add	r22, r22
    18b8:	77 1f       	adc	r23, r23
    18ba:	8a 95       	dec	r24
    18bc:	e2 f7       	brpl	.-8      	; 0x18b6 <nrk_gpio_toggle+0xd2>
    18be:	cb 01       	movw	r24, r22
    18c0:	84 2b       	or	r24, r20
    18c2:	0b c0       	rjmp	.+22     	; 0x18da <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    18c4:	21 e0       	ldi	r18, 0x01	; 1
    18c6:	30 e0       	ldi	r19, 0x00	; 0
    18c8:	b9 01       	movw	r22, r18
    18ca:	02 c0       	rjmp	.+4      	; 0x18d0 <nrk_gpio_toggle+0xec>
    18cc:	66 0f       	add	r22, r22
    18ce:	77 1f       	adc	r23, r23
    18d0:	8a 95       	dec	r24
    18d2:	e2 f7       	brpl	.-8      	; 0x18cc <nrk_gpio_toggle+0xe8>
    18d4:	cb 01       	movw	r24, r22
    18d6:	80 95       	com	r24
    18d8:	84 23       	and	r24, r20
    18da:	88 b9       	out	0x08, r24	; 8
    18dc:	cf cf       	rjmp	.-98     	; 0x187c <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    18de:	29 b1       	in	r18, 0x09	; 9
    18e0:	30 e0       	ldi	r19, 0x00	; 0
    18e2:	08 2e       	mov	r0, r24
    18e4:	02 c0       	rjmp	.+4      	; 0x18ea <nrk_gpio_toggle+0x106>
    18e6:	35 95       	asr	r19
    18e8:	27 95       	ror	r18
    18ea:	0a 94       	dec	r0
    18ec:	e2 f7       	brpl	.-8      	; 0x18e6 <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    18ee:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    18f0:	20 fd       	sbrc	r18, 0
    18f2:	0b c0       	rjmp	.+22     	; 0x190a <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    18f4:	21 e0       	ldi	r18, 0x01	; 1
    18f6:	30 e0       	ldi	r19, 0x00	; 0
    18f8:	b9 01       	movw	r22, r18
    18fa:	02 c0       	rjmp	.+4      	; 0x1900 <nrk_gpio_toggle+0x11c>
    18fc:	66 0f       	add	r22, r22
    18fe:	77 1f       	adc	r23, r23
    1900:	8a 95       	dec	r24
    1902:	e2 f7       	brpl	.-8      	; 0x18fc <nrk_gpio_toggle+0x118>
    1904:	cb 01       	movw	r24, r22
    1906:	84 2b       	or	r24, r20
    1908:	0b c0       	rjmp	.+22     	; 0x1920 <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    190a:	21 e0       	ldi	r18, 0x01	; 1
    190c:	30 e0       	ldi	r19, 0x00	; 0
    190e:	b9 01       	movw	r22, r18
    1910:	02 c0       	rjmp	.+4      	; 0x1916 <nrk_gpio_toggle+0x132>
    1912:	66 0f       	add	r22, r22
    1914:	77 1f       	adc	r23, r23
    1916:	8a 95       	dec	r24
    1918:	e2 f7       	brpl	.-8      	; 0x1912 <nrk_gpio_toggle+0x12e>
    191a:	cb 01       	movw	r24, r22
    191c:	80 95       	com	r24
    191e:	84 23       	and	r24, r20
    1920:	8b b9       	out	0x0b, r24	; 11
    1922:	ac cf       	rjmp	.-168    	; 0x187c <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    1924:	2c b1       	in	r18, 0x0c	; 12
    1926:	30 e0       	ldi	r19, 0x00	; 0
    1928:	08 2e       	mov	r0, r24
    192a:	02 c0       	rjmp	.+4      	; 0x1930 <nrk_gpio_toggle+0x14c>
    192c:	35 95       	asr	r19
    192e:	27 95       	ror	r18
    1930:	0a 94       	dec	r0
    1932:	e2 f7       	brpl	.-8      	; 0x192c <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    1934:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    1936:	20 fd       	sbrc	r18, 0
    1938:	0b c0       	rjmp	.+22     	; 0x1950 <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    193a:	21 e0       	ldi	r18, 0x01	; 1
    193c:	30 e0       	ldi	r19, 0x00	; 0
    193e:	b9 01       	movw	r22, r18
    1940:	02 c0       	rjmp	.+4      	; 0x1946 <nrk_gpio_toggle+0x162>
    1942:	66 0f       	add	r22, r22
    1944:	77 1f       	adc	r23, r23
    1946:	8a 95       	dec	r24
    1948:	e2 f7       	brpl	.-8      	; 0x1942 <nrk_gpio_toggle+0x15e>
    194a:	cb 01       	movw	r24, r22
    194c:	84 2b       	or	r24, r20
    194e:	0b c0       	rjmp	.+22     	; 0x1966 <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    1950:	21 e0       	ldi	r18, 0x01	; 1
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	b9 01       	movw	r22, r18
    1956:	02 c0       	rjmp	.+4      	; 0x195c <nrk_gpio_toggle+0x178>
    1958:	66 0f       	add	r22, r22
    195a:	77 1f       	adc	r23, r23
    195c:	8a 95       	dec	r24
    195e:	e2 f7       	brpl	.-8      	; 0x1958 <nrk_gpio_toggle+0x174>
    1960:	cb 01       	movw	r24, r22
    1962:	80 95       	com	r24
    1964:	84 23       	and	r24, r20
    1966:	8e b9       	out	0x0e, r24	; 14
    1968:	89 cf       	rjmp	.-238    	; 0x187c <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    196a:	2f b1       	in	r18, 0x0f	; 15
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	08 2e       	mov	r0, r24
    1970:	02 c0       	rjmp	.+4      	; 0x1976 <nrk_gpio_toggle+0x192>
    1972:	35 95       	asr	r19
    1974:	27 95       	ror	r18
    1976:	0a 94       	dec	r0
    1978:	e2 f7       	brpl	.-8      	; 0x1972 <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    197a:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    197c:	20 fd       	sbrc	r18, 0
    197e:	0b c0       	rjmp	.+22     	; 0x1996 <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    1980:	21 e0       	ldi	r18, 0x01	; 1
    1982:	30 e0       	ldi	r19, 0x00	; 0
    1984:	b9 01       	movw	r22, r18
    1986:	02 c0       	rjmp	.+4      	; 0x198c <nrk_gpio_toggle+0x1a8>
    1988:	66 0f       	add	r22, r22
    198a:	77 1f       	adc	r23, r23
    198c:	8a 95       	dec	r24
    198e:	e2 f7       	brpl	.-8      	; 0x1988 <nrk_gpio_toggle+0x1a4>
    1990:	cb 01       	movw	r24, r22
    1992:	84 2b       	or	r24, r20
    1994:	0b c0       	rjmp	.+22     	; 0x19ac <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    1996:	21 e0       	ldi	r18, 0x01	; 1
    1998:	30 e0       	ldi	r19, 0x00	; 0
    199a:	b9 01       	movw	r22, r18
    199c:	02 c0       	rjmp	.+4      	; 0x19a2 <nrk_gpio_toggle+0x1be>
    199e:	66 0f       	add	r22, r22
    19a0:	77 1f       	adc	r23, r23
    19a2:	8a 95       	dec	r24
    19a4:	e2 f7       	brpl	.-8      	; 0x199e <nrk_gpio_toggle+0x1ba>
    19a6:	cb 01       	movw	r24, r22
    19a8:	80 95       	com	r24
    19aa:	84 23       	and	r24, r20
    19ac:	81 bb       	out	0x11, r24	; 17
    19ae:	66 cf       	rjmp	.-308    	; 0x187c <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    19b0:	22 b3       	in	r18, 0x12	; 18
    19b2:	30 e0       	ldi	r19, 0x00	; 0
    19b4:	08 2e       	mov	r0, r24
    19b6:	02 c0       	rjmp	.+4      	; 0x19bc <nrk_gpio_toggle+0x1d8>
    19b8:	35 95       	asr	r19
    19ba:	27 95       	ror	r18
    19bc:	0a 94       	dec	r0
    19be:	e2 f7       	brpl	.-8      	; 0x19b8 <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    19c0:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    19c2:	20 fd       	sbrc	r18, 0
    19c4:	0b c0       	rjmp	.+22     	; 0x19dc <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    19c6:	21 e0       	ldi	r18, 0x01	; 1
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	b9 01       	movw	r22, r18
    19cc:	02 c0       	rjmp	.+4      	; 0x19d2 <nrk_gpio_toggle+0x1ee>
    19ce:	66 0f       	add	r22, r22
    19d0:	77 1f       	adc	r23, r23
    19d2:	8a 95       	dec	r24
    19d4:	e2 f7       	brpl	.-8      	; 0x19ce <nrk_gpio_toggle+0x1ea>
    19d6:	cb 01       	movw	r24, r22
    19d8:	84 2b       	or	r24, r20
    19da:	0b c0       	rjmp	.+22     	; 0x19f2 <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    19dc:	21 e0       	ldi	r18, 0x01	; 1
    19de:	30 e0       	ldi	r19, 0x00	; 0
    19e0:	b9 01       	movw	r22, r18
    19e2:	02 c0       	rjmp	.+4      	; 0x19e8 <nrk_gpio_toggle+0x204>
    19e4:	66 0f       	add	r22, r22
    19e6:	77 1f       	adc	r23, r23
    19e8:	8a 95       	dec	r24
    19ea:	e2 f7       	brpl	.-8      	; 0x19e4 <nrk_gpio_toggle+0x200>
    19ec:	cb 01       	movw	r24, r22
    19ee:	80 95       	com	r24
    19f0:	84 23       	and	r24, r20
    19f2:	84 bb       	out	0x14, r24	; 20
    19f4:	43 cf       	rjmp	.-378    	; 0x187c <nrk_gpio_toggle+0x98>
                        }
                        break;
                 default: return -1;
    19f6:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    19f8:	08 95       	ret

000019fa <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    19fa:	8f 3f       	cpi	r24, 0xFF	; 255
    19fc:	09 f4       	brne	.+2      	; 0x1a00 <nrk_gpio_direction+0x6>
    19fe:	d5 c0       	rjmp	.+426    	; 0x1baa <nrk_gpio_direction+0x1b0>
    1a00:	e8 2f       	mov	r30, r24
    1a02:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    1a04:	4e 2f       	mov	r20, r30
    1a06:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    1a08:	61 11       	cpse	r22, r1
    1a0a:	67 c0       	rjmp	.+206    	; 0x1ada <nrk_gpio_direction+0xe0>
                switch (pin & 0x07) {
    1a0c:	47 30       	cpi	r20, 0x07	; 7
    1a0e:	51 05       	cpc	r21, r1
    1a10:	08 f0       	brcs	.+2      	; 0x1a14 <nrk_gpio_direction+0x1a>
    1a12:	cb c0       	rjmp	.+406    	; 0x1baa <nrk_gpio_direction+0x1b0>
    1a14:	fa 01       	movw	r30, r20
    1a16:	e4 55       	subi	r30, 0x54	; 84
    1a18:	ff 4f       	sbci	r31, 0xFF	; 255
    1a1a:	86 95       	lsr	r24
    1a1c:	86 95       	lsr	r24
    1a1e:	86 95       	lsr	r24
    1a20:	0c 94 ea 2a 	jmp	0x55d4	; 0x55d4 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    1a24:	41 b1       	in	r20, 0x01	; 1
    1a26:	21 e0       	ldi	r18, 0x01	; 1
    1a28:	30 e0       	ldi	r19, 0x00	; 0
    1a2a:	b9 01       	movw	r22, r18
    1a2c:	02 c0       	rjmp	.+4      	; 0x1a32 <nrk_gpio_direction+0x38>
    1a2e:	66 0f       	add	r22, r22
    1a30:	77 1f       	adc	r23, r23
    1a32:	8a 95       	dec	r24
    1a34:	e2 f7       	brpl	.-8      	; 0x1a2e <nrk_gpio_direction+0x34>
    1a36:	cb 01       	movw	r24, r22
    1a38:	80 95       	com	r24
    1a3a:	84 23       	and	r24, r20
    1a3c:	65 c0       	rjmp	.+202    	; 0x1b08 <nrk_gpio_direction+0x10e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    1a3e:	44 b1       	in	r20, 0x04	; 4
    1a40:	21 e0       	ldi	r18, 0x01	; 1
    1a42:	30 e0       	ldi	r19, 0x00	; 0
    1a44:	b9 01       	movw	r22, r18
    1a46:	02 c0       	rjmp	.+4      	; 0x1a4c <nrk_gpio_direction+0x52>
    1a48:	66 0f       	add	r22, r22
    1a4a:	77 1f       	adc	r23, r23
    1a4c:	8a 95       	dec	r24
    1a4e:	e2 f7       	brpl	.-8      	; 0x1a48 <nrk_gpio_direction+0x4e>
    1a50:	cb 01       	movw	r24, r22
    1a52:	80 95       	com	r24
    1a54:	84 23       	and	r24, r20
    1a56:	65 c0       	rjmp	.+202    	; 0x1b22 <nrk_gpio_direction+0x128>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    1a58:	47 b1       	in	r20, 0x07	; 7
    1a5a:	21 e0       	ldi	r18, 0x01	; 1
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	b9 01       	movw	r22, r18
    1a60:	02 c0       	rjmp	.+4      	; 0x1a66 <nrk_gpio_direction+0x6c>
    1a62:	66 0f       	add	r22, r22
    1a64:	77 1f       	adc	r23, r23
    1a66:	8a 95       	dec	r24
    1a68:	e2 f7       	brpl	.-8      	; 0x1a62 <nrk_gpio_direction+0x68>
    1a6a:	cb 01       	movw	r24, r22
    1a6c:	80 95       	com	r24
    1a6e:	84 23       	and	r24, r20
    1a70:	65 c0       	rjmp	.+202    	; 0x1b3c <nrk_gpio_direction+0x142>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    1a72:	4a b1       	in	r20, 0x0a	; 10
    1a74:	21 e0       	ldi	r18, 0x01	; 1
    1a76:	30 e0       	ldi	r19, 0x00	; 0
    1a78:	b9 01       	movw	r22, r18
    1a7a:	02 c0       	rjmp	.+4      	; 0x1a80 <nrk_gpio_direction+0x86>
    1a7c:	66 0f       	add	r22, r22
    1a7e:	77 1f       	adc	r23, r23
    1a80:	8a 95       	dec	r24
    1a82:	e2 f7       	brpl	.-8      	; 0x1a7c <nrk_gpio_direction+0x82>
    1a84:	cb 01       	movw	r24, r22
    1a86:	80 95       	com	r24
    1a88:	84 23       	and	r24, r20
    1a8a:	65 c0       	rjmp	.+202    	; 0x1b56 <nrk_gpio_direction+0x15c>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    1a8c:	4d b1       	in	r20, 0x0d	; 13
    1a8e:	21 e0       	ldi	r18, 0x01	; 1
    1a90:	30 e0       	ldi	r19, 0x00	; 0
    1a92:	b9 01       	movw	r22, r18
    1a94:	02 c0       	rjmp	.+4      	; 0x1a9a <nrk_gpio_direction+0xa0>
    1a96:	66 0f       	add	r22, r22
    1a98:	77 1f       	adc	r23, r23
    1a9a:	8a 95       	dec	r24
    1a9c:	e2 f7       	brpl	.-8      	; 0x1a96 <nrk_gpio_direction+0x9c>
    1a9e:	cb 01       	movw	r24, r22
    1aa0:	80 95       	com	r24
    1aa2:	84 23       	and	r24, r20
    1aa4:	65 c0       	rjmp	.+202    	; 0x1b70 <nrk_gpio_direction+0x176>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    1aa6:	40 b3       	in	r20, 0x10	; 16
    1aa8:	21 e0       	ldi	r18, 0x01	; 1
    1aaa:	30 e0       	ldi	r19, 0x00	; 0
    1aac:	b9 01       	movw	r22, r18
    1aae:	02 c0       	rjmp	.+4      	; 0x1ab4 <nrk_gpio_direction+0xba>
    1ab0:	66 0f       	add	r22, r22
    1ab2:	77 1f       	adc	r23, r23
    1ab4:	8a 95       	dec	r24
    1ab6:	e2 f7       	brpl	.-8      	; 0x1ab0 <nrk_gpio_direction+0xb6>
    1ab8:	cb 01       	movw	r24, r22
    1aba:	80 95       	com	r24
    1abc:	84 23       	and	r24, r20
    1abe:	65 c0       	rjmp	.+202    	; 0x1b8a <nrk_gpio_direction+0x190>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    1ac0:	43 b3       	in	r20, 0x13	; 19
    1ac2:	21 e0       	ldi	r18, 0x01	; 1
    1ac4:	30 e0       	ldi	r19, 0x00	; 0
    1ac6:	b9 01       	movw	r22, r18
    1ac8:	02 c0       	rjmp	.+4      	; 0x1ace <nrk_gpio_direction+0xd4>
    1aca:	66 0f       	add	r22, r22
    1acc:	77 1f       	adc	r23, r23
    1ace:	8a 95       	dec	r24
    1ad0:	e2 f7       	brpl	.-8      	; 0x1aca <nrk_gpio_direction+0xd0>
    1ad2:	cb 01       	movw	r24, r22
    1ad4:	80 95       	com	r24
    1ad6:	84 23       	and	r24, r20
    1ad8:	65 c0       	rjmp	.+202    	; 0x1ba4 <nrk_gpio_direction+0x1aa>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    1ada:	47 30       	cpi	r20, 0x07	; 7
    1adc:	51 05       	cpc	r21, r1
    1ade:	08 f0       	brcs	.+2      	; 0x1ae2 <nrk_gpio_direction+0xe8>
    1ae0:	64 c0       	rjmp	.+200    	; 0x1baa <nrk_gpio_direction+0x1b0>
    1ae2:	fa 01       	movw	r30, r20
    1ae4:	ed 54       	subi	r30, 0x4D	; 77
    1ae6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ae8:	86 95       	lsr	r24
    1aea:	86 95       	lsr	r24
    1aec:	86 95       	lsr	r24
    1aee:	0c 94 ea 2a 	jmp	0x55d4	; 0x55d4 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    1af2:	41 b1       	in	r20, 0x01	; 1
    1af4:	21 e0       	ldi	r18, 0x01	; 1
    1af6:	30 e0       	ldi	r19, 0x00	; 0
    1af8:	b9 01       	movw	r22, r18
    1afa:	02 c0       	rjmp	.+4      	; 0x1b00 <nrk_gpio_direction+0x106>
    1afc:	66 0f       	add	r22, r22
    1afe:	77 1f       	adc	r23, r23
    1b00:	8a 95       	dec	r24
    1b02:	e2 f7       	brpl	.-8      	; 0x1afc <nrk_gpio_direction+0x102>
    1b04:	cb 01       	movw	r24, r22
    1b06:	84 2b       	or	r24, r20
    1b08:	81 b9       	out	0x01, r24	; 1
    1b0a:	4d c0       	rjmp	.+154    	; 0x1ba6 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    1b0c:	44 b1       	in	r20, 0x04	; 4
    1b0e:	21 e0       	ldi	r18, 0x01	; 1
    1b10:	30 e0       	ldi	r19, 0x00	; 0
    1b12:	b9 01       	movw	r22, r18
    1b14:	02 c0       	rjmp	.+4      	; 0x1b1a <nrk_gpio_direction+0x120>
    1b16:	66 0f       	add	r22, r22
    1b18:	77 1f       	adc	r23, r23
    1b1a:	8a 95       	dec	r24
    1b1c:	e2 f7       	brpl	.-8      	; 0x1b16 <nrk_gpio_direction+0x11c>
    1b1e:	cb 01       	movw	r24, r22
    1b20:	84 2b       	or	r24, r20
    1b22:	84 b9       	out	0x04, r24	; 4
    1b24:	40 c0       	rjmp	.+128    	; 0x1ba6 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    1b26:	47 b1       	in	r20, 0x07	; 7
    1b28:	21 e0       	ldi	r18, 0x01	; 1
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	b9 01       	movw	r22, r18
    1b2e:	02 c0       	rjmp	.+4      	; 0x1b34 <nrk_gpio_direction+0x13a>
    1b30:	66 0f       	add	r22, r22
    1b32:	77 1f       	adc	r23, r23
    1b34:	8a 95       	dec	r24
    1b36:	e2 f7       	brpl	.-8      	; 0x1b30 <nrk_gpio_direction+0x136>
    1b38:	cb 01       	movw	r24, r22
    1b3a:	84 2b       	or	r24, r20
    1b3c:	87 b9       	out	0x07, r24	; 7
    1b3e:	33 c0       	rjmp	.+102    	; 0x1ba6 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    1b40:	4a b1       	in	r20, 0x0a	; 10
    1b42:	21 e0       	ldi	r18, 0x01	; 1
    1b44:	30 e0       	ldi	r19, 0x00	; 0
    1b46:	b9 01       	movw	r22, r18
    1b48:	02 c0       	rjmp	.+4      	; 0x1b4e <nrk_gpio_direction+0x154>
    1b4a:	66 0f       	add	r22, r22
    1b4c:	77 1f       	adc	r23, r23
    1b4e:	8a 95       	dec	r24
    1b50:	e2 f7       	brpl	.-8      	; 0x1b4a <nrk_gpio_direction+0x150>
    1b52:	cb 01       	movw	r24, r22
    1b54:	84 2b       	or	r24, r20
    1b56:	8a b9       	out	0x0a, r24	; 10
    1b58:	26 c0       	rjmp	.+76     	; 0x1ba6 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    1b5a:	4d b1       	in	r20, 0x0d	; 13
    1b5c:	21 e0       	ldi	r18, 0x01	; 1
    1b5e:	30 e0       	ldi	r19, 0x00	; 0
    1b60:	b9 01       	movw	r22, r18
    1b62:	02 c0       	rjmp	.+4      	; 0x1b68 <nrk_gpio_direction+0x16e>
    1b64:	66 0f       	add	r22, r22
    1b66:	77 1f       	adc	r23, r23
    1b68:	8a 95       	dec	r24
    1b6a:	e2 f7       	brpl	.-8      	; 0x1b64 <nrk_gpio_direction+0x16a>
    1b6c:	cb 01       	movw	r24, r22
    1b6e:	84 2b       	or	r24, r20
    1b70:	8d b9       	out	0x0d, r24	; 13
    1b72:	19 c0       	rjmp	.+50     	; 0x1ba6 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    1b74:	40 b3       	in	r20, 0x10	; 16
    1b76:	21 e0       	ldi	r18, 0x01	; 1
    1b78:	30 e0       	ldi	r19, 0x00	; 0
    1b7a:	b9 01       	movw	r22, r18
    1b7c:	02 c0       	rjmp	.+4      	; 0x1b82 <nrk_gpio_direction+0x188>
    1b7e:	66 0f       	add	r22, r22
    1b80:	77 1f       	adc	r23, r23
    1b82:	8a 95       	dec	r24
    1b84:	e2 f7       	brpl	.-8      	; 0x1b7e <nrk_gpio_direction+0x184>
    1b86:	cb 01       	movw	r24, r22
    1b88:	84 2b       	or	r24, r20
    1b8a:	80 bb       	out	0x10, r24	; 16
    1b8c:	0c c0       	rjmp	.+24     	; 0x1ba6 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    1b8e:	43 b3       	in	r20, 0x13	; 19
    1b90:	21 e0       	ldi	r18, 0x01	; 1
    1b92:	30 e0       	ldi	r19, 0x00	; 0
    1b94:	b9 01       	movw	r22, r18
    1b96:	02 c0       	rjmp	.+4      	; 0x1b9c <nrk_gpio_direction+0x1a2>
    1b98:	66 0f       	add	r22, r22
    1b9a:	77 1f       	adc	r23, r23
    1b9c:	8a 95       	dec	r24
    1b9e:	e2 f7       	brpl	.-8      	; 0x1b98 <nrk_gpio_direction+0x19e>
    1ba0:	cb 01       	movw	r24, r22
    1ba2:	84 2b       	or	r24, r20
    1ba4:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    1ba6:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    1ba8:	08 95       	ret
                        default: return -1;
    1baa:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    1bac:	08 95       	ret

00001bae <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    1bae:	81 11       	cpse	r24, r1
    1bb0:	06 c0       	rjmp	.+12     	; 0x1bbe <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    1bb2:	80 b1       	in	r24, 0x00	; 0
    1bb4:	86 95       	lsr	r24
    1bb6:	81 70       	andi	r24, 0x01	; 1
    1bb8:	91 e0       	ldi	r25, 0x01	; 1
    1bba:	89 27       	eor	r24, r25
    1bbc:	08 95       	ret
	} 
return -1;
    1bbe:	8f ef       	ldi	r24, 0xFF	; 255
}
    1bc0:	08 95       	ret

00001bc2 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    1bc2:	00 97       	sbiw	r24, 0x00	; 0
    1bc4:	11 f4       	brne	.+4      	; 0x1bca <nrk_led_toggle+0x8>
    1bc6:	83 e2       	ldi	r24, 0x23	; 35
    1bc8:	0d c0       	rjmp	.+26     	; 0x1be4 <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    1bca:	81 30       	cpi	r24, 0x01	; 1
    1bcc:	91 05       	cpc	r25, r1
    1bce:	11 f4       	brne	.+4      	; 0x1bd4 <nrk_led_toggle+0x12>
    1bd0:	8b e2       	ldi	r24, 0x2B	; 43
    1bd2:	08 c0       	rjmp	.+16     	; 0x1be4 <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    1bd4:	82 30       	cpi	r24, 0x02	; 2
    1bd6:	91 05       	cpc	r25, r1
    1bd8:	11 f4       	brne	.+4      	; 0x1bde <nrk_led_toggle+0x1c>
    1bda:	83 e3       	ldi	r24, 0x33	; 51
    1bdc:	03 c0       	rjmp	.+6      	; 0x1be4 <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    1bde:	03 97       	sbiw	r24, 0x03	; 3
    1be0:	29 f4       	brne	.+10     	; 0x1bec <nrk_led_toggle+0x2a>
    1be2:	8b e3       	ldi	r24, 0x3B	; 59
    1be4:	0e 94 f2 0b 	call	0x17e4	; 0x17e4 <nrk_gpio_toggle>
    1be8:	81 e0       	ldi	r24, 0x01	; 1
    1bea:	08 95       	ret
return -1;
    1bec:	8f ef       	ldi	r24, 0xFF	; 255
}
    1bee:	08 95       	ret

00001bf0 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    1bf0:	00 97       	sbiw	r24, 0x00	; 0
    1bf2:	11 f4       	brne	.+4      	; 0x1bf8 <nrk_led_clr+0x8>
    1bf4:	83 e2       	ldi	r24, 0x23	; 35
    1bf6:	0d c0       	rjmp	.+26     	; 0x1c12 <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    1bf8:	81 30       	cpi	r24, 0x01	; 1
    1bfa:	91 05       	cpc	r25, r1
    1bfc:	11 f4       	brne	.+4      	; 0x1c02 <nrk_led_clr+0x12>
    1bfe:	8b e2       	ldi	r24, 0x2B	; 43
    1c00:	08 c0       	rjmp	.+16     	; 0x1c12 <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    1c02:	82 30       	cpi	r24, 0x02	; 2
    1c04:	91 05       	cpc	r25, r1
    1c06:	11 f4       	brne	.+4      	; 0x1c0c <nrk_led_clr+0x1c>
    1c08:	83 e3       	ldi	r24, 0x33	; 51
    1c0a:	03 c0       	rjmp	.+6      	; 0x1c12 <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    1c0c:	03 97       	sbiw	r24, 0x03	; 3
    1c0e:	29 f4       	brne	.+10     	; 0x1c1a <nrk_led_clr+0x2a>
    1c10:	8b e3       	ldi	r24, 0x3B	; 59
    1c12:	0e 94 df 0a 	call	0x15be	; 0x15be <nrk_gpio_set>
    1c16:	81 e0       	ldi	r24, 0x01	; 1
    1c18:	08 95       	ret
return -1;
    1c1a:	8f ef       	ldi	r24, 0xFF	; 255
}
    1c1c:	08 95       	ret

00001c1e <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    1c1e:	00 97       	sbiw	r24, 0x00	; 0
    1c20:	11 f4       	brne	.+4      	; 0x1c26 <nrk_led_set+0x8>
    1c22:	83 e2       	ldi	r24, 0x23	; 35
    1c24:	0d c0       	rjmp	.+26     	; 0x1c40 <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    1c26:	81 30       	cpi	r24, 0x01	; 1
    1c28:	91 05       	cpc	r25, r1
    1c2a:	11 f4       	brne	.+4      	; 0x1c30 <nrk_led_set+0x12>
    1c2c:	8b e2       	ldi	r24, 0x2B	; 43
    1c2e:	08 c0       	rjmp	.+16     	; 0x1c40 <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    1c30:	82 30       	cpi	r24, 0x02	; 2
    1c32:	91 05       	cpc	r25, r1
    1c34:	11 f4       	brne	.+4      	; 0x1c3a <nrk_led_set+0x1c>
    1c36:	83 e3       	ldi	r24, 0x33	; 51
    1c38:	03 c0       	rjmp	.+6      	; 0x1c40 <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    1c3a:	03 97       	sbiw	r24, 0x03	; 3
    1c3c:	29 f4       	brne	.+10     	; 0x1c48 <nrk_led_set+0x2a>
    1c3e:	8b e3       	ldi	r24, 0x3B	; 59
    1c40:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <nrk_gpio_clr>
    1c44:	81 e0       	ldi	r24, 0x01	; 1
    1c46:	08 95       	ret
return -1;
    1c48:	8f ef       	ldi	r24, 0xFF	; 255
}
    1c4a:	08 95       	ret

00001c4c <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    1c4c:	88 23       	and	r24, r24
    1c4e:	19 f0       	breq	.+6      	; 0x1c56 <nrk_gpio_pullups+0xa>
    1c50:	85 b7       	in	r24, 0x35	; 53
    1c52:	8f 7e       	andi	r24, 0xEF	; 239
    1c54:	02 c0       	rjmp	.+4      	; 0x1c5a <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    1c56:	85 b7       	in	r24, 0x35	; 53
    1c58:	80 61       	ori	r24, 0x10	; 16
    1c5a:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    1c5c:	81 e0       	ldi	r24, 0x01	; 1
    1c5e:	08 95       	ret

00001c60 <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    1c60:	90 91 c8 00 	lds	r25, 0x00C8
    1c64:	95 ff       	sbrs	r25, 5
    1c66:	fc cf       	rjmp	.-8      	; 0x1c60 <putc1>
    1c68:	80 93 ce 00 	sts	0x00CE, r24
    1c6c:	08 95       	ret

00001c6e <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    1c6e:	90 93 c5 00 	sts	0x00C5, r25
    1c72:	80 93 c4 00 	sts	0x00C4, r24
    1c76:	86 e0       	ldi	r24, 0x06	; 6
    1c78:	80 93 c2 00 	sts	0x00C2, r24
    1c7c:	e1 ec       	ldi	r30, 0xC1	; 193
    1c7e:	f0 e0       	ldi	r31, 0x00	; 0
    1c80:	80 81       	ld	r24, Z
    1c82:	8b 7f       	andi	r24, 0xFB	; 251
    1c84:	80 83       	st	Z, r24
    1c86:	a0 ec       	ldi	r26, 0xC0	; 192
    1c88:	b0 e0       	ldi	r27, 0x00	; 0
    1c8a:	8c 91       	ld	r24, X
    1c8c:	82 60       	ori	r24, 0x02	; 2
    1c8e:	8c 93       	st	X, r24
ENABLE_UART0();
    1c90:	80 81       	ld	r24, Z
    1c92:	88 61       	ori	r24, 0x18	; 24
    1c94:	80 83       	st	Z, r24
    1c96:	08 95       	ret

00001c98 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    1c98:	90 93 cd 00 	sts	0x00CD, r25
    1c9c:	80 93 cc 00 	sts	0x00CC, r24
    1ca0:	86 e0       	ldi	r24, 0x06	; 6
    1ca2:	80 93 ca 00 	sts	0x00CA, r24
    1ca6:	e9 ec       	ldi	r30, 0xC9	; 201
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	80 81       	ld	r24, Z
    1cac:	8b 7f       	andi	r24, 0xFB	; 251
    1cae:	80 83       	st	Z, r24
    1cb0:	a8 ec       	ldi	r26, 0xC8	; 200
    1cb2:	b0 e0       	ldi	r27, 0x00	; 0
    1cb4:	8c 91       	ld	r24, X
    1cb6:	82 60       	ori	r24, 0x02	; 2
    1cb8:	8c 93       	st	X, r24
ENABLE_UART1();
    1cba:	80 81       	ld	r24, Z
    1cbc:	88 61       	ori	r24, 0x18	; 24
    1cbe:	80 83       	st	Z, r24
    1cc0:	08 95       	ret

00001cc2 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    1cc2:	cf 93       	push	r28
    1cc4:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    1cc6:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    1cca:	65 e9       	ldi	r22, 0x95	; 149
    1ccc:	7a e0       	ldi	r23, 0x0A	; 10
    1cce:	81 ea       	ldi	r24, 0xA1	; 161
    1cd0:	9a e0       	ldi	r25, 0x0A	; 10
    1cd2:	0e 94 21 2b 	call	0x5642	; 0x5642 <fdevopen>
    1cd6:	c0 e8       	ldi	r28, 0x80	; 128
    1cd8:	d8 e0       	ldi	r29, 0x08	; 8
    1cda:	9b 83       	std	Y+3, r25	; 0x03
    1cdc:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    1cde:	65 e9       	ldi	r22, 0x95	; 149
    1ce0:	7a e0       	ldi	r23, 0x0A	; 10
    1ce2:	81 ea       	ldi	r24, 0xA1	; 161
    1ce4:	9a e0       	ldi	r25, 0x0A	; 10
    1ce6:	0e 94 21 2b 	call	0x5642	; 0x5642 <fdevopen>
    1cea:	99 83       	std	Y+1, r25	; 0x01
    1cec:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    1cee:	df 91       	pop	r29
    1cf0:	cf 91       	pop	r28
    1cf2:	08 95       	ret

00001cf4 <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    1cf4:	80 91 c8 00 	lds	r24, 0x00C8
    1cf8:	87 ff       	sbrs	r24, 7
    1cfa:	fc cf       	rjmp	.-8      	; 0x1cf4 <getc1>
    1cfc:	80 91 c8 00 	lds	r24, 0x00C8
    1d00:	8f 77       	andi	r24, 0x7F	; 127
    1d02:	80 93 c8 00 	sts	0x00C8, r24
    1d06:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    1d0a:	08 95       	ret

00001d0c <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    1d14:	01 97       	sbiw	r24, 0x01	; 1
    1d16:	d1 f7       	brne	.-12     	; 0x1d0c <halWait>

} // halWait
    1d18:	08 95       	ret

00001d1a <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    1d1a:	0c 94 7c 2c 	jmp	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>

00001d1e <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    1d1e:	0e 94 84 2c 	call	0x5908	; 0x5908 <__eewr_byte_m128rfa1>
}
    1d22:	08 95       	ret

00001d24 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    1d24:	ef 92       	push	r14
    1d26:	ff 92       	push	r15
    1d28:	0f 93       	push	r16
    1d2a:	1f 93       	push	r17
    1d2c:	cf 93       	push	r28
    1d2e:	df 93       	push	r29
    1d30:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    1d32:	80 e0       	ldi	r24, 0x00	; 0
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1d3a:	18 2f       	mov	r17, r24
    1d3c:	f7 01       	movw	r30, r14
    1d3e:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    1d40:	81 e0       	ldi	r24, 0x01	; 1
    1d42:	90 e0       	ldi	r25, 0x00	; 0
    1d44:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1d48:	08 2f       	mov	r16, r24
    1d4a:	f7 01       	movw	r30, r14
    1d4c:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    1d4e:	82 e0       	ldi	r24, 0x02	; 2
    1d50:	90 e0       	ldi	r25, 0x00	; 0
    1d52:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1d56:	d8 2f       	mov	r29, r24
    1d58:	f7 01       	movw	r30, r14
    1d5a:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    1d5c:	83 e0       	ldi	r24, 0x03	; 3
    1d5e:	90 e0       	ldi	r25, 0x00	; 0
    1d60:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1d64:	c8 2f       	mov	r28, r24
    1d66:	f7 01       	movw	r30, r14
    1d68:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    1d6a:	84 e0       	ldi	r24, 0x04	; 4
    1d6c:	90 e0       	ldi	r25, 0x00	; 0
    1d6e:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1d72:	10 0f       	add	r17, r16
    1d74:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    1d76:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    1d78:	8c 17       	cp	r24, r28
    1d7a:	11 f0       	breq	.+4      	; 0x1d80 <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    1d7c:	8f ef       	ldi	r24, 0xFF	; 255
    1d7e:	01 c0       	rjmp	.+2      	; 0x1d82 <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    1d80:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    1d82:	df 91       	pop	r29
    1d84:	cf 91       	pop	r28
    1d86:	1f 91       	pop	r17
    1d88:	0f 91       	pop	r16
    1d8a:	ff 90       	pop	r15
    1d8c:	ef 90       	pop	r14
    1d8e:	08 95       	ret

00001d90 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    1d90:	cf 93       	push	r28
    1d92:	df 93       	push	r29
    1d94:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    1d96:	85 e0       	ldi	r24, 0x05	; 5
    1d98:	90 e0       	ldi	r25, 0x00	; 0
    1d9a:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1d9e:	88 83       	st	Y, r24
return NRK_OK;
}
    1da0:	81 e0       	ldi	r24, 0x01	; 1
    1da2:	df 91       	pop	r29
    1da4:	cf 91       	pop	r28
    1da6:	08 95       	ret

00001da8 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    1da8:	fc 01       	movw	r30, r24
    1daa:	60 81       	ld	r22, Z
    1dac:	86 e0       	ldi	r24, 0x06	; 6
    1dae:	90 e0       	ldi	r25, 0x00	; 0
    1db0:	0e 94 84 2c 	call	0x5908	; 0x5908 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    1db4:	81 e0       	ldi	r24, 0x01	; 1
    1db6:	08 95       	ret

00001db8 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    1db8:	cf 93       	push	r28
    1dba:	df 93       	push	r29
    1dbc:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    1dbe:	86 e0       	ldi	r24, 0x06	; 6
    1dc0:	90 e0       	ldi	r25, 0x00	; 0
    1dc2:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1dc6:	88 83       	st	Y, r24
  return NRK_OK;
}
    1dc8:	81 e0       	ldi	r24, 0x01	; 1
    1dca:	df 91       	pop	r29
    1dcc:	cf 91       	pop	r28
    1dce:	08 95       	ret

00001dd0 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    1dd0:	0f 93       	push	r16
    1dd2:	1f 93       	push	r17
    1dd4:	cf 93       	push	r28
    1dd6:	df 93       	push	r29
    1dd8:	8c 01       	movw	r16, r24
    1dda:	c0 e0       	ldi	r28, 0x00	; 0
    1ddc:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    1dde:	ce 01       	movw	r24, r28
    1de0:	08 96       	adiw	r24, 0x08	; 8
    1de2:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1de6:	f8 01       	movw	r30, r16
    1de8:	81 93       	st	Z+, r24
    1dea:	8f 01       	movw	r16, r30
    1dec:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    1dee:	c0 31       	cpi	r28, 0x10	; 16
    1df0:	d1 05       	cpc	r29, r1
    1df2:	a9 f7       	brne	.-22     	; 0x1dde <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    1df4:	81 e0       	ldi	r24, 0x01	; 1
    1df6:	df 91       	pop	r29
    1df8:	cf 91       	pop	r28
    1dfa:	1f 91       	pop	r17
    1dfc:	0f 91       	pop	r16
    1dfe:	08 95       	ret

00001e00 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    1e00:	0f 93       	push	r16
    1e02:	1f 93       	push	r17
    1e04:	cf 93       	push	r28
    1e06:	df 93       	push	r29
    1e08:	8c 01       	movw	r16, r24
    1e0a:	c0 e0       	ldi	r28, 0x00	; 0
    1e0c:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    1e0e:	f8 01       	movw	r30, r16
    1e10:	61 91       	ld	r22, Z+
    1e12:	8f 01       	movw	r16, r30
    1e14:	ce 01       	movw	r24, r28
    1e16:	08 96       	adiw	r24, 0x08	; 8
    1e18:	0e 94 84 2c 	call	0x5908	; 0x5908 <__eewr_byte_m128rfa1>
    1e1c:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    1e1e:	c0 31       	cpi	r28, 0x10	; 16
    1e20:	d1 05       	cpc	r29, r1
    1e22:	a9 f7       	brne	.-22     	; 0x1e0e <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    1e24:	81 e0       	ldi	r24, 0x01	; 1
    1e26:	df 91       	pop	r29
    1e28:	cf 91       	pop	r28
    1e2a:	1f 91       	pop	r17
    1e2c:	0f 91       	pop	r16
    1e2e:	08 95       	ret

00001e30 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    1e30:	cf 93       	push	r28
    1e32:	df 93       	push	r29
    1e34:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    1e36:	87 e0       	ldi	r24, 0x07	; 7
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <__eerd_byte_m128rfa1>
    1e3e:	88 83       	st	Y, r24
  return NRK_OK;
}
    1e40:	81 e0       	ldi	r24, 0x01	; 1
    1e42:	df 91       	pop	r29
    1e44:	cf 91       	pop	r28
    1e46:	08 95       	ret

00001e48 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    1e48:	fc 01       	movw	r30, r24
    1e4a:	60 81       	ld	r22, Z
    1e4c:	87 e0       	ldi	r24, 0x07	; 7
    1e4e:	90 e0       	ldi	r25, 0x00	; 0
    1e50:	0e 94 84 2c 	call	0x5908	; 0x5908 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    1e54:	81 e0       	ldi	r24, 0x01	; 1
    1e56:	08 95       	ret

00001e58 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    1e58:	f8 94       	cli
    1e5a:	08 95       	ret

00001e5c <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    1e5c:	78 94       	sei
    1e5e:	08 95       	ret

00001e60 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    1e60:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
while(1);
    1e64:	ff cf       	rjmp	.-2      	; 0x1e64 <nrk_halt+0x4>

00001e66 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    1e66:	cf 93       	push	r28
    1e68:	df 93       	push	r29
    1e6a:	cd b7       	in	r28, 0x3d	; 61
    1e6c:	de b7       	in	r29, 0x3e	; 62
    1e6e:	a3 97       	sbiw	r28, 0x23	; 35
    1e70:	0f b6       	in	r0, 0x3f	; 63
    1e72:	f8 94       	cli
    1e74:	de bf       	out	0x3e, r29	; 62
    1e76:	0f be       	out	0x3f, r0	; 63
    1e78:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    1e7a:	0e 94 49 17 	call	0x2e92	; 0x2e92 <nrk_signal_create>
    1e7e:	80 93 0d 08 	sts	0x080D, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    1e82:	8f 3f       	cpi	r24, 0xFF	; 255
    1e84:	21 f4       	brne	.+8      	; 0x1e8e <nrk_init+0x28>
    1e86:	60 e0       	ldi	r22, 0x00	; 0
    1e88:	8e e0       	ldi	r24, 0x0E	; 14
    1e8a:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    1e8e:	0e 94 fa 25 	call	0x4bf4	; 0x4bf4 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    1e92:	80 ff       	sbrs	r24, 0
    1e94:	04 c0       	rjmp	.+8      	; 0x1e9e <nrk_init+0x38>
    1e96:	60 e0       	ldi	r22, 0x00	; 0
    1e98:	86 e0       	ldi	r24, 0x06	; 6
    1e9a:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    1e9e:	0e 94 11 28 	call	0x5022	; 0x5022 <nrk_watchdog_check>
    1ea2:	8f 3f       	cpi	r24, 0xFF	; 255
    1ea4:	31 f4       	brne	.+12     	; 0x1eb2 <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    1ea6:	0e 94 f4 27 	call	0x4fe8	; 0x4fe8 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    1eaa:	60 e0       	ldi	r22, 0x00	; 0
    1eac:	80 e1       	ldi	r24, 0x10	; 16
    1eae:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    1eb2:	0e 94 02 28 	call	0x5004	; 0x5004 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    1eb6:	10 92 10 08 	sts	0x0810, r1
    nrk_cur_task_TCB = NULL;
    1eba:	10 92 1e 08 	sts	0x081E, r1
    1ebe:	10 92 1d 08 	sts	0x081D, r1
    
    nrk_high_ready_TCB = NULL;
    1ec2:	10 92 0f 08 	sts	0x080F, r1
    1ec6:	10 92 0e 08 	sts	0x080E, r1
    nrk_high_ready_prio = 0; 
    1eca:	10 92 1f 08 	sts	0x081F, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    1ece:	0e 94 d6 10 	call	0x21ac	; 0x21ac <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    1ed2:	10 92 1c 08 	sts	0x081C, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    1ed6:	8f ef       	ldi	r24, 0xFF	; 255
    1ed8:	80 93 09 08 	sts	0x0809, r24
    nrk_sem_list[i].value=-1;
    1edc:	80 93 0b 08 	sts	0x080B, r24
    nrk_sem_list[i].resource_ceiling=-1;
    1ee0:	80 93 0a 08 	sts	0x080A, r24
    1ee4:	80 e0       	ldi	r24, 0x00	; 0
    1ee6:	90 e0       	ldi	r25, 0x00	; 0
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    1ee8:	33 e6       	ldi	r19, 0x63	; 99
        nrk_task_TCB[i].task_ID = -1; 
    1eea:	2f ef       	ldi	r18, 0xFF	; 255
    1eec:	fc 01       	movw	r30, r24
    1eee:	e0 5d       	subi	r30, 0xD0	; 208
    1ef0:	f8 4f       	sbci	r31, 0xF8	; 248
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    1ef2:	32 87       	std	Z+10, r19	; 0x0a
        nrk_task_TCB[i].task_ID = -1; 
    1ef4:	20 87       	std	Z+8, r18	; 0x08
    1ef6:	8b 96       	adiw	r24, 0x2b	; 43
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    1ef8:	87 3d       	cpi	r24, 0xD7	; 215
    1efa:	91 05       	cpc	r25, r1
    1efc:	b9 f7       	brne	.-18     	; 0x1eec <nrk_init+0x86>
    1efe:	e9 e5       	ldi	r30, 0x59	; 89
    1f00:	f8 e0       	ldi	r31, 0x08	; 8
    1f02:	cf 01       	movw	r24, r30
    1f04:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    1f06:	94 83       	std	Z+4, r25	; 0x04
    1f08:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    1f0a:	f7 83       	std	Z+7, r31	; 0x07
    1f0c:	e6 83       	std	Z+6, r30	; 0x06
    1f0e:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    1f10:	88 e0       	ldi	r24, 0x08	; 8
    1f12:	e2 37       	cpi	r30, 0x72	; 114
    1f14:	f8 07       	cpc	r31, r24
    1f16:	a9 f7       	brne	.-22     	; 0x1f02 <nrk_init+0x9c>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    1f18:	10 92 5b 08 	sts	0x085B, r1
    1f1c:	10 92 5a 08 	sts	0x085A, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    1f20:	10 92 76 08 	sts	0x0876, r1
    1f24:	10 92 75 08 	sts	0x0875, r1
	_head_node = NULL;
    1f28:	10 92 13 08 	sts	0x0813, r1
    1f2c:	10 92 12 08 	sts	0x0812, r1
	_free_node = &_nrk_readyQ[0];
    1f30:	89 e5       	ldi	r24, 0x59	; 89
    1f32:	98 e0       	ldi	r25, 0x08	; 8
    1f34:	90 93 2f 07 	sts	0x072F, r25
    1f38:	80 93 2e 07 	sts	0x072E, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    1f3c:	67 e1       	ldi	r22, 0x17	; 23
    1f3e:	70 e2       	ldi	r23, 0x20	; 32
    1f40:	ce 01       	movw	r24, r28
    1f42:	01 96       	adiw	r24, 0x01	; 1
    1f44:	0e 94 32 28 	call	0x5064	; 0x5064 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    1f48:	40 e8       	ldi	r20, 0x80	; 128
    1f4a:	50 e0       	ldi	r21, 0x00	; 0
    1f4c:	6a e2       	ldi	r22, 0x2A	; 42
    1f4e:	76 e0       	ldi	r23, 0x06	; 6
    1f50:	ce 01       	movw	r24, r28
    1f52:	01 96       	adiw	r24, 0x01	; 1
    1f54:	0e 94 36 28 	call	0x506c	; 0x506c <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    1f58:	85 e5       	ldi	r24, 0x55	; 85
    1f5a:	80 93 2a 06 	sts	0x062A, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    1f5e:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    1f60:	1c 86       	std	Y+12, r1	; 0x0c
    1f62:	1d 86       	std	Y+13, r1	; 0x0d
    1f64:	1e 86       	std	Y+14, r1	; 0x0e
    1f66:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    1f68:	18 8a       	std	Y+16, r1	; 0x10
    1f6a:	19 8a       	std	Y+17, r1	; 0x11
    1f6c:	1a 8a       	std	Y+18, r1	; 0x12
    1f6e:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    1f70:	1c 8a       	std	Y+20, r1	; 0x14
    1f72:	1d 8a       	std	Y+21, r1	; 0x15
    1f74:	1e 8a       	std	Y+22, r1	; 0x16
    1f76:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    1f78:	18 8e       	std	Y+24, r1	; 0x18
    1f7a:	19 8e       	std	Y+25, r1	; 0x19
    1f7c:	1a 8e       	std	Y+26, r1	; 0x1a
    1f7e:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    1f80:	1c 8e       	std	Y+28, r1	; 0x1c
    1f82:	1d 8e       	std	Y+29, r1	; 0x1d
    1f84:	1e 8e       	std	Y+30, r1	; 0x1e
    1f86:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    1f88:	18 a2       	std	Y+32, r1	; 0x20
    1f8a:	19 a2       	std	Y+33, r1	; 0x21
    1f8c:	1a a2       	std	Y+34, r1	; 0x22
    1f8e:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    1f90:	81 e0       	ldi	r24, 0x01	; 1
    1f92:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    1f94:	92 e0       	ldi	r25, 0x02	; 2
    1f96:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    1f98:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    1f9a:	ce 01       	movw	r24, r28
    1f9c:	01 96       	adiw	r24, 0x01	; 1
    1f9e:	0e 94 4c 1b 	call	0x3698	; 0x3698 <nrk_activate_task>
	
}
    1fa2:	a3 96       	adiw	r28, 0x23	; 35
    1fa4:	0f b6       	in	r0, 0x3f	; 63
    1fa6:	f8 94       	cli
    1fa8:	de bf       	out	0x3e, r29	; 62
    1faa:	0f be       	out	0x3f, r0	; 63
    1fac:	cd bf       	out	0x3d, r28	; 61
    1fae:	df 91       	pop	r29
    1fb0:	cf 91       	pop	r28
    1fb2:	08 95       	ret

00001fb4 <nrk_start>:




void nrk_start (void)
{
    1fb4:	08 e3       	ldi	r16, 0x38	; 56
    1fb6:	17 e0       	ldi	r17, 0x07	; 7
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    1fb8:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    1fba:	f8 01       	movw	r30, r16
    1fbc:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    1fbe:	ff ef       	ldi	r31, 0xFF	; 255
    1fc0:	df 12       	cpse	r13, r31
    1fc2:	22 c0       	rjmp	.+68     	; 0x2008 <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    1fc4:	cf 5f       	subi	r28, 0xFF	; 255
    1fc6:	05 5d       	subi	r16, 0xD5	; 213
    1fc8:	1f 4f       	sbci	r17, 0xFF	; 255
    1fca:	c5 30       	cpi	r28, 0x05	; 5
    1fcc:	b1 f7       	brne	.-20     	; 0x1fba <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    1fce:	0e 94 3b 1a 	call	0x3476	; 0x3476 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    1fd2:	2b e2       	ldi	r18, 0x2B	; 43
    1fd4:	82 02       	muls	r24, r18
    1fd6:	c0 01       	movw	r24, r0
    1fd8:	11 24       	eor	r1, r1
    1fda:	fc 01       	movw	r30, r24
    1fdc:	e0 5d       	subi	r30, 0xD0	; 208
    1fde:	f8 4f       	sbci	r31, 0xF8	; 248
    1fe0:	82 85       	ldd	r24, Z+10	; 0x0a
    1fe2:	80 93 1f 08 	sts	0x081F, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    1fe6:	f0 93 1e 08 	sts	0x081E, r31
    1fea:	e0 93 1d 08 	sts	0x081D, r30
    1fee:	f0 93 0f 08 	sts	0x080F, r31
    1ff2:	e0 93 0e 08 	sts	0x080E, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    1ff6:	80 93 10 08 	sts	0x0810, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    1ffa:	0e 94 a8 28 	call	0x5150	; 0x5150 <nrk_target_start>
    nrk_stack_pointer_init(); 
    1ffe:	0e 94 92 28 	call	0x5124	; 0x5124 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2002:	0e 94 ac 28 	call	0x5158	; 0x5158 <nrk_start_high_ready_task>
    2006:	16 c0       	rjmp	.+44     	; 0x2034 <nrk_start+0x80>
    2008:	88 e3       	ldi	r24, 0x38	; 56
    200a:	e8 2e       	mov	r14, r24
    200c:	87 e0       	ldi	r24, 0x07	; 7
    200e:	f8 2e       	mov	r15, r24
    2010:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2012:	cd 17       	cp	r28, r29
    2014:	41 f0       	breq	.+16     	; 0x2026 <nrk_start+0x72>
    2016:	f7 01       	movw	r30, r14
    2018:	80 81       	ld	r24, Z
    201a:	d8 12       	cpse	r13, r24
    201c:	04 c0       	rjmp	.+8      	; 0x2026 <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    201e:	6d 2d       	mov	r22, r13
    2020:	85 e0       	ldi	r24, 0x05	; 5
    2022:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2026:	df 5f       	subi	r29, 0xFF	; 255
    2028:	fb e2       	ldi	r31, 0x2B	; 43
    202a:	ef 0e       	add	r14, r31
    202c:	f1 1c       	adc	r15, r1
    202e:	d5 30       	cpi	r29, 0x05	; 5
    2030:	81 f7       	brne	.-32     	; 0x2012 <nrk_start+0x5e>
    2032:	c8 cf       	rjmp	.-112    	; 0x1fc4 <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    2034:	ff cf       	rjmp	.-2      	; 0x2034 <nrk_start+0x80>

00002036 <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2036:	cf 92       	push	r12
    2038:	df 92       	push	r13
    203a:	ef 92       	push	r14
    203c:	ff 92       	push	r15
    203e:	0f 93       	push	r16
    2040:	1f 93       	push	r17
    2042:	cf 93       	push	r28
    2044:	df 93       	push	r29
    2046:	ec 01       	movw	r28, r24
    2048:	8b 01       	movw	r16, r22
    204a:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    204c:	89 85       	ldd	r24, Y+9	; 0x09
    204e:	82 30       	cpi	r24, 0x02	; 2
    2050:	21 f0       	breq	.+8      	; 0x205a <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    2052:	80 91 0c 08 	lds	r24, 0x080C
    2056:	88 83       	st	Y, r24
    2058:	01 c0       	rjmp	.+2      	; 0x205c <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    205a:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    205c:	80 91 0c 08 	lds	r24, 0x080C
    2060:	85 30       	cpi	r24, 0x05	; 5
    2062:	20 f0       	brcs	.+8      	; 0x206c <nrk_TCB_init+0x36>
    2064:	60 e0       	ldi	r22, 0x00	; 0
    2066:	87 e0       	ldi	r24, 0x07	; 7
    2068:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    206c:	89 85       	ldd	r24, Y+9	; 0x09
    206e:	82 30       	cpi	r24, 0x02	; 2
    2070:	29 f0       	breq	.+10     	; 0x207c <nrk_TCB_init+0x46>
    2072:	80 91 0c 08 	lds	r24, 0x080C
    2076:	8f 5f       	subi	r24, 0xFF	; 255
    2078:	80 93 0c 08 	sts	0x080C, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    207c:	80 91 0c 08 	lds	r24, 0x080C
    2080:	81 11       	cpse	r24, r1
    2082:	03 c0       	rjmp	.+6      	; 0x208a <nrk_TCB_init+0x54>
    2084:	81 e0       	ldi	r24, 0x01	; 1
    2086:	80 93 0c 08 	sts	0x080C, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    208a:	38 81       	ld	r19, Y
    208c:	2b e2       	ldi	r18, 0x2B	; 43
    208e:	32 03       	mulsu	r19, r18
    2090:	f0 01       	movw	r30, r0
    2092:	11 24       	eor	r1, r1
    2094:	e0 5d       	subi	r30, 0xD0	; 208
    2096:	f8 4f       	sbci	r31, 0xF8	; 248
    2098:	11 83       	std	Z+1, r17	; 0x01
    209a:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    209c:	88 85       	ldd	r24, Y+8	; 0x08
    209e:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    20a0:	38 81       	ld	r19, Y
    20a2:	32 03       	mulsu	r19, r18
    20a4:	f0 01       	movw	r30, r0
    20a6:	11 24       	eor	r1, r1
    20a8:	e0 5d       	subi	r30, 0xD0	; 208
    20aa:	f8 4f       	sbci	r31, 0xF8	; 248
    20ac:	83 e0       	ldi	r24, 0x03	; 3
    20ae:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    20b0:	38 81       	ld	r19, Y
    20b2:	32 03       	mulsu	r19, r18
    20b4:	f0 01       	movw	r30, r0
    20b6:	11 24       	eor	r1, r1
    20b8:	e0 5d       	subi	r30, 0xD0	; 208
    20ba:	f8 4f       	sbci	r31, 0xF8	; 248
    20bc:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    20be:	08 81       	ld	r16, Y
    20c0:	02 03       	mulsu	r16, r18
    20c2:	80 01       	movw	r16, r0
    20c4:	11 24       	eor	r1, r1
    20c6:	00 5d       	subi	r16, 0xD0	; 208
    20c8:	18 4f       	sbci	r17, 0xF8	; 248
    20ca:	f8 01       	movw	r30, r16
    20cc:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    20ce:	ce 01       	movw	r24, r28
    20d0:	0b 96       	adiw	r24, 0x0b	; 11
    20d2:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <_nrk_time_to_ticks_long>
    20d6:	f8 01       	movw	r30, r16
    20d8:	61 a3       	std	Z+33, r22	; 0x21
    20da:	72 a3       	std	Z+34, r23	; 0x22
    20dc:	83 a3       	std	Z+35, r24	; 0x23
    20de:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    20e0:	8b 85       	ldd	r24, Y+11	; 0x0b
    20e2:	9c 85       	ldd	r25, Y+12	; 0x0c
    20e4:	ad 85       	ldd	r26, Y+13	; 0x0d
    20e6:	be 85       	ldd	r27, Y+14	; 0x0e
    20e8:	88 33       	cpi	r24, 0x38	; 56
    20ea:	99 48       	sbci	r25, 0x89	; 137
    20ec:	a1 44       	sbci	r26, 0x41	; 65
    20ee:	b1 05       	cpc	r27, r1
    20f0:	20 f0       	brcs	.+8      	; 0x20fa <nrk_TCB_init+0xc4>
    20f2:	68 81       	ld	r22, Y
    20f4:	86 e1       	ldi	r24, 0x16	; 22
    20f6:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    20fa:	c8 80       	ld	r12, Y
    20fc:	dd 24       	eor	r13, r13
    20fe:	c7 fc       	sbrc	r12, 7
    2100:	d0 94       	com	r13
    2102:	ce 01       	movw	r24, r28
    2104:	4b 96       	adiw	r24, 0x1b	; 27
    2106:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <_nrk_time_to_ticks_long>
    210a:	1b e2       	ldi	r17, 0x2B	; 43
    210c:	1c 9d       	mul	r17, r12
    210e:	f0 01       	movw	r30, r0
    2110:	1d 9d       	mul	r17, r13
    2112:	f0 0d       	add	r31, r0
    2114:	11 24       	eor	r1, r1
    2116:	e0 5d       	subi	r30, 0xD0	; 208
    2118:	f8 4f       	sbci	r31, 0xF8	; 248
    211a:	65 8b       	std	Z+21, r22	; 0x15
    211c:	76 8b       	std	Z+22, r23	; 0x16
    211e:	87 8b       	std	Z+23, r24	; 0x17
    2120:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2122:	28 81       	ld	r18, Y
    2124:	21 03       	mulsu	r18, r17
    2126:	c0 01       	movw	r24, r0
    2128:	11 24       	eor	r1, r1
    212a:	9c 01       	movw	r18, r24
    212c:	20 5d       	subi	r18, 0xD0	; 208
    212e:	38 4f       	sbci	r19, 0xF8	; 248
    2130:	69 01       	movw	r12, r18
    2132:	f9 01       	movw	r30, r18
    2134:	45 89       	ldd	r20, Z+21	; 0x15
    2136:	56 89       	ldd	r21, Z+22	; 0x16
    2138:	67 89       	ldd	r22, Z+23	; 0x17
    213a:	70 8d       	ldd	r23, Z+24	; 0x18
    213c:	81 a1       	ldd	r24, Z+33	; 0x21
    213e:	92 a1       	ldd	r25, Z+34	; 0x22
    2140:	a3 a1       	ldd	r26, Z+35	; 0x23
    2142:	b4 a1       	ldd	r27, Z+36	; 0x24
    2144:	84 0f       	add	r24, r20
    2146:	95 1f       	adc	r25, r21
    2148:	a6 1f       	adc	r26, r22
    214a:	b7 1f       	adc	r27, r23
    214c:	81 8f       	std	Z+25, r24	; 0x19
    214e:	92 8f       	std	Z+26, r25	; 0x1a
    2150:	a3 8f       	std	Z+27, r26	; 0x1b
    2152:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    2154:	ce 01       	movw	r24, r28
    2156:	43 96       	adiw	r24, 0x13	; 19
    2158:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <_nrk_time_to_ticks_long>
    215c:	f6 01       	movw	r30, r12
    215e:	65 a3       	std	Z+37, r22	; 0x25
    2160:	76 a3       	std	Z+38, r23	; 0x26
    2162:	87 a3       	std	Z+39, r24	; 0x27
    2164:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2166:	28 81       	ld	r18, Y
    2168:	21 03       	mulsu	r18, r17
    216a:	f0 01       	movw	r30, r0
    216c:	11 24       	eor	r1, r1
    216e:	e0 5d       	subi	r30, 0xD0	; 208
    2170:	f8 4f       	sbci	r31, 0xF8	; 248
    2172:	85 a1       	ldd	r24, Z+37	; 0x25
    2174:	96 a1       	ldd	r25, Z+38	; 0x26
    2176:	a7 a1       	ldd	r26, Z+39	; 0x27
    2178:	b0 a5       	ldd	r27, Z+40	; 0x28
    217a:	85 8f       	std	Z+29, r24	; 0x1d
    217c:	96 8f       	std	Z+30, r25	; 0x1e
    217e:	a7 8f       	std	Z+31, r26	; 0x1f
    2180:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2182:	81 e0       	ldi	r24, 0x01	; 1
    2184:	90 e0       	ldi	r25, 0x00	; 0
    2186:	92 a7       	std	Z+42, r25	; 0x2a
    2188:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    218a:	f3 82       	std	Z+3, r15	; 0x03
    218c:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    218e:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2190:	df 91       	pop	r29
    2192:	cf 91       	pop	r28
    2194:	1f 91       	pop	r17
    2196:	0f 91       	pop	r16
    2198:	ff 90       	pop	r15
    219a:	ef 90       	pop	r14
    219c:	df 90       	pop	r13
    219e:	cf 90       	pop	r12
    21a0:	08 95       	ret

000021a2 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    21a2:	0c 94 31 20 	jmp	0x4062	; 0x4062 <_nrk_scheduler>

000021a6 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    21a6:	85 e6       	ldi	r24, 0x65	; 101
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	08 95       	ret

000021ac <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    21ac:	10 92 60 04 	sts	0x0460, r1
    21b0:	10 92 61 04 	sts	0x0461, r1
    21b4:	10 92 62 04 	sts	0x0462, r1
    21b8:	10 92 63 04 	sts	0x0463, r1
    _nrk_stats_sleep_time.nano_secs=0;
    21bc:	10 92 64 04 	sts	0x0464, r1
    21c0:	10 92 65 04 	sts	0x0465, r1
    21c4:	10 92 66 04 	sts	0x0466, r1
    21c8:	10 92 67 04 	sts	0x0467, r1
    21cc:	e3 e9       	ldi	r30, 0x93	; 147
    21ce:	f5 e0       	ldi	r31, 0x05	; 5
    21d0:	80 e0       	ldi	r24, 0x00	; 0
    21d2:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    21d4:	10 82       	st	Z, r1
    21d6:	11 82       	std	Z+1, r1	; 0x01
    21d8:	12 82       	std	Z+2, r1	; 0x02
    21da:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    21dc:	10 86       	std	Z+8, r1	; 0x08
    21de:	11 86       	std	Z+9, r1	; 0x09
    21e0:	12 86       	std	Z+10, r1	; 0x0a
    21e2:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    21e4:	14 82       	std	Z+4, r1	; 0x04
    21e6:	15 82       	std	Z+5, r1	; 0x05
    21e8:	16 82       	std	Z+6, r1	; 0x06
    21ea:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    21ec:	14 86       	std	Z+12, r1	; 0x0c
    21ee:	15 86       	std	Z+13, r1	; 0x0d
    21f0:	16 86       	std	Z+14, r1	; 0x0e
    21f2:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    21f4:	10 8a       	std	Z+16, r1	; 0x10
    21f6:	11 8a       	std	Z+17, r1	; 0x11
    21f8:	12 8a       	std	Z+18, r1	; 0x12
    21fa:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    21fc:	10 8e       	std	Z+24, r1	; 0x18
    21fe:	11 8e       	std	Z+25, r1	; 0x19
    2200:	12 8e       	std	Z+26, r1	; 0x1a
    2202:	13 8e       	std	Z+27, r1	; 0x1b
    2204:	dc 01       	movw	r26, r24
    2206:	ad 56       	subi	r26, 0x6D	; 109
    2208:	ba 4f       	sbci	r27, 0xFA	; 250
        cur_task_stats[i].violations=0;
    220a:	5c 96       	adiw	r26, 0x1c	; 28
    220c:	1c 92       	st	X, r1
    220e:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    2210:	5d 96       	adiw	r26, 0x1d	; 29
    2212:	1c 92       	st	X, r1
    2214:	7e 96       	adiw	r30, 0x1e	; 30
    2216:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2218:	86 39       	cpi	r24, 0x96	; 150
    221a:	91 05       	cpc	r25, r1
    221c:	d9 f6       	brne	.-74     	; 0x21d4 <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    221e:	08 95       	ret

00002220 <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    2220:	0f 93       	push	r16
    2222:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    2224:	e0 e6       	ldi	r30, 0x60	; 96
    2226:	f4 e0       	ldi	r31, 0x04	; 4
    2228:	a8 2f       	mov	r26, r24
    222a:	b0 e0       	ldi	r27, 0x00	; 0
    222c:	23 eb       	ldi	r18, 0xB3	; 179
    222e:	36 ee       	ldi	r19, 0xE6	; 230
    2230:	4e e0       	ldi	r20, 0x0E	; 14
    2232:	50 e0       	ldi	r21, 0x00	; 0
    2234:	0e 94 4e 2a 	call	0x549c	; 0x549c <__muluhisi3>
    2238:	04 81       	ldd	r16, Z+4	; 0x04
    223a:	15 81       	ldd	r17, Z+5	; 0x05
    223c:	26 81       	ldd	r18, Z+6	; 0x06
    223e:	37 81       	ldd	r19, Z+7	; 0x07
    2240:	dc 01       	movw	r26, r24
    2242:	cb 01       	movw	r24, r22
    2244:	80 0f       	add	r24, r16
    2246:	91 1f       	adc	r25, r17
    2248:	a2 1f       	adc	r26, r18
    224a:	b3 1f       	adc	r27, r19
    224c:	84 83       	std	Z+4, r24	; 0x04
    224e:	95 83       	std	Z+5, r25	; 0x05
    2250:	a6 83       	std	Z+6, r26	; 0x06
    2252:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    2254:	cf 01       	movw	r24, r30
}
    2256:	1f 91       	pop	r17
    2258:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    225a:	0c 94 76 1e 	jmp	0x3cec	; 0x3cec <nrk_time_compact_nanos>

0000225e <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    225e:	e0 e6       	ldi	r30, 0x60	; 96
    2260:	f4 e0       	ldi	r31, 0x04	; 4
    2262:	40 81       	ld	r20, Z
    2264:	51 81       	ldd	r21, Z+1	; 0x01
    2266:	62 81       	ldd	r22, Z+2	; 0x02
    2268:	73 81       	ldd	r23, Z+3	; 0x03
    226a:	dc 01       	movw	r26, r24
    226c:	4d 93       	st	X+, r20
    226e:	5d 93       	st	X+, r21
    2270:	6d 93       	st	X+, r22
    2272:	7c 93       	st	X, r23
    2274:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    2276:	44 81       	ldd	r20, Z+4	; 0x04
    2278:	55 81       	ldd	r21, Z+5	; 0x05
    227a:	66 81       	ldd	r22, Z+6	; 0x06
    227c:	77 81       	ldd	r23, Z+7	; 0x07
    227e:	fc 01       	movw	r30, r24
    2280:	44 83       	std	Z+4, r20	; 0x04
    2282:	55 83       	std	Z+5, r21	; 0x05
    2284:	66 83       	std	Z+6, r22	; 0x06
    2286:	77 83       	std	Z+7, r23	; 0x07
    2288:	08 95       	ret

0000228a <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    228a:	2e e1       	ldi	r18, 0x1E	; 30
    228c:	82 9f       	mul	r24, r18
    228e:	c0 01       	movw	r24, r0
    2290:	11 24       	eor	r1, r1
    2292:	fc 01       	movw	r30, r24
    2294:	ed 56       	subi	r30, 0x6D	; 109
    2296:	fa 4f       	sbci	r31, 0xFA	; 250
    2298:	85 8d       	ldd	r24, Z+29	; 0x1d
    229a:	81 30       	cpi	r24, 0x01	; 1
    229c:	39 f0       	breq	.+14     	; 0x22ac <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    229e:	84 8d       	ldd	r24, Z+28	; 0x1c
    22a0:	8f 5f       	subi	r24, 0xFF	; 255
    22a2:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    22a4:	8f 3f       	cpi	r24, 0xFF	; 255
    22a6:	11 f4       	brne	.+4      	; 0x22ac <_nrk_stats_add_violation+0x22>
    22a8:	81 e0       	ldi	r24, 0x01	; 1
    22aa:	85 8f       	std	Z+29, r24	; 0x1d
    22ac:	08 95       	ret

000022ae <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    22ae:	2e e1       	ldi	r18, 0x1E	; 30
    22b0:	82 9f       	mul	r24, r18
    22b2:	c0 01       	movw	r24, r0
    22b4:	11 24       	eor	r1, r1
    22b6:	fc 01       	movw	r30, r24
    22b8:	ed 56       	subi	r30, 0x6D	; 109
    22ba:	fa 4f       	sbci	r31, 0xFA	; 250
    22bc:	85 8d       	ldd	r24, Z+29	; 0x1d
    22be:	81 30       	cpi	r24, 0x01	; 1
    22c0:	b1 f0       	breq	.+44     	; 0x22ee <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    22c2:	14 8a       	std	Z+20, r1	; 0x14
    22c4:	15 8a       	std	Z+21, r1	; 0x15
    22c6:	16 8a       	std	Z+22, r1	; 0x16
    22c8:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    22ca:	80 89       	ldd	r24, Z+16	; 0x10
    22cc:	91 89       	ldd	r25, Z+17	; 0x11
    22ce:	a2 89       	ldd	r26, Z+18	; 0x12
    22d0:	b3 89       	ldd	r27, Z+19	; 0x13
    22d2:	01 96       	adiw	r24, 0x01	; 1
    22d4:	a1 1d       	adc	r26, r1
    22d6:	b1 1d       	adc	r27, r1
    22d8:	80 8b       	std	Z+16, r24	; 0x10
    22da:	91 8b       	std	Z+17, r25	; 0x11
    22dc:	a2 8b       	std	Z+18, r26	; 0x12
    22de:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    22e0:	8e 3f       	cpi	r24, 0xFE	; 254
    22e2:	9f 4f       	sbci	r25, 0xFF	; 255
    22e4:	af 4f       	sbci	r26, 0xFF	; 255
    22e6:	bf 4f       	sbci	r27, 0xFF	; 255
    22e8:	11 f4       	brne	.+4      	; 0x22ee <_nrk_stats_task_start+0x40>
    22ea:	81 e0       	ldi	r24, 0x01	; 1
    22ec:	85 8f       	std	Z+29, r24	; 0x1d
    22ee:	08 95       	ret

000022f0 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    22f0:	0f 93       	push	r16
    22f2:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    22f4:	2e e1       	ldi	r18, 0x1E	; 30
    22f6:	82 9f       	mul	r24, r18
    22f8:	c0 01       	movw	r24, r0
    22fa:	11 24       	eor	r1, r1
    22fc:	fc 01       	movw	r30, r24
    22fe:	ed 56       	subi	r30, 0x6D	; 109
    2300:	fa 4f       	sbci	r31, 0xFA	; 250
    2302:	85 8d       	ldd	r24, Z+29	; 0x1d
    2304:	81 30       	cpi	r24, 0x01	; 1
    2306:	71 f1       	breq	.+92     	; 0x2364 <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    2308:	80 8d       	ldd	r24, Z+24	; 0x18
    230a:	91 8d       	ldd	r25, Z+25	; 0x19
    230c:	a2 8d       	ldd	r26, Z+26	; 0x1a
    230e:	b3 8d       	ldd	r27, Z+27	; 0x1b
    2310:	01 96       	adiw	r24, 0x01	; 1
    2312:	a1 1d       	adc	r26, r1
    2314:	b1 1d       	adc	r27, r1
    2316:	80 8f       	std	Z+24, r24	; 0x18
    2318:	91 8f       	std	Z+25, r25	; 0x19
    231a:	a2 8f       	std	Z+26, r26	; 0x1a
    231c:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    231e:	46 2f       	mov	r20, r22
    2320:	50 e0       	ldi	r21, 0x00	; 0
    2322:	60 e0       	ldi	r22, 0x00	; 0
    2324:	70 e0       	ldi	r23, 0x00	; 0
    2326:	04 89       	ldd	r16, Z+20	; 0x14
    2328:	15 89       	ldd	r17, Z+21	; 0x15
    232a:	26 89       	ldd	r18, Z+22	; 0x16
    232c:	37 89       	ldd	r19, Z+23	; 0x17
    232e:	04 0f       	add	r16, r20
    2330:	15 1f       	adc	r17, r21
    2332:	26 1f       	adc	r18, r22
    2334:	37 1f       	adc	r19, r23
    2336:	04 8b       	std	Z+20, r16	; 0x14
    2338:	15 8b       	std	Z+21, r17	; 0x15
    233a:	26 8b       	std	Z+22, r18	; 0x16
    233c:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    233e:	00 81       	ld	r16, Z
    2340:	11 81       	ldd	r17, Z+1	; 0x01
    2342:	22 81       	ldd	r18, Z+2	; 0x02
    2344:	33 81       	ldd	r19, Z+3	; 0x03
    2346:	40 0f       	add	r20, r16
    2348:	51 1f       	adc	r21, r17
    234a:	62 1f       	adc	r22, r18
    234c:	73 1f       	adc	r23, r19
    234e:	40 83       	st	Z, r20
    2350:	51 83       	std	Z+1, r21	; 0x01
    2352:	62 83       	std	Z+2, r22	; 0x02
    2354:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2356:	8e 3f       	cpi	r24, 0xFE	; 254
    2358:	9f 4f       	sbci	r25, 0xFF	; 255
    235a:	af 4f       	sbci	r26, 0xFF	; 255
    235c:	bf 4f       	sbci	r27, 0xFF	; 255
    235e:	11 f4       	brne	.+4      	; 0x2364 <_nrk_stats_task_preempted+0x74>
    2360:	81 e0       	ldi	r24, 0x01	; 1
    2362:	85 8f       	std	Z+29, r24	; 0x1d
}
    2364:	1f 91       	pop	r17
    2366:	0f 91       	pop	r16
    2368:	08 95       	ret

0000236a <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    236a:	cf 92       	push	r12
    236c:	df 92       	push	r13
    236e:	ef 92       	push	r14
    2370:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    2372:	28 2f       	mov	r18, r24
    2374:	30 e0       	ldi	r19, 0x00	; 0
    2376:	9e e1       	ldi	r25, 0x1E	; 30
    2378:	89 9f       	mul	r24, r25
    237a:	f0 01       	movw	r30, r0
    237c:	11 24       	eor	r1, r1
    237e:	ed 56       	subi	r30, 0x6D	; 109
    2380:	fa 4f       	sbci	r31, 0xFA	; 250
    2382:	85 8d       	ldd	r24, Z+29	; 0x1d
    2384:	81 30       	cpi	r24, 0x01	; 1
    2386:	09 f4       	brne	.+2      	; 0x238a <_nrk_stats_task_suspend+0x20>
    2388:	4b c0       	rjmp	.+150    	; 0x2420 <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    238a:	46 2f       	mov	r20, r22
    238c:	50 e0       	ldi	r21, 0x00	; 0
    238e:	60 e0       	ldi	r22, 0x00	; 0
    2390:	70 e0       	ldi	r23, 0x00	; 0
    2392:	84 89       	ldd	r24, Z+20	; 0x14
    2394:	95 89       	ldd	r25, Z+21	; 0x15
    2396:	a6 89       	ldd	r26, Z+22	; 0x16
    2398:	b7 89       	ldd	r27, Z+23	; 0x17
    239a:	84 0f       	add	r24, r20
    239c:	95 1f       	adc	r25, r21
    239e:	a6 1f       	adc	r26, r22
    23a0:	b7 1f       	adc	r27, r23
    23a2:	84 87       	std	Z+12, r24	; 0x0c
    23a4:	95 87       	std	Z+13, r25	; 0x0d
    23a6:	a6 87       	std	Z+14, r26	; 0x0e
    23a8:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    23aa:	c0 80       	ld	r12, Z
    23ac:	d1 80       	ldd	r13, Z+1	; 0x01
    23ae:	e2 80       	ldd	r14, Z+2	; 0x02
    23b0:	f3 80       	ldd	r15, Z+3	; 0x03
    23b2:	4c 0d       	add	r20, r12
    23b4:	5d 1d       	adc	r21, r13
    23b6:	6e 1d       	adc	r22, r14
    23b8:	7f 1d       	adc	r23, r15
    23ba:	40 83       	st	Z, r20
    23bc:	51 83       	std	Z+1, r21	; 0x01
    23be:	62 83       	std	Z+2, r22	; 0x02
    23c0:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    23c2:	44 81       	ldd	r20, Z+4	; 0x04
    23c4:	55 81       	ldd	r21, Z+5	; 0x05
    23c6:	66 81       	ldd	r22, Z+6	; 0x06
    23c8:	77 81       	ldd	r23, Z+7	; 0x07
    23ca:	41 15       	cp	r20, r1
    23cc:	51 05       	cpc	r21, r1
    23ce:	61 05       	cpc	r22, r1
    23d0:	71 05       	cpc	r23, r1
    23d2:	29 f0       	breq	.+10     	; 0x23de <_nrk_stats_task_suspend+0x74>
    23d4:	84 17       	cp	r24, r20
    23d6:	95 07       	cpc	r25, r21
    23d8:	a6 07       	cpc	r26, r22
    23da:	b7 07       	cpc	r27, r23
    23dc:	60 f4       	brcc	.+24     	; 0x23f6 <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    23de:	4e e1       	ldi	r20, 0x1E	; 30
    23e0:	42 9f       	mul	r20, r18
    23e2:	f0 01       	movw	r30, r0
    23e4:	43 9f       	mul	r20, r19
    23e6:	f0 0d       	add	r31, r0
    23e8:	11 24       	eor	r1, r1
    23ea:	ed 56       	subi	r30, 0x6D	; 109
    23ec:	fa 4f       	sbci	r31, 0xFA	; 250
    23ee:	84 83       	std	Z+4, r24	; 0x04
    23f0:	95 83       	std	Z+5, r25	; 0x05
    23f2:	a6 83       	std	Z+6, r26	; 0x06
    23f4:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    23f6:	4e e1       	ldi	r20, 0x1E	; 30
    23f8:	42 9f       	mul	r20, r18
    23fa:	f0 01       	movw	r30, r0
    23fc:	43 9f       	mul	r20, r19
    23fe:	f0 0d       	add	r31, r0
    2400:	11 24       	eor	r1, r1
    2402:	ed 56       	subi	r30, 0x6D	; 109
    2404:	fa 4f       	sbci	r31, 0xFA	; 250
    2406:	40 85       	ldd	r20, Z+8	; 0x08
    2408:	51 85       	ldd	r21, Z+9	; 0x09
    240a:	62 85       	ldd	r22, Z+10	; 0x0a
    240c:	73 85       	ldd	r23, Z+11	; 0x0b
    240e:	48 17       	cp	r20, r24
    2410:	59 07       	cpc	r21, r25
    2412:	6a 07       	cpc	r22, r26
    2414:	7b 07       	cpc	r23, r27
    2416:	20 f4       	brcc	.+8      	; 0x2420 <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    2418:	80 87       	std	Z+8, r24	; 0x08
    241a:	91 87       	std	Z+9, r25	; 0x09
    241c:	a2 87       	std	Z+10, r26	; 0x0a
    241e:	b3 87       	std	Z+11, r27	; 0x0b

}
    2420:	ff 90       	pop	r15
    2422:	ef 90       	pop	r14
    2424:	df 90       	pop	r13
    2426:	cf 90       	pop	r12
    2428:	08 95       	ret

0000242a <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    242a:	8f 92       	push	r8
    242c:	9f 92       	push	r9
    242e:	af 92       	push	r10
    2430:	bf 92       	push	r11
    2432:	cf 92       	push	r12
    2434:	df 92       	push	r13
    2436:	ef 92       	push	r14
    2438:	ff 92       	push	r15
    243a:	0f 93       	push	r16
    243c:	1f 93       	push	r17
    243e:	cf 93       	push	r28
    2440:	df 93       	push	r29
    2442:	cd b7       	in	r28, 0x3d	; 61
    2444:	de b7       	in	r29, 0x3e	; 62
    2446:	28 97       	sbiw	r28, 0x08	; 8
    2448:	0f b6       	in	r0, 0x3f	; 63
    244a:	f8 94       	cli
    244c:	de bf       	out	0x3e, r29	; 62
    244e:	0f be       	out	0x3f, r0	; 63
    2450:	cd bf       	out	0x3d, r28	; 61
    2452:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    2454:	85 e9       	ldi	r24, 0x95	; 149
    2456:	92 e0       	ldi	r25, 0x02	; 2
    2458:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
    printf( "%d",pid );
    245c:	a1 2e       	mov	r10, r17
    245e:	b1 2c       	mov	r11, r1
    2460:	1f 92       	push	r1
    2462:	1f 93       	push	r17
    2464:	88 e3       	ldi	r24, 0x38	; 56
    2466:	93 e0       	ldi	r25, 0x03	; 3
    2468:	9f 93       	push	r25
    246a:	8f 93       	push	r24
    246c:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    2470:	0f 90       	pop	r0
    2472:	0f 90       	pop	r0
    2474:	0f 90       	pop	r0
    2476:	0f 90       	pop	r0
    2478:	11 11       	cpse	r17, r1
    247a:	52 c0       	rjmp	.+164    	; 0x2520 <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    247c:	8a e7       	ldi	r24, 0x7A	; 122
    247e:	92 e0       	ldi	r25, 0x02	; 2
    2480:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
        nrk_time_get(&t);
    2484:	ce 01       	movw	r24, r28
    2486:	01 96       	adiw	r24, 0x01	; 1
    2488:	0e 94 8d 1d 	call	0x3b1a	; 0x3b1a <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    248c:	6d 81       	ldd	r22, Y+5	; 0x05
    248e:	7e 81       	ldd	r23, Y+6	; 0x06
    2490:	8f 81       	ldd	r24, Y+7	; 0x07
    2492:	98 85       	ldd	r25, Y+8	; 0x08
    2494:	e0 e4       	ldi	r30, 0x40	; 64
    2496:	ce 2e       	mov	r12, r30
    2498:	e2 e4       	ldi	r30, 0x42	; 66
    249a:	de 2e       	mov	r13, r30
    249c:	ef e0       	ldi	r30, 0x0F	; 15
    249e:	ee 2e       	mov	r14, r30
    24a0:	f1 2c       	mov	r15, r1
    24a2:	a7 01       	movw	r20, r14
    24a4:	96 01       	movw	r18, r12
    24a6:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    24aa:	5f 93       	push	r21
    24ac:	4f 93       	push	r20
    24ae:	3f 93       	push	r19
    24b0:	2f 93       	push	r18
    24b2:	8c 81       	ldd	r24, Y+4	; 0x04
    24b4:	8f 93       	push	r24
    24b6:	8b 81       	ldd	r24, Y+3	; 0x03
    24b8:	8f 93       	push	r24
    24ba:	8a 81       	ldd	r24, Y+2	; 0x02
    24bc:	8f 93       	push	r24
    24be:	89 81       	ldd	r24, Y+1	; 0x01
    24c0:	8f 93       	push	r24
    24c2:	0b e3       	ldi	r16, 0x3B	; 59
    24c4:	13 e0       	ldi	r17, 0x03	; 3
    24c6:	1f 93       	push	r17
    24c8:	0f 93       	push	r16
    24ca:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    24ce:	89 e5       	ldi	r24, 0x59	; 89
    24d0:	92 e0       	ldi	r25, 0x02	; 2
    24d2:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    24d6:	60 91 64 04 	lds	r22, 0x0464
    24da:	70 91 65 04 	lds	r23, 0x0465
    24de:	80 91 66 04 	lds	r24, 0x0466
    24e2:	90 91 67 04 	lds	r25, 0x0467
    24e6:	a7 01       	movw	r20, r14
    24e8:	96 01       	movw	r18, r12
    24ea:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    24ee:	5f 93       	push	r21
    24f0:	4f 93       	push	r20
    24f2:	3f 93       	push	r19
    24f4:	2f 93       	push	r18
    24f6:	80 91 63 04 	lds	r24, 0x0463
    24fa:	8f 93       	push	r24
    24fc:	80 91 62 04 	lds	r24, 0x0462
    2500:	8f 93       	push	r24
    2502:	80 91 61 04 	lds	r24, 0x0461
    2506:	8f 93       	push	r24
    2508:	80 91 60 04 	lds	r24, 0x0460
    250c:	8f 93       	push	r24
    250e:	1f 93       	push	r17
    2510:	0f 93       	push	r16
    2512:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    2516:	0f b6       	in	r0, 0x3f	; 63
    2518:	f8 94       	cli
    251a:	de bf       	out	0x3e, r29	; 62
    251c:	0f be       	out	0x3f, r0	; 63
    251e:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    2520:	88 e4       	ldi	r24, 0x48	; 72
    2522:	92 e0       	ldi	r25, 0x02	; 2
    2524:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    2528:	8e e1       	ldi	r24, 0x1E	; 30
    252a:	8a 9d       	mul	r24, r10
    252c:	80 01       	movw	r16, r0
    252e:	8b 9d       	mul	r24, r11
    2530:	10 0d       	add	r17, r0
    2532:	11 24       	eor	r1, r1
    2534:	0d 56       	subi	r16, 0x6D	; 109
    2536:	1a 4f       	sbci	r17, 0xFA	; 250
    2538:	f8 01       	movw	r30, r16
    253a:	60 81       	ld	r22, Z
    253c:	71 81       	ldd	r23, Z+1	; 0x01
    253e:	82 81       	ldd	r24, Z+2	; 0x02
    2540:	93 81       	ldd	r25, Z+3	; 0x03
    2542:	0e 94 72 1f 	call	0x3ee4	; 0x3ee4 <_nrk_ticks_to_time>
    2546:	29 83       	std	Y+1, r18	; 0x01
    2548:	3a 83       	std	Y+2, r19	; 0x02
    254a:	4b 83       	std	Y+3, r20	; 0x03
    254c:	5c 83       	std	Y+4, r21	; 0x04
    254e:	6d 83       	std	Y+5, r22	; 0x05
    2550:	7e 83       	std	Y+6, r23	; 0x06
    2552:	8f 83       	std	Y+7, r24	; 0x07
    2554:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    2556:	6d 81       	ldd	r22, Y+5	; 0x05
    2558:	7e 81       	ldd	r23, Y+6	; 0x06
    255a:	8f 81       	ldd	r24, Y+7	; 0x07
    255c:	98 85       	ldd	r25, Y+8	; 0x08
    255e:	20 e4       	ldi	r18, 0x40	; 64
    2560:	82 2e       	mov	r8, r18
    2562:	22 e4       	ldi	r18, 0x42	; 66
    2564:	92 2e       	mov	r9, r18
    2566:	2f e0       	ldi	r18, 0x0F	; 15
    2568:	a2 2e       	mov	r10, r18
    256a:	b1 2c       	mov	r11, r1
    256c:	a5 01       	movw	r20, r10
    256e:	94 01       	movw	r18, r8
    2570:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    2574:	5f 93       	push	r21
    2576:	4f 93       	push	r20
    2578:	3f 93       	push	r19
    257a:	2f 93       	push	r18
    257c:	8c 81       	ldd	r24, Y+4	; 0x04
    257e:	8f 93       	push	r24
    2580:	8b 81       	ldd	r24, Y+3	; 0x03
    2582:	8f 93       	push	r24
    2584:	8a 81       	ldd	r24, Y+2	; 0x02
    2586:	8f 93       	push	r24
    2588:	89 81       	ldd	r24, Y+1	; 0x01
    258a:	8f 93       	push	r24
    258c:	3b e3       	ldi	r19, 0x3B	; 59
    258e:	e3 2e       	mov	r14, r19
    2590:	33 e0       	ldi	r19, 0x03	; 3
    2592:	f3 2e       	mov	r15, r19
    2594:	ff 92       	push	r15
    2596:	ef 92       	push	r14
    2598:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    259c:	8d e2       	ldi	r24, 0x2D	; 45
    259e:	92 e0       	ldi	r25, 0x02	; 2
    25a0:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    25a4:	f8 01       	movw	r30, r16
    25a6:	64 81       	ldd	r22, Z+4	; 0x04
    25a8:	75 81       	ldd	r23, Z+5	; 0x05
    25aa:	86 81       	ldd	r24, Z+6	; 0x06
    25ac:	97 81       	ldd	r25, Z+7	; 0x07
    25ae:	0e 94 72 1f 	call	0x3ee4	; 0x3ee4 <_nrk_ticks_to_time>
    25b2:	29 83       	std	Y+1, r18	; 0x01
    25b4:	3a 83       	std	Y+2, r19	; 0x02
    25b6:	4b 83       	std	Y+3, r20	; 0x03
    25b8:	5c 83       	std	Y+4, r21	; 0x04
    25ba:	6d 83       	std	Y+5, r22	; 0x05
    25bc:	7e 83       	std	Y+6, r23	; 0x06
    25be:	8f 83       	std	Y+7, r24	; 0x07
    25c0:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    25c2:	6d 81       	ldd	r22, Y+5	; 0x05
    25c4:	7e 81       	ldd	r23, Y+6	; 0x06
    25c6:	8f 81       	ldd	r24, Y+7	; 0x07
    25c8:	98 85       	ldd	r25, Y+8	; 0x08
    25ca:	a5 01       	movw	r20, r10
    25cc:	94 01       	movw	r18, r8
    25ce:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    25d2:	5f 93       	push	r21
    25d4:	4f 93       	push	r20
    25d6:	3f 93       	push	r19
    25d8:	2f 93       	push	r18
    25da:	8c 81       	ldd	r24, Y+4	; 0x04
    25dc:	8f 93       	push	r24
    25de:	8b 81       	ldd	r24, Y+3	; 0x03
    25e0:	8f 93       	push	r24
    25e2:	8a 81       	ldd	r24, Y+2	; 0x02
    25e4:	8f 93       	push	r24
    25e6:	89 81       	ldd	r24, Y+1	; 0x01
    25e8:	8f 93       	push	r24
    25ea:	4b e4       	ldi	r20, 0x4B	; 75
    25ec:	c4 2e       	mov	r12, r20
    25ee:	43 e0       	ldi	r20, 0x03	; 3
    25f0:	d4 2e       	mov	r13, r20
    25f2:	df 92       	push	r13
    25f4:	cf 92       	push	r12
    25f6:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    25fa:	f8 01       	movw	r30, r16
    25fc:	64 85       	ldd	r22, Z+12	; 0x0c
    25fe:	75 85       	ldd	r23, Z+13	; 0x0d
    2600:	86 85       	ldd	r24, Z+14	; 0x0e
    2602:	97 85       	ldd	r25, Z+15	; 0x0f
    2604:	0e 94 72 1f 	call	0x3ee4	; 0x3ee4 <_nrk_ticks_to_time>
    2608:	29 83       	std	Y+1, r18	; 0x01
    260a:	3a 83       	std	Y+2, r19	; 0x02
    260c:	4b 83       	std	Y+3, r20	; 0x03
    260e:	5c 83       	std	Y+4, r21	; 0x04
    2610:	6d 83       	std	Y+5, r22	; 0x05
    2612:	7e 83       	std	Y+6, r23	; 0x06
    2614:	8f 83       	std	Y+7, r24	; 0x07
    2616:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    2618:	6d 81       	ldd	r22, Y+5	; 0x05
    261a:	7e 81       	ldd	r23, Y+6	; 0x06
    261c:	8f 81       	ldd	r24, Y+7	; 0x07
    261e:	98 85       	ldd	r25, Y+8	; 0x08
    2620:	a5 01       	movw	r20, r10
    2622:	94 01       	movw	r18, r8
    2624:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    2628:	5f 93       	push	r21
    262a:	4f 93       	push	r20
    262c:	3f 93       	push	r19
    262e:	2f 93       	push	r18
    2630:	8c 81       	ldd	r24, Y+4	; 0x04
    2632:	8f 93       	push	r24
    2634:	8b 81       	ldd	r24, Y+3	; 0x03
    2636:	8f 93       	push	r24
    2638:	8a 81       	ldd	r24, Y+2	; 0x02
    263a:	8f 93       	push	r24
    263c:	89 81       	ldd	r24, Y+1	; 0x01
    263e:	8f 93       	push	r24
    2640:	df 92       	push	r13
    2642:	cf 92       	push	r12
    2644:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    2648:	f8 01       	movw	r30, r16
    264a:	60 85       	ldd	r22, Z+8	; 0x08
    264c:	71 85       	ldd	r23, Z+9	; 0x09
    264e:	82 85       	ldd	r24, Z+10	; 0x0a
    2650:	93 85       	ldd	r25, Z+11	; 0x0b
    2652:	0e 94 72 1f 	call	0x3ee4	; 0x3ee4 <_nrk_ticks_to_time>
    2656:	29 83       	std	Y+1, r18	; 0x01
    2658:	3a 83       	std	Y+2, r19	; 0x02
    265a:	4b 83       	std	Y+3, r20	; 0x03
    265c:	5c 83       	std	Y+4, r21	; 0x04
    265e:	6d 83       	std	Y+5, r22	; 0x05
    2660:	7e 83       	std	Y+6, r23	; 0x06
    2662:	8f 83       	std	Y+7, r24	; 0x07
    2664:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    2666:	6d 81       	ldd	r22, Y+5	; 0x05
    2668:	7e 81       	ldd	r23, Y+6	; 0x06
    266a:	8f 81       	ldd	r24, Y+7	; 0x07
    266c:	98 85       	ldd	r25, Y+8	; 0x08
    266e:	a5 01       	movw	r20, r10
    2670:	94 01       	movw	r18, r8
    2672:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    2676:	5f 93       	push	r21
    2678:	4f 93       	push	r20
    267a:	3f 93       	push	r19
    267c:	2f 93       	push	r18
    267e:	8c 81       	ldd	r24, Y+4	; 0x04
    2680:	8f 93       	push	r24
    2682:	8b 81       	ldd	r24, Y+3	; 0x03
    2684:	8f 93       	push	r24
    2686:	8a 81       	ldd	r24, Y+2	; 0x02
    2688:	8f 93       	push	r24
    268a:	89 81       	ldd	r24, Y+1	; 0x01
    268c:	8f 93       	push	r24
    268e:	ff 92       	push	r15
    2690:	ef 92       	push	r14
    2692:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    2696:	0f b6       	in	r0, 0x3f	; 63
    2698:	f8 94       	cli
    269a:	de bf       	out	0x3e, r29	; 62
    269c:	0f be       	out	0x3f, r0	; 63
    269e:	cd bf       	out	0x3d, r28	; 61
    26a0:	8d e1       	ldi	r24, 0x1D	; 29
    26a2:	92 e0       	ldi	r25, 0x02	; 2
    26a4:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    26a8:	f8 01       	movw	r30, r16
    26aa:	70 96       	adiw	r30, 0x10	; 16
    26ac:	83 81       	ldd	r24, Z+3	; 0x03
    26ae:	8f 93       	push	r24
    26b0:	82 81       	ldd	r24, Z+2	; 0x02
    26b2:	8f 93       	push	r24
    26b4:	81 81       	ldd	r24, Z+1	; 0x01
    26b6:	8f 93       	push	r24
    26b8:	f8 01       	movw	r30, r16
    26ba:	80 89       	ldd	r24, Z+16	; 0x10
    26bc:	8f 93       	push	r24
    26be:	5d e5       	ldi	r21, 0x5D	; 93
    26c0:	e5 2e       	mov	r14, r21
    26c2:	53 e0       	ldi	r21, 0x03	; 3
    26c4:	f5 2e       	mov	r15, r21
    26c6:	ff 92       	push	r15
    26c8:	ef 92       	push	r14
    26ca:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    26ce:	8a e0       	ldi	r24, 0x0A	; 10
    26d0:	92 e0       	ldi	r25, 0x02	; 2
    26d2:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    26d6:	f8 01       	movw	r30, r16
    26d8:	78 96       	adiw	r30, 0x18	; 24
    26da:	83 81       	ldd	r24, Z+3	; 0x03
    26dc:	8f 93       	push	r24
    26de:	82 81       	ldd	r24, Z+2	; 0x02
    26e0:	8f 93       	push	r24
    26e2:	81 81       	ldd	r24, Z+1	; 0x01
    26e4:	8f 93       	push	r24
    26e6:	f8 01       	movw	r30, r16
    26e8:	80 8d       	ldd	r24, Z+24	; 0x18
    26ea:	8f 93       	push	r24
    26ec:	ff 92       	push	r15
    26ee:	ef 92       	push	r14
    26f0:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    26f4:	81 ef       	ldi	r24, 0xF1	; 241
    26f6:	91 e0       	ldi	r25, 0x01	; 1
    26f8:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    26fc:	f8 01       	movw	r30, r16
    26fe:	84 8d       	ldd	r24, Z+28	; 0x1c
    2700:	1f 92       	push	r1
    2702:	8f 93       	push	r24
    2704:	61 e6       	ldi	r22, 0x61	; 97
    2706:	e6 2e       	mov	r14, r22
    2708:	63 e0       	ldi	r22, 0x03	; 3
    270a:	f6 2e       	mov	r15, r22
    270c:	ff 92       	push	r15
    270e:	ef 92       	push	r14
    2710:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    2714:	84 ed       	ldi	r24, 0xD4	; 212
    2716:	91 e0       	ldi	r25, 0x01	; 1
    2718:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    271c:	f8 01       	movw	r30, r16
    271e:	85 8d       	ldd	r24, Z+29	; 0x1d
    2720:	1f 92       	push	r1
    2722:	8f 93       	push	r24
    2724:	ff 92       	push	r15
    2726:	ef 92       	push	r14
    2728:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    nrk_kprintf( PSTR("\r\n") );
    272c:	81 ed       	ldi	r24, 0xD1	; 209
    272e:	91 e0       	ldi	r25, 0x01	; 1
    2730:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
    2734:	0f b6       	in	r0, 0x3f	; 63
    2736:	f8 94       	cli
    2738:	de bf       	out	0x3e, r29	; 62
    273a:	0f be       	out	0x3f, r0	; 63
    273c:	cd bf       	out	0x3d, r28	; 61

}
    273e:	28 96       	adiw	r28, 0x08	; 8
    2740:	0f b6       	in	r0, 0x3f	; 63
    2742:	f8 94       	cli
    2744:	de bf       	out	0x3e, r29	; 62
    2746:	0f be       	out	0x3f, r0	; 63
    2748:	cd bf       	out	0x3d, r28	; 61
    274a:	df 91       	pop	r29
    274c:	cf 91       	pop	r28
    274e:	1f 91       	pop	r17
    2750:	0f 91       	pop	r16
    2752:	ff 90       	pop	r15
    2754:	ef 90       	pop	r14
    2756:	df 90       	pop	r13
    2758:	cf 90       	pop	r12
    275a:	bf 90       	pop	r11
    275c:	af 90       	pop	r10
    275e:	9f 90       	pop	r9
    2760:	8f 90       	pop	r8
    2762:	08 95       	ret

00002764 <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    2764:	cf 93       	push	r28
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    2766:	84 eb       	ldi	r24, 0xB4	; 180
    2768:	91 e0       	ldi	r25, 0x01	; 1
    276a:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
    276e:	c0 e0       	ldi	r28, 0x00	; 0
        nrk_stats_display_pid(i);
    2770:	8c 2f       	mov	r24, r28
    2772:	0e 94 15 12 	call	0x242a	; 0x242a <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2776:	cf 5f       	subi	r28, 0xFF	; 255
    2778:	c5 30       	cpi	r28, 0x05	; 5
    277a:	d1 f7       	brne	.-12     	; 0x2770 <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    277c:	cf 91       	pop	r28
    277e:	08 95       	ret

00002780 <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    2780:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    2782:	85 30       	cpi	r24, 0x05	; 5
    2784:	08 f0       	brcs	.+2      	; 0x2788 <nrk_stats_get+0x8>
    2786:	54 c0       	rjmp	.+168    	; 0x2830 <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    2788:	9e e1       	ldi	r25, 0x1E	; 30
    278a:	89 9f       	mul	r24, r25
    278c:	f0 01       	movw	r30, r0
    278e:	11 24       	eor	r1, r1
    2790:	ed 56       	subi	r30, 0x6D	; 109
    2792:	fa 4f       	sbci	r31, 0xFA	; 250
    2794:	40 81       	ld	r20, Z
    2796:	51 81       	ldd	r21, Z+1	; 0x01
    2798:	62 81       	ldd	r22, Z+2	; 0x02
    279a:	73 81       	ldd	r23, Z+3	; 0x03
    279c:	4d 93       	st	X+, r20
    279e:	5d 93       	st	X+, r21
    27a0:	6d 93       	st	X+, r22
    27a2:	7c 93       	st	X, r23
    27a4:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    27a6:	44 81       	ldd	r20, Z+4	; 0x04
    27a8:	55 81       	ldd	r21, Z+5	; 0x05
    27aa:	66 81       	ldd	r22, Z+6	; 0x06
    27ac:	77 81       	ldd	r23, Z+7	; 0x07
    27ae:	14 96       	adiw	r26, 0x04	; 4
    27b0:	4d 93       	st	X+, r20
    27b2:	5d 93       	st	X+, r21
    27b4:	6d 93       	st	X+, r22
    27b6:	7c 93       	st	X, r23
    27b8:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    27ba:	40 85       	ldd	r20, Z+8	; 0x08
    27bc:	51 85       	ldd	r21, Z+9	; 0x09
    27be:	62 85       	ldd	r22, Z+10	; 0x0a
    27c0:	73 85       	ldd	r23, Z+11	; 0x0b
    27c2:	18 96       	adiw	r26, 0x08	; 8
    27c4:	4d 93       	st	X+, r20
    27c6:	5d 93       	st	X+, r21
    27c8:	6d 93       	st	X+, r22
    27ca:	7c 93       	st	X, r23
    27cc:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    27ce:	44 85       	ldd	r20, Z+12	; 0x0c
    27d0:	55 85       	ldd	r21, Z+13	; 0x0d
    27d2:	66 85       	ldd	r22, Z+14	; 0x0e
    27d4:	77 85       	ldd	r23, Z+15	; 0x0f
    27d6:	1c 96       	adiw	r26, 0x0c	; 12
    27d8:	4d 93       	st	X+, r20
    27da:	5d 93       	st	X+, r21
    27dc:	6d 93       	st	X+, r22
    27de:	7c 93       	st	X, r23
    27e0:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    27e2:	40 89       	ldd	r20, Z+16	; 0x10
    27e4:	51 89       	ldd	r21, Z+17	; 0x11
    27e6:	62 89       	ldd	r22, Z+18	; 0x12
    27e8:	73 89       	ldd	r23, Z+19	; 0x13
    27ea:	50 96       	adiw	r26, 0x10	; 16
    27ec:	4d 93       	st	X+, r20
    27ee:	5d 93       	st	X+, r21
    27f0:	6d 93       	st	X+, r22
    27f2:	7c 93       	st	X, r23
    27f4:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    27f6:	44 89       	ldd	r20, Z+20	; 0x14
    27f8:	55 89       	ldd	r21, Z+21	; 0x15
    27fa:	66 89       	ldd	r22, Z+22	; 0x16
    27fc:	77 89       	ldd	r23, Z+23	; 0x17
    27fe:	54 96       	adiw	r26, 0x14	; 20
    2800:	4d 93       	st	X+, r20
    2802:	5d 93       	st	X+, r21
    2804:	6d 93       	st	X+, r22
    2806:	7c 93       	st	X, r23
    2808:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    280a:	40 8d       	ldd	r20, Z+24	; 0x18
    280c:	51 8d       	ldd	r21, Z+25	; 0x19
    280e:	62 8d       	ldd	r22, Z+26	; 0x1a
    2810:	73 8d       	ldd	r23, Z+27	; 0x1b
    2812:	58 96       	adiw	r26, 0x18	; 24
    2814:	4d 93       	st	X+, r20
    2816:	5d 93       	st	X+, r21
    2818:	6d 93       	st	X+, r22
    281a:	7c 93       	st	X, r23
    281c:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    281e:	84 8d       	ldd	r24, Z+28	; 0x1c
    2820:	5c 96       	adiw	r26, 0x1c	; 28
    2822:	8c 93       	st	X, r24
    2824:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    2826:	85 8d       	ldd	r24, Z+29	; 0x1d
    2828:	5d 96       	adiw	r26, 0x1d	; 29
    282a:	8c 93       	st	X, r24

    return NRK_OK;
    282c:	81 e0       	ldi	r24, 0x01	; 1
    282e:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    2830:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    2832:	08 95       	ret

00002834 <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2834:	e0 91 1d 08 	lds	r30, 0x081D
    2838:	f0 91 1e 08 	lds	r31, 0x081E
    283c:	84 87       	std	Z+12, r24	; 0x0c
    283e:	08 95       	ret

00002840 <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2840:	e0 91 1d 08 	lds	r30, 0x081D
    2844:	f0 91 1e 08 	lds	r31, 0x081E
}
    2848:	84 85       	ldd	r24, Z+12	; 0x0c
    284a:	08 95       	ret

0000284c <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    284c:	cf 93       	push	r28
    284e:	df 93       	push	r29
    2850:	d8 2f       	mov	r29, r24
    2852:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    2854:	80 e0       	ldi	r24, 0x00	; 0
    2856:	92 e0       	ldi	r25, 0x02	; 2
    2858:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <nrk_eeprom_read_byte>
    error_cnt++;
    285c:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    285e:	8f 3f       	cpi	r24, 0xFF	; 255
    2860:	19 f0       	breq	.+6      	; 0x2868 <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    2862:	80 93 b8 03 	sts	0x03B8, r24
    2866:	02 c0       	rjmp	.+4      	; 0x286c <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    2868:	10 92 b8 03 	sts	0x03B8, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    286c:	20 91 b8 03 	lds	r18, 0x03B8
    2870:	36 e0       	ldi	r19, 0x06	; 6
    2872:	23 9f       	mul	r18, r19
    2874:	c0 01       	movw	r24, r0
    2876:	11 24       	eor	r1, r1
    2878:	6d 2f       	mov	r22, r29
    287a:	8f 5f       	subi	r24, 0xFF	; 255
    287c:	9d 4f       	sbci	r25, 0xFD	; 253
    287e:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    2882:	80 91 b8 03 	lds	r24, 0x03B8
    2886:	46 e0       	ldi	r20, 0x06	; 6
    2888:	84 9f       	mul	r24, r20
    288a:	c0 01       	movw	r24, r0
    288c:	11 24       	eor	r1, r1
    288e:	6c 2f       	mov	r22, r28
    2890:	8e 5f       	subi	r24, 0xFE	; 254
    2892:	9d 4f       	sbci	r25, 0xFD	; 253
    2894:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    2898:	20 91 b8 03 	lds	r18, 0x03B8
    289c:	40 91 14 08 	lds	r20, 0x0814
    28a0:	50 91 15 08 	lds	r21, 0x0815
    28a4:	60 91 16 08 	lds	r22, 0x0816
    28a8:	70 91 17 08 	lds	r23, 0x0817
    28ac:	67 2f       	mov	r22, r23
    28ae:	77 27       	eor	r23, r23
    28b0:	88 27       	eor	r24, r24
    28b2:	99 27       	eor	r25, r25
    28b4:	46 e0       	ldi	r20, 0x06	; 6
    28b6:	24 9f       	mul	r18, r20
    28b8:	90 01       	movw	r18, r0
    28ba:	11 24       	eor	r1, r1
    28bc:	c9 01       	movw	r24, r18
    28be:	8d 5f       	subi	r24, 0xFD	; 253
    28c0:	9d 4f       	sbci	r25, 0xFD	; 253
    28c2:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    28c6:	20 91 b8 03 	lds	r18, 0x03B8
    28ca:	40 91 14 08 	lds	r20, 0x0814
    28ce:	50 91 15 08 	lds	r21, 0x0815
    28d2:	60 91 16 08 	lds	r22, 0x0816
    28d6:	70 91 17 08 	lds	r23, 0x0817
    28da:	88 27       	eor	r24, r24
    28dc:	99 27       	eor	r25, r25
    28de:	46 e0       	ldi	r20, 0x06	; 6
    28e0:	24 9f       	mul	r18, r20
    28e2:	90 01       	movw	r18, r0
    28e4:	11 24       	eor	r1, r1
    28e6:	c9 01       	movw	r24, r18
    28e8:	8c 5f       	subi	r24, 0xFC	; 252
    28ea:	9d 4f       	sbci	r25, 0xFD	; 253
    28ec:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    28f0:	20 91 b8 03 	lds	r18, 0x03B8
    28f4:	40 91 14 08 	lds	r20, 0x0814
    28f8:	50 91 15 08 	lds	r21, 0x0815
    28fc:	60 91 16 08 	lds	r22, 0x0816
    2900:	70 91 17 08 	lds	r23, 0x0817
    2904:	99 27       	eor	r25, r25
    2906:	87 2f       	mov	r24, r23
    2908:	76 2f       	mov	r23, r22
    290a:	65 2f       	mov	r22, r21
    290c:	46 e0       	ldi	r20, 0x06	; 6
    290e:	24 9f       	mul	r18, r20
    2910:	90 01       	movw	r18, r0
    2912:	11 24       	eor	r1, r1
    2914:	c9 01       	movw	r24, r18
    2916:	8b 5f       	subi	r24, 0xFB	; 251
    2918:	9d 4f       	sbci	r25, 0xFD	; 253
    291a:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    291e:	80 91 b8 03 	lds	r24, 0x03B8
    2922:	26 e0       	ldi	r18, 0x06	; 6
    2924:	82 9f       	mul	r24, r18
    2926:	c0 01       	movw	r24, r0
    2928:	11 24       	eor	r1, r1
    292a:	60 91 14 08 	lds	r22, 0x0814
    292e:	8a 5f       	subi	r24, 0xFA	; 250
    2930:	9d 4f       	sbci	r25, 0xFD	; 253
    2932:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    2936:	60 91 b8 03 	lds	r22, 0x03B8
    293a:	80 e0       	ldi	r24, 0x00	; 0
    293c:	92 e0       	ldi	r25, 0x02	; 2
}
    293e:	df 91       	pop	r29
    2940:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    2942:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <nrk_eeprom_write_byte>

00002946 <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    2946:	fc 01       	movw	r30, r24
    if (error_num == 0)
    2948:	80 91 29 06 	lds	r24, 0x0629
    294c:	88 23       	and	r24, r24
    294e:	31 f0       	breq	.+12     	; 0x295c <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    2950:	db 01       	movw	r26, r22
    2952:	8c 93       	st	X, r24
    *task_id = error_task;
    2954:	80 91 3b 04 	lds	r24, 0x043B
    2958:	80 83       	st	Z, r24
    return 1;
    295a:	81 e0       	ldi	r24, 0x01	; 1
}
    295c:	08 95       	ret

0000295e <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    295e:	80 91 29 06 	lds	r24, 0x0629
    2962:	88 23       	and	r24, r24
    2964:	09 f4       	brne	.+2      	; 0x2968 <nrk_error_print+0xa>
    2966:	83 c0       	rjmp	.+262    	; 0x2a6e <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2968:	8c ec       	ldi	r24, 0xCC	; 204
    296a:	94 e0       	ldi	r25, 0x04	; 4
    296c:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
        printf ("%d", error_task);
    2970:	80 91 3b 04 	lds	r24, 0x043B
    2974:	1f 92       	push	r1
    2976:	8f 93       	push	r24
    2978:	88 e3       	ldi	r24, 0x38	; 56
    297a:	93 e0       	ldi	r25, 0x03	; 3
    297c:	9f 93       	push	r25
    297e:	8f 93       	push	r24
    2980:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
        nrk_kprintf (PSTR ("): "));
    2984:	88 ec       	ldi	r24, 0xC8	; 200
    2986:	94 e0       	ldi	r25, 0x04	; 4
    2988:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    298c:	0f 90       	pop	r0
    298e:	0f 90       	pop	r0
    2990:	0f 90       	pop	r0
    2992:	0f 90       	pop	r0
    2994:	80 91 29 06 	lds	r24, 0x0629
    2998:	88 31       	cpi	r24, 0x18	; 24
    299a:	10 f0       	brcs	.+4      	; 0x29a0 <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    299c:	10 92 29 06 	sts	0x0629, r1
        switch (error_num)
    29a0:	e0 91 29 06 	lds	r30, 0x0629
    29a4:	8e 2f       	mov	r24, r30
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	fc 01       	movw	r30, r24
    29aa:	31 97       	sbiw	r30, 0x01	; 1
    29ac:	e6 31       	cpi	r30, 0x16	; 22
    29ae:	f1 05       	cpc	r31, r1
    29b0:	08 f0       	brcs	.+2      	; 0x29b4 <nrk_error_print+0x56>
    29b2:	46 c0       	rjmp	.+140    	; 0x2a40 <nrk_error_print+0xe2>
    29b4:	e6 54       	subi	r30, 0x46	; 70
    29b6:	ff 4f       	sbci	r31, 0xFF	; 255
    29b8:	0c 94 ea 2a 	jmp	0x55d4	; 0x55d4 <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    29bc:	8c e8       	ldi	r24, 0x8C	; 140
    29be:	94 e0       	ldi	r25, 0x04	; 4
    29c0:	41 c0       	rjmp	.+130    	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    29c2:	85 e6       	ldi	r24, 0x65	; 101
    29c4:	94 e0       	ldi	r25, 0x04	; 4
    29c6:	3e c0       	rjmp	.+124    	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    29c8:	81 e5       	ldi	r24, 0x51	; 81
    29ca:	94 e0       	ldi	r25, 0x04	; 4
    29cc:	3b c0       	rjmp	.+118    	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    29ce:	8b e3       	ldi	r24, 0x3B	; 59
    29d0:	94 e0       	ldi	r25, 0x04	; 4
    29d2:	38 c0       	rjmp	.+112    	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    29d4:	80 e2       	ldi	r24, 0x20	; 32
    29d6:	94 e0       	ldi	r25, 0x04	; 4
    29d8:	35 c0       	rjmp	.+106    	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    29da:	8a e0       	ldi	r24, 0x0A	; 10
    29dc:	94 e0       	ldi	r25, 0x04	; 4
    29de:	32 c0       	rjmp	.+100    	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    29e0:	82 ef       	ldi	r24, 0xF2	; 242
    29e2:	93 e0       	ldi	r25, 0x03	; 3
    29e4:	2f c0       	rjmp	.+94     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    29e6:	8f ed       	ldi	r24, 0xDF	; 223
    29e8:	93 e0       	ldi	r25, 0x03	; 3
    29ea:	2c c0       	rjmp	.+88     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    29ec:	8c ec       	ldi	r24, 0xCC	; 204
    29ee:	93 e0       	ldi	r25, 0x03	; 3
    29f0:	29 c0       	rjmp	.+82     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    29f2:	8e ea       	ldi	r24, 0xAE	; 174
    29f4:	93 e0       	ldi	r25, 0x03	; 3
    29f6:	26 c0       	rjmp	.+76     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    29f8:	89 e8       	ldi	r24, 0x89	; 137
    29fa:	93 e0       	ldi	r25, 0x03	; 3
    29fc:	23 c0       	rjmp	.+70     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    29fe:	8d e7       	ldi	r24, 0x7D	; 125
    2a00:	93 e0       	ldi	r25, 0x03	; 3
    2a02:	20 c0       	rjmp	.+64     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2a04:	82 e6       	ldi	r24, 0x62	; 98
    2a06:	93 e0       	ldi	r25, 0x03	; 3
    2a08:	1d c0       	rjmp	.+58     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2a0a:	83 e5       	ldi	r24, 0x53	; 83
    2a0c:	93 e0       	ldi	r25, 0x03	; 3
    2a0e:	1a c0       	rjmp	.+52     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2a10:	8f e3       	ldi	r24, 0x3F	; 63
    2a12:	93 e0       	ldi	r25, 0x03	; 3
    2a14:	17 c0       	rjmp	.+46     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2a16:	8e e2       	ldi	r24, 0x2E	; 46
    2a18:	93 e0       	ldi	r25, 0x03	; 3
    2a1a:	14 c0       	rjmp	.+40     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2a1c:	8a e1       	ldi	r24, 0x1A	; 26
    2a1e:	93 e0       	ldi	r25, 0x03	; 3
    2a20:	11 c0       	rjmp	.+34     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2a22:	8a ef       	ldi	r24, 0xFA	; 250
    2a24:	92 e0       	ldi	r25, 0x02	; 2
    2a26:	0e c0       	rjmp	.+28     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2a28:	82 ee       	ldi	r24, 0xE2	; 226
    2a2a:	92 e0       	ldi	r25, 0x02	; 2
    2a2c:	0b c0       	rjmp	.+22     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2a2e:	87 ec       	ldi	r24, 0xC7	; 199
    2a30:	92 e0       	ldi	r25, 0x02	; 2
    2a32:	08 c0       	rjmp	.+16     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2a34:	86 eb       	ldi	r24, 0xB6	; 182
    2a36:	92 e0       	ldi	r25, 0x02	; 2
    2a38:	05 c0       	rjmp	.+10     	; 0x2a44 <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2a3a:	87 ea       	ldi	r24, 0xA7	; 167
    2a3c:	92 e0       	ldi	r25, 0x02	; 2
    2a3e:	02 c0       	rjmp	.+4      	; 0x2a44 <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2a40:	80 ea       	ldi	r24, 0xA0	; 160
    2a42:	92 e0       	ldi	r25, 0x02	; 2
    2a44:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
        }
        putchar ('\r');
    2a48:	60 91 82 08 	lds	r22, 0x0882
    2a4c:	70 91 83 08 	lds	r23, 0x0883
    2a50:	8d e0       	ldi	r24, 0x0D	; 13
    2a52:	90 e0       	ldi	r25, 0x00	; 0
    2a54:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
        putchar ('\n');
    2a58:	60 91 82 08 	lds	r22, 0x0882
    2a5c:	70 91 83 08 	lds	r23, 0x0883
    2a60:	8a e0       	ldi	r24, 0x0A	; 10
    2a62:	90 e0       	ldi	r25, 0x00	; 0
    2a64:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
}


#endif

    return error_num;
    2a68:	80 91 29 06 	lds	r24, 0x0629
    2a6c:	08 95       	ret




    if (error_num == 0)
        return 0;
    2a6e:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    2a70:	08 95       	ret

00002a72 <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    2a72:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    2a74:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    2a78:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    2a7a:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    2a7c:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    2a7e:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    2a80:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    2a82:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    2a84:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    2a86:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    2a88:	10 92 9b 00 	sts	0x009B, r1
    2a8c:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    2a90:	10 92 99 00 	sts	0x0099, r1
    2a94:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    2a98:	10 92 95 00 	sts	0x0095, r1
    2a9c:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    2aa0:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    2aa4:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    2aa8:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    2aaa:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    2aae:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    2ab2:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    2ab6:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    2aba:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    2abe:	e0 eb       	ldi	r30, 0xB0	; 176
    2ac0:	f0 e0       	ldi	r31, 0x00	; 0
    2ac2:	10 82       	st	Z, r1
        TCCR2A=0;
    2ac4:	10 82       	st	Z, r1
        TIFR2=0;
    2ac6:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    2ac8:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    2acc:	8f ef       	ldi	r24, 0xFF	; 255
    2ace:	84 bf       	out	0x34, r24	; 52
    2ad0:	08 95       	ret

00002ad2 <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2ad2:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    nrk_watchdog_disable();
    2ad6:	0e 94 f4 27 	call	0x4fe8	; 0x4fe8 <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    2ada:	80 91 29 06 	lds	r24, 0x0629
    2ade:	80 31       	cpi	r24, 0x10	; 16
    2ae0:	71 f0       	breq	.+28     	; 0x2afe <nrk_error_handle+0x2c>
    2ae2:	83 51       	subi	r24, 0x13	; 19
    2ae4:	82 30       	cpi	r24, 0x02	; 2
    2ae6:	58 f0       	brcs	.+22     	; 0x2afe <nrk_error_handle+0x2c>
        {
	    clear_regs();
    2ae8:	0e 94 39 15 	call	0x2a72	; 0x2a72 <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    2aec:	88 ed       	ldi	r24, 0xD8	; 216
    2aee:	94 e0       	ldi	r25, 0x04	; 4
    2af0:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    2af4:	0e 94 02 28 	call	0x5004	; 0x5004 <nrk_watchdog_enable>
            nrk_int_disable();
    2af8:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    2afc:	ff cf       	rjmp	.-2      	; 0x2afc <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    2afe:	10 92 29 06 	sts	0x0629, r1
    2b02:	08 95       	ret

00002b04 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2b04:	80 93 29 06 	sts	0x0629, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2b08:	e0 91 1d 08 	lds	r30, 0x081D
    2b0c:	f0 91 1e 08 	lds	r31, 0x081E
    2b10:	60 85       	ldd	r22, Z+8	; 0x08
    2b12:	60 93 3b 04 	sts	0x043B, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    2b16:	0e 94 26 14 	call	0x284c	; 0x284c <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2b1a:	0e 94 af 14 	call	0x295e	; 0x295e <nrk_error_print>
#endif 

nrk_error_handle();
    2b1e:	0c 94 69 15 	jmp	0x2ad2	; 0x2ad2 <nrk_error_handle>

00002b22 <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    2b22:	80 93 29 06 	sts	0x0629, r24
    error_task = task;
    2b26:	60 93 3b 04 	sts	0x043B, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    2b2a:	0e 94 26 14 	call	0x284c	; 0x284c <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2b2e:	0e 94 af 14 	call	0x295e	; 0x295e <nrk_error_print>
#endif 

nrk_error_handle();
    2b32:	0c 94 69 15 	jmp	0x2ad2	; 0x2ad2 <nrk_error_handle>

00002b36 <pause>:
    }

}

void pause()
{
    2b36:	cf 93       	push	r28
    2b38:	df 93       	push	r29
    2b3a:	1f 92       	push	r1
    2b3c:	cd b7       	in	r28, 0x3d	; 61
    2b3e:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2b40:	19 82       	std	Y+1, r1	; 0x01
    2b42:	89 81       	ldd	r24, Y+1	; 0x01
    2b44:	84 36       	cpi	r24, 0x64	; 100
    2b46:	40 f4       	brcc	.+16     	; 0x2b58 <pause+0x22>
        nrk_spin_wait_us (2000);
    2b48:	80 ed       	ldi	r24, 0xD0	; 208
    2b4a:	97 e0       	ldi	r25, 0x07	; 7
    2b4c:	0e 94 30 24 	call	0x4860	; 0x4860 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2b50:	89 81       	ldd	r24, Y+1	; 0x01
    2b52:	8f 5f       	subi	r24, 0xFF	; 255
    2b54:	89 83       	std	Y+1, r24	; 0x01
    2b56:	f5 cf       	rjmp	.-22     	; 0x2b42 <pause+0xc>
        nrk_spin_wait_us (2000);
}
    2b58:	0f 90       	pop	r0
    2b5a:	df 91       	pop	r29
    2b5c:	cf 91       	pop	r28
    2b5e:	08 95       	ret

00002b60 <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    2b60:	81 e0       	ldi	r24, 0x01	; 1
    2b62:	90 e0       	ldi	r25, 0x00	; 0
    2b64:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <nrk_led_set>
    pause();
    2b68:	0e 94 9b 15 	call	0x2b36	; 0x2b36 <pause>
    pause();
    2b6c:	0e 94 9b 15 	call	0x2b36	; 0x2b36 <pause>
    pause();
    2b70:	0e 94 9b 15 	call	0x2b36	; 0x2b36 <pause>
    nrk_led_clr(GREEN_LED);
    2b74:	81 e0       	ldi	r24, 0x01	; 1
    2b76:	90 e0       	ldi	r25, 0x00	; 0
    2b78:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <nrk_led_clr>
    pause();
    2b7c:	0c 94 9b 15 	jmp	0x2b36	; 0x2b36 <pause>

00002b80 <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2b80:	81 e0       	ldi	r24, 0x01	; 1
    2b82:	90 e0       	ldi	r25, 0x00	; 0
    2b84:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <nrk_led_set>
    pause();
    2b88:	0e 94 9b 15 	call	0x2b36	; 0x2b36 <pause>
    nrk_led_clr(GREEN_LED);
    2b8c:	81 e0       	ldi	r24, 0x01	; 1
    2b8e:	90 e0       	ldi	r25, 0x00	; 0
    2b90:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <nrk_led_clr>
    pause();
    2b94:	0c 94 9b 15 	jmp	0x2b36	; 0x2b36 <pause>

00002b98 <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    2b98:	ff 92       	push	r15
    2b9a:	0f 93       	push	r16
    2b9c:	1f 93       	push	r17
    2b9e:	cf 93       	push	r28
    2ba0:	df 93       	push	r29
    2ba2:	00 d0       	rcall	.+0      	; 0x2ba4 <blink_morse_code_error+0xc>
    2ba4:	1f 92       	push	r1
    2ba6:	cd b7       	in	r28, 0x3d	; 61
    2ba8:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2baa:	1f 92       	push	r1
    2bac:	8f 93       	push	r24
    2bae:	88 e3       	ldi	r24, 0x38	; 56
    2bb0:	93 e0       	ldi	r25, 0x03	; 3
    2bb2:	9f 93       	push	r25
    2bb4:	8f 93       	push	r24
    2bb6:	8e 01       	movw	r16, r28
    2bb8:	0f 5f       	subi	r16, 0xFF	; 255
    2bba:	1f 4f       	sbci	r17, 0xFF	; 255
    2bbc:	1f 93       	push	r17
    2bbe:	0f 93       	push	r16
    2bc0:	0e 94 ee 2b 	call	0x57dc	; 0x57dc <sprintf>

    for(i=0; i<strlen(str); i++ )
    2bc4:	0f 90       	pop	r0
    2bc6:	0f 90       	pop	r0
    2bc8:	0f 90       	pop	r0
    2bca:	0f 90       	pop	r0
    2bcc:	0f 90       	pop	r0
    2bce:	0f 90       	pop	r0
    2bd0:	f1 2c       	mov	r15, r1
    2bd2:	f8 01       	movw	r30, r16
    2bd4:	01 90       	ld	r0, Z+
    2bd6:	00 20       	and	r0, r0
    2bd8:	e9 f7       	brne	.-6      	; 0x2bd4 <blink_morse_code_error+0x3c>
    2bda:	31 97       	sbiw	r30, 0x01	; 1
    2bdc:	e0 1b       	sub	r30, r16
    2bde:	f1 0b       	sbc	r31, r17
    2be0:	8f 2d       	mov	r24, r15
    2be2:	90 e0       	ldi	r25, 0x00	; 0
    2be4:	8e 17       	cp	r24, r30
    2be6:	9f 07       	cpc	r25, r31
    2be8:	08 f0       	brcs	.+2      	; 0x2bec <blink_morse_code_error+0x54>
    2bea:	5d c0       	rjmp	.+186    	; 0x2ca6 <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    2bec:	f8 01       	movw	r30, r16
    2bee:	e8 0f       	add	r30, r24
    2bf0:	f9 1f       	adc	r31, r25
    2bf2:	e0 81       	ld	r30, Z
    2bf4:	8e 2f       	mov	r24, r30
    2bf6:	90 e0       	ldi	r25, 0x00	; 0
    2bf8:	fc 01       	movw	r30, r24
    2bfa:	f0 97       	sbiw	r30, 0x30	; 48
    2bfc:	ea 30       	cpi	r30, 0x0A	; 10
    2bfe:	f1 05       	cpc	r31, r1
    2c00:	08 f0       	brcs	.+2      	; 0x2c04 <blink_morse_code_error+0x6c>
    2c02:	49 c0       	rjmp	.+146    	; 0x2c96 <blink_morse_code_error+0xfe>
    2c04:	e0 53       	subi	r30, 0x30	; 48
    2c06:	ff 4f       	sbci	r31, 0xFF	; 255
    2c08:	0c 94 ea 2a 	jmp	0x55d4	; 0x55d4 <__tablejump2__>
        {
        case '0':
            blink_dash();
    2c0c:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
    2c10:	02 c0       	rjmp	.+4      	; 0x2c16 <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2c12:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
            blink_dash();
    2c16:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c1a:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c1e:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c22:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            break;
    2c26:	37 c0       	rjmp	.+110    	; 0x2c96 <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    2c28:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
            blink_dot();
    2c2c:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
    2c30:	f4 cf       	rjmp	.-24     	; 0x2c1a <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2c32:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
            blink_dot();
    2c36:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
            blink_dot();
    2c3a:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
    2c3e:	ef cf       	rjmp	.-34     	; 0x2c1e <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2c40:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
            blink_dot();
    2c44:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
            blink_dot();
    2c48:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
            blink_dot();
    2c4c:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
    2c50:	e8 cf       	rjmp	.-48     	; 0x2c22 <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2c52:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
    2c56:	02 c0       	rjmp	.+4      	; 0x2c5c <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2c58:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dot();
    2c5c:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
    2c60:	04 c0       	rjmp	.+8      	; 0x2c6a <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2c62:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c66:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dot();
    2c6a:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
    2c6e:	06 c0       	rjmp	.+12     	; 0x2c7c <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2c70:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c74:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c78:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dot();
    2c7c:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
    2c80:	08 c0       	rjmp	.+16     	; 0x2c92 <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2c82:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c86:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c8a:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dash();
    2c8e:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <blink_dash>
            blink_dot();
    2c92:	0e 94 c0 15 	call	0x2b80	; 0x2b80 <blink_dot>
            break;
        }
        pause();
    2c96:	0e 94 9b 15 	call	0x2b36	; 0x2b36 <pause>
        pause();
    2c9a:	0e 94 9b 15 	call	0x2b36	; 0x2b36 <pause>
        pause();
    2c9e:	0e 94 9b 15 	call	0x2b36	; 0x2b36 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2ca2:	f3 94       	inc	r15
    2ca4:	96 cf       	rjmp	.-212    	; 0x2bd2 <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    2ca6:	0f 90       	pop	r0
    2ca8:	0f 90       	pop	r0
    2caa:	0f 90       	pop	r0
    2cac:	df 91       	pop	r29
    2cae:	cf 91       	pop	r28
    2cb0:	1f 91       	pop	r17
    2cb2:	0f 91       	pop	r16
    2cb4:	ff 90       	pop	r15
    2cb6:	08 95       	ret

00002cb8 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2cb8:	6f 92       	push	r6
    2cba:	7f 92       	push	r7
    2cbc:	8f 92       	push	r8
    2cbe:	9f 92       	push	r9
    2cc0:	af 92       	push	r10
    2cc2:	bf 92       	push	r11
    2cc4:	cf 92       	push	r12
    2cc6:	df 92       	push	r13
    2cc8:	ef 92       	push	r14
    2cca:	ff 92       	push	r15
    2ccc:	0f 93       	push	r16
    2cce:	1f 93       	push	r17
    2cd0:	cf 93       	push	r28
    2cd2:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2cd4:	88 ee       	ldi	r24, 0xE8	; 232
    2cd6:	94 e0       	ldi	r25, 0x04	; 4
    2cd8:	0e 94 be 0a 	call	0x157c	; 0x157c <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2cdc:	e0 91 1d 08 	lds	r30, 0x081D
    2ce0:	f0 91 1e 08 	lds	r31, 0x081E
    2ce4:	80 85       	ldd	r24, Z+8	; 0x08
    2ce6:	28 2f       	mov	r18, r24
    2ce8:	33 27       	eor	r19, r19
    2cea:	27 fd       	sbrc	r18, 7
    2cec:	30 95       	com	r19
    2cee:	3f 93       	push	r19
    2cf0:	8f 93       	push	r24
    2cf2:	84 e6       	ldi	r24, 0x64	; 100
    2cf4:	93 e0       	ldi	r25, 0x03	; 3
    2cf6:	9f 93       	push	r25
    2cf8:	8f 93       	push	r24
    2cfa:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2cfe:	e0 91 1d 08 	lds	r30, 0x081D
    2d02:	f0 91 1e 08 	lds	r31, 0x081E
    2d06:	c2 81       	ldd	r28, Z+2	; 0x02
    2d08:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2d0a:	df 93       	push	r29
    2d0c:	cf 93       	push	r28
    2d0e:	88 e9       	ldi	r24, 0x98	; 152
    2d10:	93 e0       	ldi	r25, 0x03	; 3
    2d12:	9f 93       	push	r25
    2d14:	8f 93       	push	r24
    2d16:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    printf( "canary = %x ",*stkc );
    2d1a:	88 81       	ld	r24, Y
    2d1c:	1f 92       	push	r1
    2d1e:	8f 93       	push	r24
    2d20:	8d e6       	ldi	r24, 0x6D	; 109
    2d22:	93 e0       	ldi	r25, 0x03	; 3
    2d24:	9f 93       	push	r25
    2d26:	8f 93       	push	r24
    2d28:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2d2c:	e0 91 1d 08 	lds	r30, 0x081D
    2d30:	f0 91 1e 08 	lds	r31, 0x081E
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2d34:	81 81       	ldd	r24, Z+1	; 0x01
    2d36:	8f 93       	push	r24
    2d38:	80 81       	ld	r24, Z
    2d3a:	8f 93       	push	r24
    2d3c:	8a e7       	ldi	r24, 0x7A	; 122
    2d3e:	93 e0       	ldi	r25, 0x03	; 3
    2d40:	9f 93       	push	r25
    2d42:	8f 93       	push	r24
    2d44:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2d48:	80 91 1e 08 	lds	r24, 0x081E
    2d4c:	8f 93       	push	r24
    2d4e:	80 91 1d 08 	lds	r24, 0x081D
    2d52:	8f 93       	push	r24
    2d54:	84 e8       	ldi	r24, 0x84	; 132
    2d56:	93 e0       	ldi	r25, 0x03	; 3
    2d58:	9f 93       	push	r25
    2d5a:	8f 93       	push	r24
    2d5c:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    2d60:	c0 e3       	ldi	r28, 0x30	; 48
    2d62:	d7 e0       	ldi	r29, 0x07	; 7
    2d64:	ed b7       	in	r30, 0x3d	; 61
    2d66:	fe b7       	in	r31, 0x3e	; 62
    2d68:	74 96       	adiw	r30, 0x14	; 20
    2d6a:	0f b6       	in	r0, 0x3f	; 63
    2d6c:	f8 94       	cli
    2d6e:	fe bf       	out	0x3e, r31	; 62
    2d70:	0f be       	out	0x3f, r0	; 63
    2d72:	ed bf       	out	0x3d, r30	; 61
    2d74:	00 e0       	ldi	r16, 0x00	; 0
    2d76:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2d78:	84 e9       	ldi	r24, 0x94	; 148
    2d7a:	68 2e       	mov	r6, r24
    2d7c:	83 e0       	ldi	r24, 0x03	; 3
    2d7e:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    2d80:	9d e6       	ldi	r25, 0x6D	; 109
    2d82:	89 2e       	mov	r8, r25
    2d84:	93 e0       	ldi	r25, 0x03	; 3
    2d86:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2d88:	2a e7       	ldi	r18, 0x7A	; 122
    2d8a:	a2 2e       	mov	r10, r18
    2d8c:	23 e0       	ldi	r18, 0x03	; 3
    2d8e:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2d90:	34 e8       	ldi	r19, 0x84	; 132
    2d92:	c3 2e       	mov	r12, r19
    2d94:	33 e0       	ldi	r19, 0x03	; 3
    2d96:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2d98:	ea 80       	ldd	r14, Y+2	; 0x02
    2d9a:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2d9c:	ff 92       	push	r15
    2d9e:	ef 92       	push	r14
    2da0:	1f 93       	push	r17
    2da2:	0f 93       	push	r16
    2da4:	7f 92       	push	r7
    2da6:	6f 92       	push	r6
    2da8:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
        printf( "canary = %x ",*stkc );
    2dac:	f7 01       	movw	r30, r14
    2dae:	80 81       	ld	r24, Z
    2db0:	1f 92       	push	r1
    2db2:	8f 93       	push	r24
    2db4:	9f 92       	push	r9
    2db6:	8f 92       	push	r8
    2db8:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2dbc:	89 81       	ldd	r24, Y+1	; 0x01
    2dbe:	8f 93       	push	r24
    2dc0:	88 81       	ld	r24, Y
    2dc2:	8f 93       	push	r24
    2dc4:	bf 92       	push	r11
    2dc6:	af 92       	push	r10
    2dc8:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2dcc:	df 93       	push	r29
    2dce:	cf 93       	push	r28
    2dd0:	df 92       	push	r13
    2dd2:	cf 92       	push	r12
    2dd4:	0e 94 a4 2b 	call	0x5748	; 0x5748 <printf>
    2dd8:	0f 5f       	subi	r16, 0xFF	; 255
    2dda:	1f 4f       	sbci	r17, 0xFF	; 255
    2ddc:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2dde:	ed b7       	in	r30, 0x3d	; 61
    2de0:	fe b7       	in	r31, 0x3e	; 62
    2de2:	72 96       	adiw	r30, 0x12	; 18
    2de4:	0f b6       	in	r0, 0x3f	; 63
    2de6:	f8 94       	cli
    2de8:	fe bf       	out	0x3e, r31	; 62
    2dea:	0f be       	out	0x3f, r0	; 63
    2dec:	ed bf       	out	0x3d, r30	; 61
    2dee:	05 30       	cpi	r16, 0x05	; 5
    2df0:	11 05       	cpc	r17, r1
    2df2:	91 f6       	brne	.-92     	; 0x2d98 <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2df4:	df 91       	pop	r29
    2df6:	cf 91       	pop	r28
    2df8:	1f 91       	pop	r17
    2dfa:	0f 91       	pop	r16
    2dfc:	ff 90       	pop	r15
    2dfe:	ef 90       	pop	r14
    2e00:	df 90       	pop	r13
    2e02:	cf 90       	pop	r12
    2e04:	bf 90       	pop	r11
    2e06:	af 90       	pop	r10
    2e08:	9f 90       	pop	r9
    2e0a:	8f 90       	pop	r8
    2e0c:	7f 90       	pop	r7
    2e0e:	6f 90       	pop	r6
    2e10:	08 95       	ret

00002e12 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    2e12:	cf 93       	push	r28
    2e14:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    2e16:	e0 91 1d 08 	lds	r30, 0x081D
    2e1a:	f0 91 1e 08 	lds	r31, 0x081E
    2e1e:	c2 81       	ldd	r28, Z+2	; 0x02
    2e20:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2e22:	88 81       	ld	r24, Y
    2e24:	85 35       	cpi	r24, 0x55	; 85
    2e26:	39 f0       	breq	.+14     	; 0x2e36 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2e28:	0e 94 5c 16 	call	0x2cb8	; 0x2cb8 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    2e2c:	81 e0       	ldi	r24, 0x01	; 1
    2e2e:	0e 94 82 15 	call	0x2b04	; 0x2b04 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    2e32:	85 e5       	ldi	r24, 0x55	; 85
    2e34:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    2e36:	e0 91 1d 08 	lds	r30, 0x081D
    2e3a:	f0 91 1e 08 	lds	r31, 0x081E
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2e3e:	80 81       	ld	r24, Z
    2e40:	91 81       	ldd	r25, Z+1	; 0x01
    2e42:	81 15       	cp	r24, r1
    2e44:	92 44       	sbci	r25, 0x42	; 66
    2e46:	38 f0       	brcs	.+14     	; 0x2e56 <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2e48:	0e 94 5c 16 	call	0x2cb8	; 0x2cb8 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2e4c:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    2e4e:	df 91       	pop	r29
    2e50:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2e52:	0c 94 82 15 	jmp	0x2b04	; 0x2b04 <nrk_error_add>




#endif
}
    2e56:	df 91       	pop	r29
    2e58:	cf 91       	pop	r28
    2e5a:	08 95       	ret

00002e5c <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    2e5c:	2b e2       	ldi	r18, 0x2B	; 43
    2e5e:	82 02       	muls	r24, r18
    2e60:	c0 01       	movw	r24, r0
    2e62:	11 24       	eor	r1, r1
    2e64:	fc 01       	movw	r30, r24
    2e66:	e0 5d       	subi	r30, 0xD0	; 208
    2e68:	f8 4f       	sbci	r31, 0xF8	; 248
    2e6a:	a2 81       	ldd	r26, Z+2	; 0x02
    2e6c:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2e6e:	8c 91       	ld	r24, X
    2e70:	85 35       	cpi	r24, 0x55	; 85
    2e72:	19 f0       	breq	.+6      	; 0x2e7a <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    2e74:	85 e5       	ldi	r24, 0x55	; 85
    2e76:	8c 93       	st	X, r24
    2e78:	08 c0       	rjmp	.+16     	; 0x2e8a <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2e7a:	80 81       	ld	r24, Z
    2e7c:	91 81       	ldd	r25, Z+1	; 0x01
    2e7e:	81 15       	cp	r24, r1
    2e80:	92 44       	sbci	r25, 0x42	; 66
    2e82:	28 f0       	brcs	.+10     	; 0x2e8e <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2e84:	82 e1       	ldi	r24, 0x12	; 18
    2e86:	0e 94 82 15 	call	0x2b04	; 0x2b04 <nrk_error_add>
        return NRK_ERROR;
    2e8a:	8f ef       	ldi	r24, 0xFF	; 255
    2e8c:	08 95       	ret
    }
#endif
    return NRK_OK;
    2e8e:	81 e0       	ldi	r24, 0x01	; 1
}
    2e90:	08 95       	ret

00002e92 <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    2e92:	0f 93       	push	r16
    2e94:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    2e96:	40 91 e8 04 	lds	r20, 0x04E8
    2e9a:	50 91 e9 04 	lds	r21, 0x04E9
    2e9e:	60 91 ea 04 	lds	r22, 0x04EA
    2ea2:	70 91 eb 04 	lds	r23, 0x04EB
    2ea6:	80 e0       	ldi	r24, 0x00	; 0
    2ea8:	90 e0       	ldi	r25, 0x00	; 0
    2eaa:	8a 01       	movw	r16, r20
    2eac:	9b 01       	movw	r18, r22
    2eae:	08 2e       	mov	r0, r24
    2eb0:	04 c0       	rjmp	.+8      	; 0x2eba <nrk_signal_create+0x28>
    2eb2:	36 95       	lsr	r19
    2eb4:	27 95       	ror	r18
    2eb6:	17 95       	ror	r17
    2eb8:	07 95       	ror	r16
    2eba:	0a 94       	dec	r0
    2ebc:	d2 f7       	brpl	.-12     	; 0x2eb2 <nrk_signal_create+0x20>
    2ebe:	00 fd       	sbrc	r16, 0
    2ec0:	19 c0       	rjmp	.+50     	; 0x2ef4 <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    2ec2:	01 e0       	ldi	r16, 0x01	; 1
    2ec4:	10 e0       	ldi	r17, 0x00	; 0
    2ec6:	20 e0       	ldi	r18, 0x00	; 0
    2ec8:	30 e0       	ldi	r19, 0x00	; 0
    2eca:	08 2e       	mov	r0, r24
    2ecc:	04 c0       	rjmp	.+8      	; 0x2ed6 <nrk_signal_create+0x44>
    2ece:	00 0f       	add	r16, r16
    2ed0:	11 1f       	adc	r17, r17
    2ed2:	22 1f       	adc	r18, r18
    2ed4:	33 1f       	adc	r19, r19
    2ed6:	0a 94       	dec	r0
    2ed8:	d2 f7       	brpl	.-12     	; 0x2ece <nrk_signal_create+0x3c>
    2eda:	40 2b       	or	r20, r16
    2edc:	51 2b       	or	r21, r17
    2ede:	62 2b       	or	r22, r18
    2ee0:	73 2b       	or	r23, r19
    2ee2:	40 93 e8 04 	sts	0x04E8, r20
    2ee6:	50 93 e9 04 	sts	0x04E9, r21
    2eea:	60 93 ea 04 	sts	0x04EA, r22
    2eee:	70 93 eb 04 	sts	0x04EB, r23
			return i;
    2ef2:	05 c0       	rjmp	.+10     	; 0x2efe <nrk_signal_create+0x6c>
    2ef4:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    2ef6:	80 32       	cpi	r24, 0x20	; 32
    2ef8:	91 05       	cpc	r25, r1
    2efa:	b9 f6       	brne	.-82     	; 0x2eaa <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    2efc:	8f ef       	ldi	r24, 0xFF	; 255


}
    2efe:	1f 91       	pop	r17
    2f00:	0f 91       	pop	r16
    2f02:	08 95       	ret

00002f04 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    2f04:	e0 91 1d 08 	lds	r30, 0x081D
    2f08:	f0 91 1e 08 	lds	r31, 0x081E
    2f0c:	65 85       	ldd	r22, Z+13	; 0x0d
    2f0e:	76 85       	ldd	r23, Z+14	; 0x0e
    2f10:	87 85       	ldd	r24, Z+15	; 0x0f
    2f12:	90 89       	ldd	r25, Z+16	; 0x10
}
    2f14:	08 95       	ret

00002f16 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    2f16:	cf 92       	push	r12
    2f18:	df 92       	push	r13
    2f1a:	ef 92       	push	r14
    2f1c:	ff 92       	push	r15
    2f1e:	0f 93       	push	r16
    2f20:	1f 93       	push	r17
    2f22:	cf 93       	push	r28
    2f24:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    2f26:	c1 2c       	mov	r12, r1
    2f28:	d1 2c       	mov	r13, r1
    2f2a:	76 01       	movw	r14, r12
    2f2c:	c3 94       	inc	r12
    2f2e:	08 2e       	mov	r0, r24
    2f30:	04 c0       	rjmp	.+8      	; 0x2f3a <nrk_signal_delete+0x24>
    2f32:	cc 0c       	add	r12, r12
    2f34:	dd 1c       	adc	r13, r13
    2f36:	ee 1c       	adc	r14, r14
    2f38:	ff 1c       	adc	r15, r15
    2f3a:	0a 94       	dec	r0
    2f3c:	d2 f7       	brpl	.-12     	; 0x2f32 <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2f3e:	40 91 e8 04 	lds	r20, 0x04E8
    2f42:	50 91 e9 04 	lds	r21, 0x04E9
    2f46:	60 91 ea 04 	lds	r22, 0x04EA
    2f4a:	70 91 eb 04 	lds	r23, 0x04EB
    2f4e:	4c 21       	and	r20, r12
    2f50:	5d 21       	and	r21, r13
    2f52:	6e 21       	and	r22, r14
    2f54:	7f 21       	and	r23, r15
    2f56:	45 2b       	or	r20, r21
    2f58:	46 2b       	or	r20, r22
    2f5a:	47 2b       	or	r20, r23
    2f5c:	09 f4       	brne	.+2      	; 0x2f60 <nrk_signal_delete+0x4a>
    2f5e:	60 c0       	rjmp	.+192    	; 0x3020 <nrk_signal_delete+0x10a>
    2f60:	08 2f       	mov	r16, r24

	nrk_int_disable();
    2f62:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    2f66:	e9 e3       	ldi	r30, 0x39	; 57
    2f68:	f7 e0       	ldi	r31, 0x07	; 7
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2f6a:	b7 01       	movw	r22, r14
    2f6c:	a6 01       	movw	r20, r12
    2f6e:	40 95       	com	r20
    2f70:	50 95       	com	r21
    2f72:	60 95       	com	r22
    2f74:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2f76:	13 e0       	ldi	r17, 0x03	; 3
    2f78:	df 01       	movw	r26, r30
    2f7a:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    2f7c:	8c 91       	ld	r24, X
    2f7e:	8f 3f       	cpi	r24, 0xFF	; 255
    2f80:	39 f1       	breq	.+78     	; 0x2fd0 <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    2f82:	84 81       	ldd	r24, Z+4	; 0x04
    2f84:	95 81       	ldd	r25, Z+5	; 0x05
    2f86:	a6 81       	ldd	r26, Z+6	; 0x06
    2f88:	b7 81       	ldd	r27, Z+7	; 0x07
    2f8a:	8c 15       	cp	r24, r12
    2f8c:	9d 05       	cpc	r25, r13
    2f8e:	ae 05       	cpc	r26, r14
    2f90:	bf 05       	cpc	r27, r15
    2f92:	51 f4       	brne	.+20     	; 0x2fa8 <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    2f94:	10 86       	std	Z+8, r1	; 0x08
    2f96:	11 86       	std	Z+9, r1	; 0x09
    2f98:	12 86       	std	Z+10, r1	; 0x0a
    2f9a:	13 86       	std	Z+11, r1	; 0x0b
    2f9c:	9f 01       	movw	r18, r30
    2f9e:	22 50       	subi	r18, 0x02	; 2
    2fa0:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    2fa2:	e9 01       	movw	r28, r18
    2fa4:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2fa6:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2fa8:	84 23       	and	r24, r20
    2faa:	95 23       	and	r25, r21
    2fac:	a6 23       	and	r26, r22
    2fae:	b7 23       	and	r27, r23
    2fb0:	84 83       	std	Z+4, r24	; 0x04
    2fb2:	95 83       	std	Z+5, r25	; 0x05
    2fb4:	a6 83       	std	Z+6, r26	; 0x06
    2fb6:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2fb8:	80 85       	ldd	r24, Z+8	; 0x08
    2fba:	91 85       	ldd	r25, Z+9	; 0x09
    2fbc:	a2 85       	ldd	r26, Z+10	; 0x0a
    2fbe:	b3 85       	ldd	r27, Z+11	; 0x0b
    2fc0:	84 23       	and	r24, r20
    2fc2:	95 23       	and	r25, r21
    2fc4:	a6 23       	and	r26, r22
    2fc6:	b7 23       	and	r27, r23
    2fc8:	80 87       	std	Z+8, r24	; 0x08
    2fca:	91 87       	std	Z+9, r25	; 0x09
    2fcc:	a2 87       	std	Z+10, r26	; 0x0a
    2fce:	b3 87       	std	Z+11, r27	; 0x0b
    2fd0:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    2fd2:	d8 e0       	ldi	r29, 0x08	; 8
    2fd4:	e0 31       	cpi	r30, 0x10	; 16
    2fd6:	fd 07       	cpc	r31, r29
    2fd8:	79 f6       	brne	.-98     	; 0x2f78 <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    2fda:	8e ef       	ldi	r24, 0xFE	; 254
    2fdc:	9f ef       	ldi	r25, 0xFF	; 255
    2fde:	af ef       	ldi	r26, 0xFF	; 255
    2fe0:	bf ef       	ldi	r27, 0xFF	; 255
    2fe2:	04 c0       	rjmp	.+8      	; 0x2fec <nrk_signal_delete+0xd6>
    2fe4:	88 0f       	add	r24, r24
    2fe6:	99 1f       	adc	r25, r25
    2fe8:	aa 1f       	adc	r26, r26
    2fea:	bb 1f       	adc	r27, r27
    2fec:	0a 95       	dec	r16
    2fee:	d2 f7       	brpl	.-12     	; 0x2fe4 <nrk_signal_delete+0xce>
    2ff0:	40 91 e8 04 	lds	r20, 0x04E8
    2ff4:	50 91 e9 04 	lds	r21, 0x04E9
    2ff8:	60 91 ea 04 	lds	r22, 0x04EA
    2ffc:	70 91 eb 04 	lds	r23, 0x04EB
    3000:	84 23       	and	r24, r20
    3002:	95 23       	and	r25, r21
    3004:	a6 23       	and	r26, r22
    3006:	b7 23       	and	r27, r23
    3008:	80 93 e8 04 	sts	0x04E8, r24
    300c:	90 93 e9 04 	sts	0x04E9, r25
    3010:	a0 93 ea 04 	sts	0x04EA, r26
    3014:	b0 93 eb 04 	sts	0x04EB, r27
	nrk_int_enable();
    3018:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>

	return NRK_OK;
    301c:	81 e0       	ldi	r24, 0x01	; 1
    301e:	01 c0       	rjmp	.+2      	; 0x3022 <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3020:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    3022:	df 91       	pop	r29
    3024:	cf 91       	pop	r28
    3026:	1f 91       	pop	r17
    3028:	0f 91       	pop	r16
    302a:	ff 90       	pop	r15
    302c:	ef 90       	pop	r14
    302e:	df 90       	pop	r13
    3030:	cf 90       	pop	r12
    3032:	08 95       	ret

00003034 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3034:	0f 93       	push	r16
    3036:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    3038:	41 e0       	ldi	r20, 0x01	; 1
    303a:	50 e0       	ldi	r21, 0x00	; 0
    303c:	60 e0       	ldi	r22, 0x00	; 0
    303e:	70 e0       	ldi	r23, 0x00	; 0
    3040:	8a 01       	movw	r16, r20
    3042:	9b 01       	movw	r18, r22
    3044:	04 c0       	rjmp	.+8      	; 0x304e <nrk_signal_unregister+0x1a>
    3046:	00 0f       	add	r16, r16
    3048:	11 1f       	adc	r17, r17
    304a:	22 1f       	adc	r18, r18
    304c:	33 1f       	adc	r19, r19
    304e:	8a 95       	dec	r24
    3050:	d2 f7       	brpl	.-12     	; 0x3046 <nrk_signal_unregister+0x12>
    3052:	d9 01       	movw	r26, r18
    3054:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3056:	e0 91 1d 08 	lds	r30, 0x081D
    305a:	f0 91 1e 08 	lds	r31, 0x081E
    305e:	45 85       	ldd	r20, Z+13	; 0x0d
    3060:	56 85       	ldd	r21, Z+14	; 0x0e
    3062:	67 85       	ldd	r22, Z+15	; 0x0f
    3064:	70 89       	ldd	r23, Z+16	; 0x10
    3066:	04 23       	and	r16, r20
    3068:	15 23       	and	r17, r21
    306a:	26 23       	and	r18, r22
    306c:	37 23       	and	r19, r23
    306e:	01 2b       	or	r16, r17
    3070:	02 2b       	or	r16, r18
    3072:	03 2b       	or	r16, r19
    3074:	d1 f0       	breq	.+52     	; 0x30aa <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    3076:	80 95       	com	r24
    3078:	90 95       	com	r25
    307a:	a0 95       	com	r26
    307c:	b0 95       	com	r27
    307e:	48 23       	and	r20, r24
    3080:	59 23       	and	r21, r25
    3082:	6a 23       	and	r22, r26
    3084:	7b 23       	and	r23, r27
    3086:	45 87       	std	Z+13, r20	; 0x0d
    3088:	56 87       	std	Z+14, r21	; 0x0e
    308a:	67 87       	std	Z+15, r22	; 0x0f
    308c:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    308e:	41 89       	ldd	r20, Z+17	; 0x11
    3090:	52 89       	ldd	r21, Z+18	; 0x12
    3092:	63 89       	ldd	r22, Z+19	; 0x13
    3094:	74 89       	ldd	r23, Z+20	; 0x14
    3096:	84 23       	and	r24, r20
    3098:	95 23       	and	r25, r21
    309a:	a6 23       	and	r26, r22
    309c:	b7 23       	and	r27, r23
    309e:	81 8b       	std	Z+17, r24	; 0x11
    30a0:	92 8b       	std	Z+18, r25	; 0x12
    30a2:	a3 8b       	std	Z+19, r26	; 0x13
    30a4:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    30a6:	81 e0       	ldi	r24, 0x01	; 1
    30a8:	01 c0       	rjmp	.+2      	; 0x30ac <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    30aa:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    30ac:	1f 91       	pop	r17
    30ae:	0f 91       	pop	r16
    30b0:	08 95       	ret

000030b2 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    30b2:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    30b4:	40 91 e8 04 	lds	r20, 0x04E8
    30b8:	50 91 e9 04 	lds	r21, 0x04E9
    30bc:	60 91 ea 04 	lds	r22, 0x04EA
    30c0:	70 91 eb 04 	lds	r23, 0x04EB
    30c4:	08 2e       	mov	r0, r24
    30c6:	04 c0       	rjmp	.+8      	; 0x30d0 <nrk_signal_register+0x1e>
    30c8:	76 95       	lsr	r23
    30ca:	67 95       	ror	r22
    30cc:	57 95       	ror	r21
    30ce:	47 95       	ror	r20
    30d0:	0a 94       	dec	r0
    30d2:	d2 f7       	brpl	.-12     	; 0x30c8 <nrk_signal_register+0x16>
    30d4:	40 ff       	sbrs	r20, 0
    30d6:	1d c0       	rjmp	.+58     	; 0x3112 <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    30d8:	e0 91 1d 08 	lds	r30, 0x081D
    30dc:	f0 91 1e 08 	lds	r31, 0x081E
    30e0:	81 e0       	ldi	r24, 0x01	; 1
    30e2:	90 e0       	ldi	r25, 0x00	; 0
    30e4:	a0 e0       	ldi	r26, 0x00	; 0
    30e6:	b0 e0       	ldi	r27, 0x00	; 0
    30e8:	04 c0       	rjmp	.+8      	; 0x30f2 <nrk_signal_register+0x40>
    30ea:	88 0f       	add	r24, r24
    30ec:	99 1f       	adc	r25, r25
    30ee:	aa 1f       	adc	r26, r26
    30f0:	bb 1f       	adc	r27, r27
    30f2:	2a 95       	dec	r18
    30f4:	d2 f7       	brpl	.-12     	; 0x30ea <nrk_signal_register+0x38>
    30f6:	45 85       	ldd	r20, Z+13	; 0x0d
    30f8:	56 85       	ldd	r21, Z+14	; 0x0e
    30fa:	67 85       	ldd	r22, Z+15	; 0x0f
    30fc:	70 89       	ldd	r23, Z+16	; 0x10
    30fe:	84 2b       	or	r24, r20
    3100:	95 2b       	or	r25, r21
    3102:	a6 2b       	or	r26, r22
    3104:	b7 2b       	or	r27, r23
    3106:	85 87       	std	Z+13, r24	; 0x0d
    3108:	96 87       	std	Z+14, r25	; 0x0e
    310a:	a7 87       	std	Z+15, r26	; 0x0f
    310c:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    310e:	81 e0       	ldi	r24, 0x01	; 1
    3110:	08 95       	ret
	}
            
	return NRK_ERROR;
    3112:	8f ef       	ldi	r24, 0xFF	; 255
}
    3114:	08 95       	ret

00003116 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    3116:	cf 92       	push	r12
    3118:	df 92       	push	r13
    311a:	ef 92       	push	r14
    311c:	ff 92       	push	r15
    311e:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    3120:	c1 2c       	mov	r12, r1
    3122:	d1 2c       	mov	r13, r1
    3124:	76 01       	movw	r14, r12
    3126:	c3 94       	inc	r12
    3128:	04 c0       	rjmp	.+8      	; 0x3132 <nrk_event_signal+0x1c>
    312a:	cc 0c       	add	r12, r12
    312c:	dd 1c       	adc	r13, r13
    312e:	ee 1c       	adc	r14, r14
    3130:	ff 1c       	adc	r15, r15
    3132:	8a 95       	dec	r24
    3134:	d2 f7       	brpl	.-12     	; 0x312a <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    3136:	80 91 e8 04 	lds	r24, 0x04E8
    313a:	90 91 e9 04 	lds	r25, 0x04E9
    313e:	a0 91 ea 04 	lds	r26, 0x04EA
    3142:	b0 91 eb 04 	lds	r27, 0x04EB
    3146:	8c 21       	and	r24, r12
    3148:	9d 21       	and	r25, r13
    314a:	ae 21       	and	r26, r14
    314c:	bf 21       	and	r27, r15
    314e:	89 2b       	or	r24, r25
    3150:	8a 2b       	or	r24, r26
    3152:	8b 2b       	or	r24, r27
    3154:	11 f4       	brne	.+4      	; 0x315a <nrk_event_signal+0x44>
    3156:	81 e0       	ldi	r24, 0x01	; 1
    3158:	44 c0       	rjmp	.+136    	; 0x31e2 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    315a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    315e:	e7 e3       	ldi	r30, 0x37	; 55
    3160:	f7 e0       	ldi	r31, 0x07	; 7
    3162:	a9 e3       	ldi	r26, 0x39	; 57
    3164:	b7 e0       	ldi	r27, 0x07	; 7

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    3166:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3168:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    316a:	90 81       	ld	r25, Z
    316c:	91 30       	cpi	r25, 0x01	; 1
    316e:	b9 f4       	brne	.+46     	; 0x319e <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    3170:	42 85       	ldd	r20, Z+10	; 0x0a
    3172:	53 85       	ldd	r21, Z+11	; 0x0b
    3174:	64 85       	ldd	r22, Z+12	; 0x0c
    3176:	75 85       	ldd	r23, Z+13	; 0x0d
    3178:	4c 21       	and	r20, r12
    317a:	5d 21       	and	r21, r13
    317c:	6e 21       	and	r22, r14
    317e:	7f 21       	and	r23, r15
    3180:	45 2b       	or	r20, r21
    3182:	46 2b       	or	r20, r22
    3184:	47 2b       	or	r20, r23
    3186:	59 f0       	breq	.+22     	; 0x319e <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3188:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    318a:	16 86       	std	Z+14, r1	; 0x0e
    318c:	17 86       	std	Z+15, r1	; 0x0f
    318e:	10 8a       	std	Z+16, r1	; 0x10
    3190:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    3192:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    3194:	c2 86       	std	Z+10, r12	; 0x0a
    3196:	d3 86       	std	Z+11, r13	; 0x0b
    3198:	e4 86       	std	Z+12, r14	; 0x0c
    319a:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    319c:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    319e:	90 81       	ld	r25, Z
    31a0:	92 30       	cpi	r25, 0x02	; 2
    31a2:	a1 f4       	brne	.+40     	; 0x31cc <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    31a4:	42 85       	ldd	r20, Z+10	; 0x0a
    31a6:	53 85       	ldd	r21, Z+11	; 0x0b
    31a8:	64 85       	ldd	r22, Z+12	; 0x0c
    31aa:	75 85       	ldd	r23, Z+13	; 0x0d
    31ac:	4c 15       	cp	r20, r12
    31ae:	5d 05       	cpc	r21, r13
    31b0:	6e 05       	cpc	r22, r14
    31b2:	7f 05       	cpc	r23, r15
    31b4:	59 f4       	brne	.+22     	; 0x31cc <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    31b6:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    31b8:	16 86       	std	Z+14, r1	; 0x0e
    31ba:	17 86       	std	Z+15, r1	; 0x0f
    31bc:	10 8a       	std	Z+16, r1	; 0x10
    31be:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    31c0:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    31c2:	12 86       	std	Z+10, r1	; 0x0a
    31c4:	13 86       	std	Z+11, r1	; 0x0b
    31c6:	14 86       	std	Z+12, r1	; 0x0c
    31c8:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    31ca:	c1 e0       	ldi	r28, 0x01	; 1
    31cc:	bb 96       	adiw	r30, 0x2b	; 43
    31ce:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    31d0:	98 e0       	ldi	r25, 0x08	; 8
    31d2:	ee 30       	cpi	r30, 0x0E	; 14
    31d4:	f9 07       	cpc	r31, r25
    31d6:	49 f6       	brne	.-110    	; 0x316a <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    31d8:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
	if(event_occured)
    31dc:	c1 11       	cpse	r28, r1
    31de:	05 c0       	rjmp	.+10     	; 0x31ea <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    31e0:	82 e0       	ldi	r24, 0x02	; 2
    31e2:	0e 94 1a 14 	call	0x2834	; 0x2834 <_nrk_errno_set>
	return NRK_ERROR;
    31e6:	8f ef       	ldi	r24, 0xFF	; 255
    31e8:	01 c0       	rjmp	.+2      	; 0x31ec <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    31ea:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    31ec:	cf 91       	pop	r28
    31ee:	ff 90       	pop	r15
    31f0:	ef 90       	pop	r14
    31f2:	df 90       	pop	r13
    31f4:	cf 90       	pop	r12
    31f6:	08 95       	ret

000031f8 <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    31f8:	0f 93       	push	r16
    31fa:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    31fc:	e0 91 1d 08 	lds	r30, 0x081D
    3200:	f0 91 1e 08 	lds	r31, 0x081E
    3204:	05 85       	ldd	r16, Z+13	; 0x0d
    3206:	16 85       	ldd	r17, Z+14	; 0x0e
    3208:	27 85       	ldd	r18, Z+15	; 0x0f
    320a:	30 89       	ldd	r19, Z+16	; 0x10
    320c:	06 23       	and	r16, r22
    320e:	17 23       	and	r17, r23
    3210:	28 23       	and	r18, r24
    3212:	39 23       	and	r19, r25
    3214:	01 15       	cp	r16, r1
    3216:	11 05       	cpc	r17, r1
    3218:	21 05       	cpc	r18, r1
    321a:	31 05       	cpc	r19, r1
    321c:	11 f1       	breq	.+68     	; 0x3262 <nrk_event_wait+0x6a>
    321e:	dc 01       	movw	r26, r24
    3220:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    3222:	81 8b       	std	Z+17, r24	; 0x11
    3224:	92 8b       	std	Z+18, r25	; 0x12
    3226:	a3 8b       	std	Z+19, r26	; 0x13
    3228:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    322a:	21 e0       	ldi	r18, 0x01	; 1
    322c:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    322e:	00 90 0d 08 	lds	r0, 0x080D
    3232:	04 c0       	rjmp	.+8      	; 0x323c <nrk_event_wait+0x44>
    3234:	b6 95       	lsr	r27
    3236:	a7 95       	ror	r26
    3238:	97 95       	ror	r25
    323a:	87 95       	ror	r24
    323c:	0a 94       	dec	r0
    323e:	d2 f7       	brpl	.-12     	; 0x3234 <nrk_event_wait+0x3c>
    3240:	80 ff       	sbrs	r24, 0
    3242:	03 c0       	rjmp	.+6      	; 0x324a <nrk_event_wait+0x52>
		nrk_wait_until_nw();
    3244:	0e 94 b4 1c 	call	0x3968	; 0x3968 <nrk_wait_until_nw>
    3248:	04 c0       	rjmp	.+8      	; 0x3252 <nrk_event_wait+0x5a>
	else
		nrk_wait_until_ticks(0);
    324a:	80 e0       	ldi	r24, 0x00	; 0
    324c:	90 e0       	ldi	r25, 0x00	; 0
    324e:	0e 94 85 1c 	call	0x390a	; 0x390a <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    3252:	e0 91 1d 08 	lds	r30, 0x081D
    3256:	f0 91 1e 08 	lds	r31, 0x081E
    325a:	01 89       	ldd	r16, Z+17	; 0x11
    325c:	12 89       	ldd	r17, Z+18	; 0x12
    325e:	23 89       	ldd	r18, Z+19	; 0x13
    3260:	34 89       	ldd	r19, Z+20	; 0x14
}
    3262:	c9 01       	movw	r24, r18
    3264:	b8 01       	movw	r22, r16
    3266:	1f 91       	pop	r17
    3268:	0f 91       	pop	r16
    326a:	08 95       	ret

0000326c <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    326c:	80 e0       	ldi	r24, 0x00	; 0
    326e:	90 e0       	ldi	r25, 0x00	; 0
    3270:	08 95       	ret

00003272 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    3272:	21 e0       	ldi	r18, 0x01	; 1
    3274:	89 50       	subi	r24, 0x09	; 9
    3276:	98 40       	sbci	r25, 0x08	; 8
    3278:	09 f4       	brne	.+2      	; 0x327c <nrk_get_resource_index+0xa>
    327a:	20 e0       	ldi	r18, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    327c:	82 2f       	mov	r24, r18
    327e:	81 95       	neg	r24
    3280:	08 95       	ret

00003282 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    3282:	0e 94 39 19 	call	0x3272	; 0x3272 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3286:	8f 3f       	cpi	r24, 0xFF	; 255
    3288:	11 f4       	brne	.+4      	; 0x328e <nrk_sem_query+0xc>
    328a:	81 e0       	ldi	r24, 0x01	; 1
    328c:	03 c0       	rjmp	.+6      	; 0x3294 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    328e:	81 30       	cpi	r24, 0x01	; 1
    3290:	29 f4       	brne	.+10     	; 0x329c <nrk_sem_query+0x1a>
    3292:	82 e0       	ldi	r24, 0x02	; 2
    3294:	0e 94 1a 14 	call	0x2834	; 0x2834 <_nrk_errno_set>
    3298:	8f ef       	ldi	r24, 0xFF	; 255
    329a:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    329c:	99 27       	eor	r25, r25
    329e:	87 fd       	sbrc	r24, 7
    32a0:	90 95       	com	r25
    32a2:	fc 01       	movw	r30, r24
    32a4:	ee 0f       	add	r30, r30
    32a6:	ff 1f       	adc	r31, r31
    32a8:	8e 0f       	add	r24, r30
    32aa:	9f 1f       	adc	r25, r31
    32ac:	fc 01       	movw	r30, r24
    32ae:	e7 5f       	subi	r30, 0xF7	; 247
    32b0:	f7 4f       	sbci	r31, 0xF7	; 247
    32b2:	82 81       	ldd	r24, Z+2	; 0x02
}
    32b4:	08 95       	ret

000032b6 <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    32b6:	ef 92       	push	r14
    32b8:	ff 92       	push	r15
    32ba:	0f 93       	push	r16
    32bc:	1f 93       	push	r17
    32be:	cf 93       	push	r28
    32c0:	df 93       	push	r29
    32c2:	1f 92       	push	r1
    32c4:	cd b7       	in	r28, 0x3d	; 61
    32c6:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    32c8:	0e 94 39 19 	call	0x3272	; 0x3272 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    32cc:	8f 3f       	cpi	r24, 0xFF	; 255
    32ce:	11 f4       	brne	.+4      	; 0x32d4 <nrk_sem_pend+0x1e>
    32d0:	81 e0       	ldi	r24, 0x01	; 1
    32d2:	03 c0       	rjmp	.+6      	; 0x32da <nrk_sem_pend+0x24>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    32d4:	81 30       	cpi	r24, 0x01	; 1
    32d6:	29 f4       	brne	.+10     	; 0x32e2 <nrk_sem_pend+0x2c>
    32d8:	82 e0       	ldi	r24, 0x02	; 2
    32da:	0e 94 1a 14 	call	0x2834	; 0x2834 <_nrk_errno_set>
    32de:	8f ef       	ldi	r24, 0xFF	; 255
    32e0:	41 c0       	rjmp	.+130    	; 0x3364 <nrk_sem_pend+0xae>
	
	nrk_int_disable();
    32e2:	89 83       	std	Y+1, r24	; 0x01
    32e4:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    32e8:	89 81       	ldd	r24, Y+1	; 0x01
    32ea:	e8 2e       	mov	r14, r24
    32ec:	ff 24       	eor	r15, r15
    32ee:	e7 fc       	sbrc	r14, 7
    32f0:	f0 94       	com	r15
    32f2:	87 01       	movw	r16, r14
    32f4:	00 0f       	add	r16, r16
    32f6:	11 1f       	adc	r17, r17
    32f8:	f8 01       	movw	r30, r16
    32fa:	ee 0d       	add	r30, r14
    32fc:	ff 1d       	adc	r31, r15
    32fe:	e7 5f       	subi	r30, 0xF7	; 247
    3300:	f7 4f       	sbci	r31, 0xF7	; 247
    3302:	92 81       	ldd	r25, Z+2	; 0x02
    3304:	91 11       	cpse	r25, r1
    3306:	16 c0       	rjmp	.+44     	; 0x3334 <nrk_sem_pend+0x7e>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    3308:	e0 91 1d 08 	lds	r30, 0x081D
    330c:	f0 91 1e 08 	lds	r31, 0x081E
    3310:	97 81       	ldd	r25, Z+7	; 0x07
    3312:	92 60       	ori	r25, 0x02	; 2
    3314:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    3316:	99 27       	eor	r25, r25
    3318:	87 fd       	sbrc	r24, 7
    331a:	90 95       	com	r25
    331c:	a9 2f       	mov	r26, r25
    331e:	b9 2f       	mov	r27, r25
    3320:	81 8b       	std	Z+17, r24	; 0x11
    3322:	92 8b       	std	Z+18, r25	; 0x12
    3324:	a3 8b       	std	Z+19, r26	; 0x13
    3326:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    3328:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
		nrk_wait_until_ticks(0);
    332c:	80 e0       	ldi	r24, 0x00	; 0
    332e:	90 e0       	ldi	r25, 0x00	; 0
    3330:	0e 94 85 1c 	call	0x390a	; 0x390a <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    3334:	0e 0d       	add	r16, r14
    3336:	1f 1d       	adc	r17, r15
    3338:	d8 01       	movw	r26, r16
    333a:	a7 5f       	subi	r26, 0xF7	; 247
    333c:	b7 4f       	sbci	r27, 0xF7	; 247
    333e:	12 96       	adiw	r26, 0x02	; 2
    3340:	8c 91       	ld	r24, X
    3342:	12 97       	sbiw	r26, 0x02	; 2
    3344:	81 50       	subi	r24, 0x01	; 1
    3346:	12 96       	adiw	r26, 0x02	; 2
    3348:	8c 93       	st	X, r24
    334a:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    334c:	e0 91 1d 08 	lds	r30, 0x081D
    3350:	f0 91 1e 08 	lds	r31, 0x081E
    3354:	11 96       	adiw	r26, 0x01	; 1
    3356:	8c 91       	ld	r24, X
    3358:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    335a:	81 e0       	ldi	r24, 0x01	; 1
    335c:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    335e:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>

	return NRK_OK;
    3362:	81 e0       	ldi	r24, 0x01	; 1
}
    3364:	0f 90       	pop	r0
    3366:	df 91       	pop	r29
    3368:	cf 91       	pop	r28
    336a:	1f 91       	pop	r17
    336c:	0f 91       	pop	r16
    336e:	ff 90       	pop	r15
    3370:	ef 90       	pop	r14
    3372:	08 95       	ret

00003374 <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    3374:	0f 93       	push	r16
    3376:	1f 93       	push	r17
    3378:	cf 93       	push	r28
    337a:	df 93       	push	r29
    337c:	1f 92       	push	r1
    337e:	cd b7       	in	r28, 0x3d	; 61
    3380:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    3382:	0e 94 39 19 	call	0x3272	; 0x3272 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3386:	8f 3f       	cpi	r24, 0xFF	; 255
    3388:	11 f4       	brne	.+4      	; 0x338e <nrk_sem_post+0x1a>
    338a:	81 e0       	ldi	r24, 0x01	; 1
    338c:	03 c0       	rjmp	.+6      	; 0x3394 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    338e:	81 30       	cpi	r24, 0x01	; 1
    3390:	29 f4       	brne	.+10     	; 0x339c <nrk_sem_post+0x28>
    3392:	82 e0       	ldi	r24, 0x02	; 2
    3394:	0e 94 1a 14 	call	0x2834	; 0x2834 <_nrk_errno_set>
    3398:	8f ef       	ldi	r24, 0xFF	; 255
    339a:	44 c0       	rjmp	.+136    	; 0x3424 <nrk_sem_post+0xb0>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    339c:	48 2f       	mov	r20, r24
    339e:	55 27       	eor	r21, r21
    33a0:	47 fd       	sbrc	r20, 7
    33a2:	50 95       	com	r21
    33a4:	9a 01       	movw	r18, r20
    33a6:	22 0f       	add	r18, r18
    33a8:	33 1f       	adc	r19, r19
    33aa:	24 0f       	add	r18, r20
    33ac:	35 1f       	adc	r19, r21
    33ae:	89 01       	movw	r16, r18
    33b0:	07 5f       	subi	r16, 0xF7	; 247
    33b2:	17 4f       	sbci	r17, 0xF7	; 247
    33b4:	f8 01       	movw	r30, r16
    33b6:	22 81       	ldd	r18, Z+2	; 0x02
    33b8:	90 81       	ld	r25, Z
    33ba:	29 17       	cp	r18, r25
    33bc:	94 f5       	brge	.+100    	; 0x3422 <nrk_sem_post+0xae>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    33be:	89 83       	std	Y+1, r24	; 0x01
    33c0:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>

		nrk_sem_list[id].value++;
    33c4:	f8 01       	movw	r30, r16
    33c6:	92 81       	ldd	r25, Z+2	; 0x02
    33c8:	9f 5f       	subi	r25, 0xFF	; 255
    33ca:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    33cc:	e0 91 1d 08 	lds	r30, 0x081D
    33d0:	f0 91 1e 08 	lds	r31, 0x081E
    33d4:	14 82       	std	Z+4, r1	; 0x04
    33d6:	e7 e3       	ldi	r30, 0x37	; 55
    33d8:	f7 e0       	ldi	r31, 0x07	; 7

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    33da:	89 81       	ldd	r24, Y+1	; 0x01
    33dc:	99 27       	eor	r25, r25
    33de:	87 fd       	sbrc	r24, 7
    33e0:	90 95       	com	r25
    33e2:	a9 2f       	mov	r26, r25
    33e4:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    33e6:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    33e8:	30 81       	ld	r19, Z
    33ea:	32 30       	cpi	r19, 0x02	; 2
    33ec:	99 f4       	brne	.+38     	; 0x3414 <nrk_sem_post+0xa0>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    33ee:	42 85       	ldd	r20, Z+10	; 0x0a
    33f0:	53 85       	ldd	r21, Z+11	; 0x0b
    33f2:	64 85       	ldd	r22, Z+12	; 0x0c
    33f4:	75 85       	ldd	r23, Z+13	; 0x0d
    33f6:	48 17       	cp	r20, r24
    33f8:	59 07       	cpc	r21, r25
    33fa:	6a 07       	cpc	r22, r26
    33fc:	7b 07       	cpc	r23, r27
    33fe:	51 f4       	brne	.+20     	; 0x3414 <nrk_sem_post+0xa0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3400:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    3402:	16 86       	std	Z+14, r1	; 0x0e
    3404:	17 86       	std	Z+15, r1	; 0x0f
    3406:	10 8a       	std	Z+16, r1	; 0x10
    3408:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    340a:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    340c:	12 86       	std	Z+10, r1	; 0x0a
    340e:	13 86       	std	Z+11, r1	; 0x0b
    3410:	14 86       	std	Z+12, r1	; 0x0c
    3412:	15 86       	std	Z+13, r1	; 0x0d
    3414:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3416:	38 e0       	ldi	r19, 0x08	; 8
    3418:	ee 30       	cpi	r30, 0x0E	; 14
    341a:	f3 07       	cpc	r31, r19
    341c:	29 f7       	brne	.-54     	; 0x33e8 <nrk_sem_post+0x74>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    341e:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
	}
		
return NRK_OK;
    3422:	81 e0       	ldi	r24, 0x01	; 1
}
    3424:	0f 90       	pop	r0
    3426:	df 91       	pop	r29
    3428:	cf 91       	pop	r28
    342a:	1f 91       	pop	r17
    342c:	0f 91       	pop	r16
    342e:	08 95       	ret

00003430 <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    3430:	0e 94 39 19 	call	0x3272	; 0x3272 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3434:	8f 3f       	cpi	r24, 0xFF	; 255
    3436:	11 f4       	brne	.+4      	; 0x343c <nrk_sem_delete+0xc>
    3438:	81 e0       	ldi	r24, 0x01	; 1
    343a:	03 c0       	rjmp	.+6      	; 0x3442 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    343c:	81 30       	cpi	r24, 0x01	; 1
    343e:	29 f4       	brne	.+10     	; 0x344a <nrk_sem_delete+0x1a>
    3440:	82 e0       	ldi	r24, 0x02	; 2
    3442:	0e 94 1a 14 	call	0x2834	; 0x2834 <_nrk_errno_set>
    3446:	8f ef       	ldi	r24, 0xFF	; 255
    3448:	08 95       	ret

	nrk_sem_list[id].count=-1;
    344a:	99 27       	eor	r25, r25
    344c:	87 fd       	sbrc	r24, 7
    344e:	90 95       	com	r25
    3450:	fc 01       	movw	r30, r24
    3452:	ee 0f       	add	r30, r30
    3454:	ff 1f       	adc	r31, r31
    3456:	8e 0f       	add	r24, r30
    3458:	9f 1f       	adc	r25, r31
    345a:	fc 01       	movw	r30, r24
    345c:	e7 5f       	subi	r30, 0xF7	; 247
    345e:	f7 4f       	sbci	r31, 0xF7	; 247
    3460:	8f ef       	ldi	r24, 0xFF	; 255
    3462:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    3464:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    3466:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    3468:	80 91 1c 08 	lds	r24, 0x081C
    346c:	81 50       	subi	r24, 0x01	; 1
    346e:	80 93 1c 08 	sts	0x081C, r24
return NRK_OK;
    3472:	81 e0       	ldi	r24, 0x01	; 1
}
    3474:	08 95       	ret

00003476 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    3476:	e0 91 12 08 	lds	r30, 0x0812
    347a:	f0 91 13 08 	lds	r31, 0x0813
}
    347e:	80 81       	ld	r24, Z
    3480:	08 95       	ret

00003482 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    3482:	e0 91 12 08 	lds	r30, 0x0812
    3486:	f0 91 13 08 	lds	r31, 0x0813
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    348a:	30 97       	sbiw	r30, 0x00	; 0
    348c:	21 f0       	breq	.+8      	; 0x3496 <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    348e:	03 80       	ldd	r0, Z+3	; 0x03
    3490:	f4 81       	ldd	r31, Z+4	; 0x04
    3492:	e0 2d       	mov	r30, r0
    3494:	fa cf       	rjmp	.-12     	; 0x348a <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    3496:	08 95       	ret

00003498 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    3498:	af 92       	push	r10
    349a:	bf 92       	push	r11
    349c:	cf 92       	push	r12
    349e:	df 92       	push	r13
    34a0:	ef 92       	push	r14
    34a2:	ff 92       	push	r15
    34a4:	0f 93       	push	r16
    34a6:	1f 93       	push	r17
    34a8:	cf 93       	push	r28
    34aa:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    34ac:	e0 91 2e 07 	lds	r30, 0x072E
    34b0:	f0 91 2f 07 	lds	r31, 0x072F
    34b4:	30 97       	sbiw	r30, 0x00	; 0
    34b6:	09 f4       	brne	.+2      	; 0x34ba <nrk_add_to_readyQ+0x22>
    34b8:	94 c0       	rjmp	.+296    	; 0x35e2 <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    34ba:	00 91 12 08 	lds	r16, 0x0812
    34be:	10 91 13 08 	lds	r17, 0x0813
    CurNode = _free_node;

    if (_head_node != NULL)
    34c2:	01 15       	cp	r16, r1
    34c4:	11 05       	cpc	r17, r1
    34c6:	09 f4       	brne	.+2      	; 0x34ca <nrk_add_to_readyQ+0x32>
    34c8:	4c c0       	rjmp	.+152    	; 0x3562 <nrk_add_to_readyQ+0xca>
    34ca:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    34cc:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    34ce:	58 2f       	mov	r21, r24
    34d0:	54 03       	mulsu	r21, r20
    34d2:	90 01       	movw	r18, r0
    34d4:	11 24       	eor	r1, r1
    34d6:	20 5d       	subi	r18, 0xD0	; 208
    34d8:	38 4f       	sbci	r19, 0xF8	; 248
    34da:	79 01       	movw	r14, r18
    34dc:	9a e0       	ldi	r25, 0x0A	; 10
    34de:	e9 0e       	add	r14, r25
    34e0:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    34e2:	69 01       	movw	r12, r18
    34e4:	c4 e0       	ldi	r28, 0x04	; 4
    34e6:	cc 0e       	add	r12, r28
    34e8:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    34ea:	59 01       	movw	r10, r18
    34ec:	db e0       	ldi	r29, 0x0B	; 11
    34ee:	ad 0e       	add	r10, r29
    34f0:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    34f2:	2c 91       	ld	r18, X
    34f4:	30 e0       	ldi	r19, 0x00	; 0
    34f6:	42 9f       	mul	r20, r18
    34f8:	b0 01       	movw	r22, r0
    34fa:	43 9f       	mul	r20, r19
    34fc:	70 0d       	add	r23, r0
    34fe:	11 24       	eor	r1, r1
    3500:	60 5d       	subi	r22, 0xD0	; 208
    3502:	78 4f       	sbci	r23, 0xF8	; 248
    3504:	eb 01       	movw	r28, r22
    3506:	9c 81       	ldd	r25, Y+4	; 0x04
    3508:	99 23       	and	r25, r25
    350a:	29 f0       	breq	.+10     	; 0x3516 <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    350c:	5b 85       	ldd	r21, Y+11	; 0x0b
    350e:	e7 01       	movw	r28, r14
    3510:	98 81       	ld	r25, Y
    3512:	59 17       	cp	r21, r25
    3514:	40 f1       	brcs	.+80     	; 0x3566 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3516:	e6 01       	movw	r28, r12
    3518:	98 81       	ld	r25, Y
    351a:	99 23       	and	r25, r25
    351c:	69 f0       	breq	.+26     	; 0x3538 <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    351e:	42 9f       	mul	r20, r18
    3520:	b0 01       	movw	r22, r0
    3522:	43 9f       	mul	r20, r19
    3524:	70 0d       	add	r23, r0
    3526:	11 24       	eor	r1, r1
    3528:	60 5d       	subi	r22, 0xD0	; 208
    352a:	78 4f       	sbci	r23, 0xF8	; 248
    352c:	eb 01       	movw	r28, r22
    352e:	5a 85       	ldd	r21, Y+10	; 0x0a
    3530:	e5 01       	movw	r28, r10
    3532:	98 81       	ld	r25, Y
    3534:	59 17       	cp	r21, r25
    3536:	b8 f0       	brcs	.+46     	; 0x3566 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    3538:	42 9f       	mul	r20, r18
    353a:	b0 01       	movw	r22, r0
    353c:	43 9f       	mul	r20, r19
    353e:	70 0d       	add	r23, r0
    3540:	11 24       	eor	r1, r1
    3542:	9b 01       	movw	r18, r22
    3544:	20 5d       	subi	r18, 0xD0	; 208
    3546:	38 4f       	sbci	r19, 0xF8	; 248
    3548:	e9 01       	movw	r28, r18
    354a:	2a 85       	ldd	r18, Y+10	; 0x0a
    354c:	e7 01       	movw	r28, r14
    354e:	98 81       	ld	r25, Y
    3550:	29 17       	cp	r18, r25
    3552:	48 f0       	brcs	.+18     	; 0x3566 <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    3554:	13 96       	adiw	r26, 0x03	; 3
    3556:	0d 90       	ld	r0, X+
    3558:	bc 91       	ld	r27, X
    355a:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    355c:	10 97       	sbiw	r26, 0x00	; 0
    355e:	49 f6       	brne	.-110    	; 0x34f2 <nrk_add_to_readyQ+0x5a>
    3560:	02 c0       	rjmp	.+4      	; 0x3566 <nrk_add_to_readyQ+0xce>
    3562:	a0 e0       	ldi	r26, 0x00	; 0
    3564:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    3566:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    3568:	c3 81       	ldd	r28, Z+3	; 0x03
    356a:	d4 81       	ldd	r29, Z+4	; 0x04
    356c:	d0 93 2f 07 	sts	0x072F, r29
    3570:	c0 93 2e 07 	sts	0x072E, r28

    if (NextNode == _head_node)
    3574:	a0 17       	cp	r26, r16
    3576:	b1 07       	cpc	r27, r17
    3578:	b1 f4       	brne	.+44     	; 0x35a6 <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    357a:	10 97       	sbiw	r26, 0x00	; 0
    357c:	49 f0       	breq	.+18     	; 0x3590 <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    357e:	b4 83       	std	Z+4, r27	; 0x04
    3580:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    3582:	12 82       	std	Z+2, r1	; 0x02
    3584:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    3586:	12 96       	adiw	r26, 0x02	; 2
    3588:	fc 93       	st	X, r31
    358a:	ee 93       	st	-X, r30
    358c:	11 97       	sbiw	r26, 0x01	; 1
    358e:	06 c0       	rjmp	.+12     	; 0x359c <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    3590:	14 82       	std	Z+4, r1	; 0x04
    3592:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    3594:	12 82       	std	Z+2, r1	; 0x02
    3596:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    3598:	fa 83       	std	Y+2, r31	; 0x02
    359a:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    359c:	f0 93 13 08 	sts	0x0813, r31
    35a0:	e0 93 12 08 	sts	0x0812, r30
    35a4:	1e c0       	rjmp	.+60     	; 0x35e2 <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    35a6:	ac 17       	cp	r26, r28
    35a8:	bd 07       	cpc	r27, r29
    35aa:	79 f0       	breq	.+30     	; 0x35ca <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    35ac:	11 96       	adiw	r26, 0x01	; 1
    35ae:	8d 91       	ld	r24, X+
    35b0:	9c 91       	ld	r25, X
    35b2:	12 97       	sbiw	r26, 0x02	; 2
    35b4:	92 83       	std	Z+2, r25	; 0x02
    35b6:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    35b8:	b4 83       	std	Z+4, r27	; 0x04
    35ba:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    35bc:	11 96       	adiw	r26, 0x01	; 1
    35be:	cd 91       	ld	r28, X+
    35c0:	dc 91       	ld	r29, X
    35c2:	12 97       	sbiw	r26, 0x02	; 2
    35c4:	fc 83       	std	Y+4, r31	; 0x04
    35c6:	eb 83       	std	Y+3, r30	; 0x03
    35c8:	08 c0       	rjmp	.+16     	; 0x35da <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    35ca:	14 82       	std	Z+4, r1	; 0x04
    35cc:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    35ce:	11 96       	adiw	r26, 0x01	; 1
    35d0:	8d 91       	ld	r24, X+
    35d2:	9c 91       	ld	r25, X
    35d4:	12 97       	sbiw	r26, 0x02	; 2
    35d6:	92 83       	std	Z+2, r25	; 0x02
    35d8:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    35da:	12 96       	adiw	r26, 0x02	; 2
    35dc:	fc 93       	st	X, r31
    35de:	ee 93       	st	-X, r30
    35e0:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    35e2:	df 91       	pop	r29
    35e4:	cf 91       	pop	r28
    35e6:	1f 91       	pop	r17
    35e8:	0f 91       	pop	r16
    35ea:	ff 90       	pop	r15
    35ec:	ef 90       	pop	r14
    35ee:	df 90       	pop	r13
    35f0:	cf 90       	pop	r12
    35f2:	bf 90       	pop	r11
    35f4:	af 90       	pop	r10
    35f6:	08 95       	ret

000035f8 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    35f8:	cf 93       	push	r28
    35fa:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    35fc:	e0 91 12 08 	lds	r30, 0x0812
    3600:	f0 91 13 08 	lds	r31, 0x0813
    3604:	30 97       	sbiw	r30, 0x00	; 0
    3606:	09 f4       	brne	.+2      	; 0x360a <nrk_rem_from_readyQ+0x12>
    3608:	44 c0       	rjmp	.+136    	; 0x3692 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    360a:	99 27       	eor	r25, r25
    360c:	87 fd       	sbrc	r24, 7
    360e:	90 95       	com	r25
    3610:	20 81       	ld	r18, Z
    3612:	30 e0       	ldi	r19, 0x00	; 0
    3614:	28 17       	cp	r18, r24
    3616:	39 07       	cpc	r19, r25
    3618:	81 f4       	brne	.+32     	; 0x363a <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    361a:	a3 81       	ldd	r26, Z+3	; 0x03
    361c:	b4 81       	ldd	r27, Z+4	; 0x04
    361e:	b0 93 13 08 	sts	0x0813, r27
    3622:	a0 93 12 08 	sts	0x0812, r26
        _head_node->Prev = NULL;
    3626:	12 96       	adiw	r26, 0x02	; 2
    3628:	1c 92       	st	X, r1
    362a:	1e 92       	st	-X, r1
    362c:	11 97       	sbiw	r26, 0x01	; 1
    362e:	18 c0       	rjmp	.+48     	; 0x3660 <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    3630:	03 80       	ldd	r0, Z+3	; 0x03
    3632:	f4 81       	ldd	r31, Z+4	; 0x04
    3634:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    3636:	30 97       	sbiw	r30, 0x00	; 0
    3638:	61 f1       	breq	.+88     	; 0x3692 <nrk_rem_from_readyQ+0x9a>
    363a:	20 81       	ld	r18, Z
    363c:	30 e0       	ldi	r19, 0x00	; 0
    363e:	28 17       	cp	r18, r24
    3640:	39 07       	cpc	r19, r25
    3642:	b1 f7       	brne	.-20     	; 0x3630 <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3644:	c1 81       	ldd	r28, Z+1	; 0x01
    3646:	d2 81       	ldd	r29, Z+2	; 0x02
    3648:	83 81       	ldd	r24, Z+3	; 0x03
    364a:	94 81       	ldd	r25, Z+4	; 0x04
    364c:	9c 83       	std	Y+4, r25	; 0x04
    364e:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    3650:	a3 81       	ldd	r26, Z+3	; 0x03
    3652:	b4 81       	ldd	r27, Z+4	; 0x04
    3654:	10 97       	sbiw	r26, 0x00	; 0
    3656:	21 f0       	breq	.+8      	; 0x3660 <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3658:	12 96       	adiw	r26, 0x02	; 2
    365a:	dc 93       	st	X, r29
    365c:	ce 93       	st	-X, r28
    365e:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    3660:	a0 91 2e 07 	lds	r26, 0x072E
    3664:	b0 91 2f 07 	lds	r27, 0x072F
    3668:	10 97       	sbiw	r26, 0x00	; 0
    366a:	39 f4       	brne	.+14     	; 0x367a <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    366c:	f0 93 2f 07 	sts	0x072F, r31
    3670:	e0 93 2e 07 	sts	0x072E, r30
        _free_node->Next = NULL;
    3674:	14 82       	std	Z+4, r1	; 0x04
    3676:	13 82       	std	Z+3, r1	; 0x03
    3678:	0a c0       	rjmp	.+20     	; 0x368e <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    367a:	b4 83       	std	Z+4, r27	; 0x04
    367c:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    367e:	12 96       	adiw	r26, 0x02	; 2
    3680:	fc 93       	st	X, r31
    3682:	ee 93       	st	-X, r30
    3684:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    3686:	f0 93 2f 07 	sts	0x072F, r31
    368a:	e0 93 2e 07 	sts	0x072E, r30
    }
    _free_node->Prev = NULL;
    368e:	12 82       	std	Z+2, r1	; 0x02
    3690:	11 82       	std	Z+1, r1	; 0x01
}
    3692:	df 91       	pop	r29
    3694:	cf 91       	pop	r28
    3696:	08 95       	ret

00003698 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3698:	ef 92       	push	r14
    369a:	ff 92       	push	r15
    369c:	0f 93       	push	r16
    369e:	1f 93       	push	r17
    36a0:	cf 93       	push	r28
    36a2:	df 93       	push	r29
    36a4:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    36a6:	4b 81       	ldd	r20, Y+3	; 0x03
    36a8:	5c 81       	ldd	r21, Y+4	; 0x04
    36aa:	69 81       	ldd	r22, Y+1	; 0x01
    36ac:	7a 81       	ldd	r23, Y+2	; 0x02
    36ae:	8d 81       	ldd	r24, Y+5	; 0x05
    36b0:	9e 81       	ldd	r25, Y+6	; 0x06
    36b2:	0e 94 54 28 	call	0x50a8	; 0x50a8 <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    36b6:	2f 81       	ldd	r18, Y+7	; 0x07
    36b8:	22 23       	and	r18, r18
    36ba:	71 f0       	breq	.+28     	; 0x36d8 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    36bc:	4b 81       	ldd	r20, Y+3	; 0x03
    36be:	5c 81       	ldd	r21, Y+4	; 0x04
    36c0:	e1 2c       	mov	r14, r1
    36c2:	f1 2c       	mov	r15, r1
    36c4:	00 e0       	ldi	r16, 0x00	; 0
    36c6:	10 e0       	ldi	r17, 0x00	; 0
    36c8:	20 e0       	ldi	r18, 0x00	; 0
    36ca:	30 e0       	ldi	r19, 0x00	; 0
    36cc:	bc 01       	movw	r22, r24
    36ce:	ce 01       	movw	r24, r28
    36d0:	0e 94 1b 10 	call	0x2036	; 0x2036 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    36d4:	1f 82       	std	Y+7, r1	; 0x07
    36d6:	0c c0       	rjmp	.+24     	; 0x36f0 <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    36d8:	e8 81       	ld	r30, Y
    36da:	2b e2       	ldi	r18, 0x2B	; 43
    36dc:	e2 02       	muls	r30, r18
    36de:	f0 01       	movw	r30, r0
    36e0:	11 24       	eor	r1, r1
    36e2:	e0 5d       	subi	r30, 0xD0	; 208
    36e4:	f8 4f       	sbci	r31, 0xF8	; 248
    36e6:	21 85       	ldd	r18, Z+9	; 0x09
    36e8:	23 30       	cpi	r18, 0x03	; 3
    36ea:	b9 f4       	brne	.+46     	; 0x371a <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    36ec:	91 83       	std	Z+1, r25	; 0x01
    36ee:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    36f0:	e8 81       	ld	r30, Y
    36f2:	8b e2       	ldi	r24, 0x2B	; 43
    36f4:	e8 02       	muls	r30, r24
    36f6:	f0 01       	movw	r30, r0
    36f8:	11 24       	eor	r1, r1
    36fa:	e0 5d       	subi	r30, 0xD0	; 208
    36fc:	f8 4f       	sbci	r31, 0xF8	; 248
    36fe:	85 89       	ldd	r24, Z+21	; 0x15
    3700:	96 89       	ldd	r25, Z+22	; 0x16
    3702:	a7 89       	ldd	r26, Z+23	; 0x17
    3704:	b0 8d       	ldd	r27, Z+24	; 0x18
    3706:	89 2b       	or	r24, r25
    3708:	8a 2b       	or	r24, r26
    370a:	8b 2b       	or	r24, r27
    370c:	41 f4       	brne	.+16     	; 0x371e <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    370e:	82 e0       	ldi	r24, 0x02	; 2
    3710:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    3712:	88 81       	ld	r24, Y
    3714:	0e 94 4c 1a 	call	0x3498	; 0x3498 <nrk_add_to_readyQ>
    3718:	02 c0       	rjmp	.+4      	; 0x371e <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    371a:	8f ef       	ldi	r24, 0xFF	; 255
    371c:	01 c0       	rjmp	.+2      	; 0x3720 <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    371e:	81 e0       	ldi	r24, 0x01	; 1
}
    3720:	df 91       	pop	r29
    3722:	cf 91       	pop	r28
    3724:	1f 91       	pop	r17
    3726:	0f 91       	pop	r16
    3728:	ff 90       	pop	r15
    372a:	ef 90       	pop	r14
    372c:	08 95       	ret

0000372e <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    372e:	1f 93       	push	r17
    3730:	cf 93       	push	r28
    3732:	df 93       	push	r29
    3734:	cd b7       	in	r28, 0x3d	; 61
    3736:	de b7       	in	r29, 0x3e	; 62
    3738:	28 97       	sbiw	r28, 0x08	; 8
    373a:	0f b6       	in	r0, 0x3f	; 63
    373c:	f8 94       	cli
    373e:	de bf       	out	0x3e, r29	; 62
    3740:	0f be       	out	0x3f, r0	; 63
    3742:	cd bf       	out	0x3d, r28	; 61
    3744:	29 83       	std	Y+1, r18	; 0x01
    3746:	3a 83       	std	Y+2, r19	; 0x02
    3748:	4b 83       	std	Y+3, r20	; 0x03
    374a:	5c 83       	std	Y+4, r21	; 0x04
    374c:	6d 83       	std	Y+5, r22	; 0x05
    374e:	7e 83       	std	Y+6, r23	; 0x06
    3750:	8f 83       	std	Y+7, r24	; 0x07
    3752:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    3754:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    3758:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    375c:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    375e:	ce 01       	movw	r24, r28
    3760:	01 96       	adiw	r24, 0x01	; 1
    3762:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    3766:	63 30       	cpi	r22, 0x03	; 3
    3768:	71 05       	cpc	r23, r1
    376a:	98 f0       	brcs	.+38     	; 0x3792 <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    376c:	e0 91 1d 08 	lds	r30, 0x081D
    3770:	f0 91 1e 08 	lds	r31, 0x081E
    3774:	21 2f       	mov	r18, r17
    3776:	30 e0       	ldi	r19, 0x00	; 0
    3778:	62 0f       	add	r22, r18
    377a:	73 1f       	adc	r23, r19
    377c:	cb 01       	movw	r24, r22
    377e:	a0 e0       	ldi	r26, 0x00	; 0
    3780:	b0 e0       	ldi	r27, 0x00	; 0
    3782:	85 8b       	std	Z+21, r24	; 0x15
    3784:	96 8b       	std	Z+22, r25	; 0x16
    3786:	a7 8b       	std	Z+23, r26	; 0x17
    3788:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    378a:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>

    return NRK_OK;
    378e:	81 e0       	ldi	r24, 0x01	; 1
    3790:	01 c0       	rjmp	.+2      	; 0x3794 <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    3792:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    3794:	28 96       	adiw	r28, 0x08	; 8
    3796:	0f b6       	in	r0, 0x3f	; 63
    3798:	f8 94       	cli
    379a:	de bf       	out	0x3e, r29	; 62
    379c:	0f be       	out	0x3f, r0	; 63
    379e:	cd bf       	out	0x3d, r28	; 61
    37a0:	df 91       	pop	r29
    37a2:	cf 91       	pop	r28
    37a4:	1f 91       	pop	r17
    37a6:	08 95       	ret

000037a8 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    37a8:	0e 94 27 28 	call	0x504e	; 0x504e <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    37ac:	e0 91 1d 08 	lds	r30, 0x081D
    37b0:	f0 91 1e 08 	lds	r31, 0x081E
    37b4:	85 81       	ldd	r24, Z+5	; 0x05
    37b6:	81 11       	cpse	r24, r1
    37b8:	f7 cf       	rjmp	.-18     	; 0x37a8 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    37ba:	08 95       	ret

000037bc <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    37bc:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    37be:	0e 94 09 17 	call	0x2e12	; 0x2e12 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    37c2:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    37c6:	e0 91 1d 08 	lds	r30, 0x081D
    37ca:	f0 91 1e 08 	lds	r31, 0x081E
    37ce:	81 e0       	ldi	r24, 0x01	; 1
    37d0:	90 e0       	ldi	r25, 0x00	; 0
    37d2:	92 a7       	std	Z+42, r25	; 0x2a
    37d4:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    37d6:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    37d8:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    37dc:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    37de:	88 3f       	cpi	r24, 0xF8	; 248
    37e0:	80 f4       	brcc	.+32     	; 0x3802 <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    37e2:	0e 94 18 25 	call	0x4a30	; 0x4a30 <_nrk_get_next_wakeup>
    37e6:	2c 2f       	mov	r18, r28
    37e8:	30 e0       	ldi	r19, 0x00	; 0
    37ea:	2f 5f       	subi	r18, 0xFF	; 255
    37ec:	3f 4f       	sbci	r19, 0xFF	; 255
    37ee:	90 e0       	ldi	r25, 0x00	; 0
    37f0:	28 17       	cp	r18, r24
    37f2:	39 07       	cpc	r19, r25
    37f4:	34 f4       	brge	.+12     	; 0x3802 <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    37f6:	82 e0       	ldi	r24, 0x02	; 2
    37f8:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    37fa:	80 93 92 05 	sts	0x0592, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    37fe:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3802:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    3806:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    380a:	81 e0       	ldi	r24, 0x01	; 1
    380c:	cf 91       	pop	r28
    380e:	08 95       	ret

00003810 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3810:	e0 91 1d 08 	lds	r30, 0x081D
    3814:	f0 91 1e 08 	lds	r31, 0x081E
    3818:	80 85       	ldd	r24, Z+8	; 0x08
    381a:	0e 94 fc 1a 	call	0x35f8	; 0x35f8 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    381e:	e0 91 1d 08 	lds	r30, 0x081D
    3822:	f0 91 1e 08 	lds	r31, 0x081E
    3826:	84 e0       	ldi	r24, 0x04	; 4
    3828:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    382a:	0e 94 de 1b 	call	0x37bc	; 0x37bc <nrk_wait_until_next_period>
    return NRK_OK;
}
    382e:	81 e0       	ldi	r24, 0x01	; 1
    3830:	08 95       	ret

00003832 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3832:	cf 93       	push	r28
    3834:	df 93       	push	r29
    3836:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    3838:	0e 94 09 17 	call	0x2e12	; 0x2e12 <nrk_stack_check>

    if (p == 0)
    383c:	20 97       	sbiw	r28, 0x00	; 0
    383e:	11 f4       	brne	.+4      	; 0x3844 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    3840:	c1 e0       	ldi	r28, 0x01	; 1
    3842:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3844:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3848:	e0 91 1d 08 	lds	r30, 0x081D
    384c:	f0 91 1e 08 	lds	r31, 0x081E
    3850:	81 e0       	ldi	r24, 0x01	; 1
    3852:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    3854:	d2 a7       	std	Z+42, r29	; 0x2a
    3856:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    3858:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    385c:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    385e:	88 3f       	cpi	r24, 0xF8	; 248
    3860:	80 f4       	brcc	.+32     	; 0x3882 <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3862:	0e 94 18 25 	call	0x4a30	; 0x4a30 <_nrk_get_next_wakeup>
    3866:	2c 2f       	mov	r18, r28
    3868:	30 e0       	ldi	r19, 0x00	; 0
    386a:	2f 5f       	subi	r18, 0xFF	; 255
    386c:	3f 4f       	sbci	r19, 0xFF	; 255
    386e:	90 e0       	ldi	r25, 0x00	; 0
    3870:	28 17       	cp	r18, r24
    3872:	39 07       	cpc	r19, r25
    3874:	34 f4       	brge	.+12     	; 0x3882 <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    3876:	82 e0       	ldi	r24, 0x02	; 2
    3878:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    387a:	80 93 92 05 	sts	0x0592, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    387e:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3882:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    3886:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    388a:	81 e0       	ldi	r24, 0x01	; 1
    388c:	df 91       	pop	r29
    388e:	cf 91       	pop	r28
    3890:	08 95       	ret

00003892 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3892:	ef 92       	push	r14
    3894:	ff 92       	push	r15
    3896:	0f 93       	push	r16
    3898:	1f 93       	push	r17
    389a:	cf 93       	push	r28
    389c:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    389e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    38a2:	e0 91 1d 08 	lds	r30, 0x081D
    38a6:	f0 91 1e 08 	lds	r31, 0x081E
    38aa:	81 e0       	ldi	r24, 0x01	; 1
    38ac:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    38ae:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    38b2:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    38b4:	e0 91 1d 08 	lds	r30, 0x081D
    38b8:	f0 91 1e 08 	lds	r31, 0x081E
    38bc:	e8 2e       	mov	r14, r24
    38be:	f1 2c       	mov	r15, r1
    38c0:	c7 01       	movw	r24, r14
    38c2:	80 0f       	add	r24, r16
    38c4:	91 1f       	adc	r25, r17
    38c6:	a0 e0       	ldi	r26, 0x00	; 0
    38c8:	b0 e0       	ldi	r27, 0x00	; 0
    38ca:	85 8b       	std	Z+21, r24	; 0x15
    38cc:	96 8b       	std	Z+22, r25	; 0x16
    38ce:	a7 8b       	std	Z+23, r26	; 0x17
    38d0:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    38d2:	c8 3f       	cpi	r28, 0xF8	; 248
    38d4:	78 f4       	brcc	.+30     	; 0x38f4 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    38d6:	0e 94 18 25 	call	0x4a30	; 0x4a30 <_nrk_get_next_wakeup>
    38da:	9f ef       	ldi	r25, 0xFF	; 255
    38dc:	e9 1a       	sub	r14, r25
    38de:	f9 0a       	sbc	r15, r25
    38e0:	90 e0       	ldi	r25, 0x00	; 0
    38e2:	e8 16       	cp	r14, r24
    38e4:	f9 06       	cpc	r15, r25
    38e6:	34 f4       	brge	.+12     	; 0x38f4 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    38e8:	82 e0       	ldi	r24, 0x02	; 2
    38ea:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    38ec:	80 93 92 05 	sts	0x0592, r24
            _nrk_set_next_wakeup (timer);
    38f0:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    38f4:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    38f8:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    38fc:	81 e0       	ldi	r24, 0x01	; 1
    38fe:	cf 91       	pop	r28
    3900:	1f 91       	pop	r17
    3902:	0f 91       	pop	r16
    3904:	ff 90       	pop	r15
    3906:	ef 90       	pop	r14
    3908:	08 95       	ret

0000390a <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    390a:	cf 93       	push	r28
    390c:	df 93       	push	r29
    390e:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    3910:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3914:	e0 91 1d 08 	lds	r30, 0x081D
    3918:	f0 91 1e 08 	lds	r31, 0x081E
    391c:	21 e0       	ldi	r18, 0x01	; 1
    391e:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    3920:	ce 01       	movw	r24, r28
    3922:	a0 e0       	ldi	r26, 0x00	; 0
    3924:	b0 e0       	ldi	r27, 0x00	; 0
    3926:	85 8b       	std	Z+21, r24	; 0x15
    3928:	96 8b       	std	Z+22, r25	; 0x16
    392a:	a7 8b       	std	Z+23, r26	; 0x17
    392c:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    392e:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    3932:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3934:	88 3f       	cpi	r24, 0xF8	; 248
    3936:	80 f4       	brcc	.+32     	; 0x3958 <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3938:	0e 94 18 25 	call	0x4a30	; 0x4a30 <_nrk_get_next_wakeup>
    393c:	2c 2f       	mov	r18, r28
    393e:	30 e0       	ldi	r19, 0x00	; 0
    3940:	2f 5f       	subi	r18, 0xFF	; 255
    3942:	3f 4f       	sbci	r19, 0xFF	; 255
    3944:	90 e0       	ldi	r25, 0x00	; 0
    3946:	28 17       	cp	r18, r24
    3948:	39 07       	cpc	r19, r25
    394a:	34 f4       	brge	.+12     	; 0x3958 <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    394c:	82 e0       	ldi	r24, 0x02	; 2
    394e:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    3950:	80 93 92 05 	sts	0x0592, r24
            _nrk_set_next_wakeup (timer);
    3954:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3958:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    395c:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3960:	81 e0       	ldi	r24, 0x01	; 1
    3962:	df 91       	pop	r29
    3964:	cf 91       	pop	r28
    3966:	08 95       	ret

00003968 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    3968:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    396a:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    396e:	e0 91 1d 08 	lds	r30, 0x081D
    3972:	f0 91 1e 08 	lds	r31, 0x081E
    3976:	81 e0       	ldi	r24, 0x01	; 1
    3978:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    397a:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    397c:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    3980:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3982:	88 3f       	cpi	r24, 0xF8	; 248
    3984:	80 f4       	brcc	.+32     	; 0x39a6 <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3986:	0e 94 18 25 	call	0x4a30	; 0x4a30 <_nrk_get_next_wakeup>
    398a:	2c 2f       	mov	r18, r28
    398c:	30 e0       	ldi	r19, 0x00	; 0
    398e:	2f 5f       	subi	r18, 0xFF	; 255
    3990:	3f 4f       	sbci	r19, 0xFF	; 255
    3992:	90 e0       	ldi	r25, 0x00	; 0
    3994:	28 17       	cp	r18, r24
    3996:	39 07       	cpc	r19, r25
    3998:	34 f4       	brge	.+12     	; 0x39a6 <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    399a:	82 e0       	ldi	r24, 0x02	; 2
    399c:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    399e:	80 93 92 05 	sts	0x0592, r24
            _nrk_set_next_wakeup (timer);
    39a2:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    39a6:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    39aa:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    39ae:	81 e0       	ldi	r24, 0x01	; 1
    39b0:	cf 91       	pop	r28
    39b2:	08 95       	ret

000039b4 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    39b4:	1f 93       	push	r17
    39b6:	cf 93       	push	r28
    39b8:	df 93       	push	r29
    39ba:	cd b7       	in	r28, 0x3d	; 61
    39bc:	de b7       	in	r29, 0x3e	; 62
    39be:	28 97       	sbiw	r28, 0x08	; 8
    39c0:	0f b6       	in	r0, 0x3f	; 63
    39c2:	f8 94       	cli
    39c4:	de bf       	out	0x3e, r29	; 62
    39c6:	0f be       	out	0x3f, r0	; 63
    39c8:	cd bf       	out	0x3d, r28	; 61
    39ca:	29 83       	std	Y+1, r18	; 0x01
    39cc:	3a 83       	std	Y+2, r19	; 0x02
    39ce:	4b 83       	std	Y+3, r20	; 0x03
    39d0:	5c 83       	std	Y+4, r21	; 0x04
    39d2:	6d 83       	std	Y+5, r22	; 0x05
    39d4:	7e 83       	std	Y+6, r23	; 0x06
    39d6:	8f 83       	std	Y+7, r24	; 0x07
    39d8:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    39da:	0e 94 09 17 	call	0x2e12	; 0x2e12 <nrk_stack_check>

    nrk_int_disable ();
    39de:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    39e2:	e0 91 1d 08 	lds	r30, 0x081D
    39e6:	f0 91 1e 08 	lds	r31, 0x081E
    39ea:	81 e0       	ldi	r24, 0x01	; 1
    39ec:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    39ee:	81 e0       	ldi	r24, 0x01	; 1
    39f0:	90 e0       	ldi	r25, 0x00	; 0
    39f2:	92 a7       	std	Z+42, r25	; 0x2a
    39f4:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    39f6:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    39fa:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    39fc:	ce 01       	movw	r24, r28
    39fe:	01 96       	adiw	r24, 0x01	; 1
    3a00:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    3a04:	e0 91 1d 08 	lds	r30, 0x081D
    3a08:	f0 91 1e 08 	lds	r31, 0x081E
    3a0c:	dc 01       	movw	r26, r24
    3a0e:	cb 01       	movw	r24, r22
    3a10:	81 0f       	add	r24, r17
    3a12:	91 1d       	adc	r25, r1
    3a14:	a1 1d       	adc	r26, r1
    3a16:	b1 1d       	adc	r27, r1
    3a18:	85 8b       	std	Z+21, r24	; 0x15
    3a1a:	96 8b       	std	Z+22, r25	; 0x16
    3a1c:	a7 8b       	std	Z+23, r26	; 0x17
    3a1e:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3a20:	18 3f       	cpi	r17, 0xF8	; 248
    3a22:	80 f4       	brcc	.+32     	; 0x3a44 <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3a24:	0e 94 18 25 	call	0x4a30	; 0x4a30 <_nrk_get_next_wakeup>
    3a28:	21 2f       	mov	r18, r17
    3a2a:	30 e0       	ldi	r19, 0x00	; 0
    3a2c:	2f 5f       	subi	r18, 0xFF	; 255
    3a2e:	3f 4f       	sbci	r19, 0xFF	; 255
    3a30:	90 e0       	ldi	r25, 0x00	; 0
    3a32:	28 17       	cp	r18, r24
    3a34:	39 07       	cpc	r19, r25
    3a36:	34 f4       	brge	.+12     	; 0x3a44 <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    3a38:	82 e0       	ldi	r24, 0x02	; 2
    3a3a:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    3a3c:	80 93 92 05 	sts	0x0592, r24
            _nrk_set_next_wakeup (timer);
    3a40:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    3a44:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    3a48:	0e 94 d4 1b 	call	0x37a8	; 0x37a8 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3a4c:	81 e0       	ldi	r24, 0x01	; 1
    3a4e:	28 96       	adiw	r28, 0x08	; 8
    3a50:	0f b6       	in	r0, 0x3f	; 63
    3a52:	f8 94       	cli
    3a54:	de bf       	out	0x3e, r29	; 62
    3a56:	0f be       	out	0x3f, r0	; 63
    3a58:	cd bf       	out	0x3d, r28	; 61
    3a5a:	df 91       	pop	r29
    3a5c:	cf 91       	pop	r28
    3a5e:	1f 91       	pop	r17
    3a60:	08 95       	ret

00003a62 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3a62:	8f 92       	push	r8
    3a64:	9f 92       	push	r9
    3a66:	af 92       	push	r10
    3a68:	bf 92       	push	r11
    3a6a:	cf 92       	push	r12
    3a6c:	df 92       	push	r13
    3a6e:	ef 92       	push	r14
    3a70:	ff 92       	push	r15
    3a72:	0f 93       	push	r16
    3a74:	1f 93       	push	r17
    3a76:	cf 93       	push	r28
    3a78:	df 93       	push	r29
    3a7a:	cd b7       	in	r28, 0x3d	; 61
    3a7c:	de b7       	in	r29, 0x3e	; 62
    3a7e:	60 97       	sbiw	r28, 0x10	; 16
    3a80:	0f b6       	in	r0, 0x3f	; 63
    3a82:	f8 94       	cli
    3a84:	de bf       	out	0x3e, r29	; 62
    3a86:	0f be       	out	0x3f, r0	; 63
    3a88:	cd bf       	out	0x3d, r28	; 61
    3a8a:	29 87       	std	Y+9, r18	; 0x09
    3a8c:	3a 87       	std	Y+10, r19	; 0x0a
    3a8e:	4b 87       	std	Y+11, r20	; 0x0b
    3a90:	5c 87       	std	Y+12, r21	; 0x0c
    3a92:	6d 87       	std	Y+13, r22	; 0x0d
    3a94:	7e 87       	std	Y+14, r23	; 0x0e
    3a96:	8f 87       	std	Y+15, r24	; 0x0f
    3a98:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    3a9a:	ce 01       	movw	r24, r28
    3a9c:	01 96       	adiw	r24, 0x01	; 1
    3a9e:	0e 94 8d 1d 	call	0x3b1a	; 0x3b1a <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    3aa2:	89 80       	ldd	r8, Y+1	; 0x01
    3aa4:	9a 80       	ldd	r9, Y+2	; 0x02
    3aa6:	ab 80       	ldd	r10, Y+3	; 0x03
    3aa8:	bc 80       	ldd	r11, Y+4	; 0x04
    3aaa:	cd 80       	ldd	r12, Y+5	; 0x05
    3aac:	de 80       	ldd	r13, Y+6	; 0x06
    3aae:	ef 80       	ldd	r14, Y+7	; 0x07
    3ab0:	f8 84       	ldd	r15, Y+8	; 0x08
    3ab2:	09 85       	ldd	r16, Y+9	; 0x09
    3ab4:	1a 85       	ldd	r17, Y+10	; 0x0a
    3ab6:	2b 85       	ldd	r18, Y+11	; 0x0b
    3ab8:	3c 85       	ldd	r19, Y+12	; 0x0c
    3aba:	4d 85       	ldd	r20, Y+13	; 0x0d
    3abc:	5e 85       	ldd	r21, Y+14	; 0x0e
    3abe:	6f 85       	ldd	r22, Y+15	; 0x0f
    3ac0:	78 89       	ldd	r23, Y+16	; 0x10
    3ac2:	ce 01       	movw	r24, r28
    3ac4:	09 96       	adiw	r24, 0x09	; 9
    3ac6:	0e 94 ea 1d 	call	0x3bd4	; 0x3bd4 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    3aca:	8f 3f       	cpi	r24, 0xFF	; 255
    3acc:	61 f0       	breq	.+24     	; 0x3ae6 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    3ace:	29 85       	ldd	r18, Y+9	; 0x09
    3ad0:	3a 85       	ldd	r19, Y+10	; 0x0a
    3ad2:	4b 85       	ldd	r20, Y+11	; 0x0b
    3ad4:	5c 85       	ldd	r21, Y+12	; 0x0c
    3ad6:	6d 85       	ldd	r22, Y+13	; 0x0d
    3ad8:	7e 85       	ldd	r23, Y+14	; 0x0e
    3ada:	8f 85       	ldd	r24, Y+15	; 0x0f
    3adc:	98 89       	ldd	r25, Y+16	; 0x10
    3ade:	0e 94 da 1c 	call	0x39b4	; 0x39b4 <nrk_wait>

    return NRK_OK;
    3ae2:	81 e0       	ldi	r24, 0x01	; 1
    3ae4:	01 c0       	rjmp	.+2      	; 0x3ae8 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    3ae6:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    3ae8:	60 96       	adiw	r28, 0x10	; 16
    3aea:	0f b6       	in	r0, 0x3f	; 63
    3aec:	f8 94       	cli
    3aee:	de bf       	out	0x3e, r29	; 62
    3af0:	0f be       	out	0x3f, r0	; 63
    3af2:	cd bf       	out	0x3d, r28	; 61
    3af4:	df 91       	pop	r29
    3af6:	cf 91       	pop	r28
    3af8:	1f 91       	pop	r17
    3afa:	0f 91       	pop	r16
    3afc:	ff 90       	pop	r15
    3afe:	ef 90       	pop	r14
    3b00:	df 90       	pop	r13
    3b02:	cf 90       	pop	r12
    3b04:	bf 90       	pop	r11
    3b06:	af 90       	pop	r10
    3b08:	9f 90       	pop	r9
    3b0a:	8f 90       	pop	r8
    3b0c:	08 95       	ret

00003b0e <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    3b0e:	e0 91 1d 08 	lds	r30, 0x081D
    3b12:	f0 91 1e 08 	lds	r31, 0x081E
}
    3b16:	80 85       	ldd	r24, Z+8	; 0x08
    3b18:	08 95       	ret

00003b1a <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    3b1a:	0f 93       	push	r16
    3b1c:	1f 93       	push	r17
    3b1e:	cf 93       	push	r28
    3b20:	df 93       	push	r29
    3b22:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3b24:	1c 82       	std	Y+4, r1	; 0x04
    3b26:	1d 82       	std	Y+5, r1	; 0x05
    3b28:	1e 82       	std	Y+6, r1	; 0x06
    3b2a:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3b2c:	80 91 14 08 	lds	r24, 0x0814
    3b30:	90 91 15 08 	lds	r25, 0x0815
    3b34:	a0 91 16 08 	lds	r26, 0x0816
    3b38:	b0 91 17 08 	lds	r27, 0x0817
    3b3c:	88 83       	st	Y, r24
    3b3e:	99 83       	std	Y+1, r25	; 0x01
    3b40:	aa 83       	std	Y+2, r26	; 0x02
    3b42:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3b44:	80 91 18 08 	lds	r24, 0x0818
    3b48:	90 91 19 08 	lds	r25, 0x0819
    3b4c:	a0 91 1a 08 	lds	r26, 0x081A
    3b50:	b0 91 1b 08 	lds	r27, 0x081B
    3b54:	8c 83       	std	Y+4, r24	; 0x04
    3b56:	9d 83       	std	Y+5, r25	; 0x05
    3b58:	ae 83       	std	Y+6, r26	; 0x06
    3b5a:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3b5c:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    3b60:	a8 2f       	mov	r26, r24
    3b62:	b0 e0       	ldi	r27, 0x00	; 0
    3b64:	23 eb       	ldi	r18, 0xB3	; 179
    3b66:	36 ee       	ldi	r19, 0xE6	; 230
    3b68:	4e e0       	ldi	r20, 0x0E	; 14
    3b6a:	50 e0       	ldi	r21, 0x00	; 0
    3b6c:	0e 94 4e 2a 	call	0x549c	; 0x549c <__muluhisi3>
    3b70:	0c 81       	ldd	r16, Y+4	; 0x04
    3b72:	1d 81       	ldd	r17, Y+5	; 0x05
    3b74:	2e 81       	ldd	r18, Y+6	; 0x06
    3b76:	3f 81       	ldd	r19, Y+7	; 0x07
    3b78:	dc 01       	movw	r26, r24
    3b7a:	cb 01       	movw	r24, r22
    3b7c:	80 0f       	add	r24, r16
    3b7e:	91 1f       	adc	r25, r17
    3b80:	a2 1f       	adc	r26, r18
    3b82:	b3 1f       	adc	r27, r19
    3b84:	8c 83       	std	Y+4, r24	; 0x04
    3b86:	9d 83       	std	Y+5, r25	; 0x05
    3b88:	ae 83       	std	Y+6, r26	; 0x06
    3b8a:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3b8c:	8c 81       	ldd	r24, Y+4	; 0x04
    3b8e:	9d 81       	ldd	r25, Y+5	; 0x05
    3b90:	ae 81       	ldd	r26, Y+6	; 0x06
    3b92:	bf 81       	ldd	r27, Y+7	; 0x07
    3b94:	81 15       	cp	r24, r1
    3b96:	2a ec       	ldi	r18, 0xCA	; 202
    3b98:	92 07       	cpc	r25, r18
    3b9a:	2a e9       	ldi	r18, 0x9A	; 154
    3b9c:	a2 07       	cpc	r26, r18
    3b9e:	2b e3       	ldi	r18, 0x3B	; 59
    3ba0:	b2 07       	cpc	r27, r18
    3ba2:	98 f0       	brcs	.+38     	; 0x3bca <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    3ba4:	9a 5c       	subi	r25, 0xCA	; 202
    3ba6:	aa 49       	sbci	r26, 0x9A	; 154
    3ba8:	bb 43       	sbci	r27, 0x3B	; 59
    3baa:	8c 83       	std	Y+4, r24	; 0x04
    3bac:	9d 83       	std	Y+5, r25	; 0x05
    3bae:	ae 83       	std	Y+6, r26	; 0x06
    3bb0:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    3bb2:	88 81       	ld	r24, Y
    3bb4:	99 81       	ldd	r25, Y+1	; 0x01
    3bb6:	aa 81       	ldd	r26, Y+2	; 0x02
    3bb8:	bb 81       	ldd	r27, Y+3	; 0x03
    3bba:	01 96       	adiw	r24, 0x01	; 1
    3bbc:	a1 1d       	adc	r26, r1
    3bbe:	b1 1d       	adc	r27, r1
    3bc0:	88 83       	st	Y, r24
    3bc2:	99 83       	std	Y+1, r25	; 0x01
    3bc4:	aa 83       	std	Y+2, r26	; 0x02
    3bc6:	bb 83       	std	Y+3, r27	; 0x03
    3bc8:	e1 cf       	rjmp	.-62     	; 0x3b8c <nrk_time_get+0x72>
    }

}
    3bca:	df 91       	pop	r29
    3bcc:	cf 91       	pop	r28
    3bce:	1f 91       	pop	r17
    3bd0:	0f 91       	pop	r16
    3bd2:	08 95       	ret

00003bd4 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3bd4:	8f 92       	push	r8
    3bd6:	9f 92       	push	r9
    3bd8:	af 92       	push	r10
    3bda:	bf 92       	push	r11
    3bdc:	cf 92       	push	r12
    3bde:	df 92       	push	r13
    3be0:	ef 92       	push	r14
    3be2:	ff 92       	push	r15
    3be4:	0f 93       	push	r16
    3be6:	1f 93       	push	r17
    3be8:	cf 93       	push	r28
    3bea:	df 93       	push	r29
    3bec:	cd b7       	in	r28, 0x3d	; 61
    3bee:	de b7       	in	r29, 0x3e	; 62
    3bf0:	60 97       	sbiw	r28, 0x10	; 16
    3bf2:	0f b6       	in	r0, 0x3f	; 63
    3bf4:	f8 94       	cli
    3bf6:	de bf       	out	0x3e, r29	; 62
    3bf8:	0f be       	out	0x3f, r0	; 63
    3bfa:	cd bf       	out	0x3d, r28	; 61
    3bfc:	fc 01       	movw	r30, r24
    3bfe:	09 83       	std	Y+1, r16	; 0x01
    3c00:	1a 83       	std	Y+2, r17	; 0x02
    3c02:	2b 83       	std	Y+3, r18	; 0x03
    3c04:	3c 83       	std	Y+4, r19	; 0x04
    3c06:	4d 83       	std	Y+5, r20	; 0x05
    3c08:	5e 83       	std	Y+6, r21	; 0x06
    3c0a:	6f 83       	std	Y+7, r22	; 0x07
    3c0c:	78 87       	std	Y+8, r23	; 0x08
    3c0e:	89 86       	std	Y+9, r8	; 0x09
    3c10:	9a 86       	std	Y+10, r9	; 0x0a
    3c12:	ab 86       	std	Y+11, r10	; 0x0b
    3c14:	bc 86       	std	Y+12, r11	; 0x0c
    3c16:	cd 86       	std	Y+13, r12	; 0x0d
    3c18:	de 86       	std	Y+14, r13	; 0x0e
    3c1a:	ef 86       	std	Y+15, r14	; 0x0f
    3c1c:	f8 8a       	std	Y+16, r15	; 0x10
    3c1e:	09 81       	ldd	r16, Y+1	; 0x01
    3c20:	1a 81       	ldd	r17, Y+2	; 0x02
    3c22:	2b 81       	ldd	r18, Y+3	; 0x03
    3c24:	3c 81       	ldd	r19, Y+4	; 0x04
    3c26:	4d 81       	ldd	r20, Y+5	; 0x05
    3c28:	5e 81       	ldd	r21, Y+6	; 0x06
    3c2a:	6f 81       	ldd	r22, Y+7	; 0x07
    3c2c:	78 85       	ldd	r23, Y+8	; 0x08
    3c2e:	c9 84       	ldd	r12, Y+9	; 0x09
    3c30:	da 84       	ldd	r13, Y+10	; 0x0a
    3c32:	eb 84       	ldd	r14, Y+11	; 0x0b
    3c34:	fc 84       	ldd	r15, Y+12	; 0x0c
    3c36:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c38:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c3a:	af 85       	ldd	r26, Y+15	; 0x0f
    3c3c:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    3c3e:	0c 15       	cp	r16, r12
    3c40:	1d 05       	cpc	r17, r13
    3c42:	2e 05       	cpc	r18, r14
    3c44:	3f 05       	cpc	r19, r15
    3c46:	f0 f1       	brcs	.+124    	; 0x3cc4 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    3c48:	c0 16       	cp	r12, r16
    3c4a:	d1 06       	cpc	r13, r17
    3c4c:	e2 06       	cpc	r14, r18
    3c4e:	f3 06       	cpc	r15, r19
    3c50:	91 f4       	brne	.+36     	; 0x3c76 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3c52:	48 17       	cp	r20, r24
    3c54:	59 07       	cpc	r21, r25
    3c56:	6a 07       	cpc	r22, r26
    3c58:	7b 07       	cpc	r23, r27
    3c5a:	a0 f1       	brcs	.+104    	; 0x3cc4 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    3c5c:	48 1b       	sub	r20, r24
    3c5e:	59 0b       	sbc	r21, r25
    3c60:	6a 0b       	sbc	r22, r26
    3c62:	7b 0b       	sbc	r23, r27
    3c64:	44 83       	std	Z+4, r20	; 0x04
    3c66:	55 83       	std	Z+5, r21	; 0x05
    3c68:	66 83       	std	Z+6, r22	; 0x06
    3c6a:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    3c6c:	10 82       	st	Z, r1
    3c6e:	11 82       	std	Z+1, r1	; 0x01
    3c70:	12 82       	std	Z+2, r1	; 0x02
    3c72:	13 82       	std	Z+3, r1	; 0x03
    3c74:	25 c0       	rjmp	.+74     	; 0x3cc0 <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    3c76:	48 17       	cp	r20, r24
    3c78:	59 07       	cpc	r21, r25
    3c7a:	6a 07       	cpc	r22, r26
    3c7c:	7b 07       	cpc	r23, r27
    3c7e:	80 f4       	brcc	.+32     	; 0x3ca0 <nrk_time_sub+0xcc>
{
	high.secs--;
    3c80:	01 50       	subi	r16, 0x01	; 1
    3c82:	11 09       	sbc	r17, r1
    3c84:	21 09       	sbc	r18, r1
    3c86:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    3c88:	0c 19       	sub	r16, r12
    3c8a:	1d 09       	sbc	r17, r13
    3c8c:	2e 09       	sbc	r18, r14
    3c8e:	3f 09       	sbc	r19, r15
    3c90:	00 83       	st	Z, r16
    3c92:	11 83       	std	Z+1, r17	; 0x01
    3c94:	22 83       	std	Z+2, r18	; 0x02
    3c96:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    3c98:	56 53       	subi	r21, 0x36	; 54
    3c9a:	65 46       	sbci	r22, 0x65	; 101
    3c9c:	74 4c       	sbci	r23, 0xC4	; 196
    3c9e:	08 c0       	rjmp	.+16     	; 0x3cb0 <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    3ca0:	0c 19       	sub	r16, r12
    3ca2:	1d 09       	sbc	r17, r13
    3ca4:	2e 09       	sbc	r18, r14
    3ca6:	3f 09       	sbc	r19, r15
    3ca8:	00 83       	st	Z, r16
    3caa:	11 83       	std	Z+1, r17	; 0x01
    3cac:	22 83       	std	Z+2, r18	; 0x02
    3cae:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    3cb0:	48 1b       	sub	r20, r24
    3cb2:	59 0b       	sbc	r21, r25
    3cb4:	6a 0b       	sbc	r22, r26
    3cb6:	7b 0b       	sbc	r23, r27
    3cb8:	44 83       	std	Z+4, r20	; 0x04
    3cba:	55 83       	std	Z+5, r21	; 0x05
    3cbc:	66 83       	std	Z+6, r22	; 0x06
    3cbe:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    3cc0:	81 e0       	ldi	r24, 0x01	; 1
    3cc2:	01 c0       	rjmp	.+2      	; 0x3cc6 <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    3cc4:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    3cc6:	60 96       	adiw	r28, 0x10	; 16
    3cc8:	0f b6       	in	r0, 0x3f	; 63
    3cca:	f8 94       	cli
    3ccc:	de bf       	out	0x3e, r29	; 62
    3cce:	0f be       	out	0x3f, r0	; 63
    3cd0:	cd bf       	out	0x3d, r28	; 61
    3cd2:	df 91       	pop	r29
    3cd4:	cf 91       	pop	r28
    3cd6:	1f 91       	pop	r17
    3cd8:	0f 91       	pop	r16
    3cda:	ff 90       	pop	r15
    3cdc:	ef 90       	pop	r14
    3cde:	df 90       	pop	r13
    3ce0:	cf 90       	pop	r12
    3ce2:	bf 90       	pop	r11
    3ce4:	af 90       	pop	r10
    3ce6:	9f 90       	pop	r9
    3ce8:	8f 90       	pop	r8
    3cea:	08 95       	ret

00003cec <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    3cec:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    3cee:	44 81       	ldd	r20, Z+4	; 0x04
    3cf0:	55 81       	ldd	r21, Z+5	; 0x05
    3cf2:	66 81       	ldd	r22, Z+6	; 0x06
    3cf4:	77 81       	ldd	r23, Z+7	; 0x07
    3cf6:	41 15       	cp	r20, r1
    3cf8:	8a ec       	ldi	r24, 0xCA	; 202
    3cfa:	58 07       	cpc	r21, r24
    3cfc:	8a e9       	ldi	r24, 0x9A	; 154
    3cfe:	68 07       	cpc	r22, r24
    3d00:	8b e3       	ldi	r24, 0x3B	; 59
    3d02:	78 07       	cpc	r23, r24
    3d04:	98 f0       	brcs	.+38     	; 0x3d2c <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    3d06:	5a 5c       	subi	r21, 0xCA	; 202
    3d08:	6a 49       	sbci	r22, 0x9A	; 154
    3d0a:	7b 43       	sbci	r23, 0x3B	; 59
    3d0c:	44 83       	std	Z+4, r20	; 0x04
    3d0e:	55 83       	std	Z+5, r21	; 0x05
    3d10:	66 83       	std	Z+6, r22	; 0x06
    3d12:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    3d14:	80 81       	ld	r24, Z
    3d16:	91 81       	ldd	r25, Z+1	; 0x01
    3d18:	a2 81       	ldd	r26, Z+2	; 0x02
    3d1a:	b3 81       	ldd	r27, Z+3	; 0x03
    3d1c:	01 96       	adiw	r24, 0x01	; 1
    3d1e:	a1 1d       	adc	r26, r1
    3d20:	b1 1d       	adc	r27, r1
    3d22:	80 83       	st	Z, r24
    3d24:	91 83       	std	Z+1, r25	; 0x01
    3d26:	a2 83       	std	Z+2, r26	; 0x02
    3d28:	b3 83       	std	Z+3, r27	; 0x03
    3d2a:	e1 cf       	rjmp	.-62     	; 0x3cee <nrk_time_compact_nanos+0x2>
    }
}
    3d2c:	08 95       	ret

00003d2e <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    3d2e:	8f 92       	push	r8
    3d30:	9f 92       	push	r9
    3d32:	af 92       	push	r10
    3d34:	bf 92       	push	r11
    3d36:	cf 92       	push	r12
    3d38:	df 92       	push	r13
    3d3a:	ef 92       	push	r14
    3d3c:	ff 92       	push	r15
    3d3e:	0f 93       	push	r16
    3d40:	1f 93       	push	r17
    3d42:	cf 93       	push	r28
    3d44:	df 93       	push	r29
    3d46:	cd b7       	in	r28, 0x3d	; 61
    3d48:	de b7       	in	r29, 0x3e	; 62
    3d4a:	60 97       	sbiw	r28, 0x10	; 16
    3d4c:	0f b6       	in	r0, 0x3f	; 63
    3d4e:	f8 94       	cli
    3d50:	de bf       	out	0x3e, r29	; 62
    3d52:	0f be       	out	0x3f, r0	; 63
    3d54:	cd bf       	out	0x3d, r28	; 61
    3d56:	09 83       	std	Y+1, r16	; 0x01
    3d58:	1a 83       	std	Y+2, r17	; 0x02
    3d5a:	2b 83       	std	Y+3, r18	; 0x03
    3d5c:	3c 83       	std	Y+4, r19	; 0x04
    3d5e:	4d 83       	std	Y+5, r20	; 0x05
    3d60:	5e 83       	std	Y+6, r21	; 0x06
    3d62:	6f 83       	std	Y+7, r22	; 0x07
    3d64:	78 87       	std	Y+8, r23	; 0x08
    3d66:	89 86       	std	Y+9, r8	; 0x09
    3d68:	9a 86       	std	Y+10, r9	; 0x0a
    3d6a:	ab 86       	std	Y+11, r10	; 0x0b
    3d6c:	bc 86       	std	Y+12, r11	; 0x0c
    3d6e:	cd 86       	std	Y+13, r12	; 0x0d
    3d70:	de 86       	std	Y+14, r13	; 0x0e
    3d72:	ef 86       	std	Y+15, r14	; 0x0f
    3d74:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    3d76:	09 85       	ldd	r16, Y+9	; 0x09
    3d78:	1a 85       	ldd	r17, Y+10	; 0x0a
    3d7a:	2b 85       	ldd	r18, Y+11	; 0x0b
    3d7c:	3c 85       	ldd	r19, Y+12	; 0x0c
    3d7e:	49 81       	ldd	r20, Y+1	; 0x01
    3d80:	5a 81       	ldd	r21, Y+2	; 0x02
    3d82:	6b 81       	ldd	r22, Y+3	; 0x03
    3d84:	7c 81       	ldd	r23, Y+4	; 0x04
    3d86:	40 0f       	add	r20, r16
    3d88:	51 1f       	adc	r21, r17
    3d8a:	62 1f       	adc	r22, r18
    3d8c:	73 1f       	adc	r23, r19
    3d8e:	fc 01       	movw	r30, r24
    3d90:	40 83       	st	Z, r20
    3d92:	51 83       	std	Z+1, r21	; 0x01
    3d94:	62 83       	std	Z+2, r22	; 0x02
    3d96:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    3d98:	0d 85       	ldd	r16, Y+13	; 0x0d
    3d9a:	1e 85       	ldd	r17, Y+14	; 0x0e
    3d9c:	2f 85       	ldd	r18, Y+15	; 0x0f
    3d9e:	38 89       	ldd	r19, Y+16	; 0x10
    3da0:	4d 81       	ldd	r20, Y+5	; 0x05
    3da2:	5e 81       	ldd	r21, Y+6	; 0x06
    3da4:	6f 81       	ldd	r22, Y+7	; 0x07
    3da6:	78 85       	ldd	r23, Y+8	; 0x08
    3da8:	40 0f       	add	r20, r16
    3daa:	51 1f       	adc	r21, r17
    3dac:	62 1f       	adc	r22, r18
    3dae:	73 1f       	adc	r23, r19
    3db0:	44 83       	std	Z+4, r20	; 0x04
    3db2:	55 83       	std	Z+5, r21	; 0x05
    3db4:	66 83       	std	Z+6, r22	; 0x06
    3db6:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    3db8:	0e 94 76 1e 	call	0x3cec	; 0x3cec <nrk_time_compact_nanos>
return NRK_OK;
}
    3dbc:	81 e0       	ldi	r24, 0x01	; 1
    3dbe:	60 96       	adiw	r28, 0x10	; 16
    3dc0:	0f b6       	in	r0, 0x3f	; 63
    3dc2:	f8 94       	cli
    3dc4:	de bf       	out	0x3e, r29	; 62
    3dc6:	0f be       	out	0x3f, r0	; 63
    3dc8:	cd bf       	out	0x3d, r28	; 61
    3dca:	df 91       	pop	r29
    3dcc:	cf 91       	pop	r28
    3dce:	1f 91       	pop	r17
    3dd0:	0f 91       	pop	r16
    3dd2:	ff 90       	pop	r15
    3dd4:	ef 90       	pop	r14
    3dd6:	df 90       	pop	r13
    3dd8:	cf 90       	pop	r12
    3dda:	bf 90       	pop	r11
    3ddc:	af 90       	pop	r10
    3dde:	9f 90       	pop	r9
    3de0:	8f 90       	pop	r8
    3de2:	08 95       	ret

00003de4 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    3de4:	e4 e1       	ldi	r30, 0x14	; 20
    3de6:	f8 e0       	ldi	r31, 0x08	; 8
    3de8:	60 83       	st	Z, r22
    3dea:	71 83       	std	Z+1, r23	; 0x01
    3dec:	82 83       	std	Z+2, r24	; 0x02
    3dee:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    3df0:	24 83       	std	Z+4, r18	; 0x04
    3df2:	35 83       	std	Z+5, r19	; 0x05
    3df4:	46 83       	std	Z+6, r20	; 0x06
    3df6:	57 83       	std	Z+7, r21	; 0x07
    3df8:	08 95       	ret

00003dfa <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    3dfa:	2f 92       	push	r2
    3dfc:	3f 92       	push	r3
    3dfe:	4f 92       	push	r4
    3e00:	5f 92       	push	r5
    3e02:	6f 92       	push	r6
    3e04:	7f 92       	push	r7
    3e06:	8f 92       	push	r8
    3e08:	9f 92       	push	r9
    3e0a:	af 92       	push	r10
    3e0c:	bf 92       	push	r11
    3e0e:	cf 92       	push	r12
    3e10:	df 92       	push	r13
    3e12:	ef 92       	push	r14
    3e14:	ff 92       	push	r15
    3e16:	0f 93       	push	r16
    3e18:	1f 93       	push	r17
    3e1a:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3e1c:	c0 80       	ld	r12, Z
    3e1e:	d1 80       	ldd	r13, Z+1	; 0x01
    3e20:	e2 80       	ldd	r14, Z+2	; 0x02
    3e22:	f3 80       	ldd	r15, Z+3	; 0x03
    3e24:	c1 14       	cp	r12, r1
    3e26:	d1 04       	cpc	r13, r1
    3e28:	e1 04       	cpc	r14, r1
    3e2a:	f1 04       	cpc	r15, r1
    3e2c:	e1 f1       	breq	.+120    	; 0x3ea6 <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    3e2e:	84 81       	ldd	r24, Z+4	; 0x04
    3e30:	95 81       	ldd	r25, Z+5	; 0x05
    3e32:	a6 81       	ldd	r26, Z+6	; 0x06
    3e34:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    3e36:	22 e4       	ldi	r18, 0x42	; 66
    3e38:	c2 16       	cp	r12, r18
    3e3a:	d1 04       	cpc	r13, r1
    3e3c:	e1 04       	cpc	r14, r1
    3e3e:	f1 04       	cpc	r15, r1
    3e40:	f0 f5       	brcc	.+124    	; 0x3ebe <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    3e42:	1c 01       	movw	r2, r24
    3e44:	2d 01       	movw	r4, r26
    3e46:	61 2c       	mov	r6, r1
    3e48:	71 2c       	mov	r7, r1
    3e4a:	43 01       	movw	r8, r6
    3e4c:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3e4e:	8e 2f       	mov	r24, r30
    3e50:	90 e0       	ldi	r25, 0x00	; 0
    3e52:	a0 e0       	ldi	r26, 0x00	; 0
    3e54:	b0 e0       	ldi	r27, 0x00	; 0
    3e56:	8c 15       	cp	r24, r12
    3e58:	9d 05       	cpc	r25, r13
    3e5a:	ae 05       	cpc	r26, r14
    3e5c:	bf 05       	cpc	r27, r15
    3e5e:	88 f4       	brcc	.+34     	; 0x3e82 <_nrk_time_to_ticks+0x88>
    3e60:	91 01       	movw	r18, r2
    3e62:	a2 01       	movw	r20, r4
    3e64:	b3 01       	movw	r22, r6
    3e66:	c4 01       	movw	r24, r8
    3e68:	36 53       	subi	r19, 0x36	; 54
    3e6a:	45 46       	sbci	r20, 0x65	; 101
    3e6c:	54 4c       	sbci	r21, 0xC4	; 196
    3e6e:	6f 4f       	sbci	r22, 0xFF	; 255
    3e70:	7f 4f       	sbci	r23, 0xFF	; 255
    3e72:	8f 4f       	sbci	r24, 0xFF	; 255
    3e74:	9f 4f       	sbci	r25, 0xFF	; 255
    3e76:	19 01       	movw	r2, r18
    3e78:	2a 01       	movw	r4, r20
    3e7a:	3b 01       	movw	r6, r22
    3e7c:	4c 01       	movw	r8, r24
    3e7e:	ef 5f       	subi	r30, 0xFF	; 255
    3e80:	e6 cf       	rjmp	.-52     	; 0x3e4e <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    3e82:	83 eb       	ldi	r24, 0xB3	; 179
    3e84:	a8 2e       	mov	r10, r24
    3e86:	96 ee       	ldi	r25, 0xE6	; 230
    3e88:	b9 2e       	mov	r11, r25
    3e8a:	2e e0       	ldi	r18, 0x0E	; 14
    3e8c:	c2 2e       	mov	r12, r18
    3e8e:	d1 2c       	mov	r13, r1
    3e90:	e1 2c       	mov	r14, r1
    3e92:	f1 2c       	mov	r15, r1
    3e94:	00 e0       	ldi	r16, 0x00	; 0
    3e96:	10 e0       	ldi	r17, 0x00	; 0
    3e98:	91 01       	movw	r18, r2
    3e9a:	a2 01       	movw	r20, r4
    3e9c:	b3 01       	movw	r22, r6
    3e9e:	c4 01       	movw	r24, r8
    3ea0:	0e 94 8d 2a 	call	0x551a	; 0x551a <__udivdi3>
    3ea4:	0a c0       	rjmp	.+20     	; 0x3eba <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    3ea6:	64 81       	ldd	r22, Z+4	; 0x04
    3ea8:	75 81       	ldd	r23, Z+5	; 0x05
    3eaa:	86 81       	ldd	r24, Z+6	; 0x06
    3eac:	97 81       	ldd	r25, Z+7	; 0x07
    3eae:	23 eb       	ldi	r18, 0xB3	; 179
    3eb0:	36 ee       	ldi	r19, 0xE6	; 230
    3eb2:	4e e0       	ldi	r20, 0x0E	; 14
    3eb4:	50 e0       	ldi	r21, 0x00	; 0
    3eb6:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    3eba:	c9 01       	movw	r24, r18
    3ebc:	02 c0       	rjmp	.+4      	; 0x3ec2 <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    3ebe:	80 e0       	ldi	r24, 0x00	; 0
    3ec0:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    3ec2:	1f 91       	pop	r17
    3ec4:	0f 91       	pop	r16
    3ec6:	ff 90       	pop	r15
    3ec8:	ef 90       	pop	r14
    3eca:	df 90       	pop	r13
    3ecc:	cf 90       	pop	r12
    3ece:	bf 90       	pop	r11
    3ed0:	af 90       	pop	r10
    3ed2:	9f 90       	pop	r9
    3ed4:	8f 90       	pop	r8
    3ed6:	7f 90       	pop	r7
    3ed8:	6f 90       	pop	r6
    3eda:	5f 90       	pop	r5
    3edc:	4f 90       	pop	r4
    3ede:	3f 90       	pop	r3
    3ee0:	2f 90       	pop	r2
    3ee2:	08 95       	ret

00003ee4 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    3ee4:	cf 92       	push	r12
    3ee6:	df 92       	push	r13
    3ee8:	ef 92       	push	r14
    3eea:	ff 92       	push	r15
    3eec:	cf 93       	push	r28
    3eee:	df 93       	push	r29
    3ef0:	cd b7       	in	r28, 0x3d	; 61
    3ef2:	de b7       	in	r29, 0x3e	; 62
    3ef4:	28 97       	sbiw	r28, 0x08	; 8
    3ef6:	0f b6       	in	r0, 0x3f	; 63
    3ef8:	f8 94       	cli
    3efa:	de bf       	out	0x3e, r29	; 62
    3efc:	0f be       	out	0x3f, r0	; 63
    3efe:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    3f00:	6b 01       	movw	r12, r22
    3f02:	7c 01       	movw	r14, r24
    3f04:	2a e0       	ldi	r18, 0x0A	; 10
    3f06:	f6 94       	lsr	r15
    3f08:	e7 94       	ror	r14
    3f0a:	d7 94       	ror	r13
    3f0c:	c7 94       	ror	r12
    3f0e:	2a 95       	dec	r18
    3f10:	d1 f7       	brne	.-12     	; 0x3f06 <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    3f12:	c9 82       	std	Y+1, r12	; 0x01
    3f14:	da 82       	std	Y+2, r13	; 0x02
    3f16:	eb 82       	std	Y+3, r14	; 0x03
    3f18:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    3f1a:	9b 01       	movw	r18, r22
    3f1c:	ac 01       	movw	r20, r24
    3f1e:	33 70       	andi	r19, 0x03	; 3
    3f20:	44 27       	eor	r20, r20
    3f22:	55 27       	eor	r21, r21
    3f24:	63 eb       	ldi	r22, 0xB3	; 179
    3f26:	76 ee       	ldi	r23, 0xE6	; 230
    3f28:	8e e0       	ldi	r24, 0x0E	; 14
    3f2a:	90 e0       	ldi	r25, 0x00	; 0
    3f2c:	0e 94 59 2a 	call	0x54b2	; 0x54b2 <__mulsi3>

return t;
    3f30:	2c 2d       	mov	r18, r12
    3f32:	3a 81       	ldd	r19, Y+2	; 0x02
    3f34:	4b 81       	ldd	r20, Y+3	; 0x03
    3f36:	5c 81       	ldd	r21, Y+4	; 0x04
}
    3f38:	28 96       	adiw	r28, 0x08	; 8
    3f3a:	0f b6       	in	r0, 0x3f	; 63
    3f3c:	f8 94       	cli
    3f3e:	de bf       	out	0x3e, r29	; 62
    3f40:	0f be       	out	0x3f, r0	; 63
    3f42:	cd bf       	out	0x3d, r28	; 61
    3f44:	df 91       	pop	r29
    3f46:	cf 91       	pop	r28
    3f48:	ff 90       	pop	r15
    3f4a:	ef 90       	pop	r14
    3f4c:	df 90       	pop	r13
    3f4e:	cf 90       	pop	r12
    3f50:	08 95       	ret

00003f52 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    3f52:	2f 92       	push	r2
    3f54:	3f 92       	push	r3
    3f56:	4f 92       	push	r4
    3f58:	5f 92       	push	r5
    3f5a:	6f 92       	push	r6
    3f5c:	7f 92       	push	r7
    3f5e:	8f 92       	push	r8
    3f60:	9f 92       	push	r9
    3f62:	af 92       	push	r10
    3f64:	bf 92       	push	r11
    3f66:	cf 92       	push	r12
    3f68:	df 92       	push	r13
    3f6a:	ef 92       	push	r14
    3f6c:	ff 92       	push	r15
    3f6e:	0f 93       	push	r16
    3f70:	1f 93       	push	r17
    3f72:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3f74:	c0 80       	ld	r12, Z
    3f76:	d1 80       	ldd	r13, Z+1	; 0x01
    3f78:	e2 80       	ldd	r14, Z+2	; 0x02
    3f7a:	f3 80       	ldd	r15, Z+3	; 0x03
    3f7c:	c1 14       	cp	r12, r1
    3f7e:	d1 04       	cpc	r13, r1
    3f80:	e1 04       	cpc	r14, r1
    3f82:	f1 04       	cpc	r15, r1
    3f84:	b9 f1       	breq	.+110    	; 0x3ff4 <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    3f86:	84 81       	ldd	r24, Z+4	; 0x04
    3f88:	95 81       	ldd	r25, Z+5	; 0x05
    3f8a:	a6 81       	ldd	r26, Z+6	; 0x06
    3f8c:	b7 81       	ldd	r27, Z+7	; 0x07
    3f8e:	1c 01       	movw	r2, r24
    3f90:	2d 01       	movw	r4, r26
    3f92:	61 2c       	mov	r6, r1
    3f94:	71 2c       	mov	r7, r1
    3f96:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3f98:	e0 e0       	ldi	r30, 0x00	; 0
    3f9a:	8e 2f       	mov	r24, r30
    3f9c:	90 e0       	ldi	r25, 0x00	; 0
    3f9e:	a0 e0       	ldi	r26, 0x00	; 0
    3fa0:	b0 e0       	ldi	r27, 0x00	; 0
    3fa2:	8c 15       	cp	r24, r12
    3fa4:	9d 05       	cpc	r25, r13
    3fa6:	ae 05       	cpc	r26, r14
    3fa8:	bf 05       	cpc	r27, r15
    3faa:	88 f4       	brcc	.+34     	; 0x3fce <_nrk_time_to_ticks_long+0x7c>
    3fac:	91 01       	movw	r18, r2
    3fae:	a2 01       	movw	r20, r4
    3fb0:	b3 01       	movw	r22, r6
    3fb2:	c4 01       	movw	r24, r8
    3fb4:	36 53       	subi	r19, 0x36	; 54
    3fb6:	45 46       	sbci	r20, 0x65	; 101
    3fb8:	54 4c       	sbci	r21, 0xC4	; 196
    3fba:	6f 4f       	sbci	r22, 0xFF	; 255
    3fbc:	7f 4f       	sbci	r23, 0xFF	; 255
    3fbe:	8f 4f       	sbci	r24, 0xFF	; 255
    3fc0:	9f 4f       	sbci	r25, 0xFF	; 255
    3fc2:	19 01       	movw	r2, r18
    3fc4:	2a 01       	movw	r4, r20
    3fc6:	3b 01       	movw	r6, r22
    3fc8:	4c 01       	movw	r8, r24
    3fca:	ef 5f       	subi	r30, 0xFF	; 255
    3fcc:	e6 cf       	rjmp	.-52     	; 0x3f9a <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    3fce:	83 eb       	ldi	r24, 0xB3	; 179
    3fd0:	a8 2e       	mov	r10, r24
    3fd2:	96 ee       	ldi	r25, 0xE6	; 230
    3fd4:	b9 2e       	mov	r11, r25
    3fd6:	2e e0       	ldi	r18, 0x0E	; 14
    3fd8:	c2 2e       	mov	r12, r18
    3fda:	d1 2c       	mov	r13, r1
    3fdc:	e1 2c       	mov	r14, r1
    3fde:	f1 2c       	mov	r15, r1
    3fe0:	00 e0       	ldi	r16, 0x00	; 0
    3fe2:	10 e0       	ldi	r17, 0x00	; 0
    3fe4:	91 01       	movw	r18, r2
    3fe6:	a2 01       	movw	r20, r4
    3fe8:	b3 01       	movw	r22, r6
    3fea:	c4 01       	movw	r24, r8
    3fec:	0e 94 8d 2a 	call	0x551a	; 0x551a <__udivdi3>
    3ff0:	ca 01       	movw	r24, r20
    3ff2:	0b c0       	rjmp	.+22     	; 0x400a <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    3ff4:	64 81       	ldd	r22, Z+4	; 0x04
    3ff6:	75 81       	ldd	r23, Z+5	; 0x05
    3ff8:	86 81       	ldd	r24, Z+6	; 0x06
    3ffa:	97 81       	ldd	r25, Z+7	; 0x07
    3ffc:	23 eb       	ldi	r18, 0xB3	; 179
    3ffe:	36 ee       	ldi	r19, 0xE6	; 230
    4000:	4e e0       	ldi	r20, 0x0E	; 14
    4002:	50 e0       	ldi	r21, 0x00	; 0
    4004:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    4008:	ca 01       	movw	r24, r20
}
return ticks;
}
    400a:	b9 01       	movw	r22, r18
    400c:	1f 91       	pop	r17
    400e:	0f 91       	pop	r16
    4010:	ff 90       	pop	r15
    4012:	ef 90       	pop	r14
    4014:	df 90       	pop	r13
    4016:	cf 90       	pop	r12
    4018:	bf 90       	pop	r11
    401a:	af 90       	pop	r10
    401c:	9f 90       	pop	r9
    401e:	8f 90       	pop	r8
    4020:	7f 90       	pop	r7
    4022:	6f 90       	pop	r6
    4024:	5f 90       	pop	r5
    4026:	4f 90       	pop	r4
    4028:	3f 90       	pop	r3
    402a:	2f 90       	pop	r2
    402c:	08 95       	ret

0000402e <nrk_idle_task>:
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    402e:	c1 e0       	ldi	r28, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    4030:	0e 94 09 17 	call	0x2e12	; 0x2e12 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    4034:	0e 94 18 25 	call	0x4a30	; 0x4a30 <_nrk_get_next_wakeup>
    4038:	84 30       	cpi	r24, 0x04	; 4
    403a:	10 f4       	brcc	.+4      	; 0x4040 <nrk_idle_task+0x12>
    {
	    _nrk_cpu_state=CPU_IDLE;
    403c:	c0 93 11 08 	sts	0x0811, r28
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    4040:	0e 94 27 28 	call	0x504e	; 0x504e <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4044:	80 91 2a 06 	lds	r24, 0x062A
    4048:	85 35       	cpi	r24, 0x55	; 85
    404a:	19 f0       	breq	.+6      	; 0x4052 <nrk_idle_task+0x24>
    404c:	88 e0       	ldi	r24, 0x08	; 8
    404e:	0e 94 82 15 	call	0x2b04	; 0x2b04 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4052:	80 91 7e 41 	lds	r24, 0x417E
    4056:	85 35       	cpi	r24, 0x55	; 85
    4058:	59 f3       	breq	.-42     	; 0x4030 <nrk_idle_task+0x2>
    405a:	88 e0       	ldi	r24, 0x08	; 8
    405c:	0e 94 82 15 	call	0x2b04	; 0x2b04 <nrk_error_add>
    4060:	e7 cf       	rjmp	.-50     	; 0x4030 <nrk_idle_task+0x2>

00004062 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    4062:	2f 92       	push	r2
    4064:	3f 92       	push	r3
    4066:	4f 92       	push	r4
    4068:	5f 92       	push	r5
    406a:	6f 92       	push	r6
    406c:	7f 92       	push	r7
    406e:	8f 92       	push	r8
    4070:	9f 92       	push	r9
    4072:	af 92       	push	r10
    4074:	bf 92       	push	r11
    4076:	cf 92       	push	r12
    4078:	df 92       	push	r13
    407a:	ef 92       	push	r14
    407c:	ff 92       	push	r15
    407e:	0f 93       	push	r16
    4080:	1f 93       	push	r17
    4082:	cf 93       	push	r28
    4084:	df 93       	push	r29
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    4086:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <nrk_int_enable>
#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    408a:	8a ef       	ldi	r24, 0xFA	; 250
    408c:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    4090:	0e 94 18 28 	call	0x5030	; 0x5030 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    4094:	0e 94 e6 22 	call	0x45cc	; 0x45cc <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    4098:	c0 91 92 05 	lds	r28, 0x0592
    409c:	ac 2f       	mov	r26, r28
    409e:	b0 e0       	ldi	r27, 0x00	; 0
    40a0:	23 eb       	ldi	r18, 0xB3	; 179
    40a2:	36 ee       	ldi	r19, 0xE6	; 230
    40a4:	4e e0       	ldi	r20, 0x0E	; 14
    40a6:	50 e0       	ldi	r21, 0x00	; 0
    40a8:	0e 94 4e 2a 	call	0x549c	; 0x549c <__muluhisi3>
    40ac:	00 91 18 08 	lds	r16, 0x0818
    40b0:	10 91 19 08 	lds	r17, 0x0819
    40b4:	20 91 1a 08 	lds	r18, 0x081A
    40b8:	30 91 1b 08 	lds	r19, 0x081B
    40bc:	6b 01       	movw	r12, r22
    40be:	7c 01       	movw	r14, r24
    40c0:	c0 0e       	add	r12, r16
    40c2:	d1 1e       	adc	r13, r17
    40c4:	e2 1e       	adc	r14, r18
    40c6:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    40c8:	c7 01       	movw	r24, r14
    40ca:	b6 01       	movw	r22, r12
    40cc:	23 eb       	ldi	r18, 0xB3	; 179
    40ce:	36 ee       	ldi	r19, 0xE6	; 230
    40d0:	4e e0       	ldi	r20, 0x0E	; 14
    40d2:	50 e0       	ldi	r21, 0x00	; 0
    40d4:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    40d8:	c6 1a       	sub	r12, r22
    40da:	d7 0a       	sbc	r13, r23
    40dc:	e8 0a       	sbc	r14, r24
    40de:	f9 0a       	sbc	r15, r25
    40e0:	c0 92 18 08 	sts	0x0818, r12
    40e4:	d0 92 19 08 	sts	0x0819, r13
    40e8:	e0 92 1a 08 	sts	0x081A, r14
    40ec:	f0 92 1b 08 	sts	0x081B, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    40f0:	e0 91 1d 08 	lds	r30, 0x081D
    40f4:	f0 91 1e 08 	lds	r31, 0x081E
    40f8:	80 85       	ldd	r24, Z+8	; 0x08
    40fa:	81 11       	cpse	r24, r1
    40fc:	30 c0       	rjmp	.+96     	; 0x415e <_nrk_scheduler+0xfc>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    40fe:	80 91 11 08 	lds	r24, 0x0811
    4102:	82 30       	cpi	r24, 0x02	; 2
    4104:	19 f4       	brne	.+6      	; 0x410c <_nrk_scheduler+0xaa>
    4106:	8c 2f       	mov	r24, r28
    4108:	0e 94 10 11 	call	0x2220	; 0x2220 <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    410c:	e0 91 1d 08 	lds	r30, 0x081D
    4110:	f0 91 1e 08 	lds	r31, 0x081E
    4114:	60 91 92 05 	lds	r22, 0x0592
    4118:	80 85       	ldd	r24, Z+8	; 0x08
    411a:	0e 94 78 11 	call	0x22f0	; 0x22f0 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    411e:	e0 91 1d 08 	lds	r30, 0x081D
    4122:	f0 91 1e 08 	lds	r31, 0x081E
    4126:	60 e0       	ldi	r22, 0x00	; 0
    4128:	80 85       	ldd	r24, Z+8	; 0x08
    412a:	0e 94 b5 11 	call	0x236a	; 0x236a <_nrk_stats_task_suspend>
    412e:	80 91 18 08 	lds	r24, 0x0818
    4132:	90 91 19 08 	lds	r25, 0x0819
    4136:	a0 91 1a 08 	lds	r26, 0x081A
    413a:	b0 91 1b 08 	lds	r27, 0x081B
    413e:	00 91 14 08 	lds	r16, 0x0814
    4142:	10 91 15 08 	lds	r17, 0x0815
    4146:	20 91 16 08 	lds	r18, 0x0816
    414a:	30 91 17 08 	lds	r19, 0x0817

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    414e:	53 eb       	ldi	r21, 0xB3	; 179
    4150:	45 2e       	mov	r4, r21
    4152:	56 ee       	ldi	r21, 0xE6	; 230
    4154:	55 2e       	mov	r5, r21
    4156:	5e e0       	ldi	r21, 0x0E	; 14
    4158:	65 2e       	mov	r6, r21
    415a:	71 2c       	mov	r7, r1
    415c:	07 c0       	rjmp	.+14     	; 0x416c <_nrk_scheduler+0x10a>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    415e:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    4160:	6c 2f       	mov	r22, r28
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    4162:	91 11       	cpse	r25, r1
    4164:	e2 cf       	rjmp	.-60     	; 0x412a <_nrk_scheduler+0xc8>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    4166:	0e 94 78 11 	call	0x22f0	; 0x22f0 <_nrk_stats_task_preempted>
    416a:	e1 cf       	rjmp	.-62     	; 0x412e <_nrk_scheduler+0xcc>
    416c:	48 01       	movw	r8, r16
    416e:	59 01       	movw	r10, r18
    4170:	4f ef       	ldi	r20, 0xFF	; 255
    4172:	84 1a       	sub	r8, r20
    4174:	94 0a       	sbc	r9, r20
    4176:	a4 0a       	sbc	r10, r20
    4178:	b4 0a       	sbc	r11, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    417a:	81 15       	cp	r24, r1
    417c:	5a ec       	ldi	r21, 0xCA	; 202
    417e:	95 07       	cpc	r25, r21
    4180:	5a e9       	ldi	r21, 0x9A	; 154
    4182:	a5 07       	cpc	r26, r21
    4184:	5b e3       	ldi	r21, 0x3B	; 59
    4186:	b5 07       	cpc	r27, r21
    4188:	c8 f0       	brcs	.+50     	; 0x41bc <_nrk_scheduler+0x15a>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    418a:	6c 01       	movw	r12, r24
    418c:	7d 01       	movw	r14, r26
    418e:	2a ec       	ldi	r18, 0xCA	; 202
    4190:	d2 1a       	sub	r13, r18
    4192:	2a e9       	ldi	r18, 0x9A	; 154
    4194:	e2 0a       	sbc	r14, r18
    4196:	2b e3       	ldi	r18, 0x3B	; 59
    4198:	f2 0a       	sbc	r15, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    419a:	c7 01       	movw	r24, r14
    419c:	b6 01       	movw	r22, r12
    419e:	a3 01       	movw	r20, r6
    41a0:	92 01       	movw	r18, r4
    41a2:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    41a6:	a7 01       	movw	r20, r14
    41a8:	96 01       	movw	r18, r12
    41aa:	26 1b       	sub	r18, r22
    41ac:	37 0b       	sbc	r19, r23
    41ae:	48 0b       	sbc	r20, r24
    41b0:	59 0b       	sbc	r21, r25
    41b2:	da 01       	movw	r26, r20
    41b4:	c9 01       	movw	r24, r18
    41b6:	95 01       	movw	r18, r10
    41b8:	84 01       	movw	r16, r8
    41ba:	d8 cf       	rjmp	.-80     	; 0x416c <_nrk_scheduler+0x10a>
    41bc:	80 93 18 08 	sts	0x0818, r24
    41c0:	90 93 19 08 	sts	0x0819, r25
    41c4:	a0 93 1a 08 	sts	0x081A, r26
    41c8:	b0 93 1b 08 	sts	0x081B, r27
    41cc:	00 93 14 08 	sts	0x0814, r16
    41d0:	10 93 15 08 	sts	0x0815, r17
    41d4:	20 93 16 08 	sts	0x0816, r18
    41d8:	30 93 17 08 	sts	0x0817, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    41dc:	e0 91 1d 08 	lds	r30, 0x081D
    41e0:	f0 91 1e 08 	lds	r31, 0x081E
    41e4:	85 81       	ldd	r24, Z+5	; 0x05
    41e6:	88 23       	and	r24, r24
    41e8:	39 f1       	breq	.+78     	; 0x4238 <__stack+0x39>
    41ea:	81 85       	ldd	r24, Z+9	; 0x09
    41ec:	84 30       	cpi	r24, 0x04	; 4
    41ee:	21 f1       	breq	.+72     	; 0x4238 <__stack+0x39>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    41f0:	87 81       	ldd	r24, Z+7	; 0x07
    41f2:	82 30       	cpi	r24, 0x02	; 2
    41f4:	29 f0       	breq	.+10     	; 0x4200 <__stack+0x1>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    41f6:	88 23       	and	r24, r24
    41f8:	41 f0       	breq	.+16     	; 0x420a <__stack+0xb>
    41fa:	86 81       	ldd	r24, Z+6	; 0x06
    41fc:	81 11       	cpse	r24, r1
    41fe:	02 c0       	rjmp	.+4      	; 0x4204 <__stack+0x5>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    4200:	85 e0       	ldi	r24, 0x05	; 5
    4202:	01 c0       	rjmp	.+2      	; 0x4206 <__stack+0x7>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4204:	83 e0       	ldi	r24, 0x03	; 3
    4206:	81 87       	std	Z+9, r24	; 0x09
    4208:	14 c0       	rjmp	.+40     	; 0x4232 <__stack+0x33>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    420a:	83 e0       	ldi	r24, 0x03	; 3
    420c:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    420e:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    4210:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    4212:	85 89       	ldd	r24, Z+21	; 0x15
    4214:	96 89       	ldd	r25, Z+22	; 0x16
    4216:	a7 89       	ldd	r26, Z+23	; 0x17
    4218:	b0 8d       	ldd	r27, Z+24	; 0x18
    421a:	89 2b       	or	r24, r25
    421c:	8a 2b       	or	r24, r26
    421e:	8b 2b       	or	r24, r27
    4220:	41 f4       	brne	.+16     	; 0x4232 <__stack+0x33>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    4222:	81 8d       	ldd	r24, Z+25	; 0x19
    4224:	92 8d       	ldd	r25, Z+26	; 0x1a
    4226:	a3 8d       	ldd	r26, Z+27	; 0x1b
    4228:	b4 8d       	ldd	r27, Z+28	; 0x1c
    422a:	85 8b       	std	Z+21, r24	; 0x15
    422c:	96 8b       	std	Z+22, r25	; 0x16
    422e:	a7 8b       	std	Z+23, r26	; 0x17
    4230:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    4232:	80 85       	ldd	r24, Z+8	; 0x08
    4234:	0e 94 fc 1a 	call	0x35f8	; 0x35f8 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    4238:	e0 91 1d 08 	lds	r30, 0x081D
    423c:	f0 91 1e 08 	lds	r31, 0x081E
    4240:	85 a1       	ldd	r24, Z+37	; 0x25
    4242:	96 a1       	ldd	r25, Z+38	; 0x26
    4244:	a7 a1       	ldd	r26, Z+39	; 0x27
    4246:	b0 a5       	ldd	r27, Z+40	; 0x28
    4248:	89 2b       	or	r24, r25
    424a:	8a 2b       	or	r24, r26
    424c:	8b 2b       	or	r24, r27
    424e:	09 f4       	brne	.+2      	; 0x4252 <__stack+0x53>
    4250:	4e c0       	rjmp	.+156    	; 0x42ee <__stack+0xef>
    4252:	80 85       	ldd	r24, Z+8	; 0x08
    4254:	88 23       	and	r24, r24
    4256:	09 f4       	brne	.+2      	; 0x425a <__stack+0x5b>
    4258:	4a c0       	rjmp	.+148    	; 0x42ee <__stack+0xef>
    425a:	91 85       	ldd	r25, Z+9	; 0x09
    425c:	94 30       	cpi	r25, 0x04	; 4
    425e:	09 f4       	brne	.+2      	; 0x4262 <__stack+0x63>
    4260:	46 c0       	rjmp	.+140    	; 0x42ee <__stack+0xef>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    4262:	45 8d       	ldd	r20, Z+29	; 0x1d
    4264:	56 8d       	ldd	r21, Z+30	; 0x1e
    4266:	67 8d       	ldd	r22, Z+31	; 0x1f
    4268:	70 a1       	ldd	r23, Z+32	; 0x20
    426a:	00 91 92 05 	lds	r16, 0x0592
    426e:	10 e0       	ldi	r17, 0x00	; 0
    4270:	20 e0       	ldi	r18, 0x00	; 0
    4272:	30 e0       	ldi	r19, 0x00	; 0
    4274:	40 17       	cp	r20, r16
    4276:	51 07       	cpc	r21, r17
    4278:	62 07       	cpc	r22, r18
    427a:	73 07       	cpc	r23, r19
    427c:	98 f4       	brcc	.+38     	; 0x42a4 <__stack+0xa5>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    427e:	0e 94 45 11 	call	0x228a	; 0x228a <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    4282:	e0 91 1d 08 	lds	r30, 0x081D
    4286:	f0 91 1e 08 	lds	r31, 0x081E
    428a:	60 85       	ldd	r22, Z+8	; 0x08
    428c:	82 e0       	ldi	r24, 0x02	; 2
    428e:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    4292:	e0 91 1d 08 	lds	r30, 0x081D
    4296:	f0 91 1e 08 	lds	r31, 0x081E
    429a:	15 8e       	std	Z+29, r1	; 0x1d
    429c:	16 8e       	std	Z+30, r1	; 0x1e
    429e:	17 8e       	std	Z+31, r1	; 0x1f
    42a0:	10 a2       	std	Z+32, r1	; 0x20
    42a2:	08 c0       	rjmp	.+16     	; 0x42b4 <__stack+0xb5>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    42a4:	40 1b       	sub	r20, r16
    42a6:	51 0b       	sbc	r21, r17
    42a8:	62 0b       	sbc	r22, r18
    42aa:	73 0b       	sbc	r23, r19
    42ac:	45 8f       	std	Z+29, r20	; 0x1d
    42ae:	56 8f       	std	Z+30, r21	; 0x1e
    42b0:	67 8f       	std	Z+31, r22	; 0x1f
    42b2:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    42b4:	e0 91 1d 08 	lds	r30, 0x081D
    42b8:	f0 91 1e 08 	lds	r31, 0x081E
    42bc:	c0 85       	ldd	r28, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    42be:	85 8d       	ldd	r24, Z+29	; 0x1d
    42c0:	96 8d       	ldd	r25, Z+30	; 0x1e
    42c2:	a7 8d       	ldd	r26, Z+31	; 0x1f
    42c4:	b0 a1       	ldd	r27, Z+32	; 0x20
    42c6:	89 2b       	or	r24, r25
    42c8:	8a 2b       	or	r24, r26
    42ca:	8b 2b       	or	r24, r27
    42cc:	81 f4       	brne	.+32     	; 0x42ee <__stack+0xef>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    42ce:	8c 2f       	mov	r24, r28
    42d0:	0e 94 45 11 	call	0x228a	; 0x228a <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    42d4:	6c 2f       	mov	r22, r28
    42d6:	83 e0       	ldi	r24, 0x03	; 3
    42d8:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    42dc:	e0 91 1d 08 	lds	r30, 0x081D
    42e0:	f0 91 1e 08 	lds	r31, 0x081E
    42e4:	83 e0       	ldi	r24, 0x03	; 3
    42e6:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    42e8:	8c 2f       	mov	r24, r28
    42ea:	0e 94 fc 1a 	call	0x35f8	; 0x35f8 <nrk_rem_from_readyQ>
    42ee:	c9 e3       	ldi	r28, 0x39	; 57
    42f0:	d7 e0       	ldi	r29, 0x07	; 7

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    42f2:	00 e6       	ldi	r16, 0x60	; 96
    42f4:	1a ee       	ldi	r17, 0xEA	; 234
    42f6:	31 2c       	mov	r3, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    42f8:	2a ef       	ldi	r18, 0xFA	; 250
    42fa:	c2 2e       	mov	r12, r18
    42fc:	d1 2c       	mov	r13, r1
    42fe:	e1 2c       	mov	r14, r1
    4300:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    4302:	32 e0       	ldi	r19, 0x02	; 2
    4304:	23 2e       	mov	r2, r19
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    4306:	81 2c       	mov	r8, r1
    4308:	91 2c       	mov	r9, r1
    430a:	54 01       	movw	r10, r8
    430c:	83 94       	inc	r8
    430e:	fe 01       	movw	r30, r28
    4310:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4312:	80 81       	ld	r24, Z
    4314:	8f 3f       	cpi	r24, 0xFF	; 255
    4316:	09 f4       	brne	.+2      	; 0x431a <__stack+0x11b>
    4318:	e5 c0       	rjmp	.+458    	; 0x44e4 <__stack+0x2e5>
    431a:	33 97       	sbiw	r30, 0x03	; 3
        nrk_task_TCB[task_ID].suspend_flag=0;
    431c:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    431e:	88 23       	and	r24, r24
    4320:	09 f4       	brne	.+2      	; 0x4324 <__stack+0x125>
    4322:	5b c0       	rjmp	.+182    	; 0x43da <__stack+0x1db>
    4324:	88 81       	ld	r24, Y
    4326:	84 30       	cpi	r24, 0x04	; 4
    4328:	09 f4       	brne	.+2      	; 0x432c <__stack+0x12d>
    432a:	57 c0       	rjmp	.+174    	; 0x43da <__stack+0x1db>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    432c:	4c 84       	ldd	r4, Y+12	; 0x0c
    432e:	5d 84       	ldd	r5, Y+13	; 0x0d
    4330:	6e 84       	ldd	r6, Y+14	; 0x0e
    4332:	7f 84       	ldd	r7, Y+15	; 0x0f
    4334:	60 91 92 05 	lds	r22, 0x0592
    4338:	70 e0       	ldi	r23, 0x00	; 0
    433a:	80 e0       	ldi	r24, 0x00	; 0
    433c:	90 e0       	ldi	r25, 0x00	; 0
    433e:	46 16       	cp	r4, r22
    4340:	57 06       	cpc	r5, r23
    4342:	68 06       	cpc	r6, r24
    4344:	79 06       	cpc	r7, r25
    4346:	48 f0       	brcs	.+18     	; 0x435a <__stack+0x15b>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    4348:	46 1a       	sub	r4, r22
    434a:	57 0a       	sbc	r5, r23
    434c:	68 0a       	sbc	r6, r24
    434e:	79 0a       	sbc	r7, r25
    4350:	4c 86       	std	Y+12, r4	; 0x0c
    4352:	5d 86       	std	Y+13, r5	; 0x0d
    4354:	6e 86       	std	Y+14, r6	; 0x0e
    4356:	7f 86       	std	Y+15, r7	; 0x0f
    4358:	04 c0       	rjmp	.+8      	; 0x4362 <__stack+0x163>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    435a:	1c 86       	std	Y+12, r1	; 0x0c
    435c:	1d 86       	std	Y+13, r1	; 0x0d
    435e:	1e 86       	std	Y+14, r1	; 0x0e
    4360:	1f 86       	std	Y+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    4362:	48 88       	ldd	r4, Y+16	; 0x10
    4364:	59 88       	ldd	r5, Y+17	; 0x11
    4366:	6a 88       	ldd	r6, Y+18	; 0x12
    4368:	7b 88       	ldd	r7, Y+19	; 0x13
    436a:	46 16       	cp	r4, r22
    436c:	57 06       	cpc	r5, r23
    436e:	68 06       	cpc	r6, r24
    4370:	79 06       	cpc	r7, r25
    4372:	48 f0       	brcs	.+18     	; 0x4386 <__stack+0x187>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    4374:	46 1a       	sub	r4, r22
    4376:	57 0a       	sbc	r5, r23
    4378:	68 0a       	sbc	r6, r24
    437a:	79 0a       	sbc	r7, r25
    437c:	48 8a       	std	Y+16, r4	; 0x10
    437e:	59 8a       	std	Y+17, r5	; 0x11
    4380:	6a 8a       	std	Y+18, r6	; 0x12
    4382:	7b 8a       	std	Y+19, r7	; 0x13
    4384:	1a c0       	rjmp	.+52     	; 0x43ba <__stack+0x1bb>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    4386:	28 8d       	ldd	r18, Y+24	; 0x18
    4388:	39 8d       	ldd	r19, Y+25	; 0x19
    438a:	4a 8d       	ldd	r20, Y+26	; 0x1a
    438c:	5b 8d       	ldd	r21, Y+27	; 0x1b
    438e:	62 17       	cp	r22, r18
    4390:	73 07       	cpc	r23, r19
    4392:	84 07       	cpc	r24, r20
    4394:	95 07       	cpc	r25, r21
    4396:	58 f4       	brcc	.+22     	; 0x43ae <__stack+0x1af>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    4398:	29 01       	movw	r4, r18
    439a:	3a 01       	movw	r6, r20
    439c:	46 1a       	sub	r4, r22
    439e:	57 0a       	sbc	r5, r23
    43a0:	68 0a       	sbc	r6, r24
    43a2:	79 0a       	sbc	r7, r25
    43a4:	48 8a       	std	Y+16, r4	; 0x10
    43a6:	59 8a       	std	Y+17, r5	; 0x11
    43a8:	6a 8a       	std	Y+18, r6	; 0x12
    43aa:	7b 8a       	std	Y+19, r7	; 0x13
    43ac:	06 c0       	rjmp	.+12     	; 0x43ba <__stack+0x1bb>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    43ae:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <__udivmodsi4>
    43b2:	68 8b       	std	Y+16, r22	; 0x10
    43b4:	79 8b       	std	Y+17, r23	; 0x11
    43b6:	8a 8b       	std	Y+18, r24	; 0x12
    43b8:	9b 8b       	std	Y+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    43ba:	88 89       	ldd	r24, Y+16	; 0x10
    43bc:	99 89       	ldd	r25, Y+17	; 0x11
    43be:	aa 89       	ldd	r26, Y+18	; 0x12
    43c0:	bb 89       	ldd	r27, Y+19	; 0x13
    43c2:	89 2b       	or	r24, r25
    43c4:	8a 2b       	or	r24, r26
    43c6:	8b 2b       	or	r24, r27
    43c8:	41 f4       	brne	.+16     	; 0x43da <__stack+0x1db>
    43ca:	88 8d       	ldd	r24, Y+24	; 0x18
    43cc:	99 8d       	ldd	r25, Y+25	; 0x19
    43ce:	aa 8d       	ldd	r26, Y+26	; 0x1a
    43d0:	bb 8d       	ldd	r27, Y+27	; 0x1b
    43d2:	88 8b       	std	Y+16, r24	; 0x10
    43d4:	99 8b       	std	Y+17, r25	; 0x11
    43d6:	aa 8b       	std	Y+18, r26	; 0x12
    43d8:	bb 8b       	std	Y+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    43da:	88 81       	ld	r24, Y
    43dc:	83 30       	cpi	r24, 0x03	; 3
    43de:	09 f0       	breq	.+2      	; 0x43e2 <__stack+0x1e3>
    43e0:	81 c0       	rjmp	.+258    	; 0x44e4 <__stack+0x2e5>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    43e2:	8c 85       	ldd	r24, Y+12	; 0x0c
    43e4:	9d 85       	ldd	r25, Y+13	; 0x0d
    43e6:	ae 85       	ldd	r26, Y+14	; 0x0e
    43e8:	bf 85       	ldd	r27, Y+15	; 0x0f
    43ea:	89 2b       	or	r24, r25
    43ec:	8a 2b       	or	r24, r26
    43ee:	8b 2b       	or	r24, r27
    43f0:	09 f0       	breq	.+2      	; 0x43f4 <__stack+0x1f5>
    43f2:	67 c0       	rjmp	.+206    	; 0x44c2 <__stack+0x2c3>
    43f4:	de 01       	movw	r26, r28
    43f6:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    43f8:	8c 91       	ld	r24, X
    43fa:	fe 01       	movw	r30, r28
    43fc:	33 97       	sbiw	r30, 0x03	; 3
    43fe:	88 23       	and	r24, r24
    4400:	91 f0       	breq	.+36     	; 0x4426 <__stack+0x227>
    4402:	80 81       	ld	r24, Z
    4404:	88 23       	and	r24, r24
    4406:	79 f0       	breq	.+30     	; 0x4426 <__stack+0x227>
    4408:	b5 01       	movw	r22, r10
    440a:	a4 01       	movw	r20, r8
    440c:	00 90 0d 08 	lds	r0, 0x080D
    4410:	04 c0       	rjmp	.+8      	; 0x441a <__stack+0x21b>
    4412:	44 0f       	add	r20, r20
    4414:	55 1f       	adc	r21, r21
    4416:	66 1f       	adc	r22, r22
    4418:	77 1f       	adc	r23, r23
    441a:	0a 94       	dec	r0
    441c:	d2 f7       	brpl	.-12     	; 0x4412 <__stack+0x213>
    441e:	48 87       	std	Y+8, r20	; 0x08
    4420:	59 87       	std	Y+9, r21	; 0x09
    4422:	6a 87       	std	Y+10, r22	; 0x0a
    4424:	7b 87       	std	Y+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    4426:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    4428:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    442a:	a8 a1       	ldd	r26, Y+32	; 0x20
    442c:	b9 a1       	ldd	r27, Y+33	; 0x21
    442e:	a1 30       	cpi	r26, 0x01	; 1
    4430:	b1 05       	cpc	r27, r1
    4432:	09 f5       	brne	.+66     	; 0x4476 <__stack+0x277>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4434:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4436:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4438:	ae 8d       	ldd	r26, Y+30	; 0x1e
    443a:	bf 8d       	ldd	r27, Y+31	; 0x1f
    443c:	8c 8b       	std	Y+20, r24	; 0x14
    443e:	9d 8b       	std	Y+21, r25	; 0x15
    4440:	ae 8b       	std	Y+22, r26	; 0x16
    4442:	bf 8b       	std	Y+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    4444:	28 82       	st	Y, r2
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    4446:	88 89       	ldd	r24, Y+16	; 0x10
    4448:	99 89       	ldd	r25, Y+17	; 0x11
    444a:	aa 89       	ldd	r26, Y+18	; 0x12
    444c:	bb 89       	ldd	r27, Y+19	; 0x13
    444e:	8c 87       	std	Y+12, r24	; 0x0c
    4450:	9d 87       	std	Y+13, r25	; 0x0d
    4452:	ae 87       	std	Y+14, r26	; 0x0e
    4454:	bf 87       	std	Y+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4456:	88 8d       	ldd	r24, Y+24	; 0x18
    4458:	99 8d       	ldd	r25, Y+25	; 0x19
    445a:	aa 8d       	ldd	r26, Y+26	; 0x1a
    445c:	bb 8d       	ldd	r27, Y+27	; 0x1b
    445e:	89 2b       	or	r24, r25
    4460:	8a 2b       	or	r24, r26
    4462:	8b 2b       	or	r24, r27
    4464:	21 f4       	brne	.+8      	; 0x446e <__stack+0x26f>
    4466:	cc 86       	std	Y+12, r12	; 0x0c
    4468:	dd 86       	std	Y+13, r13	; 0x0d
    446a:	ee 86       	std	Y+14, r14	; 0x0e
    446c:	ff 86       	std	Y+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    446e:	83 2d       	mov	r24, r3
    4470:	0e 94 4c 1a 	call	0x3498	; 0x3498 <nrk_add_to_readyQ>
    4474:	26 c0       	rjmp	.+76     	; 0x44c2 <__stack+0x2c3>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4476:	4c 8d       	ldd	r20, Y+28	; 0x1c
    4478:	5d 8d       	ldd	r21, Y+29	; 0x1d
    447a:	6e 8d       	ldd	r22, Y+30	; 0x1e
    447c:	7f 8d       	ldd	r23, Y+31	; 0x1f
    447e:	4c 8b       	std	Y+20, r20	; 0x14
    4480:	5d 8b       	std	Y+21, r21	; 0x15
    4482:	6e 8b       	std	Y+22, r22	; 0x16
    4484:	7f 8b       	std	Y+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4486:	48 8c       	ldd	r4, Y+24	; 0x18
    4488:	59 8c       	ldd	r5, Y+25	; 0x19
    448a:	6a 8c       	ldd	r6, Y+26	; 0x1a
    448c:	7b 8c       	ldd	r7, Y+27	; 0x1b
    448e:	11 97       	sbiw	r26, 0x01	; 1
    4490:	a3 01       	movw	r20, r6
    4492:	92 01       	movw	r18, r4
    4494:	0e 94 4e 2a 	call	0x549c	; 0x549c <__muluhisi3>
    4498:	6c 87       	std	Y+12, r22	; 0x0c
    449a:	7d 87       	std	Y+13, r23	; 0x0d
    449c:	8e 87       	std	Y+14, r24	; 0x0e
    449e:	9f 87       	std	Y+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    44a0:	68 8b       	std	Y+16, r22	; 0x10
    44a2:	79 8b       	std	Y+17, r23	; 0x11
    44a4:	8a 8b       	std	Y+18, r24	; 0x12
    44a6:	9b 8b       	std	Y+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    44a8:	45 28       	or	r4, r5
    44aa:	46 28       	or	r4, r6
    44ac:	47 28       	or	r4, r7
    44ae:	21 f4       	brne	.+8      	; 0x44b8 <__stack+0x2b9>
    44b0:	cc 86       	std	Y+12, r12	; 0x0c
    44b2:	dd 86       	std	Y+13, r13	; 0x0d
    44b4:	ee 86       	std	Y+14, r14	; 0x0e
    44b6:	ff 86       	std	Y+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    44b8:	66 24       	eor	r6, r6
    44ba:	63 94       	inc	r6
    44bc:	71 2c       	mov	r7, r1
    44be:	79 a2       	std	Y+33, r7	; 0x21
    44c0:	68 a2       	std	Y+32, r6	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    44c2:	8c 85       	ldd	r24, Y+12	; 0x0c
    44c4:	9d 85       	ldd	r25, Y+13	; 0x0d
    44c6:	ae 85       	ldd	r26, Y+14	; 0x0e
    44c8:	bf 85       	ldd	r27, Y+15	; 0x0f
    44ca:	00 97       	sbiw	r24, 0x00	; 0
    44cc:	a1 05       	cpc	r26, r1
    44ce:	b1 05       	cpc	r27, r1
    44d0:	49 f0       	breq	.+18     	; 0x44e4 <__stack+0x2e5>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    44d2:	a8 01       	movw	r20, r16
    44d4:	60 e0       	ldi	r22, 0x00	; 0
    44d6:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    44d8:	84 17       	cp	r24, r20
    44da:	95 07       	cpc	r25, r21
    44dc:	a6 07       	cpc	r26, r22
    44de:	b7 07       	cpc	r27, r23
    44e0:	08 f4       	brcc	.+2      	; 0x44e4 <__stack+0x2e5>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    44e2:	8c 01       	movw	r16, r24
    44e4:	33 94       	inc	r3
    44e6:	ab 96       	adiw	r28, 0x2b	; 43

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    44e8:	85 e0       	ldi	r24, 0x05	; 5
    44ea:	78 2e       	mov	r7, r24
    44ec:	37 10       	cpse	r3, r7
    44ee:	0f cf       	rjmp	.-482    	; 0x430e <__stack+0x10f>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    44f0:	e0 91 1d 08 	lds	r30, 0x081D
    44f4:	f0 91 1e 08 	lds	r31, 0x081E
    44f8:	80 85       	ldd	r24, Z+8	; 0x08
    44fa:	0e 94 57 11 	call	0x22ae	; 0x22ae <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    44fe:	0e 94 3b 1a 	call	0x3476	; 0x3476 <nrk_get_high_ready_task_ID>
    4502:	c8 2f       	mov	r28, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4504:	2b e2       	ldi	r18, 0x2B	; 43
    4506:	82 02       	muls	r24, r18
    4508:	f0 01       	movw	r30, r0
    450a:	11 24       	eor	r1, r1
    450c:	e0 5d       	subi	r30, 0xD0	; 208
    450e:	f8 4f       	sbci	r31, 0xF8	; 248
    4510:	22 85       	ldd	r18, Z+10	; 0x0a
    4512:	20 93 1f 08 	sts	0x081F, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4516:	f0 93 0f 08 	sts	0x080F, r31
    451a:	e0 93 0e 08 	sts	0x080E, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    451e:	88 23       	and	r24, r24
    4520:	d9 f0       	breq	.+54     	; 0x4558 <__stack+0x359>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4522:	85 a1       	ldd	r24, Z+37	; 0x25
    4524:	96 a1       	ldd	r25, Z+38	; 0x26
    4526:	a7 a1       	ldd	r26, Z+39	; 0x27
    4528:	b0 a5       	ldd	r27, Z+40	; 0x28
    452a:	89 2b       	or	r24, r25
    452c:	8a 2b       	or	r24, r26
    452e:	8b 2b       	or	r24, r27
    4530:	99 f0       	breq	.+38     	; 0x4558 <__stack+0x359>
    4532:	85 8d       	ldd	r24, Z+29	; 0x1d
    4534:	96 8d       	ldd	r25, Z+30	; 0x1e
    4536:	a7 8d       	ldd	r26, Z+31	; 0x1f
    4538:	b0 a1       	ldd	r27, Z+32	; 0x20
    453a:	8a 3f       	cpi	r24, 0xFA	; 250
    453c:	91 05       	cpc	r25, r1
    453e:	a1 05       	cpc	r26, r1
    4540:	b1 05       	cpc	r27, r1
    4542:	50 f4       	brcc	.+20     	; 0x4558 <__stack+0x359>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4544:	a8 01       	movw	r20, r16
    4546:	60 e0       	ldi	r22, 0x00	; 0
    4548:	70 e0       	ldi	r23, 0x00	; 0
    454a:	84 17       	cp	r24, r20
    454c:	95 07       	cpc	r25, r21
    454e:	a6 07       	cpc	r26, r22
    4550:	b7 07       	cpc	r27, r23
    4552:	10 f4       	brcc	.+4      	; 0x4558 <__stack+0x359>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    4554:	8c 01       	movw	r16, r24
    4556:	05 c0       	rjmp	.+10     	; 0x4562 <__stack+0x363>
    }*/


//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    4558:	0b 3f       	cpi	r16, 0xFB	; 251
    455a:	11 05       	cpc	r17, r1
    455c:	10 f0       	brcs	.+4      	; 0x4562 <__stack+0x363>
    455e:	0a ef       	ldi	r16, 0xFA	; 250
    4560:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    4562:	20 93 10 08 	sts	0x0810, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    4566:	f0 93 1e 08 	sts	0x081E, r31
    456a:	e0 93 1d 08 	sts	0x081D, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    456e:	00 93 92 05 	sts	0x0592, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    4572:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    4576:	28 2f       	mov	r18, r24
    4578:	30 e0       	ldi	r19, 0x00	; 0
    457a:	2f 5f       	subi	r18, 0xFF	; 255
    457c:	3f 4f       	sbci	r19, 0xFF	; 255
    457e:	20 17       	cp	r18, r16
    4580:	31 07       	cpc	r19, r17
    4582:	40 f0       	brcs	.+16     	; 0x4594 <__stack+0x395>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    4584:	0e 94 7e 25 	call	0x4afc	; 0x4afc <_nrk_os_timer_get>
    4588:	08 2f       	mov	r16, r24
    458a:	10 e0       	ldi	r17, 0x00	; 0
    458c:	0e 5f       	subi	r16, 0xFE	; 254
    458e:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    4590:	00 93 92 05 	sts	0x0592, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    4594:	c1 11       	cpse	r28, r1
    4596:	10 92 11 08 	sts	0x0811, r1

    _nrk_set_next_wakeup(next_wake);
    459a:	80 2f       	mov	r24, r16
    459c:	0e 94 1c 25 	call	0x4a38	; 0x4a38 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    45a0:	0e 94 a1 28 	call	0x5142	; 0x5142 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    45a4:	df 91       	pop	r29
    45a6:	cf 91       	pop	r28
    45a8:	1f 91       	pop	r17
    45aa:	0f 91       	pop	r16
    45ac:	ff 90       	pop	r15
    45ae:	ef 90       	pop	r14
    45b0:	df 90       	pop	r13
    45b2:	cf 90       	pop	r12
    45b4:	bf 90       	pop	r11
    45b6:	af 90       	pop	r10
    45b8:	9f 90       	pop	r9
    45ba:	8f 90       	pop	r8
    45bc:	7f 90       	pop	r7
    45be:	6f 90       	pop	r6
    45c0:	5f 90       	pop	r5
    45c2:	4f 90       	pop	r4
    45c4:	3f 90       	pop	r3
    45c6:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    45c8:	0c 94 ac 28 	jmp	0x5158	; 0x5158 <nrk_start_high_ready_task>

000045cc <_nrk_sw_wdt_check>:
    45cc:	3f 92       	push	r3
    45ce:	4f 92       	push	r4
    45d0:	5f 92       	push	r5
    45d2:	6f 92       	push	r6
    45d4:	7f 92       	push	r7
    45d6:	8f 92       	push	r8
    45d8:	9f 92       	push	r9
    45da:	af 92       	push	r10
    45dc:	bf 92       	push	r11
    45de:	cf 92       	push	r12
    45e0:	df 92       	push	r13
    45e2:	ef 92       	push	r14
    45e4:	ff 92       	push	r15
    45e6:	0f 93       	push	r16
    45e8:	1f 93       	push	r17
    45ea:	cf 93       	push	r28
    45ec:	df 93       	push	r29
    45ee:	cd b7       	in	r28, 0x3d	; 61
    45f0:	de b7       	in	r29, 0x3e	; 62
    45f2:	60 97       	sbiw	r28, 0x10	; 16
    45f4:	0f b6       	in	r0, 0x3f	; 63
    45f6:	f8 94       	cli
    45f8:	de bf       	out	0x3e, r29	; 62
    45fa:	0f be       	out	0x3f, r0	; 63
    45fc:	cd bf       	out	0x3d, r28	; 61
    45fe:	ce 01       	movw	r24, r28
    4600:	09 96       	adiw	r24, 0x09	; 9
    4602:	0e 94 8d 1d 	call	0x3b1a	; 0x3b1a <nrk_time_get>
    4606:	80 e2       	ldi	r24, 0x20	; 32
    4608:	48 2e       	mov	r4, r24
    460a:	88 e0       	ldi	r24, 0x08	; 8
    460c:	58 2e       	mov	r5, r24
    460e:	61 2c       	mov	r6, r1
    4610:	71 2c       	mov	r7, r1
    4612:	93 e1       	ldi	r25, 0x13	; 19
    4614:	39 2e       	mov	r3, r25
    4616:	d2 01       	movw	r26, r4
    4618:	12 96       	adiw	r26, 0x02	; 2
    461a:	8c 91       	ld	r24, X
    461c:	81 30       	cpi	r24, 0x01	; 1
    461e:	51 f5       	brne	.+84     	; 0x4674 <_nrk_sw_wdt_check+0xa8>
    4620:	36 9c       	mul	r3, r6
    4622:	f0 01       	movw	r30, r0
    4624:	37 9c       	mul	r3, r7
    4626:	f0 0d       	add	r31, r0
    4628:	11 24       	eor	r1, r1
    462a:	e5 5d       	subi	r30, 0xD5	; 213
    462c:	f7 4f       	sbci	r31, 0xF7	; 247
    462e:	89 84       	ldd	r8, Y+9	; 0x09
    4630:	9a 84       	ldd	r9, Y+10	; 0x0a
    4632:	ab 84       	ldd	r10, Y+11	; 0x0b
    4634:	bc 84       	ldd	r11, Y+12	; 0x0c
    4636:	cd 84       	ldd	r12, Y+13	; 0x0d
    4638:	de 84       	ldd	r13, Y+14	; 0x0e
    463a:	ef 84       	ldd	r14, Y+15	; 0x0f
    463c:	f8 88       	ldd	r15, Y+16	; 0x10
    463e:	00 81       	ld	r16, Z
    4640:	11 81       	ldd	r17, Z+1	; 0x01
    4642:	22 81       	ldd	r18, Z+2	; 0x02
    4644:	33 81       	ldd	r19, Z+3	; 0x03
    4646:	44 81       	ldd	r20, Z+4	; 0x04
    4648:	55 81       	ldd	r21, Z+5	; 0x05
    464a:	66 81       	ldd	r22, Z+6	; 0x06
    464c:	77 81       	ldd	r23, Z+7	; 0x07
    464e:	ce 01       	movw	r24, r28
    4650:	01 96       	adiw	r24, 0x01	; 1
    4652:	0e 94 ea 1d 	call	0x3bd4	; 0x3bd4 <nrk_time_sub>
    4656:	8f 3f       	cpi	r24, 0xFF	; 255
    4658:	69 f4       	brne	.+26     	; 0x4674 <_nrk_sw_wdt_check+0xa8>
    465a:	66 2d       	mov	r22, r6
    465c:	85 e1       	ldi	r24, 0x15	; 21
    465e:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
    4662:	d2 01       	movw	r26, r4
    4664:	ed 91       	ld	r30, X+
    4666:	fc 91       	ld	r31, X
    4668:	30 97       	sbiw	r30, 0x00	; 0
    466a:	19 f4       	brne	.+6      	; 0x4672 <_nrk_sw_wdt_check+0xa6>
    466c:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <nrk_halt>
    4670:	01 c0       	rjmp	.+2      	; 0x4674 <_nrk_sw_wdt_check+0xa8>
    4672:	09 95       	icall
    4674:	bf ef       	ldi	r27, 0xFF	; 255
    4676:	6b 1a       	sub	r6, r27
    4678:	7b 0a       	sbc	r7, r27
    467a:	e3 e1       	ldi	r30, 0x13	; 19
    467c:	4e 0e       	add	r4, r30
    467e:	51 1c       	adc	r5, r1
    4680:	f3 e0       	ldi	r31, 0x03	; 3
    4682:	6f 16       	cp	r6, r31
    4684:	71 04       	cpc	r7, r1
    4686:	39 f6       	brne	.-114    	; 0x4616 <_nrk_sw_wdt_check+0x4a>
    4688:	60 96       	adiw	r28, 0x10	; 16
    468a:	0f b6       	in	r0, 0x3f	; 63
    468c:	f8 94       	cli
    468e:	de bf       	out	0x3e, r29	; 62
    4690:	0f be       	out	0x3f, r0	; 63
    4692:	cd bf       	out	0x3d, r28	; 61
    4694:	df 91       	pop	r29
    4696:	cf 91       	pop	r28
    4698:	1f 91       	pop	r17
    469a:	0f 91       	pop	r16
    469c:	ff 90       	pop	r15
    469e:	ef 90       	pop	r14
    46a0:	df 90       	pop	r13
    46a2:	cf 90       	pop	r12
    46a4:	bf 90       	pop	r11
    46a6:	af 90       	pop	r10
    46a8:	9f 90       	pop	r9
    46aa:	8f 90       	pop	r8
    46ac:	7f 90       	pop	r7
    46ae:	6f 90       	pop	r6
    46b0:	5f 90       	pop	r5
    46b2:	4f 90       	pop	r4
    46b4:	3f 90       	pop	r3
    46b6:	08 95       	ret

000046b8 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    46b8:	e0 e2       	ldi	r30, 0x20	; 32
    46ba:	f8 e0       	ldi	r31, 0x08	; 8
    46bc:	12 82       	std	Z+2, r1	; 0x02
    46be:	15 8a       	std	Z+21, r1	; 0x15
    46c0:	10 a6       	std	Z+40, r1	; 0x28
    46c2:	08 95       	ret

000046c4 <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    46c4:	cf 93       	push	r28
    46c6:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    46c8:	83 30       	cpi	r24, 0x03	; 3
    46ca:	e0 f4       	brcc	.+56     	; 0x4704 <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    46cc:	93 e1       	ldi	r25, 0x13	; 19
    46ce:	89 9f       	mul	r24, r25
    46d0:	f0 01       	movw	r30, r0
    46d2:	11 24       	eor	r1, r1
    46d4:	e0 5e       	subi	r30, 0xE0	; 224
    46d6:	f7 4f       	sbci	r31, 0xF7	; 247
    46d8:	51 83       	std	Z+1, r21	; 0x01
    46da:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    46dc:	eb 01       	movw	r28, r22
    46de:	88 81       	ld	r24, Y
    46e0:	99 81       	ldd	r25, Y+1	; 0x01
    46e2:	aa 81       	ldd	r26, Y+2	; 0x02
    46e4:	bb 81       	ldd	r27, Y+3	; 0x03
    46e6:	83 83       	std	Z+3, r24	; 0x03
    46e8:	94 83       	std	Z+4, r25	; 0x04
    46ea:	a5 83       	std	Z+5, r26	; 0x05
    46ec:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    46ee:	8c 81       	ldd	r24, Y+4	; 0x04
    46f0:	9d 81       	ldd	r25, Y+5	; 0x05
    46f2:	ae 81       	ldd	r26, Y+6	; 0x06
    46f4:	bf 81       	ldd	r27, Y+7	; 0x07
    46f6:	87 83       	std	Z+7, r24	; 0x07
    46f8:	90 87       	std	Z+8, r25	; 0x08
    46fa:	a1 87       	std	Z+9, r26	; 0x09
    46fc:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    46fe:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    4700:	81 e0       	ldi	r24, 0x01	; 1
    4702:	01 c0       	rjmp	.+2      	; 0x4706 <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4704:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    4706:	df 91       	pop	r29
    4708:	cf 91       	pop	r28
    470a:	08 95       	ret

0000470c <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    470c:	cf 92       	push	r12
    470e:	df 92       	push	r13
    4710:	ef 92       	push	r14
    4712:	ff 92       	push	r15
    4714:	0f 93       	push	r16
    4716:	1f 93       	push	r17
    4718:	cf 93       	push	r28
    471a:	df 93       	push	r29
    471c:	cd b7       	in	r28, 0x3d	; 61
    471e:	de b7       	in	r29, 0x3e	; 62
    4720:	28 97       	sbiw	r28, 0x08	; 8
    4722:	0f b6       	in	r0, 0x3f	; 63
    4724:	f8 94       	cli
    4726:	de bf       	out	0x3e, r29	; 62
    4728:	0f be       	out	0x3f, r0	; 63
    472a:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    472c:	83 30       	cpi	r24, 0x03	; 3
    472e:	a8 f5       	brcc	.+106    	; 0x479a <nrk_sw_wdt_update+0x8e>
    4730:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    4732:	ce 01       	movw	r24, r28
    4734:	01 96       	adiw	r24, 0x01	; 1
    4736:	0e 94 8d 1d 	call	0x3b1a	; 0x3b1a <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    473a:	23 e1       	ldi	r18, 0x13	; 19
    473c:	12 9f       	mul	r17, r18
    473e:	c0 01       	movw	r24, r0
    4740:	11 24       	eor	r1, r1
    4742:	8c 01       	movw	r16, r24
    4744:	00 5e       	subi	r16, 0xE0	; 224
    4746:	17 4f       	sbci	r17, 0xF7	; 247
    4748:	f8 01       	movw	r30, r16
    474a:	c3 80       	ldd	r12, Z+3	; 0x03
    474c:	d4 80       	ldd	r13, Z+4	; 0x04
    474e:	e5 80       	ldd	r14, Z+5	; 0x05
    4750:	f6 80       	ldd	r15, Z+6	; 0x06
    4752:	49 81       	ldd	r20, Y+1	; 0x01
    4754:	5a 81       	ldd	r21, Y+2	; 0x02
    4756:	6b 81       	ldd	r22, Y+3	; 0x03
    4758:	7c 81       	ldd	r23, Y+4	; 0x04
    475a:	4c 0d       	add	r20, r12
    475c:	5d 1d       	adc	r21, r13
    475e:	6e 1d       	adc	r22, r14
    4760:	7f 1d       	adc	r23, r15
    4762:	43 87       	std	Z+11, r20	; 0x0b
    4764:	54 87       	std	Z+12, r21	; 0x0c
    4766:	65 87       	std	Z+13, r22	; 0x0d
    4768:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    476a:	c7 80       	ldd	r12, Z+7	; 0x07
    476c:	d0 84       	ldd	r13, Z+8	; 0x08
    476e:	e1 84       	ldd	r14, Z+9	; 0x09
    4770:	f2 84       	ldd	r15, Z+10	; 0x0a
    4772:	4d 81       	ldd	r20, Y+5	; 0x05
    4774:	5e 81       	ldd	r21, Y+6	; 0x06
    4776:	6f 81       	ldd	r22, Y+7	; 0x07
    4778:	78 85       	ldd	r23, Y+8	; 0x08
    477a:	4c 0d       	add	r20, r12
    477c:	5d 1d       	adc	r21, r13
    477e:	6e 1d       	adc	r22, r14
    4780:	7f 1d       	adc	r23, r15
    4782:	47 87       	std	Z+15, r20	; 0x0f
    4784:	50 8b       	std	Z+16, r21	; 0x10
    4786:	61 8b       	std	Z+17, r22	; 0x11
    4788:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    478a:	85 5d       	subi	r24, 0xD5	; 213
    478c:	97 4f       	sbci	r25, 0xF7	; 247
    478e:	0e 94 76 1e 	call	0x3cec	; 0x3cec <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    4792:	81 e0       	ldi	r24, 0x01	; 1
    4794:	f8 01       	movw	r30, r16
    4796:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    4798:	01 c0       	rjmp	.+2      	; 0x479c <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    479a:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    479c:	28 96       	adiw	r28, 0x08	; 8
    479e:	0f b6       	in	r0, 0x3f	; 63
    47a0:	f8 94       	cli
    47a2:	de bf       	out	0x3e, r29	; 62
    47a4:	0f be       	out	0x3f, r0	; 63
    47a6:	cd bf       	out	0x3d, r28	; 61
    47a8:	df 91       	pop	r29
    47aa:	cf 91       	pop	r28
    47ac:	1f 91       	pop	r17
    47ae:	0f 91       	pop	r16
    47b0:	ff 90       	pop	r15
    47b2:	ef 90       	pop	r14
    47b4:	df 90       	pop	r13
    47b6:	cf 90       	pop	r12
    47b8:	08 95       	ret

000047ba <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    47ba:	1f 93       	push	r17
    47bc:	cf 93       	push	r28
    47be:	df 93       	push	r29
    47c0:	cd b7       	in	r28, 0x3d	; 61
    47c2:	de b7       	in	r29, 0x3e	; 62
    47c4:	28 97       	sbiw	r28, 0x08	; 8
    47c6:	0f b6       	in	r0, 0x3f	; 63
    47c8:	f8 94       	cli
    47ca:	de bf       	out	0x3e, r29	; 62
    47cc:	0f be       	out	0x3f, r0	; 63
    47ce:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    47d0:	83 30       	cpi	r24, 0x03	; 3
    47d2:	70 f5       	brcc	.+92     	; 0x4830 <nrk_sw_wdt_start+0x76>
    47d4:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    47d6:	ce 01       	movw	r24, r28
    47d8:	01 96       	adiw	r24, 0x01	; 1
    47da:	0e 94 8d 1d 	call	0x3b1a	; 0x3b1a <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    47de:	83 e1       	ldi	r24, 0x13	; 19
    47e0:	18 9f       	mul	r17, r24
    47e2:	f0 01       	movw	r30, r0
    47e4:	11 24       	eor	r1, r1
    47e6:	e0 5e       	subi	r30, 0xE0	; 224
    47e8:	f7 4f       	sbci	r31, 0xF7	; 247
    47ea:	43 81       	ldd	r20, Z+3	; 0x03
    47ec:	54 81       	ldd	r21, Z+4	; 0x04
    47ee:	65 81       	ldd	r22, Z+5	; 0x05
    47f0:	76 81       	ldd	r23, Z+6	; 0x06
    47f2:	89 81       	ldd	r24, Y+1	; 0x01
    47f4:	9a 81       	ldd	r25, Y+2	; 0x02
    47f6:	ab 81       	ldd	r26, Y+3	; 0x03
    47f8:	bc 81       	ldd	r27, Y+4	; 0x04
    47fa:	84 0f       	add	r24, r20
    47fc:	95 1f       	adc	r25, r21
    47fe:	a6 1f       	adc	r26, r22
    4800:	b7 1f       	adc	r27, r23
    4802:	83 87       	std	Z+11, r24	; 0x0b
    4804:	94 87       	std	Z+12, r25	; 0x0c
    4806:	a5 87       	std	Z+13, r26	; 0x0d
    4808:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    480a:	47 81       	ldd	r20, Z+7	; 0x07
    480c:	50 85       	ldd	r21, Z+8	; 0x08
    480e:	61 85       	ldd	r22, Z+9	; 0x09
    4810:	72 85       	ldd	r23, Z+10	; 0x0a
    4812:	8d 81       	ldd	r24, Y+5	; 0x05
    4814:	9e 81       	ldd	r25, Y+6	; 0x06
    4816:	af 81       	ldd	r26, Y+7	; 0x07
    4818:	b8 85       	ldd	r27, Y+8	; 0x08
    481a:	84 0f       	add	r24, r20
    481c:	95 1f       	adc	r25, r21
    481e:	a6 1f       	adc	r26, r22
    4820:	b7 1f       	adc	r27, r23
    4822:	87 87       	std	Z+15, r24	; 0x0f
    4824:	90 8b       	std	Z+16, r25	; 0x10
    4826:	a1 8b       	std	Z+17, r26	; 0x11
    4828:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    482a:	81 e0       	ldi	r24, 0x01	; 1
    482c:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    482e:	01 c0       	rjmp	.+2      	; 0x4832 <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4830:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    4832:	28 96       	adiw	r28, 0x08	; 8
    4834:	0f b6       	in	r0, 0x3f	; 63
    4836:	f8 94       	cli
    4838:	de bf       	out	0x3e, r29	; 62
    483a:	0f be       	out	0x3f, r0	; 63
    483c:	cd bf       	out	0x3d, r28	; 61
    483e:	df 91       	pop	r29
    4840:	cf 91       	pop	r28
    4842:	1f 91       	pop	r17
    4844:	08 95       	ret

00004846 <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    4846:	83 30       	cpi	r24, 0x03	; 3
    4848:	48 f4       	brcc	.+18     	; 0x485c <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    484a:	93 e1       	ldi	r25, 0x13	; 19
    484c:	89 9f       	mul	r24, r25
    484e:	f0 01       	movw	r30, r0
    4850:	11 24       	eor	r1, r1
    4852:	e0 5e       	subi	r30, 0xE0	; 224
    4854:	f7 4f       	sbci	r31, 0xF7	; 247
    4856:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    4858:	81 e0       	ldi	r24, 0x01	; 1
    485a:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    485c:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    485e:	08 95       	ret

00004860 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    4878:	01 97       	sbiw	r24, 0x01	; 1
    487a:	91 f7       	brne	.-28     	; 0x4860 <nrk_spin_wait_us>

}
    487c:	08 95       	ret

0000487e <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    487e:	10 92 21 01 	sts	0x0121, r1
    4882:	08 95       	ret

00004884 <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    4884:	89 e0       	ldi	r24, 0x09	; 9
    4886:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    488a:	8d e8       	ldi	r24, 0x8D	; 141
    488c:	9c e3       	ldi	r25, 0x3C	; 60
    488e:	90 93 29 01 	sts	0x0129, r25
    4892:	80 93 28 01 	sts	0x0128, r24
    4896:	08 95       	ret

00004898 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    4898:	10 92 25 01 	sts	0x0125, r1
    489c:	10 92 24 01 	sts	0x0124, r1
    48a0:	08 95       	ret

000048a2 <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    48a2:	cf 93       	push	r28
    48a4:	df 93       	push	r29
    48a6:	00 d0       	rcall	.+0      	; 0x48a8 <_nrk_precision_os_timer_get+0x6>
    48a8:	cd b7       	in	r28, 0x3d	; 61
    48aa:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    48ac:	80 91 24 01 	lds	r24, 0x0124
    48b0:	90 91 25 01 	lds	r25, 0x0125
    48b4:	9a 83       	std	Y+2, r25	; 0x02
    48b6:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    48b8:	89 81       	ldd	r24, Y+1	; 0x01
    48ba:	9a 81       	ldd	r25, Y+2	; 0x02
}
    48bc:	0f 90       	pop	r0
    48be:	0f 90       	pop	r0
    48c0:	df 91       	pop	r29
    48c2:	cf 91       	pop	r28
    48c4:	08 95       	ret

000048c6 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    48c6:	10 92 81 00 	sts	0x0081, r1
    48ca:	08 95       	ret

000048cc <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    48cc:	81 e0       	ldi	r24, 0x01	; 1
    48ce:	80 93 81 00 	sts	0x0081, r24
    48d2:	08 95       	ret

000048d4 <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    48d4:	83 b5       	in	r24, 0x23	; 35
    48d6:	81 60       	ori	r24, 0x01	; 1
    48d8:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    48da:	10 92 85 00 	sts	0x0085, r1
    48de:	10 92 84 00 	sts	0x0084, r1
    48e2:	08 95       	ret

000048e4 <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    48e4:	cf 93       	push	r28
    48e6:	df 93       	push	r29
    48e8:	00 d0       	rcall	.+0      	; 0x48ea <_nrk_high_speed_timer_get+0x6>
    48ea:	cd b7       	in	r28, 0x3d	; 61
    48ec:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    48ee:	80 91 84 00 	lds	r24, 0x0084
    48f2:	90 91 85 00 	lds	r25, 0x0085
    48f6:	9a 83       	std	Y+2, r25	; 0x02
    48f8:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    48fa:	89 81       	ldd	r24, Y+1	; 0x01
    48fc:	9a 81       	ldd	r25, Y+2	; 0x02
}
    48fe:	0f 90       	pop	r0
    4900:	0f 90       	pop	r0
    4902:	df 91       	pop	r29
    4904:	cf 91       	pop	r28
    4906:	08 95       	ret

00004908 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4908:	cf 92       	push	r12
    490a:	df 92       	push	r13
    490c:	ef 92       	push	r14
    490e:	ff 92       	push	r15
    4910:	cf 93       	push	r28
    4912:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    4914:	ec 01       	movw	r28, r24
    4916:	cc 0f       	add	r28, r28
    4918:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    491a:	c9 37       	cpi	r28, 0x79	; 121
    491c:	8f ef       	ldi	r24, 0xFF	; 255
    491e:	d8 07       	cpc	r29, r24
    4920:	10 f0       	brcs	.+4      	; 0x4926 <nrk_high_speed_timer_wait+0x1e>
    4922:	c0 e0       	ldi	r28, 0x00	; 0
    4924:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    4926:	6b 01       	movw	r12, r22
    4928:	e1 2c       	mov	r14, r1
    492a:	f1 2c       	mov	r15, r1
    492c:	cc 0e       	add	r12, r28
    492e:	dd 1e       	adc	r13, r29
    4930:	e1 1c       	adc	r14, r1
    4932:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    4934:	81 e0       	ldi	r24, 0x01	; 1
    4936:	c8 16       	cp	r12, r24
    4938:	d1 04       	cpc	r13, r1
    493a:	e8 06       	cpc	r14, r24
    493c:	f1 04       	cpc	r15, r1
    493e:	40 f0       	brcs	.+16     	; 0x4950 <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    4940:	81 e0       	ldi	r24, 0x01	; 1
    4942:	e8 1a       	sub	r14, r24
    4944:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    4946:	0e 94 72 24 	call	0x48e4	; 0x48e4 <_nrk_high_speed_timer_get>
    494a:	c8 17       	cp	r28, r24
    494c:	d9 07       	cpc	r29, r25
    494e:	d8 f3       	brcs	.-10     	; 0x4946 <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    4950:	0e 94 72 24 	call	0x48e4	; 0x48e4 <_nrk_high_speed_timer_get>
    4954:	8c 15       	cp	r24, r12
    4956:	9d 05       	cpc	r25, r13
    4958:	d8 f3       	brcs	.-10     	; 0x4950 <nrk_high_speed_timer_wait+0x48>
}
    495a:	df 91       	pop	r29
    495c:	cf 91       	pop	r28
    495e:	ff 90       	pop	r15
    4960:	ef 90       	pop	r14
    4962:	df 90       	pop	r13
    4964:	cf 90       	pop	r12
    4966:	08 95       	ret

00004968 <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    4968:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    496c:	e0 e7       	ldi	r30, 0x70	; 112
    496e:	f0 e0       	ldi	r31, 0x00	; 0
    4970:	80 81       	ld	r24, Z
    4972:	8d 7f       	andi	r24, 0xFD	; 253
    4974:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    4976:	80 81       	ld	r24, Z
    4978:	8e 7f       	andi	r24, 0xFE	; 254
    497a:	80 83       	st	Z, r24
    497c:	08 95       	ret

0000497e <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    497e:	80 93 b2 00 	sts	0x00B2, r24
    4982:	08 95       	ret

00004984 <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    4984:	e0 e7       	ldi	r30, 0x70	; 112
    4986:	f0 e0       	ldi	r31, 0x00	; 0
    4988:	80 81       	ld	r24, Z
    498a:	83 60       	ori	r24, 0x03	; 3
    498c:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    498e:	83 e0       	ldi	r24, 0x03	; 3
    4990:	80 93 b1 00 	sts	0x00B1, r24
    4994:	08 95       	ret

00004996 <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    4996:	83 b5       	in	r24, 0x23	; 35
    4998:	82 60       	ori	r24, 0x02	; 2
    499a:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    499c:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    49a0:	10 92 3c 04 	sts	0x043C, r1
    _nrk_prev_timer_val=0;
    49a4:	10 92 92 05 	sts	0x0592, r1
    49a8:	08 95       	ret

000049aa <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    49aa:	cf 93       	push	r28
    49ac:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    49ae:	8e ef       	ldi	r24, 0xFE	; 254
    49b0:	80 93 92 05 	sts	0x0592, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    49b4:	80 e2       	ldi	r24, 0x20	; 32
    49b6:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    49ba:	80 91 92 05 	lds	r24, 0x0592
    49be:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    49c2:	83 e0       	ldi	r24, 0x03	; 3
    49c4:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    49c6:	92 e0       	ldi	r25, 0x02	; 2
    49c8:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    49cc:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    49d0:	93 b5       	in	r25, 0x23	; 35
    49d2:	92 60       	ori	r25, 0x02	; 2
    49d4:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    49d6:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    49d8:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    49da:	83 b5       	in	r24, 0x23	; 35
    49dc:	82 60       	ori	r24, 0x02	; 2
    49de:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    49e0:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    49e4:	81 e0       	ldi	r24, 0x01	; 1
    49e6:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    49ea:	10 92 85 00 	sts	0x0085, r1
    49ee:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    49f2:	83 b5       	in	r24, 0x23	; 35
    49f4:	82 60       	ori	r24, 0x02	; 2
    49f6:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    49f8:	83 b5       	in	r24, 0x23	; 35
    49fa:	81 60       	ori	r24, 0x01	; 1
    49fc:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    49fe:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    4a02:	c4 e2       	ldi	r28, 0x24	; 36
    4a04:	d1 e0       	ldi	r29, 0x01	; 1
    4a06:	19 82       	std	Y+1, r1	; 0x01
    4a08:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    4a0a:	83 b5       	in	r24, 0x23	; 35
    4a0c:	82 60       	ori	r24, 0x02	; 2
    4a0e:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    4a10:	83 b5       	in	r24, 0x23	; 35
    4a12:	81 60       	ori	r24, 0x01	; 1
    4a14:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    4a16:	0e 94 cb 24 	call	0x4996	; 0x4996 <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    4a1a:	19 82       	std	Y+1, r1	; 0x01
    4a1c:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    4a1e:	0e 94 c2 24 	call	0x4984	; 0x4984 <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    4a22:	0e 94 42 24 	call	0x4884	; 0x4884 <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    4a26:	10 92 3c 04 	sts	0x043C, r1
}
    4a2a:	df 91       	pop	r29
    4a2c:	cf 91       	pop	r28
    4a2e:	08 95       	ret

00004a30 <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    4a30:	80 91 b3 00 	lds	r24, 0x00B3
}
    4a34:	8f 5f       	subi	r24, 0xFF	; 255
    4a36:	08 95       	ret

00004a38 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    4a38:	81 50       	subi	r24, 0x01	; 1
    4a3a:	80 93 b3 00 	sts	0x00B3, r24
    4a3e:	08 95       	ret

00004a40 <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    4a40:	81 11       	cpse	r24, r1
    4a42:	02 c0       	rjmp	.+4      	; 0x4a48 <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    4a44:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    4a48:	8f ef       	ldi	r24, 0xFF	; 255
    4a4a:	08 95       	ret

00004a4c <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    4a4c:	81 11       	cpse	r24, r1
    4a4e:	06 c0       	rjmp	.+12     	; 0x4a5c <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    4a50:	10 92 95 00 	sts	0x0095, r1
    4a54:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    4a58:	81 e0       	ldi	r24, 0x01	; 1
    4a5a:	08 95       	ret
	}
return NRK_ERROR;
    4a5c:	8f ef       	ldi	r24, 0xFF	; 255
}
    4a5e:	08 95       	ret

00004a60 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    4a60:	81 11       	cpse	r24, r1
    4a62:	05 c0       	rjmp	.+10     	; 0x4a6e <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    4a64:	80 91 94 00 	lds	r24, 0x0094
    4a68:	90 91 95 00 	lds	r25, 0x0095
    4a6c:	08 95       	ret
	}
return 0;
    4a6e:	80 e0       	ldi	r24, 0x00	; 0
    4a70:	90 e0       	ldi	r25, 0x00	; 0

}
    4a72:	08 95       	ret

00004a74 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    4a74:	81 11       	cpse	r24, r1
    4a76:	05 c0       	rjmp	.+10     	; 0x4a82 <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    4a78:	82 e0       	ldi	r24, 0x02	; 2
    4a7a:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    4a7e:	81 e0       	ldi	r24, 0x01	; 1
    4a80:	08 95       	ret
	}
return NRK_ERROR;
    4a82:	8f ef       	ldi	r24, 0xFF	; 255
}
    4a84:	08 95       	ret

00004a86 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    4a86:	81 11       	cpse	r24, r1
    4a88:	35 c0       	rjmp	.+106    	; 0x4af4 <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4a8a:	cb 01       	movw	r24, r22
    4a8c:	01 97       	sbiw	r24, 0x01	; 1
    4a8e:	05 97       	sbiw	r24, 0x05	; 5
    4a90:	10 f4       	brcc	.+4      	; 0x4a96 <nrk_timer_int_configure+0x10>
    4a92:	60 93 91 05 	sts	0x0591, r22
	TCCR3A = 0;  
    4a96:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    4a9a:	88 e0       	ldi	r24, 0x08	; 8
    4a9c:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    4aa0:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    4aa4:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    4aa8:	30 93 ba 03 	sts	0x03BA, r19
    4aac:	20 93 b9 03 	sts	0x03B9, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    4ab0:	80 91 91 05 	lds	r24, 0x0591
    4ab4:	81 30       	cpi	r24, 0x01	; 1
    4ab6:	21 f4       	brne	.+8      	; 0x4ac0 <nrk_timer_int_configure+0x3a>
    4ab8:	80 91 91 00 	lds	r24, 0x0091
    4abc:	81 60       	ori	r24, 0x01	; 1
    4abe:	11 c0       	rjmp	.+34     	; 0x4ae2 <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    4ac0:	82 30       	cpi	r24, 0x02	; 2
    4ac2:	21 f4       	brne	.+8      	; 0x4acc <nrk_timer_int_configure+0x46>
    4ac4:	80 91 91 00 	lds	r24, 0x0091
    4ac8:	82 60       	ori	r24, 0x02	; 2
    4aca:	0b c0       	rjmp	.+22     	; 0x4ae2 <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    4acc:	83 30       	cpi	r24, 0x03	; 3
    4ace:	21 f4       	brne	.+8      	; 0x4ad8 <nrk_timer_int_configure+0x52>
    4ad0:	80 91 91 00 	lds	r24, 0x0091
    4ad4:	83 60       	ori	r24, 0x03	; 3
    4ad6:	05 c0       	rjmp	.+10     	; 0x4ae2 <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    4ad8:	84 30       	cpi	r24, 0x04	; 4
    4ada:	31 f4       	brne	.+12     	; 0x4ae8 <nrk_timer_int_configure+0x62>
    4adc:	80 91 91 00 	lds	r24, 0x0091
    4ae0:	84 60       	ori	r24, 0x04	; 4
    4ae2:	80 93 91 00 	sts	0x0091, r24
    4ae6:	08 c0       	rjmp	.+16     	; 0x4af8 <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    4ae8:	85 30       	cpi	r24, 0x05	; 5
    4aea:	31 f4       	brne	.+12     	; 0x4af8 <nrk_timer_int_configure+0x72>
    4aec:	80 91 91 00 	lds	r24, 0x0091
    4af0:	85 60       	ori	r24, 0x05	; 5
    4af2:	f7 cf       	rjmp	.-18     	; 0x4ae2 <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    4af4:	8f ef       	ldi	r24, 0xFF	; 255
    4af6:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    4af8:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    4afa:	08 95       	ret

00004afc <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    4afc:	80 91 b2 00 	lds	r24, 0x00B2
}
    4b00:	08 95       	ret

00004b02 <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    4b02:	1f 92       	push	r1
    4b04:	0f 92       	push	r0
    4b06:	0f b6       	in	r0, 0x3f	; 63
    4b08:	0f 92       	push	r0
    4b0a:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4b0c:	60 e0       	ldi	r22, 0x00	; 0
    4b0e:	8a e0       	ldi	r24, 0x0A	; 10
    4b10:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
	while(1);
    4b14:	ff cf       	rjmp	.-2      	; 0x4b14 <__vector_default+0x12>

00004b16 <__vector_13>:
	#ifdef NRK_KERNEL_TEST
        nrk_kernel_error_add(NRK_TIMER_OVERFLOW,0);
	#endif

	return;  	
} 
    4b16:	0f 92       	push	r0
    4b18:	0f b6       	in	r0, 0x3f	; 63
    4b1a:	0f 92       	push	r0
    4b1c:	1f 92       	push	r1
    4b1e:	2f 92       	push	r2
    4b20:	3f 92       	push	r3
    4b22:	4f 92       	push	r4
    4b24:	5f 92       	push	r5
    4b26:	6f 92       	push	r6
    4b28:	7f 92       	push	r7
    4b2a:	8f 92       	push	r8
    4b2c:	9f 92       	push	r9
    4b2e:	af 92       	push	r10
    4b30:	bf 92       	push	r11
    4b32:	cf 92       	push	r12
    4b34:	df 92       	push	r13
    4b36:	ef 92       	push	r14
    4b38:	ff 92       	push	r15
    4b3a:	0f 93       	push	r16
    4b3c:	1f 93       	push	r17
    4b3e:	2f 93       	push	r18
    4b40:	3f 93       	push	r19
    4b42:	4f 93       	push	r20
    4b44:	5f 93       	push	r21
    4b46:	6f 93       	push	r22
    4b48:	7f 93       	push	r23
    4b4a:	8f 93       	push	r24
    4b4c:	9f 93       	push	r25
    4b4e:	af 93       	push	r26
    4b50:	bf 93       	push	r27
    4b52:	cf 93       	push	r28
    4b54:	df 93       	push	r29
    4b56:	ef 93       	push	r30
    4b58:	ff 93       	push	r31
    4b5a:	a0 91 1d 08 	lds	r26, 0x081D
    4b5e:	b0 91 1e 08 	lds	r27, 0x081E
    4b62:	0d b6       	in	r0, 0x3d	; 61
    4b64:	0d 92       	st	X+, r0
    4b66:	0e b6       	in	r0, 0x3e	; 62
    4b68:	0d 92       	st	X+, r0
    4b6a:	1f 92       	push	r1
    4b6c:	a0 91 8f 05 	lds	r26, 0x058F
    4b70:	b0 91 90 05 	lds	r27, 0x0590
    4b74:	1e 90       	ld	r1, -X
    4b76:	be bf       	out	0x3e, r27	; 62
    4b78:	ad bf       	out	0x3d, r26	; 61
    4b7a:	08 95       	ret

00004b7c <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    4b7c:	1f 92       	push	r1
    4b7e:	0f 92       	push	r0
    4b80:	0f b6       	in	r0, 0x3f	; 63
    4b82:	0f 92       	push	r0
    4b84:	11 24       	eor	r1, r1
    4b86:	0b b6       	in	r0, 0x3b	; 59
    4b88:	0f 92       	push	r0
    4b8a:	2f 93       	push	r18
    4b8c:	3f 93       	push	r19
    4b8e:	4f 93       	push	r20
    4b90:	5f 93       	push	r21
    4b92:	6f 93       	push	r22
    4b94:	7f 93       	push	r23
    4b96:	8f 93       	push	r24
    4b98:	9f 93       	push	r25
    4b9a:	af 93       	push	r26
    4b9c:	bf 93       	push	r27
    4b9e:	ef 93       	push	r30
    4ba0:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    4ba2:	e0 91 b9 03 	lds	r30, 0x03B9
    4ba6:	f0 91 ba 03 	lds	r31, 0x03BA
    4baa:	30 97       	sbiw	r30, 0x00	; 0
    4bac:	11 f0       	breq	.+4      	; 0x4bb2 <__vector_32+0x36>
    4bae:	09 95       	icall
    4bb0:	04 c0       	rjmp	.+8      	; 0x4bba <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4bb2:	60 e0       	ldi	r22, 0x00	; 0
    4bb4:	8a e0       	ldi	r24, 0x0A	; 10
    4bb6:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
	return;  	
}
    4bba:	ff 91       	pop	r31
    4bbc:	ef 91       	pop	r30
    4bbe:	bf 91       	pop	r27
    4bc0:	af 91       	pop	r26
    4bc2:	9f 91       	pop	r25
    4bc4:	8f 91       	pop	r24
    4bc6:	7f 91       	pop	r23
    4bc8:	6f 91       	pop	r22
    4bca:	5f 91       	pop	r21
    4bcc:	4f 91       	pop	r20
    4bce:	3f 91       	pop	r19
    4bd0:	2f 91       	pop	r18
    4bd2:	0f 90       	pop	r0
    4bd4:	0b be       	out	0x3b, r0	; 59
    4bd6:	0f 90       	pop	r0
    4bd8:	0f be       	out	0x3f, r0	; 63
    4bda:	0f 90       	pop	r0
    4bdc:	1f 90       	pop	r1
    4bde:	18 95       	reti

00004be0 <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    4be0:	1f 92       	push	r1
    4be2:	0f 92       	push	r0
    4be4:	0f b6       	in	r0, 0x3f	; 63
    4be6:	0f 92       	push	r0
    4be8:	11 24       	eor	r1, r1

	return;  	
} 
    4bea:	0f 90       	pop	r0
    4bec:	0f be       	out	0x3f, r0	; 63
    4bee:	0f 90       	pop	r0
    4bf0:	1f 90       	pop	r1
    4bf2:	18 95       	reti

00004bf4 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4bf4:	04 b6       	in	r0, 0x34	; 52
    4bf6:	03 fe       	sbrs	r0, 3
    4bf8:	02 c0       	rjmp	.+4      	; 0x4bfe <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    4bfa:	80 e1       	ldi	r24, 0x10	; 16
    4bfc:	01 c0       	rjmp	.+2      	; 0x4c00 <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4bfe:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4c00:	04 b6       	in	r0, 0x34	; 52
    4c02:	02 fe       	sbrs	r0, 2
    4c04:	06 c0       	rjmp	.+12     	; 0x4c12 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4c06:	94 b7       	in	r25, 0x34	; 52
    4c08:	9b 7f       	andi	r25, 0xFB	; 251
    4c0a:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4c0c:	04 b6       	in	r0, 0x34	; 52
    4c0e:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4c10:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4c12:	04 b6       	in	r0, 0x34	; 52
    4c14:	01 fe       	sbrs	r0, 1
    4c16:	05 c0       	rjmp	.+10     	; 0x4c22 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4c18:	94 b7       	in	r25, 0x34	; 52
    4c1a:	9d 7f       	andi	r25, 0xFD	; 253
    4c1c:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4c1e:	82 60       	ori	r24, 0x02	; 2
    4c20:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4c22:	81 11       	cpse	r24, r1
    4c24:	0c c0       	rjmp	.+24     	; 0x4c3e <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4c26:	04 b6       	in	r0, 0x34	; 52
    4c28:	00 fe       	sbrs	r0, 0
    4c2a:	04 c0       	rjmp	.+8      	; 0x4c34 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4c2c:	94 b7       	in	r25, 0x34	; 52
    4c2e:	9e 7f       	andi	r25, 0xFE	; 254
    4c30:	94 bf       	out	0x34, r25	; 52
    4c32:	01 c0       	rjmp	.+2      	; 0x4c36 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4c34:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    4c36:	90 91 b0 00 	lds	r25, 0x00B0
    4c3a:	91 11       	cpse	r25, r1
    4c3c:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    4c3e:	08 95       	ret

00004c40 <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    4c40:	81 11       	cpse	r24, r1
    4c42:	02 c0       	rjmp	.+4      	; 0x4c48 <nrk_ext_int_enable+0x8>
    4c44:	e8 9a       	sbi	0x1d, 0	; 29
    4c46:	39 c0       	rjmp	.+114    	; 0x4cba <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    4c48:	81 30       	cpi	r24, 0x01	; 1
    4c4a:	11 f4       	brne	.+4      	; 0x4c50 <nrk_ext_int_enable+0x10>
    4c4c:	e9 9a       	sbi	0x1d, 1	; 29
    4c4e:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    4c50:	82 30       	cpi	r24, 0x02	; 2
    4c52:	11 f4       	brne	.+4      	; 0x4c58 <nrk_ext_int_enable+0x18>
    4c54:	ea 9a       	sbi	0x1d, 2	; 29
    4c56:	31 c0       	rjmp	.+98     	; 0x4cba <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    4c58:	83 30       	cpi	r24, 0x03	; 3
    4c5a:	21 f4       	brne	.+8      	; 0x4c64 <nrk_ext_int_enable+0x24>
    4c5c:	80 91 6b 00 	lds	r24, 0x006B
    4c60:	81 60       	ori	r24, 0x01	; 1
    4c62:	29 c0       	rjmp	.+82     	; 0x4cb6 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    4c64:	84 30       	cpi	r24, 0x04	; 4
    4c66:	21 f4       	brne	.+8      	; 0x4c70 <nrk_ext_int_enable+0x30>
    4c68:	80 91 6b 00 	lds	r24, 0x006B
    4c6c:	82 60       	ori	r24, 0x02	; 2
    4c6e:	23 c0       	rjmp	.+70     	; 0x4cb6 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    4c70:	85 30       	cpi	r24, 0x05	; 5
    4c72:	21 f4       	brne	.+8      	; 0x4c7c <nrk_ext_int_enable+0x3c>
    4c74:	80 91 6b 00 	lds	r24, 0x006B
    4c78:	84 60       	ori	r24, 0x04	; 4
    4c7a:	1d c0       	rjmp	.+58     	; 0x4cb6 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    4c7c:	86 30       	cpi	r24, 0x06	; 6
    4c7e:	21 f4       	brne	.+8      	; 0x4c88 <nrk_ext_int_enable+0x48>
    4c80:	80 91 6b 00 	lds	r24, 0x006B
    4c84:	88 60       	ori	r24, 0x08	; 8
    4c86:	17 c0       	rjmp	.+46     	; 0x4cb6 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    4c88:	87 30       	cpi	r24, 0x07	; 7
    4c8a:	21 f4       	brne	.+8      	; 0x4c94 <nrk_ext_int_enable+0x54>
    4c8c:	80 91 6b 00 	lds	r24, 0x006B
    4c90:	80 61       	ori	r24, 0x10	; 16
    4c92:	11 c0       	rjmp	.+34     	; 0x4cb6 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    4c94:	88 30       	cpi	r24, 0x08	; 8
    4c96:	21 f4       	brne	.+8      	; 0x4ca0 <nrk_ext_int_enable+0x60>
    4c98:	80 91 6b 00 	lds	r24, 0x006B
    4c9c:	80 62       	ori	r24, 0x20	; 32
    4c9e:	0b c0       	rjmp	.+22     	; 0x4cb6 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    4ca0:	89 30       	cpi	r24, 0x09	; 9
    4ca2:	21 f4       	brne	.+8      	; 0x4cac <nrk_ext_int_enable+0x6c>
    4ca4:	80 91 6b 00 	lds	r24, 0x006B
    4ca8:	80 64       	ori	r24, 0x40	; 64
    4caa:	05 c0       	rjmp	.+10     	; 0x4cb6 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    4cac:	8a 30       	cpi	r24, 0x0A	; 10
    4cae:	39 f4       	brne	.+14     	; 0x4cbe <nrk_ext_int_enable+0x7e>
    4cb0:	80 91 6b 00 	lds	r24, 0x006B
    4cb4:	80 68       	ori	r24, 0x80	; 128
    4cb6:	80 93 6b 00 	sts	0x006B, r24
    4cba:	81 e0       	ldi	r24, 0x01	; 1
    4cbc:	08 95       	ret
return NRK_ERROR;
    4cbe:	8f ef       	ldi	r24, 0xFF	; 255
}
    4cc0:	08 95       	ret

00004cc2 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    4cc2:	81 11       	cpse	r24, r1
    4cc4:	02 c0       	rjmp	.+4      	; 0x4cca <nrk_ext_int_disable+0x8>
    4cc6:	e8 98       	cbi	0x1d, 0	; 29
    4cc8:	39 c0       	rjmp	.+114    	; 0x4d3c <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    4cca:	81 30       	cpi	r24, 0x01	; 1
    4ccc:	11 f4       	brne	.+4      	; 0x4cd2 <nrk_ext_int_disable+0x10>
    4cce:	e9 98       	cbi	0x1d, 1	; 29
    4cd0:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    4cd2:	82 30       	cpi	r24, 0x02	; 2
    4cd4:	11 f4       	brne	.+4      	; 0x4cda <nrk_ext_int_disable+0x18>
    4cd6:	e9 98       	cbi	0x1d, 1	; 29
    4cd8:	31 c0       	rjmp	.+98     	; 0x4d3c <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    4cda:	83 30       	cpi	r24, 0x03	; 3
    4cdc:	21 f4       	brne	.+8      	; 0x4ce6 <nrk_ext_int_disable+0x24>
    4cde:	80 91 6b 00 	lds	r24, 0x006B
    4ce2:	8e 7f       	andi	r24, 0xFE	; 254
    4ce4:	29 c0       	rjmp	.+82     	; 0x4d38 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    4ce6:	84 30       	cpi	r24, 0x04	; 4
    4ce8:	21 f4       	brne	.+8      	; 0x4cf2 <nrk_ext_int_disable+0x30>
    4cea:	80 91 6b 00 	lds	r24, 0x006B
    4cee:	8d 7f       	andi	r24, 0xFD	; 253
    4cf0:	23 c0       	rjmp	.+70     	; 0x4d38 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    4cf2:	85 30       	cpi	r24, 0x05	; 5
    4cf4:	21 f4       	brne	.+8      	; 0x4cfe <nrk_ext_int_disable+0x3c>
    4cf6:	80 91 6b 00 	lds	r24, 0x006B
    4cfa:	8b 7f       	andi	r24, 0xFB	; 251
    4cfc:	1d c0       	rjmp	.+58     	; 0x4d38 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    4cfe:	86 30       	cpi	r24, 0x06	; 6
    4d00:	21 f4       	brne	.+8      	; 0x4d0a <nrk_ext_int_disable+0x48>
    4d02:	80 91 6b 00 	lds	r24, 0x006B
    4d06:	87 7f       	andi	r24, 0xF7	; 247
    4d08:	17 c0       	rjmp	.+46     	; 0x4d38 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    4d0a:	87 30       	cpi	r24, 0x07	; 7
    4d0c:	21 f4       	brne	.+8      	; 0x4d16 <nrk_ext_int_disable+0x54>
    4d0e:	80 91 6b 00 	lds	r24, 0x006B
    4d12:	8f 7e       	andi	r24, 0xEF	; 239
    4d14:	11 c0       	rjmp	.+34     	; 0x4d38 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    4d16:	88 30       	cpi	r24, 0x08	; 8
    4d18:	21 f4       	brne	.+8      	; 0x4d22 <nrk_ext_int_disable+0x60>
    4d1a:	80 91 6b 00 	lds	r24, 0x006B
    4d1e:	8f 7d       	andi	r24, 0xDF	; 223
    4d20:	0b c0       	rjmp	.+22     	; 0x4d38 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    4d22:	89 30       	cpi	r24, 0x09	; 9
    4d24:	21 f4       	brne	.+8      	; 0x4d2e <nrk_ext_int_disable+0x6c>
    4d26:	80 91 6b 00 	lds	r24, 0x006B
    4d2a:	8f 7b       	andi	r24, 0xBF	; 191
    4d2c:	05 c0       	rjmp	.+10     	; 0x4d38 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    4d2e:	8a 30       	cpi	r24, 0x0A	; 10
    4d30:	39 f4       	brne	.+14     	; 0x4d40 <nrk_ext_int_disable+0x7e>
    4d32:	80 91 6b 00 	lds	r24, 0x006B
    4d36:	8f 77       	andi	r24, 0x7F	; 127
    4d38:	80 93 6b 00 	sts	0x006B, r24
    4d3c:	81 e0       	ldi	r24, 0x01	; 1
    4d3e:	08 95       	ret
return NRK_ERROR;
    4d40:	8f ef       	ldi	r24, 0xFF	; 255
}
    4d42:	08 95       	ret

00004d44 <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    4d44:	81 11       	cpse	r24, r1
    4d46:	26 c0       	rjmp	.+76     	; 0x4d94 <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    4d48:	50 93 7b 08 	sts	0x087B, r21
    4d4c:	40 93 7a 08 	sts	0x087A, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    4d50:	61 11       	cpse	r22, r1
    4d52:	04 c0       	rjmp	.+8      	; 0x4d5c <nrk_ext_int_configure+0x18>
    4d54:	80 91 69 00 	lds	r24, 0x0069
    4d58:	8c 7f       	andi	r24, 0xFC	; 252
    4d5a:	3d c0       	rjmp	.+122    	; 0x4dd6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4d5c:	61 30       	cpi	r22, 0x01	; 1
    4d5e:	49 f4       	brne	.+18     	; 0x4d72 <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    4d60:	80 91 69 00 	lds	r24, 0x0069
    4d64:	8d 7f       	andi	r24, 0xFD	; 253
    4d66:	80 93 69 00 	sts	0x0069, r24
    4d6a:	80 91 69 00 	lds	r24, 0x0069
    4d6e:	81 60       	ori	r24, 0x01	; 1
    4d70:	32 c0       	rjmp	.+100    	; 0x4dd6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4d72:	62 30       	cpi	r22, 0x02	; 2
    4d74:	49 f4       	brne	.+18     	; 0x4d88 <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    4d76:	80 91 69 00 	lds	r24, 0x0069
    4d7a:	82 60       	ori	r24, 0x02	; 2
    4d7c:	80 93 69 00 	sts	0x0069, r24
    4d80:	80 91 69 00 	lds	r24, 0x0069
    4d84:	8e 7f       	andi	r24, 0xFE	; 254
    4d86:	27 c0       	rjmp	.+78     	; 0x4dd6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    4d88:	63 30       	cpi	r22, 0x03	; 3
    4d8a:	39 f5       	brne	.+78     	; 0x4dda <nrk_ext_int_configure+0x96>
    4d8c:	80 91 69 00 	lds	r24, 0x0069
    4d90:	83 60       	ori	r24, 0x03	; 3
    4d92:	21 c0       	rjmp	.+66     	; 0x4dd6 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    4d94:	81 30       	cpi	r24, 0x01	; 1
    4d96:	49 f5       	brne	.+82     	; 0x4dea <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    4d98:	50 93 79 08 	sts	0x0879, r21
    4d9c:	40 93 78 08 	sts	0x0878, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    4da0:	61 11       	cpse	r22, r1
    4da2:	04 c0       	rjmp	.+8      	; 0x4dac <nrk_ext_int_configure+0x68>
    4da4:	80 91 69 00 	lds	r24, 0x0069
    4da8:	83 7f       	andi	r24, 0xF3	; 243
    4daa:	15 c0       	rjmp	.+42     	; 0x4dd6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4dac:	61 30       	cpi	r22, 0x01	; 1
    4dae:	49 f4       	brne	.+18     	; 0x4dc2 <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    4db0:	80 91 69 00 	lds	r24, 0x0069
    4db4:	87 7f       	andi	r24, 0xF7	; 247
    4db6:	80 93 69 00 	sts	0x0069, r24
    4dba:	80 91 69 00 	lds	r24, 0x0069
    4dbe:	84 60       	ori	r24, 0x04	; 4
    4dc0:	0a c0       	rjmp	.+20     	; 0x4dd6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4dc2:	62 30       	cpi	r22, 0x02	; 2
    4dc4:	61 f4       	brne	.+24     	; 0x4dde <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    4dc6:	80 91 69 00 	lds	r24, 0x0069
    4dca:	88 60       	ori	r24, 0x08	; 8
    4dcc:	80 93 69 00 	sts	0x0069, r24
    4dd0:	80 91 69 00 	lds	r24, 0x0069
    4dd4:	8b 7f       	andi	r24, 0xFB	; 251
    4dd6:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    4dda:	81 e0       	ldi	r24, 0x01	; 1
    4ddc:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    4dde:	63 30       	cpi	r22, 0x03	; 3
    4de0:	e1 f7       	brne	.-8      	; 0x4dda <nrk_ext_int_configure+0x96>
    4de2:	80 91 69 00 	lds	r24, 0x0069
    4de6:	8c 60       	ori	r24, 0x0C	; 12
    4de8:	f6 cf       	rjmp	.-20     	; 0x4dd6 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    4dea:	82 30       	cpi	r24, 0x02	; 2
    4dec:	31 f5       	brne	.+76     	; 0x4e3a <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    4dee:	50 93 7d 08 	sts	0x087D, r21
    4df2:	40 93 7c 08 	sts	0x087C, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    4df6:	61 11       	cpse	r22, r1
    4df8:	04 c0       	rjmp	.+8      	; 0x4e02 <nrk_ext_int_configure+0xbe>
    4dfa:	80 91 69 00 	lds	r24, 0x0069
    4dfe:	8f 7c       	andi	r24, 0xCF	; 207
    4e00:	ea cf       	rjmp	.-44     	; 0x4dd6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4e02:	61 30       	cpi	r22, 0x01	; 1
    4e04:	49 f4       	brne	.+18     	; 0x4e18 <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    4e06:	80 91 69 00 	lds	r24, 0x0069
    4e0a:	8f 7d       	andi	r24, 0xDF	; 223
    4e0c:	80 93 69 00 	sts	0x0069, r24
    4e10:	80 91 69 00 	lds	r24, 0x0069
    4e14:	80 61       	ori	r24, 0x10	; 16
    4e16:	df cf       	rjmp	.-66     	; 0x4dd6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4e18:	62 30       	cpi	r22, 0x02	; 2
    4e1a:	49 f4       	brne	.+18     	; 0x4e2e <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    4e1c:	80 91 69 00 	lds	r24, 0x0069
    4e20:	80 62       	ori	r24, 0x20	; 32
    4e22:	80 93 69 00 	sts	0x0069, r24
    4e26:	80 91 69 00 	lds	r24, 0x0069
    4e2a:	8f 7e       	andi	r24, 0xEF	; 239
    4e2c:	d4 cf       	rjmp	.-88     	; 0x4dd6 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    4e2e:	63 30       	cpi	r22, 0x03	; 3
    4e30:	a1 f6       	brne	.-88     	; 0x4dda <nrk_ext_int_configure+0x96>
    4e32:	80 91 69 00 	lds	r24, 0x0069
    4e36:	80 63       	ori	r24, 0x30	; 48
    4e38:	ce cf       	rjmp	.-100    	; 0x4dd6 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    4e3a:	83 50       	subi	r24, 0x03	; 3
    4e3c:	88 30       	cpi	r24, 0x08	; 8
    4e3e:	50 f4       	brcc	.+20     	; 0x4e54 <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    4e40:	80 91 68 00 	lds	r24, 0x0068
    4e44:	81 60       	ori	r24, 0x01	; 1
    4e46:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    4e4a:	50 93 7f 08 	sts	0x087F, r21
    4e4e:	40 93 7e 08 	sts	0x087E, r20
    4e52:	c3 cf       	rjmp	.-122    	; 0x4dda <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    4e54:	8f ef       	ldi	r24, 0xFF	; 255
}
    4e56:	08 95       	ret

00004e58 <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    4e58:	1f 92       	push	r1
    4e5a:	0f 92       	push	r0
    4e5c:	0f b6       	in	r0, 0x3f	; 63
    4e5e:	0f 92       	push	r0
    4e60:	11 24       	eor	r1, r1
    4e62:	0b b6       	in	r0, 0x3b	; 59
    4e64:	0f 92       	push	r0
    4e66:	2f 93       	push	r18
    4e68:	3f 93       	push	r19
    4e6a:	4f 93       	push	r20
    4e6c:	5f 93       	push	r21
    4e6e:	6f 93       	push	r22
    4e70:	7f 93       	push	r23
    4e72:	8f 93       	push	r24
    4e74:	9f 93       	push	r25
    4e76:	af 93       	push	r26
    4e78:	bf 93       	push	r27
    4e7a:	ef 93       	push	r30
    4e7c:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    4e7e:	e0 91 7e 08 	lds	r30, 0x087E
    4e82:	f0 91 7f 08 	lds	r31, 0x087F
    4e86:	30 97       	sbiw	r30, 0x00	; 0
    4e88:	11 f0       	breq	.+4      	; 0x4e8e <__vector_9+0x36>
    4e8a:	09 95       	icall
    4e8c:	04 c0       	rjmp	.+8      	; 0x4e96 <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4e8e:	60 e0       	ldi	r22, 0x00	; 0
    4e90:	8a e0       	ldi	r24, 0x0A	; 10
    4e92:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
	return;  	
}
    4e96:	ff 91       	pop	r31
    4e98:	ef 91       	pop	r30
    4e9a:	bf 91       	pop	r27
    4e9c:	af 91       	pop	r26
    4e9e:	9f 91       	pop	r25
    4ea0:	8f 91       	pop	r24
    4ea2:	7f 91       	pop	r23
    4ea4:	6f 91       	pop	r22
    4ea6:	5f 91       	pop	r21
    4ea8:	4f 91       	pop	r20
    4eaa:	3f 91       	pop	r19
    4eac:	2f 91       	pop	r18
    4eae:	0f 90       	pop	r0
    4eb0:	0b be       	out	0x3b, r0	; 59
    4eb2:	0f 90       	pop	r0
    4eb4:	0f be       	out	0x3f, r0	; 63
    4eb6:	0f 90       	pop	r0
    4eb8:	1f 90       	pop	r1
    4eba:	18 95       	reti

00004ebc <__vector_1>:


SIGNAL(INT0_vect) {
    4ebc:	1f 92       	push	r1
    4ebe:	0f 92       	push	r0
    4ec0:	0f b6       	in	r0, 0x3f	; 63
    4ec2:	0f 92       	push	r0
    4ec4:	11 24       	eor	r1, r1
    4ec6:	0b b6       	in	r0, 0x3b	; 59
    4ec8:	0f 92       	push	r0
    4eca:	2f 93       	push	r18
    4ecc:	3f 93       	push	r19
    4ece:	4f 93       	push	r20
    4ed0:	5f 93       	push	r21
    4ed2:	6f 93       	push	r22
    4ed4:	7f 93       	push	r23
    4ed6:	8f 93       	push	r24
    4ed8:	9f 93       	push	r25
    4eda:	af 93       	push	r26
    4edc:	bf 93       	push	r27
    4ede:	ef 93       	push	r30
    4ee0:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    4ee2:	e0 91 7a 08 	lds	r30, 0x087A
    4ee6:	f0 91 7b 08 	lds	r31, 0x087B
    4eea:	30 97       	sbiw	r30, 0x00	; 0
    4eec:	11 f0       	breq	.+4      	; 0x4ef2 <__vector_1+0x36>
    4eee:	09 95       	icall
    4ef0:	04 c0       	rjmp	.+8      	; 0x4efa <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4ef2:	60 e0       	ldi	r22, 0x00	; 0
    4ef4:	8a e0       	ldi	r24, 0x0A	; 10
    4ef6:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
	return;  	
}
    4efa:	ff 91       	pop	r31
    4efc:	ef 91       	pop	r30
    4efe:	bf 91       	pop	r27
    4f00:	af 91       	pop	r26
    4f02:	9f 91       	pop	r25
    4f04:	8f 91       	pop	r24
    4f06:	7f 91       	pop	r23
    4f08:	6f 91       	pop	r22
    4f0a:	5f 91       	pop	r21
    4f0c:	4f 91       	pop	r20
    4f0e:	3f 91       	pop	r19
    4f10:	2f 91       	pop	r18
    4f12:	0f 90       	pop	r0
    4f14:	0b be       	out	0x3b, r0	; 59
    4f16:	0f 90       	pop	r0
    4f18:	0f be       	out	0x3f, r0	; 63
    4f1a:	0f 90       	pop	r0
    4f1c:	1f 90       	pop	r1
    4f1e:	18 95       	reti

00004f20 <__vector_2>:

SIGNAL(INT1_vect) {
    4f20:	1f 92       	push	r1
    4f22:	0f 92       	push	r0
    4f24:	0f b6       	in	r0, 0x3f	; 63
    4f26:	0f 92       	push	r0
    4f28:	11 24       	eor	r1, r1
    4f2a:	0b b6       	in	r0, 0x3b	; 59
    4f2c:	0f 92       	push	r0
    4f2e:	2f 93       	push	r18
    4f30:	3f 93       	push	r19
    4f32:	4f 93       	push	r20
    4f34:	5f 93       	push	r21
    4f36:	6f 93       	push	r22
    4f38:	7f 93       	push	r23
    4f3a:	8f 93       	push	r24
    4f3c:	9f 93       	push	r25
    4f3e:	af 93       	push	r26
    4f40:	bf 93       	push	r27
    4f42:	ef 93       	push	r30
    4f44:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    4f46:	e0 91 78 08 	lds	r30, 0x0878
    4f4a:	f0 91 79 08 	lds	r31, 0x0879
    4f4e:	30 97       	sbiw	r30, 0x00	; 0
    4f50:	11 f0       	breq	.+4      	; 0x4f56 <__vector_2+0x36>
    4f52:	09 95       	icall
    4f54:	04 c0       	rjmp	.+8      	; 0x4f5e <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4f56:	60 e0       	ldi	r22, 0x00	; 0
    4f58:	8a e0       	ldi	r24, 0x0A	; 10
    4f5a:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
	return;  	
}
    4f5e:	ff 91       	pop	r31
    4f60:	ef 91       	pop	r30
    4f62:	bf 91       	pop	r27
    4f64:	af 91       	pop	r26
    4f66:	9f 91       	pop	r25
    4f68:	8f 91       	pop	r24
    4f6a:	7f 91       	pop	r23
    4f6c:	6f 91       	pop	r22
    4f6e:	5f 91       	pop	r21
    4f70:	4f 91       	pop	r20
    4f72:	3f 91       	pop	r19
    4f74:	2f 91       	pop	r18
    4f76:	0f 90       	pop	r0
    4f78:	0b be       	out	0x3b, r0	; 59
    4f7a:	0f 90       	pop	r0
    4f7c:	0f be       	out	0x3f, r0	; 63
    4f7e:	0f 90       	pop	r0
    4f80:	1f 90       	pop	r1
    4f82:	18 95       	reti

00004f84 <__vector_3>:

SIGNAL(INT2_vect) {
    4f84:	1f 92       	push	r1
    4f86:	0f 92       	push	r0
    4f88:	0f b6       	in	r0, 0x3f	; 63
    4f8a:	0f 92       	push	r0
    4f8c:	11 24       	eor	r1, r1
    4f8e:	0b b6       	in	r0, 0x3b	; 59
    4f90:	0f 92       	push	r0
    4f92:	2f 93       	push	r18
    4f94:	3f 93       	push	r19
    4f96:	4f 93       	push	r20
    4f98:	5f 93       	push	r21
    4f9a:	6f 93       	push	r22
    4f9c:	7f 93       	push	r23
    4f9e:	8f 93       	push	r24
    4fa0:	9f 93       	push	r25
    4fa2:	af 93       	push	r26
    4fa4:	bf 93       	push	r27
    4fa6:	ef 93       	push	r30
    4fa8:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    4faa:	e0 91 7c 08 	lds	r30, 0x087C
    4fae:	f0 91 7d 08 	lds	r31, 0x087D
    4fb2:	30 97       	sbiw	r30, 0x00	; 0
    4fb4:	11 f0       	breq	.+4      	; 0x4fba <__vector_3+0x36>
    4fb6:	09 95       	icall
    4fb8:	04 c0       	rjmp	.+8      	; 0x4fc2 <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4fba:	60 e0       	ldi	r22, 0x00	; 0
    4fbc:	8a e0       	ldi	r24, 0x0A	; 10
    4fbe:	0e 94 91 15 	call	0x2b22	; 0x2b22 <nrk_kernel_error_add>
	return;  	
}
    4fc2:	ff 91       	pop	r31
    4fc4:	ef 91       	pop	r30
    4fc6:	bf 91       	pop	r27
    4fc8:	af 91       	pop	r26
    4fca:	9f 91       	pop	r25
    4fcc:	8f 91       	pop	r24
    4fce:	7f 91       	pop	r23
    4fd0:	6f 91       	pop	r22
    4fd2:	5f 91       	pop	r21
    4fd4:	4f 91       	pop	r20
    4fd6:	3f 91       	pop	r19
    4fd8:	2f 91       	pop	r18
    4fda:	0f 90       	pop	r0
    4fdc:	0b be       	out	0x3b, r0	; 59
    4fde:	0f 90       	pop	r0
    4fe0:	0f be       	out	0x3f, r0	; 63
    4fe2:	0f 90       	pop	r0
    4fe4:	1f 90       	pop	r1
    4fe6:	18 95       	reti

00004fe8 <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    4fe8:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    4fea:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    4fec:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    4fee:	84 b7       	in	r24, 0x34	; 52
    4ff0:	87 7f       	andi	r24, 0xF7	; 247
    4ff2:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    4ff4:	e0 e6       	ldi	r30, 0x60	; 96
    4ff6:	f0 e0       	ldi	r31, 0x00	; 0
    4ff8:	80 81       	ld	r24, Z
    4ffa:	88 61       	ori	r24, 0x18	; 24
    4ffc:	80 83       	st	Z, r24
	WDTCSR = 0;
    4ffe:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5000:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5002:	08 95       	ret

00005004 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5004:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5006:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5008:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    500a:	84 b7       	in	r24, 0x34	; 52
    500c:	87 7f       	andi	r24, 0xF7	; 247
    500e:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    5010:	e0 e6       	ldi	r30, 0x60	; 96
    5012:	f0 e0       	ldi	r31, 0x00	; 0
    5014:	80 81       	ld	r24, Z
    5016:	88 61       	ori	r24, 0x18	; 24
    5018:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    501a:	8d e0       	ldi	r24, 0x0D	; 13
    501c:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    501e:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5020:	08 95       	ret

00005022 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5022:	04 b6       	in	r0, 0x34	; 52
    5024:	03 fe       	sbrs	r0, 3
    5026:	02 c0       	rjmp	.+4      	; 0x502c <nrk_watchdog_check+0xa>
return NRK_ERROR;
    5028:	8f ef       	ldi	r24, 0xFF	; 255
    502a:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    502c:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    502e:	08 95       	ret

00005030 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    5030:	a8 95       	wdr
    5032:	08 95       	ret

00005034 <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    5034:	08 95       	ret

00005036 <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    5036:	83 b7       	in	r24, 0x33	; 51
    5038:	81 7f       	andi	r24, 0xF1	; 241
    503a:	86 60       	ori	r24, 0x06	; 6
    503c:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    503e:	83 b7       	in	r24, 0x33	; 51
    5040:	81 60       	ori	r24, 0x01	; 1
    5042:	83 bf       	out	0x33, r24	; 51
    5044:	88 95       	sleep
    5046:	83 b7       	in	r24, 0x33	; 51
    5048:	8e 7f       	andi	r24, 0xFE	; 254
    504a:	83 bf       	out	0x33, r24	; 51
    504c:	08 95       	ret

0000504e <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    504e:	83 b7       	in	r24, 0x33	; 51
    5050:	81 7f       	andi	r24, 0xF1	; 241
    5052:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    5054:	83 b7       	in	r24, 0x33	; 51
    5056:	81 60       	ori	r24, 0x01	; 1
    5058:	83 bf       	out	0x33, r24	; 51
    505a:	88 95       	sleep
    505c:	83 b7       	in	r24, 0x33	; 51
    505e:	8e 7f       	andi	r24, 0xFE	; 254
    5060:	83 bf       	out	0x33, r24	; 51
    5062:	08 95       	ret

00005064 <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    5064:	fc 01       	movw	r30, r24
    5066:	76 83       	std	Z+6, r23	; 0x06
    5068:	65 83       	std	Z+5, r22	; 0x05
    506a:	08 95       	ret

0000506c <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    506c:	ef 92       	push	r14
    506e:	ff 92       	push	r15
    5070:	0f 93       	push	r16
    5072:	1f 93       	push	r17
    5074:	cf 93       	push	r28
    5076:	df 93       	push	r29
    5078:	8c 01       	movw	r16, r24
    507a:	7b 01       	movw	r14, r22
    507c:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    507e:	40 32       	cpi	r20, 0x20	; 32
    5080:	51 05       	cpc	r21, r1
    5082:	18 f4       	brcc	.+6      	; 0x508a <nrk_task_set_stk+0x1e>
    5084:	81 e1       	ldi	r24, 0x11	; 17
    5086:	0e 94 82 15 	call	0x2b04	; 0x2b04 <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    508a:	21 97       	sbiw	r28, 0x01	; 1
    508c:	ce 0d       	add	r28, r14
    508e:	df 1d       	adc	r29, r15
    5090:	f8 01       	movw	r30, r16
    5092:	d2 83       	std	Z+2, r29	; 0x02
    5094:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    5096:	f4 82       	std	Z+4, r15	; 0x04
    5098:	e3 82       	std	Z+3, r14	; 0x03

}
    509a:	df 91       	pop	r29
    509c:	cf 91       	pop	r28
    509e:	1f 91       	pop	r17
    50a0:	0f 91       	pop	r16
    50a2:	ff 90       	pop	r15
    50a4:	ef 90       	pop	r14
    50a6:	08 95       	ret

000050a8 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    50a8:	25 e5       	ldi	r18, 0x55	; 85
    50aa:	fa 01       	movw	r30, r20
    50ac:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    50ae:	fb 01       	movw	r30, r22
    50b0:	32 97       	sbiw	r30, 0x02	; 2
    50b2:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    50b4:	31 96       	adiw	r30, 0x01	; 1
    50b6:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    50b8:	33 97       	sbiw	r30, 0x03	; 3
    50ba:	11 82       	std	Z+1, r1	; 0x01
    50bc:	10 82       	st	Z, r1
    *(--stk) = 0;       
    50be:	32 97       	sbiw	r30, 0x02	; 2
    50c0:	11 82       	std	Z+1, r1	; 0x01
    50c2:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    50c4:	32 97       	sbiw	r30, 0x02	; 2
    50c6:	11 82       	std	Z+1, r1	; 0x01
    50c8:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    50ca:	32 97       	sbiw	r30, 0x02	; 2
    50cc:	11 82       	std	Z+1, r1	; 0x01
    50ce:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    50d0:	32 97       	sbiw	r30, 0x02	; 2
    50d2:	11 82       	std	Z+1, r1	; 0x01
    50d4:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    50d6:	32 97       	sbiw	r30, 0x02	; 2
    50d8:	11 82       	std	Z+1, r1	; 0x01
    50da:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    50dc:	32 97       	sbiw	r30, 0x02	; 2
    50de:	11 82       	std	Z+1, r1	; 0x01
    50e0:	10 82       	st	Z, r1
    *(--stk) = 0; 
    50e2:	32 97       	sbiw	r30, 0x02	; 2
    50e4:	11 82       	std	Z+1, r1	; 0x01
    50e6:	10 82       	st	Z, r1

    *(--stk) = 0; 
    50e8:	32 97       	sbiw	r30, 0x02	; 2
    50ea:	11 82       	std	Z+1, r1	; 0x01
    50ec:	10 82       	st	Z, r1
    *(--stk) = 0; 
    50ee:	32 97       	sbiw	r30, 0x02	; 2
    50f0:	11 82       	std	Z+1, r1	; 0x01
    50f2:	10 82       	st	Z, r1
    *(--stk) = 0; 
    50f4:	32 97       	sbiw	r30, 0x02	; 2
    50f6:	11 82       	std	Z+1, r1	; 0x01
    50f8:	10 82       	st	Z, r1
    *(--stk) = 0; 
    50fa:	32 97       	sbiw	r30, 0x02	; 2
    50fc:	11 82       	std	Z+1, r1	; 0x01
    50fe:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5100:	32 97       	sbiw	r30, 0x02	; 2
    5102:	11 82       	std	Z+1, r1	; 0x01
    5104:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5106:	32 97       	sbiw	r30, 0x02	; 2
    5108:	11 82       	std	Z+1, r1	; 0x01
    510a:	10 82       	st	Z, r1
    *(--stk) = 0; 
    510c:	32 97       	sbiw	r30, 0x02	; 2
    510e:	11 82       	std	Z+1, r1	; 0x01
    5110:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5112:	32 97       	sbiw	r30, 0x02	; 2
    5114:	11 82       	std	Z+1, r1	; 0x01
    5116:	10 82       	st	Z, r1
    *(--stk) = 0;
    5118:	cb 01       	movw	r24, r22
    511a:	84 97       	sbiw	r24, 0x24	; 36
    511c:	fc 01       	movw	r30, r24
    511e:	11 82       	std	Z+1, r1	; 0x01
    5120:	10 82       	st	Z, r1


    return ((void *)stk);
}
    5122:	08 95       	ret

00005124 <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    5124:	85 e5       	ldi	r24, 0x55	; 85
    5126:	80 93 7e 41 	sts	0x417E, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    512a:	ee ef       	ldi	r30, 0xFE	; 254
    512c:	f1 e4       	ldi	r31, 0x41	; 65
    512e:	f0 93 90 05 	sts	0x0590, r31
    5132:	e0 93 8f 05 	sts	0x058F, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5136:	81 ed       	ldi	r24, 0xD1	; 209
    5138:	90 e1       	ldi	r25, 0x10	; 16
    513a:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    513c:	80 93 ff 41 	sts	0x41FF, r24
    5140:	08 95       	ret

00005142 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5142:	81 ed       	ldi	r24, 0xD1	; 209
    5144:	90 e1       	ldi	r25, 0x10	; 16
    5146:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    514a:	80 93 ff 41 	sts	0x41FF, r24
    514e:	08 95       	ret

00005150 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    5150:	0e 94 d5 24 	call	0x49aa	; 0x49aa <_nrk_setup_timer>
  nrk_int_enable();  
    5154:	0c 94 2e 0f 	jmp	0x1e5c	; 0x1e5c <nrk_int_enable>

00005158 <nrk_start_high_ready_task>:
    5158:	a0 91 0e 08 	lds	r26, 0x080E
    515c:	b0 91 0f 08 	lds	r27, 0x080F
    5160:	cd 91       	ld	r28, X+
    5162:	cd bf       	out	0x3d, r28	; 61
    5164:	dd 91       	ld	r29, X+
    5166:	de bf       	out	0x3e, r29	; 62
    5168:	ff 91       	pop	r31
    516a:	ef 91       	pop	r30
    516c:	df 91       	pop	r29
    516e:	cf 91       	pop	r28
    5170:	bf 91       	pop	r27
    5172:	af 91       	pop	r26
    5174:	9f 91       	pop	r25
    5176:	8f 91       	pop	r24
    5178:	7f 91       	pop	r23
    517a:	6f 91       	pop	r22
    517c:	5f 91       	pop	r21
    517e:	4f 91       	pop	r20
    5180:	3f 91       	pop	r19
    5182:	2f 91       	pop	r18
    5184:	1f 91       	pop	r17
    5186:	0f 91       	pop	r16
    5188:	ff 90       	pop	r15
    518a:	ef 90       	pop	r14
    518c:	df 90       	pop	r13
    518e:	cf 90       	pop	r12
    5190:	bf 90       	pop	r11
    5192:	af 90       	pop	r10
    5194:	9f 90       	pop	r9
    5196:	8f 90       	pop	r8
    5198:	7f 90       	pop	r7
    519a:	6f 90       	pop	r6
    519c:	5f 90       	pop	r5
    519e:	4f 90       	pop	r4
    51a0:	3f 90       	pop	r3
    51a2:	2f 90       	pop	r2
    51a4:	1f 90       	pop	r1
    51a6:	0f 90       	pop	r0
    51a8:	0f be       	out	0x3f, r0	; 63
    51aa:	0f 90       	pop	r0
    51ac:	18 95       	reti

000051ae <main>:
void nrk_create_taskset();

int
main ()
{
  nrk_setup_ports();
    51ae:	0e 94 dd 0a 	call	0x15ba	; 0x15ba <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    51b2:	80 e1       	ldi	r24, 0x10	; 16
    51b4:	90 e0       	ldi	r25, 0x00	; 0
    51b6:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <nrk_setup_uart>

  TWI_Master_Initialise();
    51ba:	0e 94 a1 04 	call	0x942	; 0x942 <TWI_Master_Initialise>
  sei();
    51be:	78 94       	sei
  /* initialize the adxl345 */
  init_adxl345();
    51c0:	0e 94 c6 03 	call	0x78c	; 0x78c <init_adxl345>
  init_itg3200();
    51c4:	0e 94 af 03 	call	0x75e	; 0x75e <init_itg3200>
  init_hmc5843();
    51c8:	0e 94 bb 03 	call	0x776	; 0x776 <init_hmc5843>
  
  nrk_init();
    51cc:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <nrk_init>

  nrk_led_clr(ORANGE_LED);
    51d0:	82 e0       	ldi	r24, 0x02	; 2
    51d2:	90 e0       	ldi	r25, 0x00	; 0
    51d4:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    51d8:	83 e0       	ldi	r24, 0x03	; 3
    51da:	90 e0       	ldi	r25, 0x00	; 0
    51dc:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    51e0:	81 e0       	ldi	r24, 0x01	; 1
    51e2:	90 e0       	ldi	r25, 0x00	; 0
    51e4:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <nrk_led_clr>
  nrk_led_clr(RED_LED);
    51e8:	80 e0       	ldi	r24, 0x00	; 0
    51ea:	90 e0       	ldi	r25, 0x00	; 0
    51ec:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <nrk_led_clr>
 
  nrk_time_set(0,0);
    51f0:	20 e0       	ldi	r18, 0x00	; 0
    51f2:	30 e0       	ldi	r19, 0x00	; 0
    51f4:	a9 01       	movw	r20, r18
    51f6:	60 e0       	ldi	r22, 0x00	; 0
    51f8:	70 e0       	ldi	r23, 0x00	; 0
    51fa:	cb 01       	movw	r24, r22
    51fc:	0e 94 f2 1e 	call	0x3de4	; 0x3de4 <nrk_time_set>
  nrk_create_taskset ();
    5200:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <nrk_create_taskset>
  nrk_start();
    5204:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <nrk_start>
  
  return 0;
}
    5208:	80 e0       	ldi	r24, 0x00	; 0
    520a:	90 e0       	ldi	r25, 0x00	; 0
    520c:	08 95       	ret

0000520e <vfprintf>:
    520e:	6f 92       	push	r6
    5210:	7f 92       	push	r7
    5212:	8f 92       	push	r8
    5214:	9f 92       	push	r9
    5216:	af 92       	push	r10
    5218:	bf 92       	push	r11
    521a:	cf 92       	push	r12
    521c:	df 92       	push	r13
    521e:	ef 92       	push	r14
    5220:	ff 92       	push	r15
    5222:	0f 93       	push	r16
    5224:	1f 93       	push	r17
    5226:	cf 93       	push	r28
    5228:	df 93       	push	r29
    522a:	cd b7       	in	r28, 0x3d	; 61
    522c:	de b7       	in	r29, 0x3e	; 62
    522e:	2c 97       	sbiw	r28, 0x0c	; 12
    5230:	0f b6       	in	r0, 0x3f	; 63
    5232:	f8 94       	cli
    5234:	de bf       	out	0x3e, r29	; 62
    5236:	0f be       	out	0x3f, r0	; 63
    5238:	cd bf       	out	0x3d, r28	; 61
    523a:	6c 01       	movw	r12, r24
    523c:	5b 01       	movw	r10, r22
    523e:	7a 01       	movw	r14, r20
    5240:	fc 01       	movw	r30, r24
    5242:	17 82       	std	Z+7, r1	; 0x07
    5244:	16 82       	std	Z+6, r1	; 0x06
    5246:	83 81       	ldd	r24, Z+3	; 0x03
    5248:	81 ff       	sbrs	r24, 1
    524a:	0e c1       	rjmp	.+540    	; 0x5468 <vfprintf+0x25a>
    524c:	ce 01       	movw	r24, r28
    524e:	01 96       	adiw	r24, 0x01	; 1
    5250:	4c 01       	movw	r8, r24
    5252:	f6 01       	movw	r30, r12
    5254:	03 81       	ldd	r16, Z+3	; 0x03
    5256:	f5 01       	movw	r30, r10
    5258:	03 fd       	sbrc	r16, 3
    525a:	15 91       	lpm	r17, Z+
    525c:	03 ff       	sbrs	r16, 3
    525e:	11 91       	ld	r17, Z+
    5260:	5f 01       	movw	r10, r30
    5262:	11 23       	and	r17, r17
    5264:	09 f4       	brne	.+2      	; 0x5268 <vfprintf+0x5a>
    5266:	fc c0       	rjmp	.+504    	; 0x5460 <vfprintf+0x252>
    5268:	15 32       	cpi	r17, 0x25	; 37
    526a:	49 f4       	brne	.+18     	; 0x527e <vfprintf+0x70>
    526c:	03 fd       	sbrc	r16, 3
    526e:	15 91       	lpm	r17, Z+
    5270:	03 ff       	sbrs	r16, 3
    5272:	11 91       	ld	r17, Z+
    5274:	5f 01       	movw	r10, r30
    5276:	15 32       	cpi	r17, 0x25	; 37
    5278:	11 f0       	breq	.+4      	; 0x527e <vfprintf+0x70>
    527a:	20 e0       	ldi	r18, 0x00	; 0
    527c:	1b c0       	rjmp	.+54     	; 0x52b4 <vfprintf+0xa6>
    527e:	b6 01       	movw	r22, r12
    5280:	81 2f       	mov	r24, r17
    5282:	90 e0       	ldi	r25, 0x00	; 0
    5284:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
    5288:	37 01       	movw	r6, r14
    528a:	73 01       	movw	r14, r6
    528c:	e2 cf       	rjmp	.-60     	; 0x5252 <vfprintf+0x44>
    528e:	11 23       	and	r17, r17
    5290:	09 f4       	brne	.+2      	; 0x5294 <vfprintf+0x86>
    5292:	e6 c0       	rjmp	.+460    	; 0x5460 <vfprintf+0x252>
    5294:	61 2f       	mov	r22, r17
    5296:	70 e0       	ldi	r23, 0x00	; 0
    5298:	8e ef       	ldi	r24, 0xFE	; 254
    529a:	94 e0       	ldi	r25, 0x04	; 4
    529c:	2c 87       	std	Y+12, r18	; 0x0c
    529e:	0e 94 ff 2a 	call	0x55fe	; 0x55fe <strchr_P>
    52a2:	2c 85       	ldd	r18, Y+12	; 0x0c
    52a4:	89 2b       	or	r24, r25
    52a6:	49 f0       	breq	.+18     	; 0x52ba <vfprintf+0xac>
    52a8:	f5 01       	movw	r30, r10
    52aa:	03 fd       	sbrc	r16, 3
    52ac:	15 91       	lpm	r17, Z+
    52ae:	03 ff       	sbrs	r16, 3
    52b0:	11 91       	ld	r17, Z+
    52b2:	5f 01       	movw	r10, r30
    52b4:	27 ff       	sbrs	r18, 7
    52b6:	eb cf       	rjmp	.-42     	; 0x528e <vfprintf+0x80>
    52b8:	09 c0       	rjmp	.+18     	; 0x52cc <vfprintf+0xbe>
    52ba:	13 32       	cpi	r17, 0x23	; 35
    52bc:	29 f0       	breq	.+10     	; 0x52c8 <vfprintf+0xba>
    52be:	1c 36       	cpi	r17, 0x6C	; 108
    52c0:	09 f0       	breq	.+2      	; 0x52c4 <vfprintf+0xb6>
    52c2:	d5 c0       	rjmp	.+426    	; 0x546e <vfprintf+0x260>
    52c4:	20 68       	ori	r18, 0x80	; 128
    52c6:	f0 cf       	rjmp	.-32     	; 0x52a8 <vfprintf+0x9a>
    52c8:	20 e1       	ldi	r18, 0x10	; 16
    52ca:	ee cf       	rjmp	.-36     	; 0x52a8 <vfprintf+0x9a>
    52cc:	02 2f       	mov	r16, r18
    52ce:	11 23       	and	r17, r17
    52d0:	09 f4       	brne	.+2      	; 0x52d4 <vfprintf+0xc6>
    52d2:	c6 c0       	rjmp	.+396    	; 0x5460 <vfprintf+0x252>
    52d4:	61 2f       	mov	r22, r17
    52d6:	70 e0       	ldi	r23, 0x00	; 0
    52d8:	87 ef       	ldi	r24, 0xF7	; 247
    52da:	94 e0       	ldi	r25, 0x04	; 4
    52dc:	2c 87       	std	Y+12, r18	; 0x0c
    52de:	0e 94 ff 2a 	call	0x55fe	; 0x55fe <strchr_P>
    52e2:	2c 85       	ldd	r18, Y+12	; 0x0c
    52e4:	89 2b       	or	r24, r25
    52e6:	41 f0       	breq	.+16     	; 0x52f8 <vfprintf+0xea>
    52e8:	37 01       	movw	r6, r14
    52ea:	f4 e0       	ldi	r31, 0x04	; 4
    52ec:	6f 0e       	add	r6, r31
    52ee:	71 1c       	adc	r7, r1
    52f0:	b6 01       	movw	r22, r12
    52f2:	8f e3       	ldi	r24, 0x3F	; 63
    52f4:	90 e0       	ldi	r25, 0x00	; 0
    52f6:	11 c0       	rjmp	.+34     	; 0x531a <vfprintf+0x10c>
    52f8:	13 36       	cpi	r17, 0x63	; 99
    52fa:	39 f0       	breq	.+14     	; 0x530a <vfprintf+0xfc>
    52fc:	13 37       	cpi	r17, 0x73	; 115
    52fe:	81 f0       	breq	.+32     	; 0x5320 <vfprintf+0x112>
    5300:	13 35       	cpi	r17, 0x53	; 83
    5302:	19 f5       	brne	.+70     	; 0x534a <vfprintf+0x13c>
    5304:	02 2f       	mov	r16, r18
    5306:	01 60       	ori	r16, 0x01	; 1
    5308:	0b c0       	rjmp	.+22     	; 0x5320 <vfprintf+0x112>
    530a:	37 01       	movw	r6, r14
    530c:	82 e0       	ldi	r24, 0x02	; 2
    530e:	68 0e       	add	r6, r24
    5310:	71 1c       	adc	r7, r1
    5312:	b6 01       	movw	r22, r12
    5314:	f7 01       	movw	r30, r14
    5316:	80 81       	ld	r24, Z
    5318:	91 81       	ldd	r25, Z+1	; 0x01
    531a:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
    531e:	b5 cf       	rjmp	.-150    	; 0x528a <vfprintf+0x7c>
    5320:	37 01       	movw	r6, r14
    5322:	f2 e0       	ldi	r31, 0x02	; 2
    5324:	6f 0e       	add	r6, r31
    5326:	71 1c       	adc	r7, r1
    5328:	f7 01       	movw	r30, r14
    532a:	e0 80       	ld	r14, Z
    532c:	f1 80       	ldd	r15, Z+1	; 0x01
    532e:	f7 01       	movw	r30, r14
    5330:	00 fd       	sbrc	r16, 0
    5332:	85 91       	lpm	r24, Z+
    5334:	00 ff       	sbrs	r16, 0
    5336:	81 91       	ld	r24, Z+
    5338:	7f 01       	movw	r14, r30
    533a:	88 23       	and	r24, r24
    533c:	09 f4       	brne	.+2      	; 0x5340 <vfprintf+0x132>
    533e:	a5 cf       	rjmp	.-182    	; 0x528a <vfprintf+0x7c>
    5340:	b6 01       	movw	r22, r12
    5342:	90 e0       	ldi	r25, 0x00	; 0
    5344:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
    5348:	f2 cf       	rjmp	.-28     	; 0x532e <vfprintf+0x120>
    534a:	14 36       	cpi	r17, 0x64	; 100
    534c:	11 f0       	breq	.+4      	; 0x5352 <vfprintf+0x144>
    534e:	19 36       	cpi	r17, 0x69	; 105
    5350:	29 f5       	brne	.+74     	; 0x539c <vfprintf+0x18e>
    5352:	37 01       	movw	r6, r14
    5354:	27 ff       	sbrs	r18, 7
    5356:	09 c0       	rjmp	.+18     	; 0x536a <vfprintf+0x15c>
    5358:	f4 e0       	ldi	r31, 0x04	; 4
    535a:	6f 0e       	add	r6, r31
    535c:	71 1c       	adc	r7, r1
    535e:	f7 01       	movw	r30, r14
    5360:	60 81       	ld	r22, Z
    5362:	71 81       	ldd	r23, Z+1	; 0x01
    5364:	82 81       	ldd	r24, Z+2	; 0x02
    5366:	93 81       	ldd	r25, Z+3	; 0x03
    5368:	0a c0       	rjmp	.+20     	; 0x537e <vfprintf+0x170>
    536a:	f2 e0       	ldi	r31, 0x02	; 2
    536c:	6f 0e       	add	r6, r31
    536e:	71 1c       	adc	r7, r1
    5370:	f7 01       	movw	r30, r14
    5372:	60 81       	ld	r22, Z
    5374:	71 81       	ldd	r23, Z+1	; 0x01
    5376:	88 27       	eor	r24, r24
    5378:	77 fd       	sbrc	r23, 7
    537a:	80 95       	com	r24
    537c:	98 2f       	mov	r25, r24
    537e:	02 2f       	mov	r16, r18
    5380:	0f 7e       	andi	r16, 0xEF	; 239
    5382:	97 ff       	sbrs	r25, 7
    5384:	08 c0       	rjmp	.+16     	; 0x5396 <vfprintf+0x188>
    5386:	90 95       	com	r25
    5388:	80 95       	com	r24
    538a:	70 95       	com	r23
    538c:	61 95       	neg	r22
    538e:	7f 4f       	sbci	r23, 0xFF	; 255
    5390:	8f 4f       	sbci	r24, 0xFF	; 255
    5392:	9f 4f       	sbci	r25, 0xFF	; 255
    5394:	00 64       	ori	r16, 0x40	; 64
    5396:	2a e0       	ldi	r18, 0x0A	; 10
    5398:	30 e0       	ldi	r19, 0x00	; 0
    539a:	33 c0       	rjmp	.+102    	; 0x5402 <vfprintf+0x1f4>
    539c:	10 37       	cpi	r17, 0x70	; 112
    539e:	99 f0       	breq	.+38     	; 0x53c6 <vfprintf+0x1b8>
    53a0:	40 f4       	brcc	.+16     	; 0x53b2 <vfprintf+0x1a4>
    53a2:	18 35       	cpi	r17, 0x58	; 88
    53a4:	b1 f0       	breq	.+44     	; 0x53d2 <vfprintf+0x1c4>
    53a6:	1f 36       	cpi	r17, 0x6F	; 111
    53a8:	09 f0       	breq	.+2      	; 0x53ac <vfprintf+0x19e>
    53aa:	5a c0       	rjmp	.+180    	; 0x5460 <vfprintf+0x252>
    53ac:	28 e0       	ldi	r18, 0x08	; 8
    53ae:	30 e0       	ldi	r19, 0x00	; 0
    53b0:	14 c0       	rjmp	.+40     	; 0x53da <vfprintf+0x1cc>
    53b2:	15 37       	cpi	r17, 0x75	; 117
    53b4:	19 f0       	breq	.+6      	; 0x53bc <vfprintf+0x1ae>
    53b6:	18 37       	cpi	r17, 0x78	; 120
    53b8:	41 f0       	breq	.+16     	; 0x53ca <vfprintf+0x1bc>
    53ba:	52 c0       	rjmp	.+164    	; 0x5460 <vfprintf+0x252>
    53bc:	02 2f       	mov	r16, r18
    53be:	0f 7e       	andi	r16, 0xEF	; 239
    53c0:	2a e0       	ldi	r18, 0x0A	; 10
    53c2:	30 e0       	ldi	r19, 0x00	; 0
    53c4:	0a c0       	rjmp	.+20     	; 0x53da <vfprintf+0x1cc>
    53c6:	02 2f       	mov	r16, r18
    53c8:	00 61       	ori	r16, 0x10	; 16
    53ca:	04 62       	ori	r16, 0x24	; 36
    53cc:	20 e1       	ldi	r18, 0x10	; 16
    53ce:	30 e0       	ldi	r19, 0x00	; 0
    53d0:	04 c0       	rjmp	.+8      	; 0x53da <vfprintf+0x1cc>
    53d2:	02 2f       	mov	r16, r18
    53d4:	04 60       	ori	r16, 0x04	; 4
    53d6:	20 e1       	ldi	r18, 0x10	; 16
    53d8:	32 e0       	ldi	r19, 0x02	; 2
    53da:	37 01       	movw	r6, r14
    53dc:	07 ff       	sbrs	r16, 7
    53de:	09 c0       	rjmp	.+18     	; 0x53f2 <vfprintf+0x1e4>
    53e0:	f4 e0       	ldi	r31, 0x04	; 4
    53e2:	6f 0e       	add	r6, r31
    53e4:	71 1c       	adc	r7, r1
    53e6:	f7 01       	movw	r30, r14
    53e8:	60 81       	ld	r22, Z
    53ea:	71 81       	ldd	r23, Z+1	; 0x01
    53ec:	82 81       	ldd	r24, Z+2	; 0x02
    53ee:	93 81       	ldd	r25, Z+3	; 0x03
    53f0:	08 c0       	rjmp	.+16     	; 0x5402 <vfprintf+0x1f4>
    53f2:	f2 e0       	ldi	r31, 0x02	; 2
    53f4:	6f 0e       	add	r6, r31
    53f6:	71 1c       	adc	r7, r1
    53f8:	f7 01       	movw	r30, r14
    53fa:	60 81       	ld	r22, Z
    53fc:	71 81       	ldd	r23, Z+1	; 0x01
    53fe:	80 e0       	ldi	r24, 0x00	; 0
    5400:	90 e0       	ldi	r25, 0x00	; 0
    5402:	a4 01       	movw	r20, r8
    5404:	0e 94 1e 2c 	call	0x583c	; 0x583c <__ultoa_invert>
    5408:	18 2f       	mov	r17, r24
    540a:	18 19       	sub	r17, r8
    540c:	06 ff       	sbrs	r16, 6
    540e:	05 c0       	rjmp	.+10     	; 0x541a <vfprintf+0x20c>
    5410:	b6 01       	movw	r22, r12
    5412:	8d e2       	ldi	r24, 0x2D	; 45
    5414:	90 e0       	ldi	r25, 0x00	; 0
    5416:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
    541a:	04 ff       	sbrs	r16, 4
    541c:	15 c0       	rjmp	.+42     	; 0x5448 <vfprintf+0x23a>
    541e:	fe 01       	movw	r30, r28
    5420:	e1 0f       	add	r30, r17
    5422:	f1 1d       	adc	r31, r1
    5424:	80 81       	ld	r24, Z
    5426:	80 33       	cpi	r24, 0x30	; 48
    5428:	79 f0       	breq	.+30     	; 0x5448 <vfprintf+0x23a>
    542a:	b6 01       	movw	r22, r12
    542c:	80 e3       	ldi	r24, 0x30	; 48
    542e:	90 e0       	ldi	r25, 0x00	; 0
    5430:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
    5434:	02 ff       	sbrs	r16, 2
    5436:	08 c0       	rjmp	.+16     	; 0x5448 <vfprintf+0x23a>
    5438:	00 72       	andi	r16, 0x20	; 32
    543a:	80 2f       	mov	r24, r16
    543c:	90 e0       	ldi	r25, 0x00	; 0
    543e:	b6 01       	movw	r22, r12
    5440:	88 5a       	subi	r24, 0xA8	; 168
    5442:	9f 4f       	sbci	r25, 0xFF	; 255
    5444:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
    5448:	11 50       	subi	r17, 0x01	; 1
    544a:	f4 01       	movw	r30, r8
    544c:	e1 0f       	add	r30, r17
    544e:	f1 1d       	adc	r31, r1
    5450:	80 81       	ld	r24, Z
    5452:	b6 01       	movw	r22, r12
    5454:	90 e0       	ldi	r25, 0x00	; 0
    5456:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <fputc>
    545a:	11 11       	cpse	r17, r1
    545c:	f5 cf       	rjmp	.-22     	; 0x5448 <vfprintf+0x23a>
    545e:	15 cf       	rjmp	.-470    	; 0x528a <vfprintf+0x7c>
    5460:	f6 01       	movw	r30, r12
    5462:	86 81       	ldd	r24, Z+6	; 0x06
    5464:	97 81       	ldd	r25, Z+7	; 0x07
    5466:	05 c0       	rjmp	.+10     	; 0x5472 <vfprintf+0x264>
    5468:	8f ef       	ldi	r24, 0xFF	; 255
    546a:	9f ef       	ldi	r25, 0xFF	; 255
    546c:	02 c0       	rjmp	.+4      	; 0x5472 <vfprintf+0x264>
    546e:	02 2f       	mov	r16, r18
    5470:	31 cf       	rjmp	.-414    	; 0x52d4 <vfprintf+0xc6>
    5472:	2c 96       	adiw	r28, 0x0c	; 12
    5474:	0f b6       	in	r0, 0x3f	; 63
    5476:	f8 94       	cli
    5478:	de bf       	out	0x3e, r29	; 62
    547a:	0f be       	out	0x3f, r0	; 63
    547c:	cd bf       	out	0x3d, r28	; 61
    547e:	df 91       	pop	r29
    5480:	cf 91       	pop	r28
    5482:	1f 91       	pop	r17
    5484:	0f 91       	pop	r16
    5486:	ff 90       	pop	r15
    5488:	ef 90       	pop	r14
    548a:	df 90       	pop	r13
    548c:	cf 90       	pop	r12
    548e:	bf 90       	pop	r11
    5490:	af 90       	pop	r10
    5492:	9f 90       	pop	r9
    5494:	8f 90       	pop	r8
    5496:	7f 90       	pop	r7
    5498:	6f 90       	pop	r6
    549a:	08 95       	ret

0000549c <__muluhisi3>:
    549c:	0e 94 f0 2a 	call	0x55e0	; 0x55e0 <__umulhisi3>
    54a0:	a5 9f       	mul	r26, r21
    54a2:	90 0d       	add	r25, r0
    54a4:	b4 9f       	mul	r27, r20
    54a6:	90 0d       	add	r25, r0
    54a8:	a4 9f       	mul	r26, r20
    54aa:	80 0d       	add	r24, r0
    54ac:	91 1d       	adc	r25, r1
    54ae:	11 24       	eor	r1, r1
    54b0:	08 95       	ret

000054b2 <__mulsi3>:
    54b2:	db 01       	movw	r26, r22
    54b4:	8f 93       	push	r24
    54b6:	9f 93       	push	r25
    54b8:	0e 94 4e 2a 	call	0x549c	; 0x549c <__muluhisi3>
    54bc:	bf 91       	pop	r27
    54be:	af 91       	pop	r26
    54c0:	a2 9f       	mul	r26, r18
    54c2:	80 0d       	add	r24, r0
    54c4:	91 1d       	adc	r25, r1
    54c6:	a3 9f       	mul	r26, r19
    54c8:	90 0d       	add	r25, r0
    54ca:	b2 9f       	mul	r27, r18
    54cc:	90 0d       	add	r25, r0
    54ce:	11 24       	eor	r1, r1
    54d0:	08 95       	ret

000054d2 <__udivmodsi4>:
    54d2:	a1 e2       	ldi	r26, 0x21	; 33
    54d4:	1a 2e       	mov	r1, r26
    54d6:	aa 1b       	sub	r26, r26
    54d8:	bb 1b       	sub	r27, r27
    54da:	fd 01       	movw	r30, r26
    54dc:	0d c0       	rjmp	.+26     	; 0x54f8 <__udivmodsi4_ep>

000054de <__udivmodsi4_loop>:
    54de:	aa 1f       	adc	r26, r26
    54e0:	bb 1f       	adc	r27, r27
    54e2:	ee 1f       	adc	r30, r30
    54e4:	ff 1f       	adc	r31, r31
    54e6:	a2 17       	cp	r26, r18
    54e8:	b3 07       	cpc	r27, r19
    54ea:	e4 07       	cpc	r30, r20
    54ec:	f5 07       	cpc	r31, r21
    54ee:	20 f0       	brcs	.+8      	; 0x54f8 <__udivmodsi4_ep>
    54f0:	a2 1b       	sub	r26, r18
    54f2:	b3 0b       	sbc	r27, r19
    54f4:	e4 0b       	sbc	r30, r20
    54f6:	f5 0b       	sbc	r31, r21

000054f8 <__udivmodsi4_ep>:
    54f8:	66 1f       	adc	r22, r22
    54fa:	77 1f       	adc	r23, r23
    54fc:	88 1f       	adc	r24, r24
    54fe:	99 1f       	adc	r25, r25
    5500:	1a 94       	dec	r1
    5502:	69 f7       	brne	.-38     	; 0x54de <__udivmodsi4_loop>
    5504:	60 95       	com	r22
    5506:	70 95       	com	r23
    5508:	80 95       	com	r24
    550a:	90 95       	com	r25
    550c:	9b 01       	movw	r18, r22
    550e:	ac 01       	movw	r20, r24
    5510:	bd 01       	movw	r22, r26
    5512:	cf 01       	movw	r24, r30
    5514:	08 95       	ret

00005516 <__umoddi3>:
    5516:	68 94       	set
    5518:	01 c0       	rjmp	.+2      	; 0x551c <__udivdi3_umoddi3>

0000551a <__udivdi3>:
    551a:	e8 94       	clt

0000551c <__udivdi3_umoddi3>:
    551c:	8f 92       	push	r8
    551e:	9f 92       	push	r9
    5520:	cf 93       	push	r28
    5522:	df 93       	push	r29
    5524:	0e 94 99 2a 	call	0x5532	; 0x5532 <__udivmod64>
    5528:	df 91       	pop	r29
    552a:	cf 91       	pop	r28
    552c:	9f 90       	pop	r9
    552e:	8f 90       	pop	r8
    5530:	08 95       	ret

00005532 <__udivmod64>:
    5532:	88 24       	eor	r8, r8
    5534:	99 24       	eor	r9, r9
    5536:	f4 01       	movw	r30, r8
    5538:	e4 01       	movw	r28, r8
    553a:	b0 e4       	ldi	r27, 0x40	; 64
    553c:	9f 93       	push	r25
    553e:	aa 27       	eor	r26, r26
    5540:	9a 15       	cp	r25, r10
    5542:	8b 04       	cpc	r8, r11
    5544:	9c 04       	cpc	r9, r12
    5546:	ed 05       	cpc	r30, r13
    5548:	fe 05       	cpc	r31, r14
    554a:	cf 05       	cpc	r28, r15
    554c:	d0 07       	cpc	r29, r16
    554e:	a1 07       	cpc	r26, r17
    5550:	98 f4       	brcc	.+38     	; 0x5578 <__udivmod64+0x46>
    5552:	ad 2f       	mov	r26, r29
    5554:	dc 2f       	mov	r29, r28
    5556:	cf 2f       	mov	r28, r31
    5558:	fe 2f       	mov	r31, r30
    555a:	e9 2d       	mov	r30, r9
    555c:	98 2c       	mov	r9, r8
    555e:	89 2e       	mov	r8, r25
    5560:	98 2f       	mov	r25, r24
    5562:	87 2f       	mov	r24, r23
    5564:	76 2f       	mov	r23, r22
    5566:	65 2f       	mov	r22, r21
    5568:	54 2f       	mov	r21, r20
    556a:	43 2f       	mov	r20, r19
    556c:	32 2f       	mov	r19, r18
    556e:	22 27       	eor	r18, r18
    5570:	b8 50       	subi	r27, 0x08	; 8
    5572:	31 f7       	brne	.-52     	; 0x5540 <__udivmod64+0xe>
    5574:	bf 91       	pop	r27
    5576:	27 c0       	rjmp	.+78     	; 0x55c6 <__udivmod64+0x94>
    5578:	1b 2e       	mov	r1, r27
    557a:	bf 91       	pop	r27
    557c:	bb 27       	eor	r27, r27
    557e:	22 0f       	add	r18, r18
    5580:	33 1f       	adc	r19, r19
    5582:	44 1f       	adc	r20, r20
    5584:	55 1f       	adc	r21, r21
    5586:	66 1f       	adc	r22, r22
    5588:	77 1f       	adc	r23, r23
    558a:	88 1f       	adc	r24, r24
    558c:	99 1f       	adc	r25, r25
    558e:	88 1c       	adc	r8, r8
    5590:	99 1c       	adc	r9, r9
    5592:	ee 1f       	adc	r30, r30
    5594:	ff 1f       	adc	r31, r31
    5596:	cc 1f       	adc	r28, r28
    5598:	dd 1f       	adc	r29, r29
    559a:	aa 1f       	adc	r26, r26
    559c:	bb 1f       	adc	r27, r27
    559e:	8a 14       	cp	r8, r10
    55a0:	9b 04       	cpc	r9, r11
    55a2:	ec 05       	cpc	r30, r12
    55a4:	fd 05       	cpc	r31, r13
    55a6:	ce 05       	cpc	r28, r14
    55a8:	df 05       	cpc	r29, r15
    55aa:	a0 07       	cpc	r26, r16
    55ac:	b1 07       	cpc	r27, r17
    55ae:	48 f0       	brcs	.+18     	; 0x55c2 <__udivmod64+0x90>
    55b0:	8a 18       	sub	r8, r10
    55b2:	9b 08       	sbc	r9, r11
    55b4:	ec 09       	sbc	r30, r12
    55b6:	fd 09       	sbc	r31, r13
    55b8:	ce 09       	sbc	r28, r14
    55ba:	df 09       	sbc	r29, r15
    55bc:	a0 0b       	sbc	r26, r16
    55be:	b1 0b       	sbc	r27, r17
    55c0:	21 60       	ori	r18, 0x01	; 1
    55c2:	1a 94       	dec	r1
    55c4:	e1 f6       	brne	.-72     	; 0x557e <__udivmod64+0x4c>
    55c6:	2e f4       	brtc	.+10     	; 0x55d2 <__udivmod64+0xa0>
    55c8:	94 01       	movw	r18, r8
    55ca:	af 01       	movw	r20, r30
    55cc:	be 01       	movw	r22, r28
    55ce:	cd 01       	movw	r24, r26
    55d0:	00 0c       	add	r0, r0
    55d2:	08 95       	ret

000055d4 <__tablejump2__>:
    55d4:	ee 0f       	add	r30, r30
    55d6:	ff 1f       	adc	r31, r31

000055d8 <__tablejump__>:
    55d8:	05 90       	lpm	r0, Z+
    55da:	f4 91       	lpm	r31, Z
    55dc:	e0 2d       	mov	r30, r0
    55de:	09 94       	ijmp

000055e0 <__umulhisi3>:
    55e0:	a2 9f       	mul	r26, r18
    55e2:	b0 01       	movw	r22, r0
    55e4:	b3 9f       	mul	r27, r19
    55e6:	c0 01       	movw	r24, r0
    55e8:	a3 9f       	mul	r26, r19
    55ea:	70 0d       	add	r23, r0
    55ec:	81 1d       	adc	r24, r1
    55ee:	11 24       	eor	r1, r1
    55f0:	91 1d       	adc	r25, r1
    55f2:	b2 9f       	mul	r27, r18
    55f4:	70 0d       	add	r23, r0
    55f6:	81 1d       	adc	r24, r1
    55f8:	11 24       	eor	r1, r1
    55fa:	91 1d       	adc	r25, r1
    55fc:	08 95       	ret

000055fe <strchr_P>:
    55fe:	fc 01       	movw	r30, r24
    5600:	05 90       	lpm	r0, Z+
    5602:	06 16       	cp	r0, r22
    5604:	21 f0       	breq	.+8      	; 0x560e <strchr_P+0x10>
    5606:	00 20       	and	r0, r0
    5608:	d9 f7       	brne	.-10     	; 0x5600 <strchr_P+0x2>
    560a:	c0 01       	movw	r24, r0
    560c:	08 95       	ret
    560e:	31 97       	sbiw	r30, 0x01	; 1
    5610:	cf 01       	movw	r24, r30
    5612:	08 95       	ret

00005614 <memcpy>:
    5614:	fb 01       	movw	r30, r22
    5616:	dc 01       	movw	r26, r24
    5618:	02 c0       	rjmp	.+4      	; 0x561e <memcpy+0xa>
    561a:	01 90       	ld	r0, Z+
    561c:	0d 92       	st	X+, r0
    561e:	41 50       	subi	r20, 0x01	; 1
    5620:	50 40       	sbci	r21, 0x00	; 0
    5622:	d8 f7       	brcc	.-10     	; 0x561a <memcpy+0x6>
    5624:	08 95       	ret

00005626 <strncmp>:
    5626:	fb 01       	movw	r30, r22
    5628:	dc 01       	movw	r26, r24
    562a:	41 50       	subi	r20, 0x01	; 1
    562c:	50 40       	sbci	r21, 0x00	; 0
    562e:	30 f0       	brcs	.+12     	; 0x563c <strncmp+0x16>
    5630:	8d 91       	ld	r24, X+
    5632:	01 90       	ld	r0, Z+
    5634:	80 19       	sub	r24, r0
    5636:	19 f4       	brne	.+6      	; 0x563e <strncmp+0x18>
    5638:	00 20       	and	r0, r0
    563a:	b9 f7       	brne	.-18     	; 0x562a <strncmp+0x4>
    563c:	88 1b       	sub	r24, r24
    563e:	99 0b       	sbc	r25, r25
    5640:	08 95       	ret

00005642 <fdevopen>:
    5642:	0f 93       	push	r16
    5644:	1f 93       	push	r17
    5646:	cf 93       	push	r28
    5648:	df 93       	push	r29
    564a:	00 97       	sbiw	r24, 0x00	; 0
    564c:	31 f4       	brne	.+12     	; 0x565a <fdevopen+0x18>
    564e:	61 15       	cp	r22, r1
    5650:	71 05       	cpc	r23, r1
    5652:	19 f4       	brne	.+6      	; 0x565a <fdevopen+0x18>
    5654:	80 e0       	ldi	r24, 0x00	; 0
    5656:	90 e0       	ldi	r25, 0x00	; 0
    5658:	3a c0       	rjmp	.+116    	; 0x56ce <fdevopen+0x8c>
    565a:	8b 01       	movw	r16, r22
    565c:	ec 01       	movw	r28, r24
    565e:	6e e0       	ldi	r22, 0x0E	; 14
    5660:	70 e0       	ldi	r23, 0x00	; 0
    5662:	81 e0       	ldi	r24, 0x01	; 1
    5664:	90 e0       	ldi	r25, 0x00	; 0
    5666:	0e 94 92 2c 	call	0x5924	; 0x5924 <calloc>
    566a:	fc 01       	movw	r30, r24
    566c:	00 97       	sbiw	r24, 0x00	; 0
    566e:	91 f3       	breq	.-28     	; 0x5654 <fdevopen+0x12>
    5670:	80 e8       	ldi	r24, 0x80	; 128
    5672:	83 83       	std	Z+3, r24	; 0x03
    5674:	01 15       	cp	r16, r1
    5676:	11 05       	cpc	r17, r1
    5678:	71 f0       	breq	.+28     	; 0x5696 <fdevopen+0x54>
    567a:	13 87       	std	Z+11, r17	; 0x0b
    567c:	02 87       	std	Z+10, r16	; 0x0a
    567e:	81 e8       	ldi	r24, 0x81	; 129
    5680:	83 83       	std	Z+3, r24	; 0x03
    5682:	80 91 80 08 	lds	r24, 0x0880
    5686:	90 91 81 08 	lds	r25, 0x0881
    568a:	89 2b       	or	r24, r25
    568c:	21 f4       	brne	.+8      	; 0x5696 <fdevopen+0x54>
    568e:	f0 93 81 08 	sts	0x0881, r31
    5692:	e0 93 80 08 	sts	0x0880, r30
    5696:	20 97       	sbiw	r28, 0x00	; 0
    5698:	c9 f0       	breq	.+50     	; 0x56cc <fdevopen+0x8a>
    569a:	d1 87       	std	Z+9, r29	; 0x09
    569c:	c0 87       	std	Z+8, r28	; 0x08
    569e:	83 81       	ldd	r24, Z+3	; 0x03
    56a0:	82 60       	ori	r24, 0x02	; 2
    56a2:	83 83       	std	Z+3, r24	; 0x03
    56a4:	80 91 82 08 	lds	r24, 0x0882
    56a8:	90 91 83 08 	lds	r25, 0x0883
    56ac:	89 2b       	or	r24, r25
    56ae:	71 f4       	brne	.+28     	; 0x56cc <fdevopen+0x8a>
    56b0:	f0 93 83 08 	sts	0x0883, r31
    56b4:	e0 93 82 08 	sts	0x0882, r30
    56b8:	80 91 84 08 	lds	r24, 0x0884
    56bc:	90 91 85 08 	lds	r25, 0x0885
    56c0:	89 2b       	or	r24, r25
    56c2:	21 f4       	brne	.+8      	; 0x56cc <fdevopen+0x8a>
    56c4:	f0 93 85 08 	sts	0x0885, r31
    56c8:	e0 93 84 08 	sts	0x0884, r30
    56cc:	cf 01       	movw	r24, r30
    56ce:	df 91       	pop	r29
    56d0:	cf 91       	pop	r28
    56d2:	1f 91       	pop	r17
    56d4:	0f 91       	pop	r16
    56d6:	08 95       	ret

000056d8 <fputc>:
    56d8:	0f 93       	push	r16
    56da:	1f 93       	push	r17
    56dc:	cf 93       	push	r28
    56de:	df 93       	push	r29
    56e0:	fb 01       	movw	r30, r22
    56e2:	23 81       	ldd	r18, Z+3	; 0x03
    56e4:	21 fd       	sbrc	r18, 1
    56e6:	03 c0       	rjmp	.+6      	; 0x56ee <fputc+0x16>
    56e8:	8f ef       	ldi	r24, 0xFF	; 255
    56ea:	9f ef       	ldi	r25, 0xFF	; 255
    56ec:	28 c0       	rjmp	.+80     	; 0x573e <fputc+0x66>
    56ee:	22 ff       	sbrs	r18, 2
    56f0:	16 c0       	rjmp	.+44     	; 0x571e <fputc+0x46>
    56f2:	46 81       	ldd	r20, Z+6	; 0x06
    56f4:	57 81       	ldd	r21, Z+7	; 0x07
    56f6:	24 81       	ldd	r18, Z+4	; 0x04
    56f8:	35 81       	ldd	r19, Z+5	; 0x05
    56fa:	42 17       	cp	r20, r18
    56fc:	53 07       	cpc	r21, r19
    56fe:	44 f4       	brge	.+16     	; 0x5710 <fputc+0x38>
    5700:	a0 81       	ld	r26, Z
    5702:	b1 81       	ldd	r27, Z+1	; 0x01
    5704:	9d 01       	movw	r18, r26
    5706:	2f 5f       	subi	r18, 0xFF	; 255
    5708:	3f 4f       	sbci	r19, 0xFF	; 255
    570a:	31 83       	std	Z+1, r19	; 0x01
    570c:	20 83       	st	Z, r18
    570e:	8c 93       	st	X, r24
    5710:	26 81       	ldd	r18, Z+6	; 0x06
    5712:	37 81       	ldd	r19, Z+7	; 0x07
    5714:	2f 5f       	subi	r18, 0xFF	; 255
    5716:	3f 4f       	sbci	r19, 0xFF	; 255
    5718:	37 83       	std	Z+7, r19	; 0x07
    571a:	26 83       	std	Z+6, r18	; 0x06
    571c:	10 c0       	rjmp	.+32     	; 0x573e <fputc+0x66>
    571e:	eb 01       	movw	r28, r22
    5720:	09 2f       	mov	r16, r25
    5722:	18 2f       	mov	r17, r24
    5724:	00 84       	ldd	r0, Z+8	; 0x08
    5726:	f1 85       	ldd	r31, Z+9	; 0x09
    5728:	e0 2d       	mov	r30, r0
    572a:	09 95       	icall
    572c:	89 2b       	or	r24, r25
    572e:	e1 f6       	brne	.-72     	; 0x56e8 <fputc+0x10>
    5730:	8e 81       	ldd	r24, Y+6	; 0x06
    5732:	9f 81       	ldd	r25, Y+7	; 0x07
    5734:	01 96       	adiw	r24, 0x01	; 1
    5736:	9f 83       	std	Y+7, r25	; 0x07
    5738:	8e 83       	std	Y+6, r24	; 0x06
    573a:	81 2f       	mov	r24, r17
    573c:	90 2f       	mov	r25, r16
    573e:	df 91       	pop	r29
    5740:	cf 91       	pop	r28
    5742:	1f 91       	pop	r17
    5744:	0f 91       	pop	r16
    5746:	08 95       	ret

00005748 <printf>:
    5748:	cf 93       	push	r28
    574a:	df 93       	push	r29
    574c:	cd b7       	in	r28, 0x3d	; 61
    574e:	de b7       	in	r29, 0x3e	; 62
    5750:	ae 01       	movw	r20, r28
    5752:	4b 5f       	subi	r20, 0xFB	; 251
    5754:	5f 4f       	sbci	r21, 0xFF	; 255
    5756:	fa 01       	movw	r30, r20
    5758:	61 91       	ld	r22, Z+
    575a:	71 91       	ld	r23, Z+
    575c:	af 01       	movw	r20, r30
    575e:	80 91 82 08 	lds	r24, 0x0882
    5762:	90 91 83 08 	lds	r25, 0x0883
    5766:	0e 94 07 29 	call	0x520e	; 0x520e <vfprintf>
    576a:	df 91       	pop	r29
    576c:	cf 91       	pop	r28
    576e:	08 95       	ret

00005770 <putchar>:
    5770:	60 91 82 08 	lds	r22, 0x0882
    5774:	70 91 83 08 	lds	r23, 0x0883
    5778:	0c 94 6c 2b 	jmp	0x56d8	; 0x56d8 <fputc>

0000577c <puts>:
    577c:	0f 93       	push	r16
    577e:	1f 93       	push	r17
    5780:	cf 93       	push	r28
    5782:	df 93       	push	r29
    5784:	e0 91 82 08 	lds	r30, 0x0882
    5788:	f0 91 83 08 	lds	r31, 0x0883
    578c:	23 81       	ldd	r18, Z+3	; 0x03
    578e:	21 ff       	sbrs	r18, 1
    5790:	1b c0       	rjmp	.+54     	; 0x57c8 <puts+0x4c>
    5792:	8c 01       	movw	r16, r24
    5794:	d0 e0       	ldi	r29, 0x00	; 0
    5796:	c0 e0       	ldi	r28, 0x00	; 0
    5798:	f8 01       	movw	r30, r16
    579a:	81 91       	ld	r24, Z+
    579c:	8f 01       	movw	r16, r30
    579e:	60 91 82 08 	lds	r22, 0x0882
    57a2:	70 91 83 08 	lds	r23, 0x0883
    57a6:	db 01       	movw	r26, r22
    57a8:	18 96       	adiw	r26, 0x08	; 8
    57aa:	ed 91       	ld	r30, X+
    57ac:	fc 91       	ld	r31, X
    57ae:	19 97       	sbiw	r26, 0x09	; 9
    57b0:	88 23       	and	r24, r24
    57b2:	31 f0       	breq	.+12     	; 0x57c0 <puts+0x44>
    57b4:	09 95       	icall
    57b6:	89 2b       	or	r24, r25
    57b8:	79 f3       	breq	.-34     	; 0x5798 <puts+0x1c>
    57ba:	df ef       	ldi	r29, 0xFF	; 255
    57bc:	cf ef       	ldi	r28, 0xFF	; 255
    57be:	ec cf       	rjmp	.-40     	; 0x5798 <puts+0x1c>
    57c0:	8a e0       	ldi	r24, 0x0A	; 10
    57c2:	09 95       	icall
    57c4:	89 2b       	or	r24, r25
    57c6:	19 f0       	breq	.+6      	; 0x57ce <puts+0x52>
    57c8:	8f ef       	ldi	r24, 0xFF	; 255
    57ca:	9f ef       	ldi	r25, 0xFF	; 255
    57cc:	02 c0       	rjmp	.+4      	; 0x57d2 <puts+0x56>
    57ce:	8d 2f       	mov	r24, r29
    57d0:	9c 2f       	mov	r25, r28
    57d2:	df 91       	pop	r29
    57d4:	cf 91       	pop	r28
    57d6:	1f 91       	pop	r17
    57d8:	0f 91       	pop	r16
    57da:	08 95       	ret

000057dc <sprintf>:
    57dc:	0f 93       	push	r16
    57de:	1f 93       	push	r17
    57e0:	cf 93       	push	r28
    57e2:	df 93       	push	r29
    57e4:	cd b7       	in	r28, 0x3d	; 61
    57e6:	de b7       	in	r29, 0x3e	; 62
    57e8:	2e 97       	sbiw	r28, 0x0e	; 14
    57ea:	0f b6       	in	r0, 0x3f	; 63
    57ec:	f8 94       	cli
    57ee:	de bf       	out	0x3e, r29	; 62
    57f0:	0f be       	out	0x3f, r0	; 63
    57f2:	cd bf       	out	0x3d, r28	; 61
    57f4:	0d 89       	ldd	r16, Y+21	; 0x15
    57f6:	1e 89       	ldd	r17, Y+22	; 0x16
    57f8:	86 e0       	ldi	r24, 0x06	; 6
    57fa:	8c 83       	std	Y+4, r24	; 0x04
    57fc:	1a 83       	std	Y+2, r17	; 0x02
    57fe:	09 83       	std	Y+1, r16	; 0x01
    5800:	8f ef       	ldi	r24, 0xFF	; 255
    5802:	9f e7       	ldi	r25, 0x7F	; 127
    5804:	9e 83       	std	Y+6, r25	; 0x06
    5806:	8d 83       	std	Y+5, r24	; 0x05
    5808:	ae 01       	movw	r20, r28
    580a:	47 5e       	subi	r20, 0xE7	; 231
    580c:	5f 4f       	sbci	r21, 0xFF	; 255
    580e:	6f 89       	ldd	r22, Y+23	; 0x17
    5810:	78 8d       	ldd	r23, Y+24	; 0x18
    5812:	ce 01       	movw	r24, r28
    5814:	01 96       	adiw	r24, 0x01	; 1
    5816:	0e 94 07 29 	call	0x520e	; 0x520e <vfprintf>
    581a:	2f 81       	ldd	r18, Y+7	; 0x07
    581c:	38 85       	ldd	r19, Y+8	; 0x08
    581e:	f8 01       	movw	r30, r16
    5820:	e2 0f       	add	r30, r18
    5822:	f3 1f       	adc	r31, r19
    5824:	10 82       	st	Z, r1
    5826:	2e 96       	adiw	r28, 0x0e	; 14
    5828:	0f b6       	in	r0, 0x3f	; 63
    582a:	f8 94       	cli
    582c:	de bf       	out	0x3e, r29	; 62
    582e:	0f be       	out	0x3f, r0	; 63
    5830:	cd bf       	out	0x3d, r28	; 61
    5832:	df 91       	pop	r29
    5834:	cf 91       	pop	r28
    5836:	1f 91       	pop	r17
    5838:	0f 91       	pop	r16
    583a:	08 95       	ret

0000583c <__ultoa_invert>:
    583c:	fa 01       	movw	r30, r20
    583e:	aa 27       	eor	r26, r26
    5840:	28 30       	cpi	r18, 0x08	; 8
    5842:	51 f1       	breq	.+84     	; 0x5898 <__ultoa_invert+0x5c>
    5844:	20 31       	cpi	r18, 0x10	; 16
    5846:	81 f1       	breq	.+96     	; 0x58a8 <__ultoa_invert+0x6c>
    5848:	e8 94       	clt
    584a:	6f 93       	push	r22
    584c:	6e 7f       	andi	r22, 0xFE	; 254
    584e:	6e 5f       	subi	r22, 0xFE	; 254
    5850:	7f 4f       	sbci	r23, 0xFF	; 255
    5852:	8f 4f       	sbci	r24, 0xFF	; 255
    5854:	9f 4f       	sbci	r25, 0xFF	; 255
    5856:	af 4f       	sbci	r26, 0xFF	; 255
    5858:	b1 e0       	ldi	r27, 0x01	; 1
    585a:	3e d0       	rcall	.+124    	; 0x58d8 <__ultoa_invert+0x9c>
    585c:	b4 e0       	ldi	r27, 0x04	; 4
    585e:	3c d0       	rcall	.+120    	; 0x58d8 <__ultoa_invert+0x9c>
    5860:	67 0f       	add	r22, r23
    5862:	78 1f       	adc	r23, r24
    5864:	89 1f       	adc	r24, r25
    5866:	9a 1f       	adc	r25, r26
    5868:	a1 1d       	adc	r26, r1
    586a:	68 0f       	add	r22, r24
    586c:	79 1f       	adc	r23, r25
    586e:	8a 1f       	adc	r24, r26
    5870:	91 1d       	adc	r25, r1
    5872:	a1 1d       	adc	r26, r1
    5874:	6a 0f       	add	r22, r26
    5876:	71 1d       	adc	r23, r1
    5878:	81 1d       	adc	r24, r1
    587a:	91 1d       	adc	r25, r1
    587c:	a1 1d       	adc	r26, r1
    587e:	20 d0       	rcall	.+64     	; 0x58c0 <__ultoa_invert+0x84>
    5880:	09 f4       	brne	.+2      	; 0x5884 <__ultoa_invert+0x48>
    5882:	68 94       	set
    5884:	3f 91       	pop	r19
    5886:	2a e0       	ldi	r18, 0x0A	; 10
    5888:	26 9f       	mul	r18, r22
    588a:	11 24       	eor	r1, r1
    588c:	30 19       	sub	r19, r0
    588e:	30 5d       	subi	r19, 0xD0	; 208
    5890:	31 93       	st	Z+, r19
    5892:	de f6       	brtc	.-74     	; 0x584a <__ultoa_invert+0xe>
    5894:	cf 01       	movw	r24, r30
    5896:	08 95       	ret
    5898:	46 2f       	mov	r20, r22
    589a:	47 70       	andi	r20, 0x07	; 7
    589c:	40 5d       	subi	r20, 0xD0	; 208
    589e:	41 93       	st	Z+, r20
    58a0:	b3 e0       	ldi	r27, 0x03	; 3
    58a2:	0f d0       	rcall	.+30     	; 0x58c2 <__ultoa_invert+0x86>
    58a4:	c9 f7       	brne	.-14     	; 0x5898 <__ultoa_invert+0x5c>
    58a6:	f6 cf       	rjmp	.-20     	; 0x5894 <__ultoa_invert+0x58>
    58a8:	46 2f       	mov	r20, r22
    58aa:	4f 70       	andi	r20, 0x0F	; 15
    58ac:	40 5d       	subi	r20, 0xD0	; 208
    58ae:	4a 33       	cpi	r20, 0x3A	; 58
    58b0:	18 f0       	brcs	.+6      	; 0x58b8 <__ultoa_invert+0x7c>
    58b2:	49 5d       	subi	r20, 0xD9	; 217
    58b4:	31 fd       	sbrc	r19, 1
    58b6:	40 52       	subi	r20, 0x20	; 32
    58b8:	41 93       	st	Z+, r20
    58ba:	02 d0       	rcall	.+4      	; 0x58c0 <__ultoa_invert+0x84>
    58bc:	a9 f7       	brne	.-22     	; 0x58a8 <__ultoa_invert+0x6c>
    58be:	ea cf       	rjmp	.-44     	; 0x5894 <__ultoa_invert+0x58>
    58c0:	b4 e0       	ldi	r27, 0x04	; 4
    58c2:	a6 95       	lsr	r26
    58c4:	97 95       	ror	r25
    58c6:	87 95       	ror	r24
    58c8:	77 95       	ror	r23
    58ca:	67 95       	ror	r22
    58cc:	ba 95       	dec	r27
    58ce:	c9 f7       	brne	.-14     	; 0x58c2 <__ultoa_invert+0x86>
    58d0:	00 97       	sbiw	r24, 0x00	; 0
    58d2:	61 05       	cpc	r22, r1
    58d4:	71 05       	cpc	r23, r1
    58d6:	08 95       	ret
    58d8:	9b 01       	movw	r18, r22
    58da:	ac 01       	movw	r20, r24
    58dc:	0a 2e       	mov	r0, r26
    58de:	06 94       	lsr	r0
    58e0:	57 95       	ror	r21
    58e2:	47 95       	ror	r20
    58e4:	37 95       	ror	r19
    58e6:	27 95       	ror	r18
    58e8:	ba 95       	dec	r27
    58ea:	c9 f7       	brne	.-14     	; 0x58de <__ultoa_invert+0xa2>
    58ec:	62 0f       	add	r22, r18
    58ee:	73 1f       	adc	r23, r19
    58f0:	84 1f       	adc	r24, r20
    58f2:	95 1f       	adc	r25, r21
    58f4:	a0 1d       	adc	r26, r0
    58f6:	08 95       	ret

000058f8 <__eerd_byte_m128rfa1>:
    58f8:	f9 99       	sbic	0x1f, 1	; 31
    58fa:	fe cf       	rjmp	.-4      	; 0x58f8 <__eerd_byte_m128rfa1>
    58fc:	92 bd       	out	0x22, r25	; 34
    58fe:	81 bd       	out	0x21, r24	; 33
    5900:	f8 9a       	sbi	0x1f, 0	; 31
    5902:	99 27       	eor	r25, r25
    5904:	80 b5       	in	r24, 0x20	; 32
    5906:	08 95       	ret

00005908 <__eewr_byte_m128rfa1>:
    5908:	26 2f       	mov	r18, r22

0000590a <__eewr_r18_m128rfa1>:
    590a:	f9 99       	sbic	0x1f, 1	; 31
    590c:	fe cf       	rjmp	.-4      	; 0x590a <__eewr_r18_m128rfa1>
    590e:	1f ba       	out	0x1f, r1	; 31
    5910:	92 bd       	out	0x22, r25	; 34
    5912:	81 bd       	out	0x21, r24	; 33
    5914:	20 bd       	out	0x20, r18	; 32
    5916:	0f b6       	in	r0, 0x3f	; 63
    5918:	f8 94       	cli
    591a:	fa 9a       	sbi	0x1f, 2	; 31
    591c:	f9 9a       	sbi	0x1f, 1	; 31
    591e:	0f be       	out	0x3f, r0	; 63
    5920:	01 96       	adiw	r24, 0x01	; 1
    5922:	08 95       	ret

00005924 <calloc>:
    5924:	0f 93       	push	r16
    5926:	1f 93       	push	r17
    5928:	cf 93       	push	r28
    592a:	df 93       	push	r29
    592c:	86 9f       	mul	r24, r22
    592e:	80 01       	movw	r16, r0
    5930:	87 9f       	mul	r24, r23
    5932:	10 0d       	add	r17, r0
    5934:	96 9f       	mul	r25, r22
    5936:	10 0d       	add	r17, r0
    5938:	11 24       	eor	r1, r1
    593a:	c8 01       	movw	r24, r16
    593c:	0e 94 ae 2c 	call	0x595c	; 0x595c <malloc>
    5940:	ec 01       	movw	r28, r24
    5942:	00 97       	sbiw	r24, 0x00	; 0
    5944:	29 f0       	breq	.+10     	; 0x5950 <calloc+0x2c>
    5946:	a8 01       	movw	r20, r16
    5948:	60 e0       	ldi	r22, 0x00	; 0
    594a:	70 e0       	ldi	r23, 0x00	; 0
    594c:	0e 94 db 2d 	call	0x5bb6	; 0x5bb6 <memset>
    5950:	ce 01       	movw	r24, r28
    5952:	df 91       	pop	r29
    5954:	cf 91       	pop	r28
    5956:	1f 91       	pop	r17
    5958:	0f 91       	pop	r16
    595a:	08 95       	ret

0000595c <malloc>:
    595c:	cf 93       	push	r28
    595e:	df 93       	push	r29
    5960:	82 30       	cpi	r24, 0x02	; 2
    5962:	91 05       	cpc	r25, r1
    5964:	10 f4       	brcc	.+4      	; 0x596a <malloc+0xe>
    5966:	82 e0       	ldi	r24, 0x02	; 2
    5968:	90 e0       	ldi	r25, 0x00	; 0
    596a:	e0 91 88 08 	lds	r30, 0x0888
    596e:	f0 91 89 08 	lds	r31, 0x0889
    5972:	20 e0       	ldi	r18, 0x00	; 0
    5974:	30 e0       	ldi	r19, 0x00	; 0
    5976:	c0 e0       	ldi	r28, 0x00	; 0
    5978:	d0 e0       	ldi	r29, 0x00	; 0
    597a:	30 97       	sbiw	r30, 0x00	; 0
    597c:	11 f1       	breq	.+68     	; 0x59c2 <malloc+0x66>
    597e:	40 81       	ld	r20, Z
    5980:	51 81       	ldd	r21, Z+1	; 0x01
    5982:	48 17       	cp	r20, r24
    5984:	59 07       	cpc	r21, r25
    5986:	c0 f0       	brcs	.+48     	; 0x59b8 <malloc+0x5c>
    5988:	48 17       	cp	r20, r24
    598a:	59 07       	cpc	r21, r25
    598c:	61 f4       	brne	.+24     	; 0x59a6 <malloc+0x4a>
    598e:	82 81       	ldd	r24, Z+2	; 0x02
    5990:	93 81       	ldd	r25, Z+3	; 0x03
    5992:	20 97       	sbiw	r28, 0x00	; 0
    5994:	19 f0       	breq	.+6      	; 0x599c <malloc+0x40>
    5996:	9b 83       	std	Y+3, r25	; 0x03
    5998:	8a 83       	std	Y+2, r24	; 0x02
    599a:	2b c0       	rjmp	.+86     	; 0x59f2 <malloc+0x96>
    599c:	90 93 89 08 	sts	0x0889, r25
    59a0:	80 93 88 08 	sts	0x0888, r24
    59a4:	26 c0       	rjmp	.+76     	; 0x59f2 <malloc+0x96>
    59a6:	21 15       	cp	r18, r1
    59a8:	31 05       	cpc	r19, r1
    59aa:	19 f0       	breq	.+6      	; 0x59b2 <malloc+0x56>
    59ac:	42 17       	cp	r20, r18
    59ae:	53 07       	cpc	r21, r19
    59b0:	18 f4       	brcc	.+6      	; 0x59b8 <malloc+0x5c>
    59b2:	9a 01       	movw	r18, r20
    59b4:	be 01       	movw	r22, r28
    59b6:	df 01       	movw	r26, r30
    59b8:	ef 01       	movw	r28, r30
    59ba:	02 80       	ldd	r0, Z+2	; 0x02
    59bc:	f3 81       	ldd	r31, Z+3	; 0x03
    59be:	e0 2d       	mov	r30, r0
    59c0:	dc cf       	rjmp	.-72     	; 0x597a <malloc+0x1e>
    59c2:	21 15       	cp	r18, r1
    59c4:	31 05       	cpc	r19, r1
    59c6:	09 f1       	breq	.+66     	; 0x5a0a <malloc+0xae>
    59c8:	28 1b       	sub	r18, r24
    59ca:	39 0b       	sbc	r19, r25
    59cc:	24 30       	cpi	r18, 0x04	; 4
    59ce:	31 05       	cpc	r19, r1
    59d0:	90 f4       	brcc	.+36     	; 0x59f6 <malloc+0x9a>
    59d2:	12 96       	adiw	r26, 0x02	; 2
    59d4:	8d 91       	ld	r24, X+
    59d6:	9c 91       	ld	r25, X
    59d8:	13 97       	sbiw	r26, 0x03	; 3
    59da:	61 15       	cp	r22, r1
    59dc:	71 05       	cpc	r23, r1
    59de:	21 f0       	breq	.+8      	; 0x59e8 <malloc+0x8c>
    59e0:	fb 01       	movw	r30, r22
    59e2:	93 83       	std	Z+3, r25	; 0x03
    59e4:	82 83       	std	Z+2, r24	; 0x02
    59e6:	04 c0       	rjmp	.+8      	; 0x59f0 <malloc+0x94>
    59e8:	90 93 89 08 	sts	0x0889, r25
    59ec:	80 93 88 08 	sts	0x0888, r24
    59f0:	fd 01       	movw	r30, r26
    59f2:	32 96       	adiw	r30, 0x02	; 2
    59f4:	44 c0       	rjmp	.+136    	; 0x5a7e <malloc+0x122>
    59f6:	fd 01       	movw	r30, r26
    59f8:	e2 0f       	add	r30, r18
    59fa:	f3 1f       	adc	r31, r19
    59fc:	81 93       	st	Z+, r24
    59fe:	91 93       	st	Z+, r25
    5a00:	22 50       	subi	r18, 0x02	; 2
    5a02:	31 09       	sbc	r19, r1
    5a04:	2d 93       	st	X+, r18
    5a06:	3c 93       	st	X, r19
    5a08:	3a c0       	rjmp	.+116    	; 0x5a7e <malloc+0x122>
    5a0a:	20 91 86 08 	lds	r18, 0x0886
    5a0e:	30 91 87 08 	lds	r19, 0x0887
    5a12:	23 2b       	or	r18, r19
    5a14:	41 f4       	brne	.+16     	; 0x5a26 <malloc+0xca>
    5a16:	20 91 13 02 	lds	r18, 0x0213
    5a1a:	30 91 14 02 	lds	r19, 0x0214
    5a1e:	30 93 87 08 	sts	0x0887, r19
    5a22:	20 93 86 08 	sts	0x0886, r18
    5a26:	20 91 11 02 	lds	r18, 0x0211
    5a2a:	30 91 12 02 	lds	r19, 0x0212
    5a2e:	21 15       	cp	r18, r1
    5a30:	31 05       	cpc	r19, r1
    5a32:	41 f4       	brne	.+16     	; 0x5a44 <malloc+0xe8>
    5a34:	2d b7       	in	r18, 0x3d	; 61
    5a36:	3e b7       	in	r19, 0x3e	; 62
    5a38:	40 91 15 02 	lds	r20, 0x0215
    5a3c:	50 91 16 02 	lds	r21, 0x0216
    5a40:	24 1b       	sub	r18, r20
    5a42:	35 0b       	sbc	r19, r21
    5a44:	e0 91 86 08 	lds	r30, 0x0886
    5a48:	f0 91 87 08 	lds	r31, 0x0887
    5a4c:	e2 17       	cp	r30, r18
    5a4e:	f3 07       	cpc	r31, r19
    5a50:	a0 f4       	brcc	.+40     	; 0x5a7a <malloc+0x11e>
    5a52:	2e 1b       	sub	r18, r30
    5a54:	3f 0b       	sbc	r19, r31
    5a56:	28 17       	cp	r18, r24
    5a58:	39 07       	cpc	r19, r25
    5a5a:	78 f0       	brcs	.+30     	; 0x5a7a <malloc+0x11e>
    5a5c:	ac 01       	movw	r20, r24
    5a5e:	4e 5f       	subi	r20, 0xFE	; 254
    5a60:	5f 4f       	sbci	r21, 0xFF	; 255
    5a62:	24 17       	cp	r18, r20
    5a64:	35 07       	cpc	r19, r21
    5a66:	48 f0       	brcs	.+18     	; 0x5a7a <malloc+0x11e>
    5a68:	4e 0f       	add	r20, r30
    5a6a:	5f 1f       	adc	r21, r31
    5a6c:	50 93 87 08 	sts	0x0887, r21
    5a70:	40 93 86 08 	sts	0x0886, r20
    5a74:	81 93       	st	Z+, r24
    5a76:	91 93       	st	Z+, r25
    5a78:	02 c0       	rjmp	.+4      	; 0x5a7e <malloc+0x122>
    5a7a:	e0 e0       	ldi	r30, 0x00	; 0
    5a7c:	f0 e0       	ldi	r31, 0x00	; 0
    5a7e:	cf 01       	movw	r24, r30
    5a80:	df 91       	pop	r29
    5a82:	cf 91       	pop	r28
    5a84:	08 95       	ret

00005a86 <free>:
    5a86:	0f 93       	push	r16
    5a88:	1f 93       	push	r17
    5a8a:	cf 93       	push	r28
    5a8c:	df 93       	push	r29
    5a8e:	00 97       	sbiw	r24, 0x00	; 0
    5a90:	09 f4       	brne	.+2      	; 0x5a94 <free+0xe>
    5a92:	8c c0       	rjmp	.+280    	; 0x5bac <free+0x126>
    5a94:	fc 01       	movw	r30, r24
    5a96:	32 97       	sbiw	r30, 0x02	; 2
    5a98:	13 82       	std	Z+3, r1	; 0x03
    5a9a:	12 82       	std	Z+2, r1	; 0x02
    5a9c:	00 91 88 08 	lds	r16, 0x0888
    5aa0:	10 91 89 08 	lds	r17, 0x0889
    5aa4:	01 15       	cp	r16, r1
    5aa6:	11 05       	cpc	r17, r1
    5aa8:	81 f4       	brne	.+32     	; 0x5aca <free+0x44>
    5aaa:	20 81       	ld	r18, Z
    5aac:	31 81       	ldd	r19, Z+1	; 0x01
    5aae:	82 0f       	add	r24, r18
    5ab0:	93 1f       	adc	r25, r19
    5ab2:	20 91 86 08 	lds	r18, 0x0886
    5ab6:	30 91 87 08 	lds	r19, 0x0887
    5aba:	28 17       	cp	r18, r24
    5abc:	39 07       	cpc	r19, r25
    5abe:	79 f5       	brne	.+94     	; 0x5b1e <free+0x98>
    5ac0:	f0 93 87 08 	sts	0x0887, r31
    5ac4:	e0 93 86 08 	sts	0x0886, r30
    5ac8:	71 c0       	rjmp	.+226    	; 0x5bac <free+0x126>
    5aca:	d8 01       	movw	r26, r16
    5acc:	40 e0       	ldi	r20, 0x00	; 0
    5ace:	50 e0       	ldi	r21, 0x00	; 0
    5ad0:	ae 17       	cp	r26, r30
    5ad2:	bf 07       	cpc	r27, r31
    5ad4:	50 f4       	brcc	.+20     	; 0x5aea <free+0x64>
    5ad6:	12 96       	adiw	r26, 0x02	; 2
    5ad8:	2d 91       	ld	r18, X+
    5ada:	3c 91       	ld	r19, X
    5adc:	13 97       	sbiw	r26, 0x03	; 3
    5ade:	ad 01       	movw	r20, r26
    5ae0:	21 15       	cp	r18, r1
    5ae2:	31 05       	cpc	r19, r1
    5ae4:	09 f1       	breq	.+66     	; 0x5b28 <free+0xa2>
    5ae6:	d9 01       	movw	r26, r18
    5ae8:	f3 cf       	rjmp	.-26     	; 0x5ad0 <free+0x4a>
    5aea:	9d 01       	movw	r18, r26
    5aec:	da 01       	movw	r26, r20
    5aee:	33 83       	std	Z+3, r19	; 0x03
    5af0:	22 83       	std	Z+2, r18	; 0x02
    5af2:	60 81       	ld	r22, Z
    5af4:	71 81       	ldd	r23, Z+1	; 0x01
    5af6:	86 0f       	add	r24, r22
    5af8:	97 1f       	adc	r25, r23
    5afa:	82 17       	cp	r24, r18
    5afc:	93 07       	cpc	r25, r19
    5afe:	69 f4       	brne	.+26     	; 0x5b1a <free+0x94>
    5b00:	ec 01       	movw	r28, r24
    5b02:	28 81       	ld	r18, Y
    5b04:	39 81       	ldd	r19, Y+1	; 0x01
    5b06:	26 0f       	add	r18, r22
    5b08:	37 1f       	adc	r19, r23
    5b0a:	2e 5f       	subi	r18, 0xFE	; 254
    5b0c:	3f 4f       	sbci	r19, 0xFF	; 255
    5b0e:	31 83       	std	Z+1, r19	; 0x01
    5b10:	20 83       	st	Z, r18
    5b12:	8a 81       	ldd	r24, Y+2	; 0x02
    5b14:	9b 81       	ldd	r25, Y+3	; 0x03
    5b16:	93 83       	std	Z+3, r25	; 0x03
    5b18:	82 83       	std	Z+2, r24	; 0x02
    5b1a:	45 2b       	or	r20, r21
    5b1c:	29 f4       	brne	.+10     	; 0x5b28 <free+0xa2>
    5b1e:	f0 93 89 08 	sts	0x0889, r31
    5b22:	e0 93 88 08 	sts	0x0888, r30
    5b26:	42 c0       	rjmp	.+132    	; 0x5bac <free+0x126>
    5b28:	13 96       	adiw	r26, 0x03	; 3
    5b2a:	fc 93       	st	X, r31
    5b2c:	ee 93       	st	-X, r30
    5b2e:	12 97       	sbiw	r26, 0x02	; 2
    5b30:	ed 01       	movw	r28, r26
    5b32:	49 91       	ld	r20, Y+
    5b34:	59 91       	ld	r21, Y+
    5b36:	9e 01       	movw	r18, r28
    5b38:	24 0f       	add	r18, r20
    5b3a:	35 1f       	adc	r19, r21
    5b3c:	e2 17       	cp	r30, r18
    5b3e:	f3 07       	cpc	r31, r19
    5b40:	71 f4       	brne	.+28     	; 0x5b5e <free+0xd8>
    5b42:	80 81       	ld	r24, Z
    5b44:	91 81       	ldd	r25, Z+1	; 0x01
    5b46:	84 0f       	add	r24, r20
    5b48:	95 1f       	adc	r25, r21
    5b4a:	02 96       	adiw	r24, 0x02	; 2
    5b4c:	11 96       	adiw	r26, 0x01	; 1
    5b4e:	9c 93       	st	X, r25
    5b50:	8e 93       	st	-X, r24
    5b52:	82 81       	ldd	r24, Z+2	; 0x02
    5b54:	93 81       	ldd	r25, Z+3	; 0x03
    5b56:	13 96       	adiw	r26, 0x03	; 3
    5b58:	9c 93       	st	X, r25
    5b5a:	8e 93       	st	-X, r24
    5b5c:	12 97       	sbiw	r26, 0x02	; 2
    5b5e:	e0 e0       	ldi	r30, 0x00	; 0
    5b60:	f0 e0       	ldi	r31, 0x00	; 0
    5b62:	d8 01       	movw	r26, r16
    5b64:	12 96       	adiw	r26, 0x02	; 2
    5b66:	8d 91       	ld	r24, X+
    5b68:	9c 91       	ld	r25, X
    5b6a:	13 97       	sbiw	r26, 0x03	; 3
    5b6c:	00 97       	sbiw	r24, 0x00	; 0
    5b6e:	19 f0       	breq	.+6      	; 0x5b76 <free+0xf0>
    5b70:	f8 01       	movw	r30, r16
    5b72:	8c 01       	movw	r16, r24
    5b74:	f6 cf       	rjmp	.-20     	; 0x5b62 <free+0xdc>
    5b76:	8d 91       	ld	r24, X+
    5b78:	9c 91       	ld	r25, X
    5b7a:	98 01       	movw	r18, r16
    5b7c:	2e 5f       	subi	r18, 0xFE	; 254
    5b7e:	3f 4f       	sbci	r19, 0xFF	; 255
    5b80:	82 0f       	add	r24, r18
    5b82:	93 1f       	adc	r25, r19
    5b84:	20 91 86 08 	lds	r18, 0x0886
    5b88:	30 91 87 08 	lds	r19, 0x0887
    5b8c:	28 17       	cp	r18, r24
    5b8e:	39 07       	cpc	r19, r25
    5b90:	69 f4       	brne	.+26     	; 0x5bac <free+0x126>
    5b92:	30 97       	sbiw	r30, 0x00	; 0
    5b94:	29 f4       	brne	.+10     	; 0x5ba0 <free+0x11a>
    5b96:	10 92 89 08 	sts	0x0889, r1
    5b9a:	10 92 88 08 	sts	0x0888, r1
    5b9e:	02 c0       	rjmp	.+4      	; 0x5ba4 <free+0x11e>
    5ba0:	13 82       	std	Z+3, r1	; 0x03
    5ba2:	12 82       	std	Z+2, r1	; 0x02
    5ba4:	10 93 87 08 	sts	0x0887, r17
    5ba8:	00 93 86 08 	sts	0x0886, r16
    5bac:	df 91       	pop	r29
    5bae:	cf 91       	pop	r28
    5bb0:	1f 91       	pop	r17
    5bb2:	0f 91       	pop	r16
    5bb4:	08 95       	ret

00005bb6 <memset>:
    5bb6:	dc 01       	movw	r26, r24
    5bb8:	01 c0       	rjmp	.+2      	; 0x5bbc <memset+0x6>
    5bba:	6d 93       	st	X+, r22
    5bbc:	41 50       	subi	r20, 0x01	; 1
    5bbe:	50 40       	sbci	r21, 0x00	; 0
    5bc0:	e0 f7       	brcc	.-8      	; 0x5bba <memset+0x4>
    5bc2:	08 95       	ret

00005bc4 <_exit>:
    5bc4:	f8 94       	cli

00005bc6 <__stop_program>:
    5bc6:	ff cf       	rjmp	.-2      	; 0x5bc6 <__stop_program>
