Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/sayan/Desktop/HW1/HW1_2/FA_4bit_tb_isim_beh.exe -prj C:/Users/sayan/Desktop/HW1/HW1_2/FA_4bit_tb_beh.prj work.FA_4bit_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sayan/Desktop/HW1/HW1_2/HA.v" into library work
Analyzing Verilog file "C:/Users/sayan/Desktop/HW1/HW1_2/FA.v" into library work
Analyzing Verilog file "C:/Users/sayan/Desktop/HW1/HW1_2/FA_4bit.v" into library work
Analyzing Verilog file "C:/Users/sayan/Desktop/HW1/HW1_2/FA_4bit_tb.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module HA
Compiling module FA
Compiling module FA_4bit
Compiling module FA_4bit_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/sayan/Desktop/HW1/HW1_2/FA_4bit_tb_isim_beh.exe
Fuse Memory Usage: 26772 KB
Fuse CPU Usage: 311 ms
