This directory includes:
 * A XTEA design RTL description;
 * A simulation environment;
 * A logic synthesis environment for XTEA;
 * A tutorial to perform formal verification at XTEA design using JasperGold tool;
 * A tutorial to simulation faults at XTEA design using Xcelium tool.
