// Seed: 545111326
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output tri id_5,
    output supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri id_11,
    output tri1 id_12,
    input supply0 id_13,
    output wand id_14,
    output uwire id_15
    , id_33,
    input supply0 id_16,
    input wire id_17,
    input supply1 id_18,
    output tri1 id_19,
    input supply0 id_20,
    output wor id_21,
    output wor id_22,
    output supply0 id_23,
    input wor id_24,
    input wor id_25,
    input wire id_26,
    output tri0 id_27,
    input wand id_28,
    input wor id_29,
    input tri0 id_30,
    input tri0 id_31
);
  assign id_19 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire id_3,
    output wire id_4,
    output wire id_5,
    input supply0 id_6,
    output supply1 id_7
    , id_20,
    output wor id_8,
    input wire id_9,
    input supply0 id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri1 id_13,
    input wire id_14,
    inout tri0 id_15,
    input uwire id_16,
    input tri id_17,
    input tri0 id_18
);
  wire id_21;
  assign id_8 = id_17;
  logic id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_18,
      id_9,
      id_2,
      id_4,
      id_11,
      id_17,
      id_13,
      id_9,
      id_15,
      id_7,
      id_9,
      id_8,
      id_15,
      id_10,
      id_10,
      id_16,
      id_8,
      id_3,
      id_7,
      id_15,
      id_7,
      id_16,
      id_1,
      id_14,
      id_0,
      id_1,
      id_11,
      id_15,
      id_15
  );
  assign modCall_1.id_2 = 0;
  wire id_23;
endmodule
