// Seed: 420206847
macromodule module_0 ();
  logic id_1 = 1;
  wire  id_2;
  wire  id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout supply0 id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_6;
  assign id_4 = id_6++;
  assign id_6 = 1;
  assign #1 id_5 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
