
VXL_VDK_Lab3_4_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002998  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002aa4  08002aa4  00012aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ad8  08002ad8  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ad8  08002ad8  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ad8  08002ad8  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ad8  08002ad8  00012ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002adc  08002adc  00012adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08002ae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  2000009c  08002b7c  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08002b7c  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d32  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d9f  00000000  00000000  00029df7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002bb98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a0  00000000  00000000  0002c650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001719c  00000000  00000000  0002cff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd64  00000000  00000000  0004418c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082522  00000000  00000000  00051ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4412  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029ec  00000000  00000000  000d4468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a8c 	.word	0x08002a8c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	08002a8c 	.word	0x08002a8c

0800014c <readKey>:
int TimeOutForKeyPress[NUM_OF_BUTTON] =  {500};
int button_pressed[NUM_OF_BUTTON] = {0};
int button_long_pressed[NUM_OF_BUTTON] = {0};
int button_flag[NUM_OF_BUTTON] = {0};

void readKey(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	Key[1] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);//mode
 8000150:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000154:	480d      	ldr	r0, [pc, #52]	; (800018c <readKey+0x40>)
 8000156:	f001 fc6d 	bl	8001a34 <HAL_GPIO_ReadPin>
 800015a:	4603      	mov	r3, r0
 800015c:	461a      	mov	r2, r3
 800015e:	4b0c      	ldr	r3, [pc, #48]	; (8000190 <readKey+0x44>)
 8000160:	605a      	str	r2, [r3, #4]
	Key[2] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);//setting time
 8000162:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000166:	4809      	ldr	r0, [pc, #36]	; (800018c <readKey+0x40>)
 8000168:	f001 fc64 	bl	8001a34 <HAL_GPIO_ReadPin>
 800016c:	4603      	mov	r3, r0
 800016e:	461a      	mov	r2, r3
 8000170:	4b07      	ldr	r3, [pc, #28]	; (8000190 <readKey+0x44>)
 8000172:	609a      	str	r2, [r3, #8]
	Key[3] = HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);//enter
 8000174:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000178:	4804      	ldr	r0, [pc, #16]	; (800018c <readKey+0x40>)
 800017a:	f001 fc5b 	bl	8001a34 <HAL_GPIO_ReadPin>
 800017e:	4603      	mov	r3, r0
 8000180:	461a      	mov	r2, r3
 8000182:	4b03      	ldr	r3, [pc, #12]	; (8000190 <readKey+0x44>)
 8000184:	60da      	str	r2, [r3, #12]
}
 8000186:	bf00      	nop
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40011000 	.word	0x40011000
 8000190:	20000040 	.word	0x20000040

08000194 <isButtonPressed>:
int isButtonPressed(int index){
 8000194:	b480      	push	{r7}
 8000196:	b083      	sub	sp, #12
 8000198:	af00      	add	r7, sp, #0
 800019a:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 800019c:	4a09      	ldr	r2, [pc, #36]	; (80001c4 <isButtonPressed+0x30>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001a4:	2b01      	cmp	r3, #1
 80001a6:	d106      	bne.n	80001b6 <isButtonPressed+0x22>
		button_flag[index] = 0;
 80001a8:	4a06      	ldr	r2, [pc, #24]	; (80001c4 <isButtonPressed+0x30>)
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	2100      	movs	r1, #0
 80001ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80001b2:	2301      	movs	r3, #1
 80001b4:	e000      	b.n	80001b8 <isButtonPressed+0x24>
	}
	return 0;
 80001b6:	2300      	movs	r3, #0
}
 80001b8:	4618      	mov	r0, r3
 80001ba:	370c      	adds	r7, #12
 80001bc:	46bd      	mov	sp, r7
 80001be:	bc80      	pop	{r7}
 80001c0:	4770      	bx	lr
 80001c2:	bf00      	nop
 80001c4:	200000b8 	.word	0x200000b8

080001c8 <subKeyProcess>:
		return 1;
	}
	return 0;
}

void subKeyProcess(int index){
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	//TODO
	//HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
	button_flag[index] = 1;
 80001d0:	4a04      	ldr	r2, [pc, #16]	; (80001e4 <subKeyProcess+0x1c>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	2101      	movs	r1, #1
 80001d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80001da:	bf00      	nop
 80001dc:	370c      	adds	r7, #12
 80001de:	46bd      	mov	sp, r7
 80001e0:	bc80      	pop	{r7}
 80001e2:	4770      	bx	lr
 80001e4:	200000b8 	.word	0x200000b8

080001e8 <getKeyInput>:

void getKeyInput(){
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
	readKey();
 80001ee:	f7ff ffad 	bl	800014c <readKey>
	for(int i = 0; i < NUM_OF_BUTTON; i++){
 80001f2:	2300      	movs	r3, #0
 80001f4:	607b      	str	r3, [r7, #4]
 80001f6:	e06e      	b.n	80002d6 <getKeyInput+0xee>
		KeyReg2[i] = KeyReg1[i];
 80001f8:	4a3b      	ldr	r2, [pc, #236]	; (80002e8 <getKeyInput+0x100>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000200:	493a      	ldr	r1, [pc, #232]	; (80002ec <getKeyInput+0x104>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 8000208:	4a39      	ldr	r2, [pc, #228]	; (80002f0 <getKeyInput+0x108>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000210:	4935      	ldr	r1, [pc, #212]	; (80002e8 <getKeyInput+0x100>)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg0[i] = Key[i];
 8000218:	4a36      	ldr	r2, [pc, #216]	; (80002f4 <getKeyInput+0x10c>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	4933      	ldr	r1, [pc, #204]	; (80002f0 <getKeyInput+0x108>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000228:	4a2f      	ldr	r2, [pc, #188]	; (80002e8 <getKeyInput+0x100>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000230:	492f      	ldr	r1, [pc, #188]	; (80002f0 <getKeyInput+0x108>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000238:	429a      	cmp	r2, r3
 800023a:	d149      	bne.n	80002d0 <getKeyInput+0xe8>
 800023c:	4a2a      	ldr	r2, [pc, #168]	; (80002e8 <getKeyInput+0x100>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000244:	4929      	ldr	r1, [pc, #164]	; (80002ec <getKeyInput+0x104>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800024c:	429a      	cmp	r2, r3
 800024e:	d13f      	bne.n	80002d0 <getKeyInput+0xe8>
			if (KeyReg2[i] != KeyReg3[i]){
 8000250:	4a26      	ldr	r2, [pc, #152]	; (80002ec <getKeyInput+0x104>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000258:	4927      	ldr	r1, [pc, #156]	; (80002f8 <getKeyInput+0x110>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000260:	429a      	cmp	r2, r3
 8000262:	d017      	beq.n	8000294 <getKeyInput+0xac>
				KeyReg3[i] = KeyReg2[i];
 8000264:	4a21      	ldr	r2, [pc, #132]	; (80002ec <getKeyInput+0x104>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800026c:	4922      	ldr	r1, [pc, #136]	; (80002f8 <getKeyInput+0x110>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if (KeyReg3[i] == PRESSED_STATE){
 8000274:	4a20      	ldr	r2, [pc, #128]	; (80002f8 <getKeyInput+0x110>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d127      	bne.n	80002d0 <getKeyInput+0xe8>
				TimeOutForKeyPress[i] = 500;
 8000280:	4a1e      	ldr	r2, [pc, #120]	; (80002fc <getKeyInput+0x114>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000288:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				subKeyProcess(i);
 800028c:	6878      	ldr	r0, [r7, #4]
 800028e:	f7ff ff9b 	bl	80001c8 <subKeyProcess>
 8000292:	e01d      	b.n	80002d0 <getKeyInput+0xe8>
				}
			}
			else{
				TimeOutForKeyPress[i] --;
 8000294:	4a19      	ldr	r2, [pc, #100]	; (80002fc <getKeyInput+0x114>)
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800029c:	1e5a      	subs	r2, r3, #1
 800029e:	4917      	ldr	r1, [pc, #92]	; (80002fc <getKeyInput+0x114>)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 80002a6:	4a15      	ldr	r2, [pc, #84]	; (80002fc <getKeyInput+0x114>)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d10e      	bne.n	80002d0 <getKeyInput+0xe8>
					TimeOutForKeyPress[i] = 500;
 80002b2:	4a12      	ldr	r2, [pc, #72]	; (80002fc <getKeyInput+0x114>)
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80002ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					if (KeyReg3[i] == PRESSED_STATE){
 80002be:	4a0e      	ldr	r2, [pc, #56]	; (80002f8 <getKeyInput+0x110>)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d102      	bne.n	80002d0 <getKeyInput+0xe8>
						subKeyProcess(i);
 80002ca:	6878      	ldr	r0, [r7, #4]
 80002cc:	f7ff ff7c 	bl	80001c8 <subKeyProcess>
	for(int i = 0; i < NUM_OF_BUTTON; i++){
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	3301      	adds	r3, #1
 80002d4:	607b      	str	r3, [r7, #4]
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2b03      	cmp	r3, #3
 80002da:	dd8d      	ble.n	80001f8 <getKeyInput+0x10>
					}
				}
			}
		}
	}
}
 80002dc:	bf00      	nop
 80002de:	bf00      	nop
 80002e0:	3708      	adds	r7, #8
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	20000010 	.word	0x20000010
 80002ec:	20000020 	.word	0x20000020
 80002f0:	20000000 	.word	0x20000000
 80002f4:	20000040 	.word	0x20000040
 80002f8:	20000030 	.word	0x20000030
 80002fc:	20000050 	.word	0x20000050

08000300 <counter>:
 */

#include "fsm_automatic.h"
#include "global.h"

void counter(){
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
		led_count[0]--;
 8000304:	4b06      	ldr	r3, [pc, #24]	; (8000320 <counter+0x20>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	3b01      	subs	r3, #1
 800030a:	4a05      	ldr	r2, [pc, #20]	; (8000320 <counter+0x20>)
 800030c:	6013      	str	r3, [r2, #0]
		led_count[1]--;
 800030e:	4b04      	ldr	r3, [pc, #16]	; (8000320 <counter+0x20>)
 8000310:	685b      	ldr	r3, [r3, #4]
 8000312:	3b01      	subs	r3, #1
 8000314:	4a02      	ldr	r2, [pc, #8]	; (8000320 <counter+0x20>)
 8000316:	6053      	str	r3, [r2, #4]
}
 8000318:	bf00      	nop
 800031a:	46bd      	mov	sp, r7
 800031c:	bc80      	pop	{r7}
 800031e:	4770      	bx	lr
 8000320:	20000078 	.word	0x20000078

08000324 <fsm_automatic_run>:
void fsm_automatic_run(){
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	switch(status){
 8000328:	4b78      	ldr	r3, [pc, #480]	; (800050c <fsm_automatic_run+0x1e8>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	2b04      	cmp	r3, #4
 800032e:	f200 80e2 	bhi.w	80004f6 <fsm_automatic_run+0x1d2>
 8000332:	a201      	add	r2, pc, #4	; (adr r2, 8000338 <fsm_automatic_run+0x14>)
 8000334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000338:	0800034d 	.word	0x0800034d
 800033c:	08000355 	.word	0x08000355
 8000340:	080003bb 	.word	0x080003bb
 8000344:	08000427 	.word	0x08000427
 8000348:	0800048b 	.word	0x0800048b
		case INIT:
			status = AUTO_RED_GREEN;
 800034c:	4b6f      	ldr	r3, [pc, #444]	; (800050c <fsm_automatic_run+0x1e8>)
 800034e:	2201      	movs	r2, #1
 8000350:	601a      	str	r2, [r3, #0]
			//time automatic
			break;
 8000352:	e0d9      	b.n	8000508 <fsm_automatic_run+0x1e4>
		case AUTO_RED_GREEN:
			traffic_automatic();
 8000354:	f000 faea 	bl	800092c <traffic_automatic>
			updateBuffer(led_count[1], led_count[0]);
 8000358:	4b6d      	ldr	r3, [pc, #436]	; (8000510 <fsm_automatic_run+0x1ec>)
 800035a:	685b      	ldr	r3, [r3, #4]
 800035c:	4a6c      	ldr	r2, [pc, #432]	; (8000510 <fsm_automatic_run+0x1ec>)
 800035e:	6812      	ldr	r2, [r2, #0]
 8000360:	4611      	mov	r1, r2
 8000362:	4618      	mov	r0, r3
 8000364:	f000 fc54 	bl	8000c10 <updateBuffer>
			scan7led();
 8000368:	f000 fd5e 	bl	8000e28 <scan7led>
			counter();
 800036c:	f7ff ffc8 	bl	8000300 <counter>
			if(isButtonPressed(1)){
 8000370:	2001      	movs	r0, #1
 8000372:	f7ff ff0f 	bl	8000194 <isButtonPressed>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d011      	beq.n	80003a0 <fsm_automatic_run+0x7c>
				status = MODE_2;
 800037c:	4b63      	ldr	r3, [pc, #396]	; (800050c <fsm_automatic_run+0x1e8>)
 800037e:	220d      	movs	r2, #13
 8000380:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000382:	f000 fa31 	bl	80007e8 <clearAllLed>
				updateBuffer(MODE_2 - 11, count[0]);
 8000386:	4b63      	ldr	r3, [pc, #396]	; (8000514 <fsm_automatic_run+0x1f0>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	4619      	mov	r1, r3
 800038c:	2002      	movs	r0, #2
 800038e:	f000 fc3f 	bl	8000c10 <updateBuffer>
				SCH_Add_Task(fsm_manual_run, 0, 500, 2);
 8000392:	2302      	movs	r3, #2
 8000394:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000398:	2100      	movs	r1, #0
 800039a:	485f      	ldr	r0, [pc, #380]	; (8000518 <fsm_automatic_run+0x1f4>)
 800039c:	f000 fd6a 	bl	8000e74 <SCH_Add_Task>
			}
			if(led_count[1] == 0){
 80003a0:	4b5b      	ldr	r3, [pc, #364]	; (8000510 <fsm_automatic_run+0x1ec>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	f040 80a8 	bne.w	80004fa <fsm_automatic_run+0x1d6>
				status = AUTO_RED_YELLOW;
 80003aa:	4b58      	ldr	r3, [pc, #352]	; (800050c <fsm_automatic_run+0x1e8>)
 80003ac:	2202      	movs	r2, #2
 80003ae:	601a      	str	r2, [r3, #0]
				led_count[1] = count[1];
 80003b0:	4b58      	ldr	r3, [pc, #352]	; (8000514 <fsm_automatic_run+0x1f0>)
 80003b2:	685b      	ldr	r3, [r3, #4]
 80003b4:	4a56      	ldr	r2, [pc, #344]	; (8000510 <fsm_automatic_run+0x1ec>)
 80003b6:	6053      	str	r3, [r2, #4]
			}
			break;
 80003b8:	e09f      	b.n	80004fa <fsm_automatic_run+0x1d6>
		case AUTO_RED_YELLOW:
			traffic_automatic();
 80003ba:	f000 fab7 	bl	800092c <traffic_automatic>
			updateBuffer(led_count[1], led_count[0]);
 80003be:	4b54      	ldr	r3, [pc, #336]	; (8000510 <fsm_automatic_run+0x1ec>)
 80003c0:	685b      	ldr	r3, [r3, #4]
 80003c2:	4a53      	ldr	r2, [pc, #332]	; (8000510 <fsm_automatic_run+0x1ec>)
 80003c4:	6812      	ldr	r2, [r2, #0]
 80003c6:	4611      	mov	r1, r2
 80003c8:	4618      	mov	r0, r3
 80003ca:	f000 fc21 	bl	8000c10 <updateBuffer>
			scan7led();
 80003ce:	f000 fd2b 	bl	8000e28 <scan7led>
			counter();
 80003d2:	f7ff ff95 	bl	8000300 <counter>
			if(isButtonPressed(1)){
 80003d6:	2001      	movs	r0, #1
 80003d8:	f7ff fedc 	bl	8000194 <isButtonPressed>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d011      	beq.n	8000406 <fsm_automatic_run+0xe2>
				status = MODE_2;
 80003e2:	4b4a      	ldr	r3, [pc, #296]	; (800050c <fsm_automatic_run+0x1e8>)
 80003e4:	220d      	movs	r2, #13
 80003e6:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80003e8:	f000 f9fe 	bl	80007e8 <clearAllLed>
				updateBuffer(MODE_2 - 11, count[0]);
 80003ec:	4b49      	ldr	r3, [pc, #292]	; (8000514 <fsm_automatic_run+0x1f0>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4619      	mov	r1, r3
 80003f2:	2002      	movs	r0, #2
 80003f4:	f000 fc0c 	bl	8000c10 <updateBuffer>
				SCH_Add_Task(fsm_manual_run, 0, 500, 2);
 80003f8:	2302      	movs	r3, #2
 80003fa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80003fe:	2100      	movs	r1, #0
 8000400:	4845      	ldr	r0, [pc, #276]	; (8000518 <fsm_automatic_run+0x1f4>)
 8000402:	f000 fd37 	bl	8000e74 <SCH_Add_Task>
			}
			if(led_count[0] == 0){
 8000406:	4b42      	ldr	r3, [pc, #264]	; (8000510 <fsm_automatic_run+0x1ec>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2b00      	cmp	r3, #0
 800040c:	d177      	bne.n	80004fe <fsm_automatic_run+0x1da>
				status = AUTO_GREEN_RED;
 800040e:	4b3f      	ldr	r3, [pc, #252]	; (800050c <fsm_automatic_run+0x1e8>)
 8000410:	2203      	movs	r2, #3
 8000412:	601a      	str	r2, [r3, #0]
				led_count[0] = count[2];
 8000414:	4b3f      	ldr	r3, [pc, #252]	; (8000514 <fsm_automatic_run+0x1f0>)
 8000416:	689b      	ldr	r3, [r3, #8]
 8000418:	4a3d      	ldr	r2, [pc, #244]	; (8000510 <fsm_automatic_run+0x1ec>)
 800041a:	6013      	str	r3, [r2, #0]
				led_count[1] = count[0];
 800041c:	4b3d      	ldr	r3, [pc, #244]	; (8000514 <fsm_automatic_run+0x1f0>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a3b      	ldr	r2, [pc, #236]	; (8000510 <fsm_automatic_run+0x1ec>)
 8000422:	6053      	str	r3, [r2, #4]
			}
			break;
 8000424:	e06b      	b.n	80004fe <fsm_automatic_run+0x1da>
		case AUTO_GREEN_RED:
			traffic_automatic();
 8000426:	f000 fa81 	bl	800092c <traffic_automatic>
			updateBuffer(led_count[1], led_count[0]);
 800042a:	4b39      	ldr	r3, [pc, #228]	; (8000510 <fsm_automatic_run+0x1ec>)
 800042c:	685b      	ldr	r3, [r3, #4]
 800042e:	4a38      	ldr	r2, [pc, #224]	; (8000510 <fsm_automatic_run+0x1ec>)
 8000430:	6812      	ldr	r2, [r2, #0]
 8000432:	4611      	mov	r1, r2
 8000434:	4618      	mov	r0, r3
 8000436:	f000 fbeb 	bl	8000c10 <updateBuffer>
			scan7led();
 800043a:	f000 fcf5 	bl	8000e28 <scan7led>
			counter();
 800043e:	f7ff ff5f 	bl	8000300 <counter>
			if(isButtonPressed(1)){
 8000442:	2001      	movs	r0, #1
 8000444:	f7ff fea6 	bl	8000194 <isButtonPressed>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d011      	beq.n	8000472 <fsm_automatic_run+0x14e>
				status = MODE_2;
 800044e:	4b2f      	ldr	r3, [pc, #188]	; (800050c <fsm_automatic_run+0x1e8>)
 8000450:	220d      	movs	r2, #13
 8000452:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000454:	f000 f9c8 	bl	80007e8 <clearAllLed>
				updateBuffer(MODE_2 - 11, count[0]);
 8000458:	4b2e      	ldr	r3, [pc, #184]	; (8000514 <fsm_automatic_run+0x1f0>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4619      	mov	r1, r3
 800045e:	2002      	movs	r0, #2
 8000460:	f000 fbd6 	bl	8000c10 <updateBuffer>
				SCH_Add_Task(fsm_manual_run, 0, 500, 2);
 8000464:	2302      	movs	r3, #2
 8000466:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800046a:	2100      	movs	r1, #0
 800046c:	482a      	ldr	r0, [pc, #168]	; (8000518 <fsm_automatic_run+0x1f4>)
 800046e:	f000 fd01 	bl	8000e74 <SCH_Add_Task>
			}
			if(led_count[0] == 0){
 8000472:	4b27      	ldr	r3, [pc, #156]	; (8000510 <fsm_automatic_run+0x1ec>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d143      	bne.n	8000502 <fsm_automatic_run+0x1de>
				status = AUTO_YELLOW_RED;
 800047a:	4b24      	ldr	r3, [pc, #144]	; (800050c <fsm_automatic_run+0x1e8>)
 800047c:	2204      	movs	r2, #4
 800047e:	601a      	str	r2, [r3, #0]
				led_count[0] = count[1];
 8000480:	4b24      	ldr	r3, [pc, #144]	; (8000514 <fsm_automatic_run+0x1f0>)
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	4a22      	ldr	r2, [pc, #136]	; (8000510 <fsm_automatic_run+0x1ec>)
 8000486:	6013      	str	r3, [r2, #0]
			}
			break;
 8000488:	e03b      	b.n	8000502 <fsm_automatic_run+0x1de>
		case AUTO_YELLOW_RED:
			traffic_automatic();
 800048a:	f000 fa4f 	bl	800092c <traffic_automatic>
			updateBuffer(led_count[1], led_count[0]);
 800048e:	4b20      	ldr	r3, [pc, #128]	; (8000510 <fsm_automatic_run+0x1ec>)
 8000490:	685b      	ldr	r3, [r3, #4]
 8000492:	4a1f      	ldr	r2, [pc, #124]	; (8000510 <fsm_automatic_run+0x1ec>)
 8000494:	6812      	ldr	r2, [r2, #0]
 8000496:	4611      	mov	r1, r2
 8000498:	4618      	mov	r0, r3
 800049a:	f000 fbb9 	bl	8000c10 <updateBuffer>
			scan7led();
 800049e:	f000 fcc3 	bl	8000e28 <scan7led>
			counter();
 80004a2:	f7ff ff2d 	bl	8000300 <counter>
			if(isButtonPressed(1)){
 80004a6:	2001      	movs	r0, #1
 80004a8:	f7ff fe74 	bl	8000194 <isButtonPressed>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d011      	beq.n	80004d6 <fsm_automatic_run+0x1b2>
				status = MODE_2;
 80004b2:	4b16      	ldr	r3, [pc, #88]	; (800050c <fsm_automatic_run+0x1e8>)
 80004b4:	220d      	movs	r2, #13
 80004b6:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80004b8:	f000 f996 	bl	80007e8 <clearAllLed>
				updateBuffer(MODE_2 - 11, count[0]);
 80004bc:	4b15      	ldr	r3, [pc, #84]	; (8000514 <fsm_automatic_run+0x1f0>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4619      	mov	r1, r3
 80004c2:	2002      	movs	r0, #2
 80004c4:	f000 fba4 	bl	8000c10 <updateBuffer>
				SCH_Add_Task(fsm_manual_run, 0, 500, 2);
 80004c8:	2302      	movs	r3, #2
 80004ca:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80004ce:	2100      	movs	r1, #0
 80004d0:	4811      	ldr	r0, [pc, #68]	; (8000518 <fsm_automatic_run+0x1f4>)
 80004d2:	f000 fccf 	bl	8000e74 <SCH_Add_Task>
			}
			if(led_count[0] == 0){
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <fsm_automatic_run+0x1ec>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d113      	bne.n	8000506 <fsm_automatic_run+0x1e2>
				status = AUTO_RED_GREEN;
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <fsm_automatic_run+0x1e8>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	601a      	str	r2, [r3, #0]
				led_count[0] = count[0];
 80004e4:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <fsm_automatic_run+0x1f0>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a09      	ldr	r2, [pc, #36]	; (8000510 <fsm_automatic_run+0x1ec>)
 80004ea:	6013      	str	r3, [r2, #0]
				led_count[1] = count[2];
 80004ec:	4b09      	ldr	r3, [pc, #36]	; (8000514 <fsm_automatic_run+0x1f0>)
 80004ee:	689b      	ldr	r3, [r3, #8]
 80004f0:	4a07      	ldr	r2, [pc, #28]	; (8000510 <fsm_automatic_run+0x1ec>)
 80004f2:	6053      	str	r3, [r2, #4]
			}
			break;
 80004f4:	e007      	b.n	8000506 <fsm_automatic_run+0x1e2>
		default:
			break;
 80004f6:	bf00      	nop
 80004f8:	e006      	b.n	8000508 <fsm_automatic_run+0x1e4>
			break;
 80004fa:	bf00      	nop
 80004fc:	e004      	b.n	8000508 <fsm_automatic_run+0x1e4>
			break;
 80004fe:	bf00      	nop
 8000500:	e002      	b.n	8000508 <fsm_automatic_run+0x1e4>
			break;
 8000502:	bf00      	nop
 8000504:	e000      	b.n	8000508 <fsm_automatic_run+0x1e4>
			break;
 8000506:	bf00      	nop
		  }
}
 8000508:	bf00      	nop
 800050a:	bd80      	pop	{r7, pc}
 800050c:	200000c8 	.word	0x200000c8
 8000510:	20000078 	.word	0x20000078
 8000514:	20000060 	.word	0x20000060
 8000518:	08000639 	.word	0x08000639

0800051c <toAutomatic>:
 *      Author: PC
 */

#include "fsm_manual.h"

void toAutomatic(){
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
		status = AUTO_RED_GREEN;
 8000520:	4b2e      	ldr	r3, [pc, #184]	; (80005dc <toAutomatic+0xc0>)
 8000522:	2201      	movs	r2, #1
 8000524:	601a      	str	r2, [r3, #0]
		clearAllLed();
 8000526:	f000 f95f 	bl	80007e8 <clearAllLed>
		while(temp_count[0] != temp_count[1] + temp_count[2]){
 800052a:	e02e      	b.n	800058a <toAutomatic+0x6e>
			if(temp_count[1] > temp_count[0] || temp_count[2] > temp_count[0]){
 800052c:	4b2c      	ldr	r3, [pc, #176]	; (80005e0 <toAutomatic+0xc4>)
 800052e:	685a      	ldr	r2, [r3, #4]
 8000530:	4b2b      	ldr	r3, [pc, #172]	; (80005e0 <toAutomatic+0xc4>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	429a      	cmp	r2, r3
 8000536:	dc05      	bgt.n	8000544 <toAutomatic+0x28>
 8000538:	4b29      	ldr	r3, [pc, #164]	; (80005e0 <toAutomatic+0xc4>)
 800053a:	689a      	ldr	r2, [r3, #8]
 800053c:	4b28      	ldr	r3, [pc, #160]	; (80005e0 <toAutomatic+0xc4>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	429a      	cmp	r2, r3
 8000542:	dd0a      	ble.n	800055a <toAutomatic+0x3e>
				temp_count[1] = 3;
 8000544:	4b26      	ldr	r3, [pc, #152]	; (80005e0 <toAutomatic+0xc4>)
 8000546:	2203      	movs	r2, #3
 8000548:	605a      	str	r2, [r3, #4]
				temp_count[0] = temp_count[1] + temp_count[2];
 800054a:	4b25      	ldr	r3, [pc, #148]	; (80005e0 <toAutomatic+0xc4>)
 800054c:	685a      	ldr	r2, [r3, #4]
 800054e:	4b24      	ldr	r3, [pc, #144]	; (80005e0 <toAutomatic+0xc4>)
 8000550:	689b      	ldr	r3, [r3, #8]
 8000552:	4413      	add	r3, r2
 8000554:	4a22      	ldr	r2, [pc, #136]	; (80005e0 <toAutomatic+0xc4>)
 8000556:	6013      	str	r3, [r2, #0]
 8000558:	e017      	b.n	800058a <toAutomatic+0x6e>
			}
			else if(temp_count[1] > temp_count[2]){
 800055a:	4b21      	ldr	r3, [pc, #132]	; (80005e0 <toAutomatic+0xc4>)
 800055c:	685a      	ldr	r2, [r3, #4]
 800055e:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <toAutomatic+0xc4>)
 8000560:	689b      	ldr	r3, [r3, #8]
 8000562:	429a      	cmp	r2, r3
 8000564:	dd0a      	ble.n	800057c <toAutomatic+0x60>
				temp_count[1] = 3;
 8000566:	4b1e      	ldr	r3, [pc, #120]	; (80005e0 <toAutomatic+0xc4>)
 8000568:	2203      	movs	r2, #3
 800056a:	605a      	str	r2, [r3, #4]
				temp_count[2] = temp_count[0] - temp_count[1];
 800056c:	4b1c      	ldr	r3, [pc, #112]	; (80005e0 <toAutomatic+0xc4>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b1b      	ldr	r3, [pc, #108]	; (80005e0 <toAutomatic+0xc4>)
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	1ad3      	subs	r3, r2, r3
 8000576:	4a1a      	ldr	r2, [pc, #104]	; (80005e0 <toAutomatic+0xc4>)
 8000578:	6093      	str	r3, [r2, #8]
 800057a:	e006      	b.n	800058a <toAutomatic+0x6e>
			}
			else {
				temp_count[2] = temp_count[0] - temp_count[1];
 800057c:	4b18      	ldr	r3, [pc, #96]	; (80005e0 <toAutomatic+0xc4>)
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <toAutomatic+0xc4>)
 8000582:	685b      	ldr	r3, [r3, #4]
 8000584:	1ad3      	subs	r3, r2, r3
 8000586:	4a16      	ldr	r2, [pc, #88]	; (80005e0 <toAutomatic+0xc4>)
 8000588:	6093      	str	r3, [r2, #8]
		while(temp_count[0] != temp_count[1] + temp_count[2]){
 800058a:	4b15      	ldr	r3, [pc, #84]	; (80005e0 <toAutomatic+0xc4>)
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <toAutomatic+0xc4>)
 8000590:	6859      	ldr	r1, [r3, #4]
 8000592:	4b13      	ldr	r3, [pc, #76]	; (80005e0 <toAutomatic+0xc4>)
 8000594:	689b      	ldr	r3, [r3, #8]
 8000596:	440b      	add	r3, r1
 8000598:	429a      	cmp	r2, r3
 800059a:	d1c7      	bne.n	800052c <toAutomatic+0x10>
			}
		}
		count[0] = temp_count[0];
 800059c:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <toAutomatic+0xc4>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a10      	ldr	r2, [pc, #64]	; (80005e4 <toAutomatic+0xc8>)
 80005a2:	6013      	str	r3, [r2, #0]
		count[1] = temp_count[1];
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <toAutomatic+0xc4>)
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	4a0e      	ldr	r2, [pc, #56]	; (80005e4 <toAutomatic+0xc8>)
 80005aa:	6053      	str	r3, [r2, #4]
		count[2] = temp_count[2];
 80005ac:	4b0c      	ldr	r3, [pc, #48]	; (80005e0 <toAutomatic+0xc4>)
 80005ae:	689b      	ldr	r3, [r3, #8]
 80005b0:	4a0c      	ldr	r2, [pc, #48]	; (80005e4 <toAutomatic+0xc8>)
 80005b2:	6093      	str	r3, [r2, #8]
		led_count[0] = count[0];
 80005b4:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <toAutomatic+0xc8>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a0b      	ldr	r2, [pc, #44]	; (80005e8 <toAutomatic+0xcc>)
 80005ba:	6013      	str	r3, [r2, #0]
		led_count[1] = count[2];
 80005bc:	4b09      	ldr	r3, [pc, #36]	; (80005e4 <toAutomatic+0xc8>)
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <toAutomatic+0xcc>)
 80005c2:	6053      	str	r3, [r2, #4]
		SCH_Delete_Task(2);
 80005c4:	2002      	movs	r0, #2
 80005c6:	f000 fdf7 	bl	80011b8 <SCH_Delete_Task>
		SCH_Add_Task(fsm_automatic_run, 0, 1000, 1);
 80005ca:	2301      	movs	r3, #1
 80005cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005d0:	2100      	movs	r1, #0
 80005d2:	4806      	ldr	r0, [pc, #24]	; (80005ec <toAutomatic+0xd0>)
 80005d4:	f000 fc4e 	bl	8000e74 <SCH_Add_Task>
}
 80005d8:	bf00      	nop
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	200000c8 	.word	0x200000c8
 80005e0:	2000006c 	.word	0x2000006c
 80005e4:	20000060 	.word	0x20000060
 80005e8:	20000078 	.word	0x20000078
 80005ec:	08000325 	.word	0x08000325

080005f0 <toggleLed>:
void toggleLed(){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	switch(status){
 80005f4:	4b0e      	ldr	r3, [pc, #56]	; (8000630 <toggleLed+0x40>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2b0f      	cmp	r3, #15
 80005fa:	d010      	beq.n	800061e <toggleLed+0x2e>
 80005fc:	2b0f      	cmp	r3, #15
 80005fe:	dc13      	bgt.n	8000628 <toggleLed+0x38>
 8000600:	2b0d      	cmp	r3, #13
 8000602:	d002      	beq.n	800060a <toggleLed+0x1a>
 8000604:	2b0e      	cmp	r3, #14
 8000606:	d005      	beq.n	8000614 <toggleLed+0x24>
			break;
		case MODE_4:
			HAL_GPIO_TogglePin(GPIOB, LED2_Pin | LED5_Pin);
			break;
		default:
			break;
 8000608:	e00e      	b.n	8000628 <toggleLed+0x38>
			HAL_GPIO_TogglePin(GPIOB, LED1_Pin | LED4_Pin);
 800060a:	2109      	movs	r1, #9
 800060c:	4809      	ldr	r0, [pc, #36]	; (8000634 <toggleLed+0x44>)
 800060e:	f001 fa40 	bl	8001a92 <HAL_GPIO_TogglePin>
			break;
 8000612:	e00a      	b.n	800062a <toggleLed+0x3a>
			HAL_GPIO_TogglePin(GPIOB, LED3_Pin | LED6_Pin);
 8000614:	2124      	movs	r1, #36	; 0x24
 8000616:	4807      	ldr	r0, [pc, #28]	; (8000634 <toggleLed+0x44>)
 8000618:	f001 fa3b 	bl	8001a92 <HAL_GPIO_TogglePin>
			break;
 800061c:	e005      	b.n	800062a <toggleLed+0x3a>
			HAL_GPIO_TogglePin(GPIOB, LED2_Pin | LED5_Pin);
 800061e:	2112      	movs	r1, #18
 8000620:	4804      	ldr	r0, [pc, #16]	; (8000634 <toggleLed+0x44>)
 8000622:	f001 fa36 	bl	8001a92 <HAL_GPIO_TogglePin>
			break;
 8000626:	e000      	b.n	800062a <toggleLed+0x3a>
			break;
 8000628:	bf00      	nop
	}
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	200000c8 	.word	0x200000c8
 8000634:	40010c00 	.word	0x40010c00

08000638 <fsm_manual_run>:
void fsm_manual_run(){
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	switch(status){
 800063c:	4b61      	ldr	r3, [pc, #388]	; (80007c4 <fsm_manual_run+0x18c>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b0f      	cmp	r3, #15
 8000642:	f000 8084 	beq.w	800074e <fsm_manual_run+0x116>
 8000646:	2b0f      	cmp	r3, #15
 8000648:	f300 80b2 	bgt.w	80007b0 <fsm_manual_run+0x178>
 800064c:	2b0d      	cmp	r3, #13
 800064e:	d002      	beq.n	8000656 <fsm_manual_run+0x1e>
 8000650:	2b0e      	cmp	r3, #14
 8000652:	d03e      	beq.n	80006d2 <fsm_manual_run+0x9a>
			else if(isButtonPressed(3)){
				count[2] = temp_count[2];
			}
			break;
		default:
			break;
 8000654:	e0ac      	b.n	80007b0 <fsm_manual_run+0x178>
			scan7led();
 8000656:	f000 fbe7 	bl	8000e28 <scan7led>
			toggleLed();
 800065a:	f7ff ffc9 	bl	80005f0 <toggleLed>
			if(isButtonPressed(1)){
 800065e:	2001      	movs	r0, #1
 8000660:	f7ff fd98 	bl	8000194 <isButtonPressed>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d00f      	beq.n	800068a <fsm_manual_run+0x52>
				status = MODE_3;
 800066a:	4b56      	ldr	r3, [pc, #344]	; (80007c4 <fsm_manual_run+0x18c>)
 800066c:	220e      	movs	r2, #14
 800066e:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000670:	f000 f8ba 	bl	80007e8 <clearAllLed>
				updateBuffer(MODE_3 - 11, temp_count[1]);
 8000674:	4b54      	ldr	r3, [pc, #336]	; (80007c8 <fsm_manual_run+0x190>)
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	4619      	mov	r1, r3
 800067a:	2003      	movs	r0, #3
 800067c:	f000 fac8 	bl	8000c10 <updateBuffer>
				count[0] = temp_count[0];
 8000680:	4b51      	ldr	r3, [pc, #324]	; (80007c8 <fsm_manual_run+0x190>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a51      	ldr	r2, [pc, #324]	; (80007cc <fsm_manual_run+0x194>)
 8000686:	6013      	str	r3, [r2, #0]
			break;
 8000688:	e094      	b.n	80007b4 <fsm_manual_run+0x17c>
			else if(isButtonPressed(2)){
 800068a:	2002      	movs	r0, #2
 800068c:	f7ff fd82 	bl	8000194 <isButtonPressed>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d012      	beq.n	80006bc <fsm_manual_run+0x84>
				temp_count[0]++;
 8000696:	4b4c      	ldr	r3, [pc, #304]	; (80007c8 <fsm_manual_run+0x190>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	3301      	adds	r3, #1
 800069c:	4a4a      	ldr	r2, [pc, #296]	; (80007c8 <fsm_manual_run+0x190>)
 800069e:	6013      	str	r3, [r2, #0]
				if(temp_count[0] > 99)
 80006a0:	4b49      	ldr	r3, [pc, #292]	; (80007c8 <fsm_manual_run+0x190>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b63      	cmp	r3, #99	; 0x63
 80006a6:	dd02      	ble.n	80006ae <fsm_manual_run+0x76>
					temp_count[0] = 1;
 80006a8:	4b47      	ldr	r3, [pc, #284]	; (80007c8 <fsm_manual_run+0x190>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	601a      	str	r2, [r3, #0]
				updateBuffer(MODE_2 - 11, temp_count[0]);
 80006ae:	4b46      	ldr	r3, [pc, #280]	; (80007c8 <fsm_manual_run+0x190>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4619      	mov	r1, r3
 80006b4:	2002      	movs	r0, #2
 80006b6:	f000 faab 	bl	8000c10 <updateBuffer>
			break;
 80006ba:	e07b      	b.n	80007b4 <fsm_manual_run+0x17c>
			else if(isButtonPressed(3)){
 80006bc:	2003      	movs	r0, #3
 80006be:	f7ff fd69 	bl	8000194 <isButtonPressed>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d075      	beq.n	80007b4 <fsm_manual_run+0x17c>
				count[0] = temp_count[0];
 80006c8:	4b3f      	ldr	r3, [pc, #252]	; (80007c8 <fsm_manual_run+0x190>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a3f      	ldr	r2, [pc, #252]	; (80007cc <fsm_manual_run+0x194>)
 80006ce:	6013      	str	r3, [r2, #0]
			break;
 80006d0:	e070      	b.n	80007b4 <fsm_manual_run+0x17c>
			scan7led();
 80006d2:	f000 fba9 	bl	8000e28 <scan7led>
			toggleLed();
 80006d6:	f7ff ff8b 	bl	80005f0 <toggleLed>
			if(isButtonPressed(1)){
 80006da:	2001      	movs	r0, #1
 80006dc:	f7ff fd5a 	bl	8000194 <isButtonPressed>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d00f      	beq.n	8000706 <fsm_manual_run+0xce>
				status = MODE_4;
 80006e6:	4b37      	ldr	r3, [pc, #220]	; (80007c4 <fsm_manual_run+0x18c>)
 80006e8:	220f      	movs	r2, #15
 80006ea:	601a      	str	r2, [r3, #0]
				clearAllLed();
 80006ec:	f000 f87c 	bl	80007e8 <clearAllLed>
				updateBuffer(MODE_4 - 11, temp_count[2]);
 80006f0:	4b35      	ldr	r3, [pc, #212]	; (80007c8 <fsm_manual_run+0x190>)
 80006f2:	689b      	ldr	r3, [r3, #8]
 80006f4:	4619      	mov	r1, r3
 80006f6:	2004      	movs	r0, #4
 80006f8:	f000 fa8a 	bl	8000c10 <updateBuffer>
				count[1] = temp_count[1];
 80006fc:	4b32      	ldr	r3, [pc, #200]	; (80007c8 <fsm_manual_run+0x190>)
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	4a32      	ldr	r2, [pc, #200]	; (80007cc <fsm_manual_run+0x194>)
 8000702:	6053      	str	r3, [r2, #4]
			break;
 8000704:	e058      	b.n	80007b8 <fsm_manual_run+0x180>
			else if(isButtonPressed(2)){
 8000706:	2002      	movs	r0, #2
 8000708:	f7ff fd44 	bl	8000194 <isButtonPressed>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d012      	beq.n	8000738 <fsm_manual_run+0x100>
				temp_count[1]++;
 8000712:	4b2d      	ldr	r3, [pc, #180]	; (80007c8 <fsm_manual_run+0x190>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	3301      	adds	r3, #1
 8000718:	4a2b      	ldr	r2, [pc, #172]	; (80007c8 <fsm_manual_run+0x190>)
 800071a:	6053      	str	r3, [r2, #4]
				if(temp_count[1] > 99)
 800071c:	4b2a      	ldr	r3, [pc, #168]	; (80007c8 <fsm_manual_run+0x190>)
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	2b63      	cmp	r3, #99	; 0x63
 8000722:	dd02      	ble.n	800072a <fsm_manual_run+0xf2>
					temp_count[1] = 1;
 8000724:	4b28      	ldr	r3, [pc, #160]	; (80007c8 <fsm_manual_run+0x190>)
 8000726:	2201      	movs	r2, #1
 8000728:	605a      	str	r2, [r3, #4]
				updateBuffer(MODE_3 - 11, temp_count[1]);
 800072a:	4b27      	ldr	r3, [pc, #156]	; (80007c8 <fsm_manual_run+0x190>)
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	4619      	mov	r1, r3
 8000730:	2003      	movs	r0, #3
 8000732:	f000 fa6d 	bl	8000c10 <updateBuffer>
			break;
 8000736:	e03f      	b.n	80007b8 <fsm_manual_run+0x180>
			else if(isButtonPressed(3)){
 8000738:	2003      	movs	r0, #3
 800073a:	f7ff fd2b 	bl	8000194 <isButtonPressed>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d039      	beq.n	80007b8 <fsm_manual_run+0x180>
				count[1] = temp_count[1];
 8000744:	4b20      	ldr	r3, [pc, #128]	; (80007c8 <fsm_manual_run+0x190>)
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	4a20      	ldr	r2, [pc, #128]	; (80007cc <fsm_manual_run+0x194>)
 800074a:	6053      	str	r3, [r2, #4]
			break;
 800074c:	e034      	b.n	80007b8 <fsm_manual_run+0x180>
			scan7led();
 800074e:	f000 fb6b 	bl	8000e28 <scan7led>
			toggleLed();
 8000752:	f7ff ff4d 	bl	80005f0 <toggleLed>
			if(isButtonPressed(1)){
 8000756:	2001      	movs	r0, #1
 8000758:	f7ff fd1c 	bl	8000194 <isButtonPressed>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d002      	beq.n	8000768 <fsm_manual_run+0x130>
				toAutomatic();//so sanh dieu kien va cap nhat gia tri
 8000762:	f7ff fedb 	bl	800051c <toAutomatic>
			break;
 8000766:	e029      	b.n	80007bc <fsm_manual_run+0x184>
			else if(isButtonPressed(2)){
 8000768:	2002      	movs	r0, #2
 800076a:	f7ff fd13 	bl	8000194 <isButtonPressed>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d012      	beq.n	800079a <fsm_manual_run+0x162>
				temp_count[2]++;
 8000774:	4b14      	ldr	r3, [pc, #80]	; (80007c8 <fsm_manual_run+0x190>)
 8000776:	689b      	ldr	r3, [r3, #8]
 8000778:	3301      	adds	r3, #1
 800077a:	4a13      	ldr	r2, [pc, #76]	; (80007c8 <fsm_manual_run+0x190>)
 800077c:	6093      	str	r3, [r2, #8]
				if(temp_count[2] > 99)
 800077e:	4b12      	ldr	r3, [pc, #72]	; (80007c8 <fsm_manual_run+0x190>)
 8000780:	689b      	ldr	r3, [r3, #8]
 8000782:	2b63      	cmp	r3, #99	; 0x63
 8000784:	dd02      	ble.n	800078c <fsm_manual_run+0x154>
					temp_count[2] = 1;
 8000786:	4b10      	ldr	r3, [pc, #64]	; (80007c8 <fsm_manual_run+0x190>)
 8000788:	2201      	movs	r2, #1
 800078a:	609a      	str	r2, [r3, #8]
				updateBuffer(MODE_4 - 11, temp_count[2]);
 800078c:	4b0e      	ldr	r3, [pc, #56]	; (80007c8 <fsm_manual_run+0x190>)
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	4619      	mov	r1, r3
 8000792:	2004      	movs	r0, #4
 8000794:	f000 fa3c 	bl	8000c10 <updateBuffer>
			break;
 8000798:	e010      	b.n	80007bc <fsm_manual_run+0x184>
			else if(isButtonPressed(3)){
 800079a:	2003      	movs	r0, #3
 800079c:	f7ff fcfa 	bl	8000194 <isButtonPressed>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d00a      	beq.n	80007bc <fsm_manual_run+0x184>
				count[2] = temp_count[2];
 80007a6:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <fsm_manual_run+0x190>)
 80007a8:	689b      	ldr	r3, [r3, #8]
 80007aa:	4a08      	ldr	r2, [pc, #32]	; (80007cc <fsm_manual_run+0x194>)
 80007ac:	6093      	str	r3, [r2, #8]
			break;
 80007ae:	e005      	b.n	80007bc <fsm_manual_run+0x184>
			break;
 80007b0:	bf00      	nop
 80007b2:	e004      	b.n	80007be <fsm_manual_run+0x186>
			break;
 80007b4:	bf00      	nop
 80007b6:	e002      	b.n	80007be <fsm_manual_run+0x186>
			break;
 80007b8:	bf00      	nop
 80007ba:	e000      	b.n	80007be <fsm_manual_run+0x186>
			break;
 80007bc:	bf00      	nop
	}
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	200000c8 	.word	0x200000c8
 80007c8:	2000006c 	.word	0x2000006c
 80007cc:	20000060 	.word	0x20000060

080007d0 <blinky>:
int led_count[2] = {5, 3};
const uint8_t MAX_LED = 4;
uint8_t index_led = 0;
int led_buffer[4] = {3, 2, 5, 5};

void blinky(){
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80007d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007d8:	4802      	ldr	r0, [pc, #8]	; (80007e4 <blinky+0x14>)
 80007da:	f001 f95a 	bl	8001a92 <HAL_GPIO_TogglePin>
}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40010800 	.word	0x40010800

080007e8 <clearAllLed>:
 */

#include "led_traffic.h"


void clearAllLed(){
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, LED1_Pin | LED2_Pin | LED3_Pin
 80007ec:	2200      	movs	r2, #0
 80007ee:	213f      	movs	r1, #63	; 0x3f
 80007f0:	4802      	ldr	r0, [pc, #8]	; (80007fc <clearAllLed+0x14>)
 80007f2:	f001 f936 	bl	8001a62 <HAL_GPIO_WritePin>
			| LED4_Pin | LED5_Pin | LED6_Pin, 0);
}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40010c00 	.word	0x40010c00

08000800 <red_on>:

//automatic
//red on top and bottom is 1
//red on left and right is 2
void red_on(int index){
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
	switch (index){
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2b01      	cmp	r3, #1
 800080c:	d003      	beq.n	8000816 <red_on+0x16>
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2b02      	cmp	r3, #2
 8000812:	d010      	beq.n	8000836 <red_on+0x36>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, 0);

		break;
	default:
		break;
 8000814:	e01f      	b.n	8000856 <red_on+0x56>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000816:	2201      	movs	r2, #1
 8000818:	2101      	movs	r1, #1
 800081a:	4811      	ldr	r0, [pc, #68]	; (8000860 <red_on+0x60>)
 800081c:	f001 f921 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000820:	2200      	movs	r2, #0
 8000822:	2102      	movs	r1, #2
 8000824:	480e      	ldr	r0, [pc, #56]	; (8000860 <red_on+0x60>)
 8000826:	f001 f91c 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 800082a:	2200      	movs	r2, #0
 800082c:	2104      	movs	r1, #4
 800082e:	480c      	ldr	r0, [pc, #48]	; (8000860 <red_on+0x60>)
 8000830:	f001 f917 	bl	8001a62 <HAL_GPIO_WritePin>
		break;
 8000834:	e00f      	b.n	8000856 <red_on+0x56>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 1);
 8000836:	2201      	movs	r2, #1
 8000838:	2108      	movs	r1, #8
 800083a:	4809      	ldr	r0, [pc, #36]	; (8000860 <red_on+0x60>)
 800083c:	f001 f911 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
 8000840:	2200      	movs	r2, #0
 8000842:	2110      	movs	r1, #16
 8000844:	4806      	ldr	r0, [pc, #24]	; (8000860 <red_on+0x60>)
 8000846:	f001 f90c 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	2120      	movs	r1, #32
 800084e:	4804      	ldr	r0, [pc, #16]	; (8000860 <red_on+0x60>)
 8000850:	f001 f907 	bl	8001a62 <HAL_GPIO_WritePin>
		break;
 8000854:	bf00      	nop
	}
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40010c00 	.word	0x40010c00

08000864 <green_on>:
//
void green_on(int index){
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	switch (index){
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d003      	beq.n	800087a <green_on+0x16>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2b02      	cmp	r3, #2
 8000876:	d010      	beq.n	800089a <green_on+0x36>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 1);
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, 0);
		break;
	default:
		break;
 8000878:	e01f      	b.n	80008ba <green_on+0x56>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2101      	movs	r1, #1
 800087e:	4811      	ldr	r0, [pc, #68]	; (80008c4 <green_on+0x60>)
 8000880:	f001 f8ef 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000884:	2201      	movs	r2, #1
 8000886:	2102      	movs	r1, #2
 8000888:	480e      	ldr	r0, [pc, #56]	; (80008c4 <green_on+0x60>)
 800088a:	f001 f8ea 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 800088e:	2200      	movs	r2, #0
 8000890:	2104      	movs	r1, #4
 8000892:	480c      	ldr	r0, [pc, #48]	; (80008c4 <green_on+0x60>)
 8000894:	f001 f8e5 	bl	8001a62 <HAL_GPIO_WritePin>
		break;
 8000898:	e00f      	b.n	80008ba <green_on+0x56>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2108      	movs	r1, #8
 800089e:	4809      	ldr	r0, [pc, #36]	; (80008c4 <green_on+0x60>)
 80008a0:	f001 f8df 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 1);
 80008a4:	2201      	movs	r2, #1
 80008a6:	2110      	movs	r1, #16
 80008a8:	4806      	ldr	r0, [pc, #24]	; (80008c4 <green_on+0x60>)
 80008aa:	f001 f8da 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2120      	movs	r1, #32
 80008b2:	4804      	ldr	r0, [pc, #16]	; (80008c4 <green_on+0x60>)
 80008b4:	f001 f8d5 	bl	8001a62 <HAL_GPIO_WritePin>
		break;
 80008b8:	bf00      	nop
	}
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40010c00 	.word	0x40010c00

080008c8 <yellow_on>:
//
void yellow_on(int index){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
	switch (index){
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d003      	beq.n	80008de <yellow_on+0x16>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2b02      	cmp	r3, #2
 80008da:	d010      	beq.n	80008fe <yellow_on+0x36>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, 1);
		break;
	default:
		break;
 80008dc:	e01f      	b.n	800091e <yellow_on+0x56>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 80008de:	2200      	movs	r2, #0
 80008e0:	2101      	movs	r1, #1
 80008e2:	4811      	ldr	r0, [pc, #68]	; (8000928 <yellow_on+0x60>)
 80008e4:	f001 f8bd 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 80008e8:	2200      	movs	r2, #0
 80008ea:	2102      	movs	r1, #2
 80008ec:	480e      	ldr	r0, [pc, #56]	; (8000928 <yellow_on+0x60>)
 80008ee:	f001 f8b8 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 80008f2:	2201      	movs	r2, #1
 80008f4:	2104      	movs	r1, #4
 80008f6:	480c      	ldr	r0, [pc, #48]	; (8000928 <yellow_on+0x60>)
 80008f8:	f001 f8b3 	bl	8001a62 <HAL_GPIO_WritePin>
		break;
 80008fc:	e00f      	b.n	800091e <yellow_on+0x56>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 80008fe:	2200      	movs	r2, #0
 8000900:	2108      	movs	r1, #8
 8000902:	4809      	ldr	r0, [pc, #36]	; (8000928 <yellow_on+0x60>)
 8000904:	f001 f8ad 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
 8000908:	2200      	movs	r2, #0
 800090a:	2110      	movs	r1, #16
 800090c:	4806      	ldr	r0, [pc, #24]	; (8000928 <yellow_on+0x60>)
 800090e:	f001 f8a8 	bl	8001a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, 1);
 8000912:	2201      	movs	r2, #1
 8000914:	2120      	movs	r1, #32
 8000916:	4804      	ldr	r0, [pc, #16]	; (8000928 <yellow_on+0x60>)
 8000918:	f001 f8a3 	bl	8001a62 <HAL_GPIO_WritePin>
		break;
 800091c:	bf00      	nop
	}
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40010c00 	.word	0x40010c00

0800092c <traffic_automatic>:
void traffic_automatic(){
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	switch(status){
 8000930:	4b17      	ldr	r3, [pc, #92]	; (8000990 <traffic_automatic+0x64>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	3b01      	subs	r3, #1
 8000936:	2b03      	cmp	r3, #3
 8000938:	d826      	bhi.n	8000988 <traffic_automatic+0x5c>
 800093a:	a201      	add	r2, pc, #4	; (adr r2, 8000940 <traffic_automatic+0x14>)
 800093c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000940:	08000951 	.word	0x08000951
 8000944:	0800095f 	.word	0x0800095f
 8000948:	0800096d 	.word	0x0800096d
 800094c:	0800097b 	.word	0x0800097b
	case AUTO_RED_GREEN://led_red is horizontal, led_green is vertical
		red_on(1);
 8000950:	2001      	movs	r0, #1
 8000952:	f7ff ff55 	bl	8000800 <red_on>
		green_on(2);
 8000956:	2002      	movs	r0, #2
 8000958:	f7ff ff84 	bl	8000864 <green_on>
		break;
 800095c:	e015      	b.n	800098a <traffic_automatic+0x5e>
	case AUTO_RED_YELLOW:
		red_on(1);
 800095e:	2001      	movs	r0, #1
 8000960:	f7ff ff4e 	bl	8000800 <red_on>
		yellow_on(2);
 8000964:	2002      	movs	r0, #2
 8000966:	f7ff ffaf 	bl	80008c8 <yellow_on>

		break;
 800096a:	e00e      	b.n	800098a <traffic_automatic+0x5e>
	case AUTO_GREEN_RED:
		green_on(1);
 800096c:	2001      	movs	r0, #1
 800096e:	f7ff ff79 	bl	8000864 <green_on>
		red_on(2);
 8000972:	2002      	movs	r0, #2
 8000974:	f7ff ff44 	bl	8000800 <red_on>

		break;
 8000978:	e007      	b.n	800098a <traffic_automatic+0x5e>
	case AUTO_YELLOW_RED:
		yellow_on(1);
 800097a:	2001      	movs	r0, #1
 800097c:	f7ff ffa4 	bl	80008c8 <yellow_on>
		red_on(2);
 8000980:	2002      	movs	r0, #2
 8000982:	f7ff ff3d 	bl	8000800 <red_on>

		break;
 8000986:	e000      	b.n	800098a <traffic_automatic+0x5e>
	default:
		break;
 8000988:	bf00      	nop
	}
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	200000c8 	.word	0x200000c8

08000994 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000998:	f000 fd62 	bl	8001460 <HAL_Init>

  /* USER CODE BEGIN Init */
  SCH_Init();
 800099c:	f000 fa50 	bl	8000e40 <SCH_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a0:	f000 f82c 	bl	80009fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 80009a4:	f000 f866 	bl	8000a74 <MX_TIM2_Init>
  MX_GPIO_Init();
 80009a8:	f000 f8b0 	bl	8000b0c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 80009ac:	480e      	ldr	r0, [pc, #56]	; (80009e8 <main+0x54>)
 80009ae:	f001 fcb5 	bl	800231c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(fsm_automatic_run, 100, 100, 1);//time automatic
 80009b2:	2301      	movs	r3, #1
 80009b4:	2264      	movs	r2, #100	; 0x64
 80009b6:	2164      	movs	r1, #100	; 0x64
 80009b8:	480c      	ldr	r0, [pc, #48]	; (80009ec <main+0x58>)
 80009ba:	f000 fa5b 	bl	8000e74 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 50, 0, 2);//time manual
 80009be:	2302      	movs	r3, #2
 80009c0:	2200      	movs	r2, #0
 80009c2:	2132      	movs	r1, #50	; 0x32
 80009c4:	480a      	ldr	r0, [pc, #40]	; (80009f0 <main+0x5c>)
 80009c6:	f000 fa55 	bl	8000e74 <SCH_Add_Task>
  SCH_Add_Task(scan7led, 25, 25, 3);//scan led 7 segment
 80009ca:	2303      	movs	r3, #3
 80009cc:	2219      	movs	r2, #25
 80009ce:	2119      	movs	r1, #25
 80009d0:	4808      	ldr	r0, [pc, #32]	; (80009f4 <main+0x60>)
 80009d2:	f000 fa4f 	bl	8000e74 <SCH_Add_Task>
  SCH_Add_Task(blinky, 50, 50, 4);//toggle led0
 80009d6:	2304      	movs	r3, #4
 80009d8:	2232      	movs	r2, #50	; 0x32
 80009da:	2132      	movs	r1, #50	; 0x32
 80009dc:	4806      	ldr	r0, [pc, #24]	; (80009f8 <main+0x64>)
 80009de:	f000 fa49 	bl	8000e74 <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispatch_Tasks();
 80009e2:	f000 fb75 	bl	80010d0 <SCH_Dispatch_Tasks>
 80009e6:	e7fc      	b.n	80009e2 <main+0x4e>
 80009e8:	200000d0 	.word	0x200000d0
 80009ec:	08000325 	.word	0x08000325
 80009f0:	08000639 	.word	0x08000639
 80009f4:	08000e29 	.word	0x08000e29
 80009f8:	080007d1 	.word	0x080007d1

080009fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b090      	sub	sp, #64	; 0x40
 8000a00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a02:	f107 0318 	add.w	r3, r7, #24
 8000a06:	2228      	movs	r2, #40	; 0x28
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f002 f836 	bl	8002a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a22:	2301      	movs	r3, #1
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a26:	2310      	movs	r3, #16
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a2e:	f107 0318 	add.w	r3, r7, #24
 8000a32:	4618      	mov	r0, r3
 8000a34:	f001 f846 	bl	8001ac4 <HAL_RCC_OscConfig>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000a3e:	f000 f8e1 	bl	8000c04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a42:	230f      	movs	r3, #15
 8000a44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a46:	2300      	movs	r3, #0
 8000a48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f001 fab2 	bl	8001fc4 <HAL_RCC_ClockConfig>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a66:	f000 f8cd 	bl	8000c04 <Error_Handler>
  }
}
 8000a6a:	bf00      	nop
 8000a6c:	3740      	adds	r7, #64	; 0x40
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a7a:	f107 0308 	add.w	r3, r7, #8
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a88:	463b      	mov	r3, r7
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a90:	4b1d      	ldr	r3, [pc, #116]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000a92:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000a98:	4b1b      	ldr	r3, [pc, #108]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000a9a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000a9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa0:	4b19      	ldr	r3, [pc, #100]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000aa6:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000aa8:	2209      	movs	r2, #9
 8000aaa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aac:	4b16      	ldr	r3, [pc, #88]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab2:	4b15      	ldr	r3, [pc, #84]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ab8:	4813      	ldr	r0, [pc, #76]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000aba:	f001 fbdf 	bl	800227c <HAL_TIM_Base_Init>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ac4:	f000 f89e 	bl	8000c04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000acc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ace:	f107 0308 	add.w	r3, r7, #8
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	480c      	ldr	r0, [pc, #48]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000ad6:	f001 fd5d 	bl	8002594 <HAL_TIM_ConfigClockSource>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ae0:	f000 f890 	bl	8000c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000aec:	463b      	mov	r3, r7
 8000aee:	4619      	mov	r1, r3
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <MX_TIM2_Init+0x94>)
 8000af2:	f001 ff35 	bl	8002960 <HAL_TIMEx_MasterConfigSynchronization>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000afc:	f000 f882 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b00:	bf00      	nop
 8000b02:	3718      	adds	r7, #24
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	200000d0 	.word	0x200000d0

08000b0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b12:	f107 0310 	add.w	r3, r7, #16
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
 8000b1e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b20:	4b2e      	ldr	r3, [pc, #184]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	4a2d      	ldr	r2, [pc, #180]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b26:	f043 0310 	orr.w	r3, r3, #16
 8000b2a:	6193      	str	r3, [r2, #24]
 8000b2c:	4b2b      	ldr	r3, [pc, #172]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b2e:	699b      	ldr	r3, [r3, #24]
 8000b30:	f003 0310 	and.w	r3, r3, #16
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b38:	4b28      	ldr	r3, [pc, #160]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	4a27      	ldr	r2, [pc, #156]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b3e:	f043 0304 	orr.w	r3, r3, #4
 8000b42:	6193      	str	r3, [r2, #24]
 8000b44:	4b25      	ldr	r3, [pc, #148]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b50:	4b22      	ldr	r3, [pc, #136]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	4a21      	ldr	r2, [pc, #132]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b56:	f043 0308 	orr.w	r3, r3, #8
 8000b5a:	6193      	str	r3, [r2, #24]
 8000b5c:	4b1f      	ldr	r3, [pc, #124]	; (8000bdc <MX_GPIO_Init+0xd0>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	f003 0308 	and.w	r3, r3, #8
 8000b64:	607b      	str	r3, [r7, #4]
 8000b66:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f643 71fc 	movw	r1, #16380	; 0x3ffc
 8000b6e:	481c      	ldr	r0, [pc, #112]	; (8000be0 <MX_GPIO_Init+0xd4>)
 8000b70:	f000 ff77 	bl	8001a62 <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|LED0_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8000b74:	2200      	movs	r2, #0
 8000b76:	213f      	movs	r1, #63	; 0x3f
 8000b78:	481a      	ldr	r0, [pc, #104]	; (8000be4 <MX_GPIO_Init+0xd8>)
 8000b7a:	f000 ff72 	bl	8001a62 <HAL_GPIO_WritePin>
                          |LED5_Pin|LED6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 8000b7e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000b82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b84:	2300      	movs	r3, #0
 8000b86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b8c:	f107 0310 	add.w	r3, r7, #16
 8000b90:	4619      	mov	r1, r3
 8000b92:	4815      	ldr	r0, [pc, #84]	; (8000be8 <MX_GPIO_Init+0xdc>)
 8000b94:	f000 fdd4 	bl	8001740 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin LED0_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000b98:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 8000b9c:	613b      	str	r3, [r7, #16]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|LED0_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000baa:	f107 0310 	add.w	r3, r7, #16
 8000bae:	4619      	mov	r1, r3
 8000bb0:	480b      	ldr	r0, [pc, #44]	; (8000be0 <MX_GPIO_Init+0xd4>)
 8000bb2:	f000 fdc5 	bl	8001740 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin
                           LED5_Pin LED6_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8000bb6:	233f      	movs	r3, #63	; 0x3f
 8000bb8:	613b      	str	r3, [r7, #16]
                          |LED5_Pin|LED6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc6:	f107 0310 	add.w	r3, r7, #16
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <MX_GPIO_Init+0xd8>)
 8000bce:	f000 fdb7 	bl	8001740 <HAL_GPIO_Init>

}
 8000bd2:	bf00      	nop
 8000bd4:	3720      	adds	r7, #32
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40010800 	.word	0x40010800
 8000be4:	40010c00 	.word	0x40010c00
 8000be8:	40011000 	.word	0x40011000

08000bec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
//	timerRun();
	getKeyInput();
 8000bf4:	f7ff faf8 	bl	80001e8 <getKeyInput>
	SCH_Update();
 8000bf8:	f000 fa42 	bl	8001080 <SCH_Update>
}
 8000bfc:	bf00      	nop
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c08:	b672      	cpsid	i
}
 8000c0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <Error_Handler+0x8>
	...

08000c10 <updateBuffer>:
 *  Created on: Oct 28, 2024
 *      Author: PC
 */
#include "scan7led.h"

void updateBuffer(int time1, int time2){
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
	led_buffer[0]=time1/10;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4a18      	ldr	r2, [pc, #96]	; (8000c80 <updateBuffer+0x70>)
 8000c1e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c22:	1092      	asrs	r2, r2, #2
 8000c24:	17db      	asrs	r3, r3, #31
 8000c26:	1ad3      	subs	r3, r2, r3
 8000c28:	4a16      	ldr	r2, [pc, #88]	; (8000c84 <updateBuffer+0x74>)
 8000c2a:	6013      	str	r3, [r2, #0]
	led_buffer[1]=time1%10;
 8000c2c:	6879      	ldr	r1, [r7, #4]
 8000c2e:	4b14      	ldr	r3, [pc, #80]	; (8000c80 <updateBuffer+0x70>)
 8000c30:	fb83 2301 	smull	r2, r3, r3, r1
 8000c34:	109a      	asrs	r2, r3, #2
 8000c36:	17cb      	asrs	r3, r1, #31
 8000c38:	1ad2      	subs	r2, r2, r3
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	4413      	add	r3, r2
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	1aca      	subs	r2, r1, r3
 8000c44:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <updateBuffer+0x74>)
 8000c46:	605a      	str	r2, [r3, #4]
	led_buffer[2]=time2/10;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	4a0d      	ldr	r2, [pc, #52]	; (8000c80 <updateBuffer+0x70>)
 8000c4c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c50:	1092      	asrs	r2, r2, #2
 8000c52:	17db      	asrs	r3, r3, #31
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	4a0b      	ldr	r2, [pc, #44]	; (8000c84 <updateBuffer+0x74>)
 8000c58:	6093      	str	r3, [r2, #8]
	led_buffer[3]=time2%10;
 8000c5a:	6839      	ldr	r1, [r7, #0]
 8000c5c:	4b08      	ldr	r3, [pc, #32]	; (8000c80 <updateBuffer+0x70>)
 8000c5e:	fb83 2301 	smull	r2, r3, r3, r1
 8000c62:	109a      	asrs	r2, r3, #2
 8000c64:	17cb      	asrs	r3, r1, #31
 8000c66:	1ad2      	subs	r2, r2, r3
 8000c68:	4613      	mov	r3, r2
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4413      	add	r3, r2
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	1aca      	subs	r2, r1, r3
 8000c72:	4b04      	ldr	r3, [pc, #16]	; (8000c84 <updateBuffer+0x74>)
 8000c74:	60da      	str	r2, [r3, #12]
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr
 8000c80:	66666667 	.word	0x66666667
 8000c84:	20000080 	.word	0x20000080

08000c88 <displayDigit>:
    0b01111000, // 7: Seg0, Seg1, Seg2
    0b00000000, // 8: Seg0, Seg1, Seg2, Seg3, Seg4, Seg5, Seg6
    0b00010000  // 9: Seg0, Seg1, Seg2, Seg3, Seg5, Seg6
};
// ham thuc hien led 7 doan
void displayDigit(uint8_t digit) {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, (segDigits[digit] & 0x01) ? 1 : 0);
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	4a2e      	ldr	r2, [pc, #184]	; (8000d50 <displayDigit+0xc8>)
 8000c96:	5cd3      	ldrb	r3, [r2, r3]
 8000c98:	f003 0301 	and.w	r3, r3, #1
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	2104      	movs	r1, #4
 8000ca2:	482c      	ldr	r0, [pc, #176]	; (8000d54 <displayDigit+0xcc>)
 8000ca4:	f000 fedd 	bl	8001a62 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, (segDigits[digit] & 0x02) ? 1 : 0);
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	4a29      	ldr	r2, [pc, #164]	; (8000d50 <displayDigit+0xc8>)
 8000cac:	5cd3      	ldrb	r3, [r2, r3]
 8000cae:	105b      	asrs	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	461a      	mov	r2, r3
 8000cba:	2108      	movs	r1, #8
 8000cbc:	4825      	ldr	r0, [pc, #148]	; (8000d54 <displayDigit+0xcc>)
 8000cbe:	f000 fed0 	bl	8001a62 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, (segDigits[digit] & 0x04) ? 1 : 0);
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	4a22      	ldr	r2, [pc, #136]	; (8000d50 <displayDigit+0xc8>)
 8000cc6:	5cd3      	ldrb	r3, [r2, r3]
 8000cc8:	109b      	asrs	r3, r3, #2
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	f003 0301 	and.w	r3, r3, #1
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	2110      	movs	r1, #16
 8000cd6:	481f      	ldr	r0, [pc, #124]	; (8000d54 <displayDigit+0xcc>)
 8000cd8:	f000 fec3 	bl	8001a62 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, (segDigits[digit] & 0x08) ? 1 : 0);
 8000cdc:	79fb      	ldrb	r3, [r7, #7]
 8000cde:	4a1c      	ldr	r2, [pc, #112]	; (8000d50 <displayDigit+0xc8>)
 8000ce0:	5cd3      	ldrb	r3, [r2, r3]
 8000ce2:	10db      	asrs	r3, r3, #3
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	461a      	mov	r2, r3
 8000cee:	2120      	movs	r1, #32
 8000cf0:	4818      	ldr	r0, [pc, #96]	; (8000d54 <displayDigit+0xcc>)
 8000cf2:	f000 feb6 	bl	8001a62 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, (segDigits[digit] & 0x10) ? 1 : 0);
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	4a15      	ldr	r2, [pc, #84]	; (8000d50 <displayDigit+0xc8>)
 8000cfa:	5cd3      	ldrb	r3, [r2, r3]
 8000cfc:	111b      	asrs	r3, r3, #4
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	f003 0301 	and.w	r3, r3, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	461a      	mov	r2, r3
 8000d08:	2140      	movs	r1, #64	; 0x40
 8000d0a:	4812      	ldr	r0, [pc, #72]	; (8000d54 <displayDigit+0xcc>)
 8000d0c:	f000 fea9 	bl	8001a62 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, (segDigits[digit] & 0x20) ? 1 : 0);
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	4a0f      	ldr	r2, [pc, #60]	; (8000d50 <displayDigit+0xc8>)
 8000d14:	5cd3      	ldrb	r3, [r2, r3]
 8000d16:	115b      	asrs	r3, r3, #5
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	461a      	mov	r2, r3
 8000d22:	2180      	movs	r1, #128	; 0x80
 8000d24:	480b      	ldr	r0, [pc, #44]	; (8000d54 <displayDigit+0xcc>)
 8000d26:	f000 fe9c 	bl	8001a62 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, (segDigits[digit] & 0x40) ? 1 : 0);
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	4a08      	ldr	r2, [pc, #32]	; (8000d50 <displayDigit+0xc8>)
 8000d2e:	5cd3      	ldrb	r3, [r2, r3]
 8000d30:	119b      	asrs	r3, r3, #6
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	f003 0301 	and.w	r3, r3, #1
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d40:	4804      	ldr	r0, [pc, #16]	; (8000d54 <displayDigit+0xcc>)
 8000d42:	f000 fe8e 	bl	8001a62 <HAL_GPIO_WritePin>
}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	08002aa8 	.word	0x08002aa8
 8000d54:	40010800 	.word	0x40010800

08000d58 <update7SEG>:
void update7SEG(int index) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, 1);
 8000d60:	2201      	movs	r2, #1
 8000d62:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 8000d66:	482c      	ldr	r0, [pc, #176]	; (8000e18 <update7SEG+0xc0>)
 8000d68:	f000 fe7b 	bl	8001a62 <HAL_GPIO_WritePin>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d83e      	bhi.n	8000df0 <update7SEG+0x98>
 8000d72:	a201      	add	r2, pc, #4	; (adr r2, 8000d78 <update7SEG+0x20>)
 8000d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d78:	08000d89 	.word	0x08000d89
 8000d7c:	08000da3 	.word	0x08000da3
 8000d80:	08000dbd 	.word	0x08000dbd
 8000d84:	08000dd7 	.word	0x08000dd7
	switch (index) {
		case 0:
			//Display the first 7SEG with led_buffer [0]
			HAL_GPIO_WritePin(GPIOA, EN0_Pin, 0);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d8e:	4822      	ldr	r0, [pc, #136]	; (8000e18 <update7SEG+0xc0>)
 8000d90:	f000 fe67 	bl	8001a62 <HAL_GPIO_WritePin>
			displayDigit(led_buffer[0]);
 8000d94:	4b21      	ldr	r3, [pc, #132]	; (8000e1c <update7SEG+0xc4>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff ff74 	bl	8000c88 <displayDigit>
			break;
 8000da0:	e027      	b.n	8000df2 <update7SEG+0x9a>
		case 1:
			//Display the second 7SEG with led_buffer [1]
			HAL_GPIO_WritePin(GPIOA, EN1_Pin, 0);
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000da8:	481b      	ldr	r0, [pc, #108]	; (8000e18 <update7SEG+0xc0>)
 8000daa:	f000 fe5a 	bl	8001a62 <HAL_GPIO_WritePin>
			displayDigit(led_buffer[1]);
 8000dae:	4b1b      	ldr	r3, [pc, #108]	; (8000e1c <update7SEG+0xc4>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff ff67 	bl	8000c88 <displayDigit>
			break;
 8000dba:	e01a      	b.n	8000df2 <update7SEG+0x9a>
		case 2:
			//Display the third 7SEG with led_buffer [2]
			HAL_GPIO_WritePin(GPIOA, EN2_Pin, 0);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dc2:	4815      	ldr	r0, [pc, #84]	; (8000e18 <update7SEG+0xc0>)
 8000dc4:	f000 fe4d 	bl	8001a62 <HAL_GPIO_WritePin>
			displayDigit(led_buffer[2]);
 8000dc8:	4b14      	ldr	r3, [pc, #80]	; (8000e1c <update7SEG+0xc4>)
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff ff5a 	bl	8000c88 <displayDigit>
			break;
 8000dd4:	e00d      	b.n	8000df2 <update7SEG+0x9a>
		case 3:
			//Display the forth 7SEG with led_buffer [3]
			HAL_GPIO_WritePin(GPIOA, EN3_Pin, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ddc:	480e      	ldr	r0, [pc, #56]	; (8000e18 <update7SEG+0xc0>)
 8000dde:	f000 fe40 	bl	8001a62 <HAL_GPIO_WritePin>
			displayDigit(led_buffer[3]);
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <update7SEG+0xc4>)
 8000de4:	68db      	ldr	r3, [r3, #12]
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ff4d 	bl	8000c88 <displayDigit>
			break;
 8000dee:	e000      	b.n	8000df2 <update7SEG+0x9a>
		default:
			break;
 8000df0:	bf00      	nop
	}

	index_led++;
 8000df2:	4b0b      	ldr	r3, [pc, #44]	; (8000e20 <update7SEG+0xc8>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	3301      	adds	r3, #1
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <update7SEG+0xc8>)
 8000dfc:	701a      	strb	r2, [r3, #0]
	if(index_led >= MAX_LED){
 8000dfe:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <update7SEG+0xc8>)
 8000e00:	781a      	ldrb	r2, [r3, #0]
 8000e02:	4b08      	ldr	r3, [pc, #32]	; (8000e24 <update7SEG+0xcc>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d302      	bcc.n	8000e10 <update7SEG+0xb8>
		index_led = 0;
 8000e0a:	4b05      	ldr	r3, [pc, #20]	; (8000e20 <update7SEG+0xc8>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	701a      	strb	r2, [r3, #0]
	}
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40010800 	.word	0x40010800
 8000e1c:	20000080 	.word	0x20000080
 8000e20:	200000cc 	.word	0x200000cc
 8000e24:	08002aa4 	.word	0x08002aa4

08000e28 <scan7led>:
void scan7led(){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
		update7SEG(index_led);
 8000e2c:	4b03      	ldr	r3, [pc, #12]	; (8000e3c <scan7led+0x14>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff ff91 	bl	8000d58 <update7SEG>
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000cc 	.word	0x200000cc

08000e40 <SCH_Init>:
#include "scheduler.h"

sTasks SCH_tasks_G[SCH_MAX_TASKS];
uint8_t numTask = 0;

void SCH_Init(void){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < SCH_MAX_TASKS; i++){
 8000e46:	2300      	movs	r3, #0
 8000e48:	71fb      	strb	r3, [r7, #7]
 8000e4a:	e006      	b.n	8000e5a <SCH_Init+0x1a>
		SCH_Delete(i);
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 f976 	bl	8001140 <SCH_Delete>
	for(uint8_t i = 0; i < SCH_MAX_TASKS; i++){
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	3301      	adds	r3, #1
 8000e58:	71fb      	strb	r3, [r7, #7]
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	2b13      	cmp	r3, #19
 8000e5e:	d9f5      	bls.n	8000e4c <SCH_Init+0xc>
	}
	numTask = 0;
 8000e60:	4b03      	ldr	r3, [pc, #12]	; (8000e70 <SCH_Init+0x30>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	701a      	strb	r2, [r3, #0]
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	200000cd 	.word	0x200000cd

08000e74 <SCH_Add_Task>:
// modifing
void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY,
						uint32_t PERIOD, uint8_t TaskID){
 8000e74:	b4b0      	push	{r4, r5, r7}
 8000e76:	b08b      	sub	sp, #44	; 0x2c
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
 8000e80:	70fb      	strb	r3, [r7, #3]
	if(numTask >= SCH_MAX_TASKS) return;
 8000e82:	4b7c      	ldr	r3, [pc, #496]	; (8001074 <SCH_Add_Task+0x200>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b13      	cmp	r3, #19
 8000e88:	f200 80ed 	bhi.w	8001066 <SCH_Add_Task+0x1f2>

	if(numTask == 0){
 8000e8c:	4b79      	ldr	r3, [pc, #484]	; (8001074 <SCH_Add_Task+0x200>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d119      	bne.n	8000ec8 <SCH_Add_Task+0x54>
		SCH_tasks_G[0].pTask = pFunction;
 8000e94:	4a78      	ldr	r2, [pc, #480]	; (8001078 <SCH_Add_Task+0x204>)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	6013      	str	r3, [r2, #0]
	    SCH_tasks_G[0].Delay = DELAY / 10;
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	4a77      	ldr	r2, [pc, #476]	; (800107c <SCH_Add_Task+0x208>)
 8000e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000ea2:	08db      	lsrs	r3, r3, #3
 8000ea4:	4a74      	ldr	r2, [pc, #464]	; (8001078 <SCH_Add_Task+0x204>)
 8000ea6:	6053      	str	r3, [r2, #4]
	    SCH_tasks_G[0].Period = PERIOD;
 8000ea8:	4a73      	ldr	r2, [pc, #460]	; (8001078 <SCH_Add_Task+0x204>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6093      	str	r3, [r2, #8]
	    SCH_tasks_G[0].RunMe = 0;
 8000eae:	4b72      	ldr	r3, [pc, #456]	; (8001078 <SCH_Add_Task+0x204>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	731a      	strb	r2, [r3, #12]
	    SCH_tasks_G[0].TaskID = TaskID;
 8000eb4:	78fb      	ldrb	r3, [r7, #3]
 8000eb6:	4a70      	ldr	r2, [pc, #448]	; (8001078 <SCH_Add_Task+0x204>)
 8000eb8:	6113      	str	r3, [r2, #16]
	    numTask++;
 8000eba:	4b6e      	ldr	r3, [pc, #440]	; (8001074 <SCH_Add_Task+0x200>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4b6c      	ldr	r3, [pc, #432]	; (8001074 <SCH_Add_Task+0x200>)
 8000ec4:	701a      	strb	r2, [r3, #0]
	    return;
 8000ec6:	e0d1      	b.n	800106c <SCH_Add_Task+0x1f8>
	}
	uint8_t idAdd = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t remaining_delay = DELAY / 10;
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	4a6a      	ldr	r2, [pc, #424]	; (800107c <SCH_Add_Task+0x208>)
 8000ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ed6:	08db      	lsrs	r3, r3, #3
 8000ed8:	623b      	str	r3, [r7, #32]
	uint32_t total = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]

	for(int i = 0; i < SCH_MAX_TASKS; i++){
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61bb      	str	r3, [r7, #24]
 8000ee2:	e032      	b.n	8000f4a <SCH_Add_Task+0xd6>
		if(SCH_tasks_G[i].pTask){
 8000ee4:	4964      	ldr	r1, [pc, #400]	; (8001078 <SCH_Add_Task+0x204>)
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	4413      	add	r3, r2
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	440b      	add	r3, r1
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d021      	beq.n	8000f3c <SCH_Add_Task+0xc8>
			total += SCH_tasks_G[i].Delay;
 8000ef8:	495f      	ldr	r1, [pc, #380]	; (8001078 <SCH_Add_Task+0x204>)
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4613      	mov	r3, r2
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	4413      	add	r3, r2
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	440b      	add	r3, r1
 8000f06:	3304      	adds	r3, #4
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	69fa      	ldr	r2, [r7, #28]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	61fb      	str	r3, [r7, #28]
//			}
//			else{
//				idAdd = i;
//				break;
//			}
			if (total > remaining_delay) {
 8000f10:	69fa      	ldr	r2, [r7, #28]
 8000f12:	6a3b      	ldr	r3, [r7, #32]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d915      	bls.n	8000f44 <SCH_Add_Task+0xd0>
				idAdd = i;
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				remaining_delay -= (total - SCH_tasks_G[i].Delay);
 8000f1e:	4956      	ldr	r1, [pc, #344]	; (8001078 <SCH_Add_Task+0x204>)
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4613      	mov	r3, r2
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	4413      	add	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	440b      	add	r3, r1
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	6a3a      	ldr	r2, [r7, #32]
 8000f36:	4413      	add	r3, r2
 8000f38:	623b      	str	r3, [r7, #32]
				break;
 8000f3a:	e009      	b.n	8000f50 <SCH_Add_Task+0xdc>
			}
		}
		else{
			idAdd = i;
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000f42:	e005      	b.n	8000f50 <SCH_Add_Task+0xdc>
	for(int i = 0; i < SCH_MAX_TASKS; i++){
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	3301      	adds	r3, #1
 8000f48:	61bb      	str	r3, [r7, #24]
 8000f4a:	69bb      	ldr	r3, [r7, #24]
 8000f4c:	2b13      	cmp	r3, #19
 8000f4e:	ddc9      	ble.n	8000ee4 <SCH_Add_Task+0x70>
		}
	}

	if(idAdd >= SCH_MAX_TASKS) return;
 8000f50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f54:	2b13      	cmp	r3, #19
 8000f56:	f200 8088 	bhi.w	800106a <SCH_Add_Task+0x1f6>
	for(int i = numTask; i > idAdd; i--){
 8000f5a:	4b46      	ldr	r3, [pc, #280]	; (8001074 <SCH_Add_Task+0x200>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	617b      	str	r3, [r7, #20]
 8000f60:	e017      	b.n	8000f92 <SCH_Add_Task+0x11e>
		SCH_tasks_G[i] = SCH_tasks_G[i - 1];
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	1e5a      	subs	r2, r3, #1
 8000f66:	4844      	ldr	r0, [pc, #272]	; (8001078 <SCH_Add_Task+0x204>)
 8000f68:	6979      	ldr	r1, [r7, #20]
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	440b      	add	r3, r1
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	4418      	add	r0, r3
 8000f74:	4940      	ldr	r1, [pc, #256]	; (8001078 <SCH_Add_Task+0x204>)
 8000f76:	4613      	mov	r3, r2
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	4413      	add	r3, r2
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	440b      	add	r3, r1
 8000f80:	4604      	mov	r4, r0
 8000f82:	461d      	mov	r5, r3
 8000f84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f88:	682b      	ldr	r3, [r5, #0]
 8000f8a:	6023      	str	r3, [r4, #0]
	for(int i = numTask; i > idAdd; i--){
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	617b      	str	r3, [r7, #20]
 8000f92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f96:	697a      	ldr	r2, [r7, #20]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	dce2      	bgt.n	8000f62 <SCH_Add_Task+0xee>
	}

	SCH_tasks_G[idAdd].pTask = pFunction;
 8000f9c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000fa0:	4935      	ldr	r1, [pc, #212]	; (8001078 <SCH_Add_Task+0x204>)
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	440b      	add	r3, r1
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[idAdd].Delay = remaining_delay;
 8000fb0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000fb4:	4930      	ldr	r1, [pc, #192]	; (8001078 <SCH_Add_Task+0x204>)
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	6a3a      	ldr	r2, [r7, #32]
 8000fc4:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[idAdd].Period = PERIOD;
 8000fc6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000fca:	492b      	ldr	r1, [pc, #172]	; (8001078 <SCH_Add_Task+0x204>)
 8000fcc:	4613      	mov	r3, r2
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	4413      	add	r3, r2
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	440b      	add	r3, r1
 8000fd6:	3308      	adds	r3, #8
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[idAdd].RunMe = 0;
 8000fdc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000fe0:	4925      	ldr	r1, [pc, #148]	; (8001078 <SCH_Add_Task+0x204>)
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	4413      	add	r3, r2
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	440b      	add	r3, r1
 8000fec:	330c      	adds	r3, #12
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
    SCH_tasks_G[idAdd].TaskID = TaskID;
 8000ff2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000ff6:	78f9      	ldrb	r1, [r7, #3]
 8000ff8:	481f      	ldr	r0, [pc, #124]	; (8001078 <SCH_Add_Task+0x204>)
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	4413      	add	r3, r2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	4403      	add	r3, r0
 8001004:	3310      	adds	r3, #16
 8001006:	6019      	str	r1, [r3, #0]

    if (idAdd + 1 < SCH_MAX_TASKS && SCH_tasks_G[idAdd + 1].pTask) {
 8001008:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800100c:	2b12      	cmp	r3, #18
 800100e:	d823      	bhi.n	8001058 <SCH_Add_Task+0x1e4>
 8001010:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001014:	1c5a      	adds	r2, r3, #1
 8001016:	4918      	ldr	r1, [pc, #96]	; (8001078 <SCH_Add_Task+0x204>)
 8001018:	4613      	mov	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	4413      	add	r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	440b      	add	r3, r1
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d017      	beq.n	8001058 <SCH_Add_Task+0x1e4>

            SCH_tasks_G[idAdd + 1].Delay -= remaining_delay; // Ch tr remaining_delay
 8001028:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800102c:	1c5a      	adds	r2, r3, #1
 800102e:	4912      	ldr	r1, [pc, #72]	; (8001078 <SCH_Add_Task+0x204>)
 8001030:	4613      	mov	r3, r2
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	4413      	add	r3, r2
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	440b      	add	r3, r1
 800103a:	3304      	adds	r3, #4
 800103c:	6819      	ldr	r1, [r3, #0]
 800103e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001042:	1c5a      	adds	r2, r3, #1
 8001044:	6a3b      	ldr	r3, [r7, #32]
 8001046:	1ac9      	subs	r1, r1, r3
 8001048:	480b      	ldr	r0, [pc, #44]	; (8001078 <SCH_Add_Task+0x204>)
 800104a:	4613      	mov	r3, r2
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	4403      	add	r3, r0
 8001054:	3304      	adds	r3, #4
 8001056:	6019      	str	r1, [r3, #0]
        }

    numTask++;
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <SCH_Add_Task+0x200>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	3301      	adds	r3, #1
 800105e:	b2da      	uxtb	r2, r3
 8001060:	4b04      	ldr	r3, [pc, #16]	; (8001074 <SCH_Add_Task+0x200>)
 8001062:	701a      	strb	r2, [r3, #0]
 8001064:	e002      	b.n	800106c <SCH_Add_Task+0x1f8>
	if(numTask >= SCH_MAX_TASKS) return;
 8001066:	bf00      	nop
 8001068:	e000      	b.n	800106c <SCH_Add_Task+0x1f8>
	if(idAdd >= SCH_MAX_TASKS) return;
 800106a:	bf00      	nop
}
 800106c:	372c      	adds	r7, #44	; 0x2c
 800106e:	46bd      	mov	sp, r7
 8001070:	bcb0      	pop	{r4, r5, r7}
 8001072:	4770      	bx	lr
 8001074:	200000cd 	.word	0x200000cd
 8001078:	20000118 	.word	0x20000118
 800107c:	cccccccd 	.word	0xcccccccd

08001080 <SCH_Update>:
void SCH_Update(void){
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
	if(numTask == 0) return;
 8001084:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <SCH_Update+0x48>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d018      	beq.n	80010be <SCH_Update+0x3e>
	if(SCH_tasks_G[0].pTask) {
 800108c:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <SCH_Update+0x4c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d015      	beq.n	80010c0 <SCH_Update+0x40>
		if(SCH_tasks_G[0].Delay == 0){
 8001094:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <SCH_Update+0x4c>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d106      	bne.n	80010aa <SCH_Update+0x2a>
			SCH_tasks_G[0].RunMe++;
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <SCH_Update+0x4c>)
 800109e:	7b1b      	ldrb	r3, [r3, #12]
 80010a0:	3301      	adds	r3, #1
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	4b09      	ldr	r3, [pc, #36]	; (80010cc <SCH_Update+0x4c>)
 80010a6:	731a      	strb	r2, [r3, #12]
 80010a8:	e00a      	b.n	80010c0 <SCH_Update+0x40>
//			if(SCH_tasks_G[0].Period){
//
//				SCH_tasks_G[0].Delay = SCH_tasks_G[0].Period;
//			}
		}
		else if(SCH_tasks_G[0].Delay > 0) SCH_tasks_G[0].Delay--;
 80010aa:	4b08      	ldr	r3, [pc, #32]	; (80010cc <SCH_Update+0x4c>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d006      	beq.n	80010c0 <SCH_Update+0x40>
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <SCH_Update+0x4c>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	4a04      	ldr	r2, [pc, #16]	; (80010cc <SCH_Update+0x4c>)
 80010ba:	6053      	str	r3, [r2, #4]
 80010bc:	e000      	b.n	80010c0 <SCH_Update+0x40>
	if(numTask == 0) return;
 80010be:	bf00      	nop
	}
}
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	200000cd 	.word	0x200000cd
 80010cc:	20000118 	.word	0x20000118

080010d0 <SCH_Dispatch_Tasks>:
void SCH_Dispatch_Tasks(void){
 80010d0:	b5b0      	push	{r4, r5, r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
	if(numTask == 0) return;
 80010d6:	4b18      	ldr	r3, [pc, #96]	; (8001138 <SCH_Dispatch_Tasks+0x68>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d028      	beq.n	8001130 <SCH_Dispatch_Tasks+0x60>
	if(SCH_tasks_G[0].pTask)
 80010de:	4b17      	ldr	r3, [pc, #92]	; (800113c <SCH_Dispatch_Tasks+0x6c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d025      	beq.n	8001132 <SCH_Dispatch_Tasks+0x62>
	{
		if(SCH_tasks_G[0].RunMe > 0)
 80010e6:	4b15      	ldr	r3, [pc, #84]	; (800113c <SCH_Dispatch_Tasks+0x6c>)
 80010e8:	7b1b      	ldrb	r3, [r3, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d021      	beq.n	8001132 <SCH_Dispatch_Tasks+0x62>
		{
			SCH_tasks_G[0].RunMe--;
 80010ee:	4b13      	ldr	r3, [pc, #76]	; (800113c <SCH_Dispatch_Tasks+0x6c>)
 80010f0:	7b1b      	ldrb	r3, [r3, #12]
 80010f2:	3b01      	subs	r3, #1
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4b11      	ldr	r3, [pc, #68]	; (800113c <SCH_Dispatch_Tasks+0x6c>)
 80010f8:	731a      	strb	r2, [r3, #12]
			(*SCH_tasks_G[0].pTask)();
 80010fa:	4b10      	ldr	r3, [pc, #64]	; (800113c <SCH_Dispatch_Tasks+0x6c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4798      	blx	r3
			if(SCH_tasks_G[0].Period != 0)
 8001100:	4b0e      	ldr	r3, [pc, #56]	; (800113c <SCH_Dispatch_Tasks+0x6c>)
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d014      	beq.n	8001132 <SCH_Dispatch_Tasks+0x62>
			{
				sTasks tempTask = SCH_tasks_G[0];
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <SCH_Dispatch_Tasks+0x6c>)
 800110a:	1d3c      	adds	r4, r7, #4
 800110c:	461d      	mov	r5, r3
 800110e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001110:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001112:	682b      	ldr	r3, [r5, #0]
 8001114:	6023      	str	r3, [r4, #0]
				SCH_Delete_Task(SCH_tasks_G[0].TaskID);
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <SCH_Dispatch_Tasks+0x6c>)
 8001118:	691b      	ldr	r3, [r3, #16]
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f84c 	bl	80011b8 <SCH_Delete_Task>
				SCH_Add_Task(tempTask.pTask, tempTask.Period,
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	68f9      	ldr	r1, [r7, #12]
 8001124:	68fa      	ldr	r2, [r7, #12]
					         tempTask.Period, tempTask.TaskID);
 8001126:	697b      	ldr	r3, [r7, #20]
				SCH_Add_Task(tempTask.pTask, tempTask.Period,
 8001128:	b2db      	uxtb	r3, r3
 800112a:	f7ff fea3 	bl	8000e74 <SCH_Add_Task>
 800112e:	e000      	b.n	8001132 <SCH_Dispatch_Tasks+0x62>
	if(numTask == 0) return;
 8001130:	bf00      	nop
			}
//			SCH_Delete_Task(SCH_tasks_G[0].TaskID);
		}
	}
}
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bdb0      	pop	{r4, r5, r7, pc}
 8001138:	200000cd 	.word	0x200000cd
 800113c:	20000118 	.word	0x20000118

08001140 <SCH_Delete>:
void SCH_Delete(uint32_t TASK_INDEX){
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	SCH_tasks_G[TASK_INDEX].pTask = 0x0000 ;
 8001148:	491a      	ldr	r1, [pc, #104]	; (80011b4 <SCH_Delete+0x74>)
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	4613      	mov	r3, r2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	440b      	add	r3, r1
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].Delay = 0;
 800115a:	4916      	ldr	r1, [pc, #88]	; (80011b4 <SCH_Delete+0x74>)
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	4613      	mov	r3, r2
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	4413      	add	r3, r2
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	440b      	add	r3, r1
 8001168:	3304      	adds	r3, #4
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].Period = 0;
 800116e:	4911      	ldr	r1, [pc, #68]	; (80011b4 <SCH_Delete+0x74>)
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	4613      	mov	r3, r2
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	4413      	add	r3, r2
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	440b      	add	r3, r1
 800117c:	3308      	adds	r3, #8
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].RunMe = 0;
 8001182:	490c      	ldr	r1, [pc, #48]	; (80011b4 <SCH_Delete+0x74>)
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	4613      	mov	r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4413      	add	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	440b      	add	r3, r1
 8001190:	330c      	adds	r3, #12
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].TaskID = 0;
 8001196:	4907      	ldr	r1, [pc, #28]	; (80011b4 <SCH_Delete+0x74>)
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	4613      	mov	r3, r2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	4413      	add	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	440b      	add	r3, r1
 80011a4:	3310      	adds	r3, #16
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
}
 80011aa:	bf00      	nop
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr
 80011b4:	20000118 	.word	0x20000118

080011b8 <SCH_Delete_Task>:
void SCH_Delete_Task(uint32_t id){
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	if(numTask == 0){
 80011c0:	4b4b      	ldr	r3, [pc, #300]	; (80012f0 <SCH_Delete_Task+0x138>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f000 808f 	beq.w	80012e8 <SCH_Delete_Task+0x130>
		return;
	}
	int i = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
	for(; i < numTask; i++){
 80011ce:	e00e      	b.n	80011ee <SCH_Delete_Task+0x36>
		if(id == SCH_tasks_G[i].TaskID){
 80011d0:	4948      	ldr	r1, [pc, #288]	; (80012f4 <SCH_Delete_Task+0x13c>)
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	4613      	mov	r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	440b      	add	r3, r1
 80011de:	3310      	adds	r3, #16
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d009      	beq.n	80011fc <SCH_Delete_Task+0x44>
	for(; i < numTask; i++){
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	3301      	adds	r3, #1
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	4b40      	ldr	r3, [pc, #256]	; (80012f0 <SCH_Delete_Task+0x138>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	4293      	cmp	r3, r2
 80011f8:	dbea      	blt.n	80011d0 <SCH_Delete_Task+0x18>
 80011fa:	e062      	b.n	80012c2 <SCH_Delete_Task+0x10a>
			break;
 80011fc:	bf00      	nop
		}
	}
	for (; i < numTask - 1; i++){
 80011fe:	e060      	b.n	80012c2 <SCH_Delete_Task+0x10a>
		SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	1c5a      	adds	r2, r3, #1
 8001204:	493b      	ldr	r1, [pc, #236]	; (80012f4 <SCH_Delete_Task+0x13c>)
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	6819      	ldr	r1, [r3, #0]
 8001212:	4838      	ldr	r0, [pc, #224]	; (80012f4 <SCH_Delete_Task+0x13c>)
 8001214:	68fa      	ldr	r2, [r7, #12]
 8001216:	4613      	mov	r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4413      	add	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4403      	add	r3, r0
 8001220:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Delay = SCH_tasks_G[i + 1].Delay;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	1c5a      	adds	r2, r3, #1
 8001226:	4933      	ldr	r1, [pc, #204]	; (80012f4 <SCH_Delete_Task+0x13c>)
 8001228:	4613      	mov	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	440b      	add	r3, r1
 8001232:	3304      	adds	r3, #4
 8001234:	6819      	ldr	r1, [r3, #0]
 8001236:	482f      	ldr	r0, [pc, #188]	; (80012f4 <SCH_Delete_Task+0x13c>)
 8001238:	68fa      	ldr	r2, [r7, #12]
 800123a:	4613      	mov	r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	4403      	add	r3, r0
 8001244:	3304      	adds	r3, #4
 8001246:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Period = SCH_tasks_G[i + 1].Period;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	4929      	ldr	r1, [pc, #164]	; (80012f4 <SCH_Delete_Task+0x13c>)
 800124e:	4613      	mov	r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4413      	add	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	440b      	add	r3, r1
 8001258:	3308      	adds	r3, #8
 800125a:	6819      	ldr	r1, [r3, #0]
 800125c:	4825      	ldr	r0, [pc, #148]	; (80012f4 <SCH_Delete_Task+0x13c>)
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	4613      	mov	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	4403      	add	r3, r0
 800126a:	3308      	adds	r3, #8
 800126c:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].RunMe = SCH_tasks_G[i + 1].RunMe;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	1c5a      	adds	r2, r3, #1
 8001272:	4920      	ldr	r1, [pc, #128]	; (80012f4 <SCH_Delete_Task+0x13c>)
 8001274:	4613      	mov	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4413      	add	r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	440b      	add	r3, r1
 800127e:	330c      	adds	r3, #12
 8001280:	7818      	ldrb	r0, [r3, #0]
 8001282:	491c      	ldr	r1, [pc, #112]	; (80012f4 <SCH_Delete_Task+0x13c>)
 8001284:	68fa      	ldr	r2, [r7, #12]
 8001286:	4613      	mov	r3, r2
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	4413      	add	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	440b      	add	r3, r1
 8001290:	330c      	adds	r3, #12
 8001292:	4602      	mov	r2, r0
 8001294:	701a      	strb	r2, [r3, #0]
		SCH_tasks_G[i].TaskID = SCH_tasks_G[i + 1].TaskID;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	1c5a      	adds	r2, r3, #1
 800129a:	4916      	ldr	r1, [pc, #88]	; (80012f4 <SCH_Delete_Task+0x13c>)
 800129c:	4613      	mov	r3, r2
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	4413      	add	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	440b      	add	r3, r1
 80012a6:	3310      	adds	r3, #16
 80012a8:	6819      	ldr	r1, [r3, #0]
 80012aa:	4812      	ldr	r0, [pc, #72]	; (80012f4 <SCH_Delete_Task+0x13c>)
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	4613      	mov	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4403      	add	r3, r0
 80012b8:	3310      	adds	r3, #16
 80012ba:	6019      	str	r1, [r3, #0]
	for (; i < numTask - 1; i++){
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	3301      	adds	r3, #1
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <SCH_Delete_Task+0x138>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	3b01      	subs	r3, #1
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	db98      	blt.n	8001200 <SCH_Delete_Task+0x48>

	}
	SCH_Delete(numTask - 1);
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <SCH_Delete_Task+0x138>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff33 	bl	8001140 <SCH_Delete>
	numTask--;
 80012da:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <SCH_Delete_Task+0x138>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	3b01      	subs	r3, #1
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	4b03      	ldr	r3, [pc, #12]	; (80012f0 <SCH_Delete_Task+0x138>)
 80012e4:	701a      	strb	r2, [r3, #0]
 80012e6:	e000      	b.n	80012ea <SCH_Delete_Task+0x132>
		return;
 80012e8:	bf00      	nop
}
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200000cd 	.word	0x200000cd
 80012f4:	20000118 	.word	0x20000118

080012f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012fe:	4b15      	ldr	r3, [pc, #84]	; (8001354 <HAL_MspInit+0x5c>)
 8001300:	699b      	ldr	r3, [r3, #24]
 8001302:	4a14      	ldr	r2, [pc, #80]	; (8001354 <HAL_MspInit+0x5c>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	6193      	str	r3, [r2, #24]
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <HAL_MspInit+0x5c>)
 800130c:	699b      	ldr	r3, [r3, #24]
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001316:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <HAL_MspInit+0x5c>)
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	4a0e      	ldr	r2, [pc, #56]	; (8001354 <HAL_MspInit+0x5c>)
 800131c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001320:	61d3      	str	r3, [r2, #28]
 8001322:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <HAL_MspInit+0x5c>)
 8001324:	69db      	ldr	r3, [r3, #28]
 8001326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132a:	607b      	str	r3, [r7, #4]
 800132c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <HAL_MspInit+0x60>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	4a04      	ldr	r2, [pc, #16]	; (8001358 <HAL_MspInit+0x60>)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134a:	bf00      	nop
 800134c:	3714      	adds	r7, #20
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr
 8001354:	40021000 	.word	0x40021000
 8001358:	40010000 	.word	0x40010000

0800135c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800136c:	d113      	bne.n	8001396 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800136e:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <HAL_TIM_Base_MspInit+0x44>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	4a0b      	ldr	r2, [pc, #44]	; (80013a0 <HAL_TIM_Base_MspInit+0x44>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	61d3      	str	r3, [r2, #28]
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_TIM_Base_MspInit+0x44>)
 800137c:	69db      	ldr	r3, [r3, #28]
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2100      	movs	r1, #0
 800138a:	201c      	movs	r0, #28
 800138c:	f000 f9a1 	bl	80016d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001390:	201c      	movs	r0, #28
 8001392:	f000 f9ba 	bl	800170a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40021000 	.word	0x40021000

080013a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013a8:	e7fe      	b.n	80013a8 <NMI_Handler+0x4>

080013aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ae:	e7fe      	b.n	80013ae <HardFault_Handler+0x4>

080013b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <MemManage_Handler+0x4>

080013b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ba:	e7fe      	b.n	80013ba <BusFault_Handler+0x4>

080013bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <UsageFault_Handler+0x4>

080013c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr

080013ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr

080013da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr

080013e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ea:	f000 f87f 	bl	80014ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013f8:	4802      	ldr	r0, [pc, #8]	; (8001404 <TIM2_IRQHandler+0x10>)
 80013fa:	f000 ffdb 	bl	80023b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	200000d0 	.word	0x200000d0

08001408 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001414:	f7ff fff8 	bl	8001408 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001418:	480b      	ldr	r0, [pc, #44]	; (8001448 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800141a:	490c      	ldr	r1, [pc, #48]	; (800144c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800141c:	4a0c      	ldr	r2, [pc, #48]	; (8001450 <LoopFillZerobss+0x16>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001420:	e002      	b.n	8001428 <LoopCopyDataInit>

08001422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001426:	3304      	adds	r3, #4

08001428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800142c:	d3f9      	bcc.n	8001422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800142e:	4a09      	ldr	r2, [pc, #36]	; (8001454 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001430:	4c09      	ldr	r4, [pc, #36]	; (8001458 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001434:	e001      	b.n	800143a <LoopFillZerobss>

08001436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001438:	3204      	adds	r2, #4

0800143a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800143c:	d3fb      	bcc.n	8001436 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800143e:	f001 faf9 	bl	8002a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001442:	f7ff faa7 	bl	8000994 <main>
  bx lr
 8001446:	4770      	bx	lr
  ldr r0, =_sdata
 8001448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800144c:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8001450:	08002ae0 	.word	0x08002ae0
  ldr r2, =_sbss
 8001454:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8001458:	200002ac 	.word	0x200002ac

0800145c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800145c:	e7fe      	b.n	800145c <ADC1_2_IRQHandler>
	...

08001460 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001464:	4b08      	ldr	r3, [pc, #32]	; (8001488 <HAL_Init+0x28>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a07      	ldr	r2, [pc, #28]	; (8001488 <HAL_Init+0x28>)
 800146a:	f043 0310 	orr.w	r3, r3, #16
 800146e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001470:	2003      	movs	r0, #3
 8001472:	f000 f923 	bl	80016bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001476:	200f      	movs	r0, #15
 8001478:	f000 f808 	bl	800148c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800147c:	f7ff ff3c 	bl	80012f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40022000 	.word	0x40022000

0800148c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001494:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <HAL_InitTick+0x54>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <HAL_InitTick+0x58>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	4619      	mov	r1, r3
 800149e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 f93b 	bl	8001726 <HAL_SYSTICK_Config>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e00e      	b.n	80014d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d80a      	bhi.n	80014d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c0:	2200      	movs	r2, #0
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295
 80014c8:	f000 f903 	bl	80016d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014cc:	4a06      	ldr	r2, [pc, #24]	; (80014e8 <HAL_InitTick+0x5c>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014d2:	2300      	movs	r3, #0
 80014d4:	e000      	b.n	80014d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000090 	.word	0x20000090
 80014e4:	20000098 	.word	0x20000098
 80014e8:	20000094 	.word	0x20000094

080014ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <HAL_IncTick+0x1c>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b05      	ldr	r3, [pc, #20]	; (800150c <HAL_IncTick+0x20>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4413      	add	r3, r2
 80014fc:	4a03      	ldr	r2, [pc, #12]	; (800150c <HAL_IncTick+0x20>)
 80014fe:	6013      	str	r3, [r2, #0]
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	20000098 	.word	0x20000098
 800150c:	200002a8 	.word	0x200002a8

08001510 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return uwTick;
 8001514:	4b02      	ldr	r3, [pc, #8]	; (8001520 <HAL_GetTick+0x10>)
 8001516:	681b      	ldr	r3, [r3, #0]
}
 8001518:	4618      	mov	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	200002a8 	.word	0x200002a8

08001524 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001534:	4b0c      	ldr	r3, [pc, #48]	; (8001568 <__NVIC_SetPriorityGrouping+0x44>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800153a:	68ba      	ldr	r2, [r7, #8]
 800153c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001540:	4013      	ands	r3, r2
 8001542:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800154c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001554:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001556:	4a04      	ldr	r2, [pc, #16]	; (8001568 <__NVIC_SetPriorityGrouping+0x44>)
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	60d3      	str	r3, [r2, #12]
}
 800155c:	bf00      	nop
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001570:	4b04      	ldr	r3, [pc, #16]	; (8001584 <__NVIC_GetPriorityGrouping+0x18>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	0a1b      	lsrs	r3, r3, #8
 8001576:	f003 0307 	and.w	r3, r3, #7
}
 800157a:	4618      	mov	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001596:	2b00      	cmp	r3, #0
 8001598:	db0b      	blt.n	80015b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	f003 021f 	and.w	r2, r3, #31
 80015a0:	4906      	ldr	r1, [pc, #24]	; (80015bc <__NVIC_EnableIRQ+0x34>)
 80015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a6:	095b      	lsrs	r3, r3, #5
 80015a8:	2001      	movs	r0, #1
 80015aa:	fa00 f202 	lsl.w	r2, r0, r2
 80015ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015b2:	bf00      	nop
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	e000e100 	.word	0xe000e100

080015c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	6039      	str	r1, [r7, #0]
 80015ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	db0a      	blt.n	80015ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	490c      	ldr	r1, [pc, #48]	; (800160c <__NVIC_SetPriority+0x4c>)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	0112      	lsls	r2, r2, #4
 80015e0:	b2d2      	uxtb	r2, r2
 80015e2:	440b      	add	r3, r1
 80015e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e8:	e00a      	b.n	8001600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	b2da      	uxtb	r2, r3
 80015ee:	4908      	ldr	r1, [pc, #32]	; (8001610 <__NVIC_SetPriority+0x50>)
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	f003 030f 	and.w	r3, r3, #15
 80015f6:	3b04      	subs	r3, #4
 80015f8:	0112      	lsls	r2, r2, #4
 80015fa:	b2d2      	uxtb	r2, r2
 80015fc:	440b      	add	r3, r1
 80015fe:	761a      	strb	r2, [r3, #24]
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	e000e100 	.word	0xe000e100
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001614:	b480      	push	{r7}
 8001616:	b089      	sub	sp, #36	; 0x24
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f003 0307 	and.w	r3, r3, #7
 8001626:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	f1c3 0307 	rsb	r3, r3, #7
 800162e:	2b04      	cmp	r3, #4
 8001630:	bf28      	it	cs
 8001632:	2304      	movcs	r3, #4
 8001634:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	3304      	adds	r3, #4
 800163a:	2b06      	cmp	r3, #6
 800163c:	d902      	bls.n	8001644 <NVIC_EncodePriority+0x30>
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	3b03      	subs	r3, #3
 8001642:	e000      	b.n	8001646 <NVIC_EncodePriority+0x32>
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001648:	f04f 32ff 	mov.w	r2, #4294967295
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	43da      	mvns	r2, r3
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	401a      	ands	r2, r3
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800165c:	f04f 31ff 	mov.w	r1, #4294967295
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	fa01 f303 	lsl.w	r3, r1, r3
 8001666:	43d9      	mvns	r1, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800166c:	4313      	orrs	r3, r2
         );
}
 800166e:	4618      	mov	r0, r3
 8001670:	3724      	adds	r7, #36	; 0x24
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr

08001678 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3b01      	subs	r3, #1
 8001684:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001688:	d301      	bcc.n	800168e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800168a:	2301      	movs	r3, #1
 800168c:	e00f      	b.n	80016ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168e:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <SysTick_Config+0x40>)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3b01      	subs	r3, #1
 8001694:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001696:	210f      	movs	r1, #15
 8001698:	f04f 30ff 	mov.w	r0, #4294967295
 800169c:	f7ff ff90 	bl	80015c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a0:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <SysTick_Config+0x40>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a6:	4b04      	ldr	r3, [pc, #16]	; (80016b8 <SysTick_Config+0x40>)
 80016a8:	2207      	movs	r2, #7
 80016aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	e000e010 	.word	0xe000e010

080016bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff ff2d 	bl	8001524 <__NVIC_SetPriorityGrouping>
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b086      	sub	sp, #24
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
 80016de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016e4:	f7ff ff42 	bl	800156c <__NVIC_GetPriorityGrouping>
 80016e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	68b9      	ldr	r1, [r7, #8]
 80016ee:	6978      	ldr	r0, [r7, #20]
 80016f0:	f7ff ff90 	bl	8001614 <NVIC_EncodePriority>
 80016f4:	4602      	mov	r2, r0
 80016f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016fa:	4611      	mov	r1, r2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff ff5f 	bl	80015c0 <__NVIC_SetPriority>
}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b082      	sub	sp, #8
 800170e:	af00      	add	r7, sp, #0
 8001710:	4603      	mov	r3, r0
 8001712:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ff35 	bl	8001588 <__NVIC_EnableIRQ>
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff ffa2 	bl	8001678 <SysTick_Config>
 8001734:	4603      	mov	r3, r0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
	...

08001740 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001740:	b480      	push	{r7}
 8001742:	b08b      	sub	sp, #44	; 0x2c
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800174a:	2300      	movs	r3, #0
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800174e:	2300      	movs	r3, #0
 8001750:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001752:	e148      	b.n	80019e6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001754:	2201      	movs	r2, #1
 8001756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	69fa      	ldr	r2, [r7, #28]
 8001764:	4013      	ands	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	429a      	cmp	r2, r3
 800176e:	f040 8137 	bne.w	80019e0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	4aa3      	ldr	r2, [pc, #652]	; (8001a04 <HAL_GPIO_Init+0x2c4>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d05e      	beq.n	800183a <HAL_GPIO_Init+0xfa>
 800177c:	4aa1      	ldr	r2, [pc, #644]	; (8001a04 <HAL_GPIO_Init+0x2c4>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d875      	bhi.n	800186e <HAL_GPIO_Init+0x12e>
 8001782:	4aa1      	ldr	r2, [pc, #644]	; (8001a08 <HAL_GPIO_Init+0x2c8>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d058      	beq.n	800183a <HAL_GPIO_Init+0xfa>
 8001788:	4a9f      	ldr	r2, [pc, #636]	; (8001a08 <HAL_GPIO_Init+0x2c8>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d86f      	bhi.n	800186e <HAL_GPIO_Init+0x12e>
 800178e:	4a9f      	ldr	r2, [pc, #636]	; (8001a0c <HAL_GPIO_Init+0x2cc>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d052      	beq.n	800183a <HAL_GPIO_Init+0xfa>
 8001794:	4a9d      	ldr	r2, [pc, #628]	; (8001a0c <HAL_GPIO_Init+0x2cc>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d869      	bhi.n	800186e <HAL_GPIO_Init+0x12e>
 800179a:	4a9d      	ldr	r2, [pc, #628]	; (8001a10 <HAL_GPIO_Init+0x2d0>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d04c      	beq.n	800183a <HAL_GPIO_Init+0xfa>
 80017a0:	4a9b      	ldr	r2, [pc, #620]	; (8001a10 <HAL_GPIO_Init+0x2d0>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d863      	bhi.n	800186e <HAL_GPIO_Init+0x12e>
 80017a6:	4a9b      	ldr	r2, [pc, #620]	; (8001a14 <HAL_GPIO_Init+0x2d4>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d046      	beq.n	800183a <HAL_GPIO_Init+0xfa>
 80017ac:	4a99      	ldr	r2, [pc, #612]	; (8001a14 <HAL_GPIO_Init+0x2d4>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d85d      	bhi.n	800186e <HAL_GPIO_Init+0x12e>
 80017b2:	2b12      	cmp	r3, #18
 80017b4:	d82a      	bhi.n	800180c <HAL_GPIO_Init+0xcc>
 80017b6:	2b12      	cmp	r3, #18
 80017b8:	d859      	bhi.n	800186e <HAL_GPIO_Init+0x12e>
 80017ba:	a201      	add	r2, pc, #4	; (adr r2, 80017c0 <HAL_GPIO_Init+0x80>)
 80017bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c0:	0800183b 	.word	0x0800183b
 80017c4:	08001815 	.word	0x08001815
 80017c8:	08001827 	.word	0x08001827
 80017cc:	08001869 	.word	0x08001869
 80017d0:	0800186f 	.word	0x0800186f
 80017d4:	0800186f 	.word	0x0800186f
 80017d8:	0800186f 	.word	0x0800186f
 80017dc:	0800186f 	.word	0x0800186f
 80017e0:	0800186f 	.word	0x0800186f
 80017e4:	0800186f 	.word	0x0800186f
 80017e8:	0800186f 	.word	0x0800186f
 80017ec:	0800186f 	.word	0x0800186f
 80017f0:	0800186f 	.word	0x0800186f
 80017f4:	0800186f 	.word	0x0800186f
 80017f8:	0800186f 	.word	0x0800186f
 80017fc:	0800186f 	.word	0x0800186f
 8001800:	0800186f 	.word	0x0800186f
 8001804:	0800181d 	.word	0x0800181d
 8001808:	08001831 	.word	0x08001831
 800180c:	4a82      	ldr	r2, [pc, #520]	; (8001a18 <HAL_GPIO_Init+0x2d8>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d013      	beq.n	800183a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001812:	e02c      	b.n	800186e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	623b      	str	r3, [r7, #32]
          break;
 800181a:	e029      	b.n	8001870 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	3304      	adds	r3, #4
 8001822:	623b      	str	r3, [r7, #32]
          break;
 8001824:	e024      	b.n	8001870 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	3308      	adds	r3, #8
 800182c:	623b      	str	r3, [r7, #32]
          break;
 800182e:	e01f      	b.n	8001870 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	330c      	adds	r3, #12
 8001836:	623b      	str	r3, [r7, #32]
          break;
 8001838:	e01a      	b.n	8001870 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d102      	bne.n	8001848 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001842:	2304      	movs	r3, #4
 8001844:	623b      	str	r3, [r7, #32]
          break;
 8001846:	e013      	b.n	8001870 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d105      	bne.n	800185c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001850:	2308      	movs	r3, #8
 8001852:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	69fa      	ldr	r2, [r7, #28]
 8001858:	611a      	str	r2, [r3, #16]
          break;
 800185a:	e009      	b.n	8001870 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800185c:	2308      	movs	r3, #8
 800185e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	69fa      	ldr	r2, [r7, #28]
 8001864:	615a      	str	r2, [r3, #20]
          break;
 8001866:	e003      	b.n	8001870 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001868:	2300      	movs	r3, #0
 800186a:	623b      	str	r3, [r7, #32]
          break;
 800186c:	e000      	b.n	8001870 <HAL_GPIO_Init+0x130>
          break;
 800186e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	2bff      	cmp	r3, #255	; 0xff
 8001874:	d801      	bhi.n	800187a <HAL_GPIO_Init+0x13a>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	e001      	b.n	800187e <HAL_GPIO_Init+0x13e>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3304      	adds	r3, #4
 800187e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	2bff      	cmp	r3, #255	; 0xff
 8001884:	d802      	bhi.n	800188c <HAL_GPIO_Init+0x14c>
 8001886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	e002      	b.n	8001892 <HAL_GPIO_Init+0x152>
 800188c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188e:	3b08      	subs	r3, #8
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	210f      	movs	r1, #15
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	fa01 f303 	lsl.w	r3, r1, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	401a      	ands	r2, r3
 80018a4:	6a39      	ldr	r1, [r7, #32]
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	fa01 f303 	lsl.w	r3, r1, r3
 80018ac:	431a      	orrs	r2, r3
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f000 8090 	beq.w	80019e0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018c0:	4b56      	ldr	r3, [pc, #344]	; (8001a1c <HAL_GPIO_Init+0x2dc>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	4a55      	ldr	r2, [pc, #340]	; (8001a1c <HAL_GPIO_Init+0x2dc>)
 80018c6:	f043 0301 	orr.w	r3, r3, #1
 80018ca:	6193      	str	r3, [r2, #24]
 80018cc:	4b53      	ldr	r3, [pc, #332]	; (8001a1c <HAL_GPIO_Init+0x2dc>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018d8:	4a51      	ldr	r2, [pc, #324]	; (8001a20 <HAL_GPIO_Init+0x2e0>)
 80018da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018dc:	089b      	lsrs	r3, r3, #2
 80018de:	3302      	adds	r3, #2
 80018e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	220f      	movs	r2, #15
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	43db      	mvns	r3, r3
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	4013      	ands	r3, r2
 80018fa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a49      	ldr	r2, [pc, #292]	; (8001a24 <HAL_GPIO_Init+0x2e4>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d00d      	beq.n	8001920 <HAL_GPIO_Init+0x1e0>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a48      	ldr	r2, [pc, #288]	; (8001a28 <HAL_GPIO_Init+0x2e8>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d007      	beq.n	800191c <HAL_GPIO_Init+0x1dc>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a47      	ldr	r2, [pc, #284]	; (8001a2c <HAL_GPIO_Init+0x2ec>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d101      	bne.n	8001918 <HAL_GPIO_Init+0x1d8>
 8001914:	2302      	movs	r3, #2
 8001916:	e004      	b.n	8001922 <HAL_GPIO_Init+0x1e2>
 8001918:	2303      	movs	r3, #3
 800191a:	e002      	b.n	8001922 <HAL_GPIO_Init+0x1e2>
 800191c:	2301      	movs	r3, #1
 800191e:	e000      	b.n	8001922 <HAL_GPIO_Init+0x1e2>
 8001920:	2300      	movs	r3, #0
 8001922:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001924:	f002 0203 	and.w	r2, r2, #3
 8001928:	0092      	lsls	r2, r2, #2
 800192a:	4093      	lsls	r3, r2
 800192c:	68fa      	ldr	r2, [r7, #12]
 800192e:	4313      	orrs	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001932:	493b      	ldr	r1, [pc, #236]	; (8001a20 <HAL_GPIO_Init+0x2e0>)
 8001934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001936:	089b      	lsrs	r3, r3, #2
 8001938:	3302      	adds	r3, #2
 800193a:	68fa      	ldr	r2, [r7, #12]
 800193c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d006      	beq.n	800195a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800194c:	4b38      	ldr	r3, [pc, #224]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	4937      	ldr	r1, [pc, #220]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	4313      	orrs	r3, r2
 8001956:	608b      	str	r3, [r1, #8]
 8001958:	e006      	b.n	8001968 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800195a:	4b35      	ldr	r3, [pc, #212]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 800195c:	689a      	ldr	r2, [r3, #8]
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	43db      	mvns	r3, r3
 8001962:	4933      	ldr	r1, [pc, #204]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 8001964:	4013      	ands	r3, r2
 8001966:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001970:	2b00      	cmp	r3, #0
 8001972:	d006      	beq.n	8001982 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001974:	4b2e      	ldr	r3, [pc, #184]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 8001976:	68da      	ldr	r2, [r3, #12]
 8001978:	492d      	ldr	r1, [pc, #180]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	4313      	orrs	r3, r2
 800197e:	60cb      	str	r3, [r1, #12]
 8001980:	e006      	b.n	8001990 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001982:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	43db      	mvns	r3, r3
 800198a:	4929      	ldr	r1, [pc, #164]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 800198c:	4013      	ands	r3, r2
 800198e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d006      	beq.n	80019aa <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800199c:	4b24      	ldr	r3, [pc, #144]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 800199e:	685a      	ldr	r2, [r3, #4]
 80019a0:	4923      	ldr	r1, [pc, #140]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	604b      	str	r3, [r1, #4]
 80019a8:	e006      	b.n	80019b8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019aa:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	491f      	ldr	r1, [pc, #124]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 80019b4:	4013      	ands	r3, r2
 80019b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d006      	beq.n	80019d2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019c4:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4919      	ldr	r1, [pc, #100]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	600b      	str	r3, [r1, #0]
 80019d0:	e006      	b.n	80019e0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019d2:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	43db      	mvns	r3, r3
 80019da:	4915      	ldr	r1, [pc, #84]	; (8001a30 <HAL_GPIO_Init+0x2f0>)
 80019dc:	4013      	ands	r3, r2
 80019de:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e2:	3301      	adds	r3, #1
 80019e4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	fa22 f303 	lsr.w	r3, r2, r3
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	f47f aeaf 	bne.w	8001754 <HAL_GPIO_Init+0x14>
  }
}
 80019f6:	bf00      	nop
 80019f8:	bf00      	nop
 80019fa:	372c      	adds	r7, #44	; 0x2c
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	10320000 	.word	0x10320000
 8001a08:	10310000 	.word	0x10310000
 8001a0c:	10220000 	.word	0x10220000
 8001a10:	10210000 	.word	0x10210000
 8001a14:	10120000 	.word	0x10120000
 8001a18:	10110000 	.word	0x10110000
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	40010000 	.word	0x40010000
 8001a24:	40010800 	.word	0x40010800
 8001a28:	40010c00 	.word	0x40010c00
 8001a2c:	40011000 	.word	0x40011000
 8001a30:	40010400 	.word	0x40010400

08001a34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	887b      	ldrh	r3, [r7, #2]
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d002      	beq.n	8001a52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	73fb      	strb	r3, [r7, #15]
 8001a50:	e001      	b.n	8001a56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a52:	2300      	movs	r3, #0
 8001a54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3714      	adds	r7, #20
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr

08001a62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	807b      	strh	r3, [r7, #2]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a72:	787b      	ldrb	r3, [r7, #1]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d003      	beq.n	8001a80 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a78:	887a      	ldrh	r2, [r7, #2]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a7e:	e003      	b.n	8001a88 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a80:	887b      	ldrh	r3, [r7, #2]
 8001a82:	041a      	lsls	r2, r3, #16
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	611a      	str	r2, [r3, #16]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc80      	pop	{r7}
 8001a90:	4770      	bx	lr

08001a92 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b085      	sub	sp, #20
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001aa4:	887a      	ldrh	r2, [r7, #2]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	041a      	lsls	r2, r3, #16
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	43d9      	mvns	r1, r3
 8001ab0:	887b      	ldrh	r3, [r7, #2]
 8001ab2:	400b      	ands	r3, r1
 8001ab4:	431a      	orrs	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	611a      	str	r2, [r3, #16]
}
 8001aba:	bf00      	nop
 8001abc:	3714      	adds	r7, #20
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e26c      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f000 8087 	beq.w	8001bf2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ae4:	4b92      	ldr	r3, [pc, #584]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f003 030c 	and.w	r3, r3, #12
 8001aec:	2b04      	cmp	r3, #4
 8001aee:	d00c      	beq.n	8001b0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001af0:	4b8f      	ldr	r3, [pc, #572]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f003 030c 	and.w	r3, r3, #12
 8001af8:	2b08      	cmp	r3, #8
 8001afa:	d112      	bne.n	8001b22 <HAL_RCC_OscConfig+0x5e>
 8001afc:	4b8c      	ldr	r3, [pc, #560]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b08:	d10b      	bne.n	8001b22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b0a:	4b89      	ldr	r3, [pc, #548]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d06c      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x12c>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d168      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e246      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b2a:	d106      	bne.n	8001b3a <HAL_RCC_OscConfig+0x76>
 8001b2c:	4b80      	ldr	r3, [pc, #512]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a7f      	ldr	r2, [pc, #508]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b36:	6013      	str	r3, [r2, #0]
 8001b38:	e02e      	b.n	8001b98 <HAL_RCC_OscConfig+0xd4>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d10c      	bne.n	8001b5c <HAL_RCC_OscConfig+0x98>
 8001b42:	4b7b      	ldr	r3, [pc, #492]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a7a      	ldr	r2, [pc, #488]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b4c:	6013      	str	r3, [r2, #0]
 8001b4e:	4b78      	ldr	r3, [pc, #480]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a77      	ldr	r2, [pc, #476]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b58:	6013      	str	r3, [r2, #0]
 8001b5a:	e01d      	b.n	8001b98 <HAL_RCC_OscConfig+0xd4>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b64:	d10c      	bne.n	8001b80 <HAL_RCC_OscConfig+0xbc>
 8001b66:	4b72      	ldr	r3, [pc, #456]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a71      	ldr	r2, [pc, #452]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	4b6f      	ldr	r3, [pc, #444]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a6e      	ldr	r2, [pc, #440]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	e00b      	b.n	8001b98 <HAL_RCC_OscConfig+0xd4>
 8001b80:	4b6b      	ldr	r3, [pc, #428]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a6a      	ldr	r2, [pc, #424]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b8a:	6013      	str	r3, [r2, #0]
 8001b8c:	4b68      	ldr	r3, [pc, #416]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a67      	ldr	r2, [pc, #412]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001b92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d013      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba0:	f7ff fcb6 	bl	8001510 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba8:	f7ff fcb2 	bl	8001510 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	; 0x64
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e1fa      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bba:	4b5d      	ldr	r3, [pc, #372]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d0f0      	beq.n	8001ba8 <HAL_RCC_OscConfig+0xe4>
 8001bc6:	e014      	b.n	8001bf2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc8:	f7ff fca2 	bl	8001510 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd0:	f7ff fc9e 	bl	8001510 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b64      	cmp	r3, #100	; 0x64
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e1e6      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be2:	4b53      	ldr	r3, [pc, #332]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1f0      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x10c>
 8001bee:	e000      	b.n	8001bf2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d063      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bfe:	4b4c      	ldr	r3, [pc, #304]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f003 030c 	and.w	r3, r3, #12
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00b      	beq.n	8001c22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c0a:	4b49      	ldr	r3, [pc, #292]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f003 030c 	and.w	r3, r3, #12
 8001c12:	2b08      	cmp	r3, #8
 8001c14:	d11c      	bne.n	8001c50 <HAL_RCC_OscConfig+0x18c>
 8001c16:	4b46      	ldr	r3, [pc, #280]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d116      	bne.n	8001c50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c22:	4b43      	ldr	r3, [pc, #268]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d005      	beq.n	8001c3a <HAL_RCC_OscConfig+0x176>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d001      	beq.n	8001c3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e1ba      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c3a:	4b3d      	ldr	r3, [pc, #244]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	00db      	lsls	r3, r3, #3
 8001c48:	4939      	ldr	r1, [pc, #228]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4e:	e03a      	b.n	8001cc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d020      	beq.n	8001c9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c58:	4b36      	ldr	r3, [pc, #216]	; (8001d34 <HAL_RCC_OscConfig+0x270>)
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5e:	f7ff fc57 	bl	8001510 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c66:	f7ff fc53 	bl	8001510 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e19b      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c78:	4b2d      	ldr	r3, [pc, #180]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d0f0      	beq.n	8001c66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c84:	4b2a      	ldr	r3, [pc, #168]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	695b      	ldr	r3, [r3, #20]
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	4927      	ldr	r1, [pc, #156]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	600b      	str	r3, [r1, #0]
 8001c98:	e015      	b.n	8001cc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c9a:	4b26      	ldr	r3, [pc, #152]	; (8001d34 <HAL_RCC_OscConfig+0x270>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca0:	f7ff fc36 	bl	8001510 <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ca8:	f7ff fc32 	bl	8001510 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e17a      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cba:	4b1d      	ldr	r3, [pc, #116]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1f0      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d03a      	beq.n	8001d48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d019      	beq.n	8001d0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cda:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <HAL_RCC_OscConfig+0x274>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce0:	f7ff fc16 	bl	8001510 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ce8:	f7ff fc12 	bl	8001510 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e15a      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cfa:	4b0d      	ldr	r3, [pc, #52]	; (8001d30 <HAL_RCC_OscConfig+0x26c>)
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0f0      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d06:	2001      	movs	r0, #1
 8001d08:	f000 fa9a 	bl	8002240 <RCC_Delay>
 8001d0c:	e01c      	b.n	8001d48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d0e:	4b0a      	ldr	r3, [pc, #40]	; (8001d38 <HAL_RCC_OscConfig+0x274>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d14:	f7ff fbfc 	bl	8001510 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d1a:	e00f      	b.n	8001d3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d1c:	f7ff fbf8 	bl	8001510 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d908      	bls.n	8001d3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e140      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
 8001d2e:	bf00      	nop
 8001d30:	40021000 	.word	0x40021000
 8001d34:	42420000 	.word	0x42420000
 8001d38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d3c:	4b9e      	ldr	r3, [pc, #632]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1e9      	bne.n	8001d1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f000 80a6 	beq.w	8001ea2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d56:	2300      	movs	r3, #0
 8001d58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d5a:	4b97      	ldr	r3, [pc, #604]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d10d      	bne.n	8001d82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d66:	4b94      	ldr	r3, [pc, #592]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001d68:	69db      	ldr	r3, [r3, #28]
 8001d6a:	4a93      	ldr	r2, [pc, #588]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d70:	61d3      	str	r3, [r2, #28]
 8001d72:	4b91      	ldr	r3, [pc, #580]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d7a:	60bb      	str	r3, [r7, #8]
 8001d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d82:	4b8e      	ldr	r3, [pc, #568]	; (8001fbc <HAL_RCC_OscConfig+0x4f8>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d118      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d8e:	4b8b      	ldr	r3, [pc, #556]	; (8001fbc <HAL_RCC_OscConfig+0x4f8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a8a      	ldr	r2, [pc, #552]	; (8001fbc <HAL_RCC_OscConfig+0x4f8>)
 8001d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d9a:	f7ff fbb9 	bl	8001510 <HAL_GetTick>
 8001d9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da0:	e008      	b.n	8001db4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001da2:	f7ff fbb5 	bl	8001510 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	2b64      	cmp	r3, #100	; 0x64
 8001dae:	d901      	bls.n	8001db4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e0fd      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db4:	4b81      	ldr	r3, [pc, #516]	; (8001fbc <HAL_RCC_OscConfig+0x4f8>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d0f0      	beq.n	8001da2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d106      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x312>
 8001dc8:	4b7b      	ldr	r3, [pc, #492]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	4a7a      	ldr	r2, [pc, #488]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001dce:	f043 0301 	orr.w	r3, r3, #1
 8001dd2:	6213      	str	r3, [r2, #32]
 8001dd4:	e02d      	b.n	8001e32 <HAL_RCC_OscConfig+0x36e>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10c      	bne.n	8001df8 <HAL_RCC_OscConfig+0x334>
 8001dde:	4b76      	ldr	r3, [pc, #472]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	4a75      	ldr	r2, [pc, #468]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001de4:	f023 0301 	bic.w	r3, r3, #1
 8001de8:	6213      	str	r3, [r2, #32]
 8001dea:	4b73      	ldr	r3, [pc, #460]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001dec:	6a1b      	ldr	r3, [r3, #32]
 8001dee:	4a72      	ldr	r2, [pc, #456]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001df0:	f023 0304 	bic.w	r3, r3, #4
 8001df4:	6213      	str	r3, [r2, #32]
 8001df6:	e01c      	b.n	8001e32 <HAL_RCC_OscConfig+0x36e>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	2b05      	cmp	r3, #5
 8001dfe:	d10c      	bne.n	8001e1a <HAL_RCC_OscConfig+0x356>
 8001e00:	4b6d      	ldr	r3, [pc, #436]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	4a6c      	ldr	r2, [pc, #432]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e06:	f043 0304 	orr.w	r3, r3, #4
 8001e0a:	6213      	str	r3, [r2, #32]
 8001e0c:	4b6a      	ldr	r3, [pc, #424]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	4a69      	ldr	r2, [pc, #420]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	6213      	str	r3, [r2, #32]
 8001e18:	e00b      	b.n	8001e32 <HAL_RCC_OscConfig+0x36e>
 8001e1a:	4b67      	ldr	r3, [pc, #412]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
 8001e1e:	4a66      	ldr	r2, [pc, #408]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e20:	f023 0301 	bic.w	r3, r3, #1
 8001e24:	6213      	str	r3, [r2, #32]
 8001e26:	4b64      	ldr	r3, [pc, #400]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e28:	6a1b      	ldr	r3, [r3, #32]
 8001e2a:	4a63      	ldr	r2, [pc, #396]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	f023 0304 	bic.w	r3, r3, #4
 8001e30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d015      	beq.n	8001e66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e3a:	f7ff fb69 	bl	8001510 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e40:	e00a      	b.n	8001e58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e42:	f7ff fb65 	bl	8001510 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d901      	bls.n	8001e58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e0ab      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e58:	4b57      	ldr	r3, [pc, #348]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d0ee      	beq.n	8001e42 <HAL_RCC_OscConfig+0x37e>
 8001e64:	e014      	b.n	8001e90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e66:	f7ff fb53 	bl	8001510 <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e6c:	e00a      	b.n	8001e84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6e:	f7ff fb4f 	bl	8001510 <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e095      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e84:	4b4c      	ldr	r3, [pc, #304]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1ee      	bne.n	8001e6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e90:	7dfb      	ldrb	r3, [r7, #23]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d105      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e96:	4b48      	ldr	r3, [pc, #288]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e98:	69db      	ldr	r3, [r3, #28]
 8001e9a:	4a47      	ldr	r2, [pc, #284]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ea0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69db      	ldr	r3, [r3, #28]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	f000 8081 	beq.w	8001fae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eac:	4b42      	ldr	r3, [pc, #264]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 030c 	and.w	r3, r3, #12
 8001eb4:	2b08      	cmp	r3, #8
 8001eb6:	d061      	beq.n	8001f7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d146      	bne.n	8001f4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec0:	4b3f      	ldr	r3, [pc, #252]	; (8001fc0 <HAL_RCC_OscConfig+0x4fc>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec6:	f7ff fb23 	bl	8001510 <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ece:	f7ff fb1f 	bl	8001510 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e067      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee0:	4b35      	ldr	r3, [pc, #212]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1f0      	bne.n	8001ece <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ef4:	d108      	bne.n	8001f08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ef6:	4b30      	ldr	r3, [pc, #192]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	492d      	ldr	r1, [pc, #180]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001f04:	4313      	orrs	r3, r2
 8001f06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f08:	4b2b      	ldr	r3, [pc, #172]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a19      	ldr	r1, [r3, #32]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f18:	430b      	orrs	r3, r1
 8001f1a:	4927      	ldr	r1, [pc, #156]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f20:	4b27      	ldr	r3, [pc, #156]	; (8001fc0 <HAL_RCC_OscConfig+0x4fc>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f26:	f7ff faf3 	bl	8001510 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2e:	f7ff faef 	bl	8001510 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e037      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f40:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0f0      	beq.n	8001f2e <HAL_RCC_OscConfig+0x46a>
 8001f4c:	e02f      	b.n	8001fae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	; (8001fc0 <HAL_RCC_OscConfig+0x4fc>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f54:	f7ff fadc 	bl	8001510 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f5c:	f7ff fad8 	bl	8001510 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e020      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f6e:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1f0      	bne.n	8001f5c <HAL_RCC_OscConfig+0x498>
 8001f7a:	e018      	b.n	8001fae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	69db      	ldr	r3, [r3, #28]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d101      	bne.n	8001f88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e013      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f88:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <HAL_RCC_OscConfig+0x4f4>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d106      	bne.n	8001faa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d001      	beq.n	8001fae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e000      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3718      	adds	r7, #24
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40007000 	.word	0x40007000
 8001fc0:	42420060 	.word	0x42420060

08001fc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e0d0      	b.n	800217a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fd8:	4b6a      	ldr	r3, [pc, #424]	; (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d910      	bls.n	8002008 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe6:	4b67      	ldr	r3, [pc, #412]	; (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f023 0207 	bic.w	r2, r3, #7
 8001fee:	4965      	ldr	r1, [pc, #404]	; (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff6:	4b63      	ldr	r3, [pc, #396]	; (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	429a      	cmp	r2, r3
 8002002:	d001      	beq.n	8002008 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e0b8      	b.n	800217a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d020      	beq.n	8002056 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	2b00      	cmp	r3, #0
 800201e:	d005      	beq.n	800202c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002020:	4b59      	ldr	r3, [pc, #356]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	4a58      	ldr	r2, [pc, #352]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002026:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800202a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0308 	and.w	r3, r3, #8
 8002034:	2b00      	cmp	r3, #0
 8002036:	d005      	beq.n	8002044 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002038:	4b53      	ldr	r3, [pc, #332]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	4a52      	ldr	r2, [pc, #328]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 800203e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002042:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002044:	4b50      	ldr	r3, [pc, #320]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	494d      	ldr	r1, [pc, #308]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002052:	4313      	orrs	r3, r2
 8002054:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	2b00      	cmp	r3, #0
 8002060:	d040      	beq.n	80020e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d107      	bne.n	800207a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800206a:	4b47      	ldr	r3, [pc, #284]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d115      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e07f      	b.n	800217a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2b02      	cmp	r3, #2
 8002080:	d107      	bne.n	8002092 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002082:	4b41      	ldr	r3, [pc, #260]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d109      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e073      	b.n	800217a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002092:	4b3d      	ldr	r3, [pc, #244]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e06b      	b.n	800217a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020a2:	4b39      	ldr	r3, [pc, #228]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f023 0203 	bic.w	r2, r3, #3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	4936      	ldr	r1, [pc, #216]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020b4:	f7ff fa2c 	bl	8001510 <HAL_GetTick>
 80020b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ba:	e00a      	b.n	80020d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020bc:	f7ff fa28 	bl	8001510 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e053      	b.n	800217a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d2:	4b2d      	ldr	r3, [pc, #180]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 020c 	and.w	r2, r3, #12
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d1eb      	bne.n	80020bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020e4:	4b27      	ldr	r3, [pc, #156]	; (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d210      	bcs.n	8002114 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020f2:	4b24      	ldr	r3, [pc, #144]	; (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f023 0207 	bic.w	r2, r3, #7
 80020fa:	4922      	ldr	r1, [pc, #136]	; (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	4313      	orrs	r3, r2
 8002100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002102:	4b20      	ldr	r3, [pc, #128]	; (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d001      	beq.n	8002114 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e032      	b.n	800217a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0304 	and.w	r3, r3, #4
 800211c:	2b00      	cmp	r3, #0
 800211e:	d008      	beq.n	8002132 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002120:	4b19      	ldr	r3, [pc, #100]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	4916      	ldr	r1, [pc, #88]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 800212e:	4313      	orrs	r3, r2
 8002130:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0308 	and.w	r3, r3, #8
 800213a:	2b00      	cmp	r3, #0
 800213c:	d009      	beq.n	8002152 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800213e:	4b12      	ldr	r3, [pc, #72]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	490e      	ldr	r1, [pc, #56]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 800214e:	4313      	orrs	r3, r2
 8002150:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002152:	f000 f821 	bl	8002198 <HAL_RCC_GetSysClockFreq>
 8002156:	4602      	mov	r2, r0
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	091b      	lsrs	r3, r3, #4
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	490a      	ldr	r1, [pc, #40]	; (800218c <HAL_RCC_ClockConfig+0x1c8>)
 8002164:	5ccb      	ldrb	r3, [r1, r3]
 8002166:	fa22 f303 	lsr.w	r3, r2, r3
 800216a:	4a09      	ldr	r2, [pc, #36]	; (8002190 <HAL_RCC_ClockConfig+0x1cc>)
 800216c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800216e:	4b09      	ldr	r3, [pc, #36]	; (8002194 <HAL_RCC_ClockConfig+0x1d0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff f98a 	bl	800148c <HAL_InitTick>

  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40022000 	.word	0x40022000
 8002188:	40021000 	.word	0x40021000
 800218c:	08002ab4 	.word	0x08002ab4
 8002190:	20000090 	.word	0x20000090
 8002194:	20000094 	.word	0x20000094

08002198 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002198:	b480      	push	{r7}
 800219a:	b087      	sub	sp, #28
 800219c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	2300      	movs	r3, #0
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	2300      	movs	r3, #0
 80021ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021ae:	2300      	movs	r3, #0
 80021b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021b2:	4b1e      	ldr	r3, [pc, #120]	; (800222c <HAL_RCC_GetSysClockFreq+0x94>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f003 030c 	and.w	r3, r3, #12
 80021be:	2b04      	cmp	r3, #4
 80021c0:	d002      	beq.n	80021c8 <HAL_RCC_GetSysClockFreq+0x30>
 80021c2:	2b08      	cmp	r3, #8
 80021c4:	d003      	beq.n	80021ce <HAL_RCC_GetSysClockFreq+0x36>
 80021c6:	e027      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021c8:	4b19      	ldr	r3, [pc, #100]	; (8002230 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ca:	613b      	str	r3, [r7, #16]
      break;
 80021cc:	e027      	b.n	800221e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	0c9b      	lsrs	r3, r3, #18
 80021d2:	f003 030f 	and.w	r3, r3, #15
 80021d6:	4a17      	ldr	r2, [pc, #92]	; (8002234 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021d8:	5cd3      	ldrb	r3, [r2, r3]
 80021da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d010      	beq.n	8002208 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021e6:	4b11      	ldr	r3, [pc, #68]	; (800222c <HAL_RCC_GetSysClockFreq+0x94>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	0c5b      	lsrs	r3, r3, #17
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	4a11      	ldr	r2, [pc, #68]	; (8002238 <HAL_RCC_GetSysClockFreq+0xa0>)
 80021f2:	5cd3      	ldrb	r3, [r2, r3]
 80021f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a0d      	ldr	r2, [pc, #52]	; (8002230 <HAL_RCC_GetSysClockFreq+0x98>)
 80021fa:	fb02 f203 	mul.w	r2, r2, r3
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	fbb2 f3f3 	udiv	r3, r2, r3
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	e004      	b.n	8002212 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a0c      	ldr	r2, [pc, #48]	; (800223c <HAL_RCC_GetSysClockFreq+0xa4>)
 800220c:	fb02 f303 	mul.w	r3, r2, r3
 8002210:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	613b      	str	r3, [r7, #16]
      break;
 8002216:	e002      	b.n	800221e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <HAL_RCC_GetSysClockFreq+0x98>)
 800221a:	613b      	str	r3, [r7, #16]
      break;
 800221c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800221e:	693b      	ldr	r3, [r7, #16]
}
 8002220:	4618      	mov	r0, r3
 8002222:	371c      	adds	r7, #28
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	40021000 	.word	0x40021000
 8002230:	007a1200 	.word	0x007a1200
 8002234:	08002ac4 	.word	0x08002ac4
 8002238:	08002ad4 	.word	0x08002ad4
 800223c:	003d0900 	.word	0x003d0900

08002240 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002248:	4b0a      	ldr	r3, [pc, #40]	; (8002274 <RCC_Delay+0x34>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a0a      	ldr	r2, [pc, #40]	; (8002278 <RCC_Delay+0x38>)
 800224e:	fba2 2303 	umull	r2, r3, r2, r3
 8002252:	0a5b      	lsrs	r3, r3, #9
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	fb02 f303 	mul.w	r3, r2, r3
 800225a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800225c:	bf00      	nop
  }
  while (Delay --);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	1e5a      	subs	r2, r3, #1
 8002262:	60fa      	str	r2, [r7, #12]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d1f9      	bne.n	800225c <RCC_Delay+0x1c>
}
 8002268:	bf00      	nop
 800226a:	bf00      	nop
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	20000090 	.word	0x20000090
 8002278:	10624dd3 	.word	0x10624dd3

0800227c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e041      	b.n	8002312 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d106      	bne.n	80022a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7ff f85a 	bl	800135c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2202      	movs	r2, #2
 80022ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3304      	adds	r3, #4
 80022b8:	4619      	mov	r1, r3
 80022ba:	4610      	mov	r0, r2
 80022bc:	f000 fa56 	bl	800276c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
	...

0800231c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b01      	cmp	r3, #1
 800232e:	d001      	beq.n	8002334 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e035      	b.n	80023a0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f042 0201 	orr.w	r2, r2, #1
 800234a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a16      	ldr	r2, [pc, #88]	; (80023ac <HAL_TIM_Base_Start_IT+0x90>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d009      	beq.n	800236a <HAL_TIM_Base_Start_IT+0x4e>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800235e:	d004      	beq.n	800236a <HAL_TIM_Base_Start_IT+0x4e>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a12      	ldr	r2, [pc, #72]	; (80023b0 <HAL_TIM_Base_Start_IT+0x94>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d111      	bne.n	800238e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2b06      	cmp	r3, #6
 800237a:	d010      	beq.n	800239e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800238c:	e007      	b.n	800239e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bc80      	pop	{r7}
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	40012c00 	.word	0x40012c00
 80023b0:	40000400 	.word	0x40000400

080023b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d020      	beq.n	8002418 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d01b      	beq.n	8002418 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0202 	mvn.w	r2, #2
 80023e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 f998 	bl	8002734 <HAL_TIM_IC_CaptureCallback>
 8002404:	e005      	b.n	8002412 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 f98b 	bl	8002722 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f000 f99a 	bl	8002746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	2b00      	cmp	r3, #0
 8002420:	d020      	beq.n	8002464 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	2b00      	cmp	r3, #0
 800242a:	d01b      	beq.n	8002464 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f06f 0204 	mvn.w	r2, #4
 8002434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2202      	movs	r2, #2
 800243a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f972 	bl	8002734 <HAL_TIM_IC_CaptureCallback>
 8002450:	e005      	b.n	800245e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f965 	bl	8002722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f974 	bl	8002746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	2b00      	cmp	r3, #0
 800246c:	d020      	beq.n	80024b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f003 0308 	and.w	r3, r3, #8
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01b      	beq.n	80024b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0208 	mvn.w	r2, #8
 8002480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2204      	movs	r2, #4
 8002486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	f003 0303 	and.w	r3, r3, #3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f94c 	bl	8002734 <HAL_TIM_IC_CaptureCallback>
 800249c:	e005      	b.n	80024aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f93f 	bl	8002722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f94e 	bl	8002746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f003 0310 	and.w	r3, r3, #16
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d020      	beq.n	80024fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f003 0310 	and.w	r3, r3, #16
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d01b      	beq.n	80024fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0210 	mvn.w	r2, #16
 80024cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2208      	movs	r2, #8
 80024d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f926 	bl	8002734 <HAL_TIM_IC_CaptureCallback>
 80024e8:	e005      	b.n	80024f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f919 	bl	8002722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f928 	bl	8002746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00c      	beq.n	8002520 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	2b00      	cmp	r3, #0
 800250e:	d007      	beq.n	8002520 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f06f 0201 	mvn.w	r2, #1
 8002518:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7fe fb66 	bl	8000bec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002526:	2b00      	cmp	r3, #0
 8002528:	d00c      	beq.n	8002544 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002530:	2b00      	cmp	r3, #0
 8002532:	d007      	beq.n	8002544 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800253c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 fa6f 	bl	8002a22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00c      	beq.n	8002568 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002554:	2b00      	cmp	r3, #0
 8002556:	d007      	beq.n	8002568 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f8f8 	bl	8002758 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	f003 0320 	and.w	r3, r3, #32
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00c      	beq.n	800258c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f003 0320 	and.w	r3, r3, #32
 8002578:	2b00      	cmp	r3, #0
 800257a:	d007      	beq.n	800258c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f06f 0220 	mvn.w	r2, #32
 8002584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 fa42 	bl	8002a10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800258c:	bf00      	nop
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800259e:	2300      	movs	r3, #0
 80025a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d101      	bne.n	80025b0 <HAL_TIM_ConfigClockSource+0x1c>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e0b4      	b.n	800271a <HAL_TIM_ConfigClockSource+0x186>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2202      	movs	r2, #2
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68ba      	ldr	r2, [r7, #8]
 80025de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025e8:	d03e      	beq.n	8002668 <HAL_TIM_ConfigClockSource+0xd4>
 80025ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025ee:	f200 8087 	bhi.w	8002700 <HAL_TIM_ConfigClockSource+0x16c>
 80025f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025f6:	f000 8086 	beq.w	8002706 <HAL_TIM_ConfigClockSource+0x172>
 80025fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025fe:	d87f      	bhi.n	8002700 <HAL_TIM_ConfigClockSource+0x16c>
 8002600:	2b70      	cmp	r3, #112	; 0x70
 8002602:	d01a      	beq.n	800263a <HAL_TIM_ConfigClockSource+0xa6>
 8002604:	2b70      	cmp	r3, #112	; 0x70
 8002606:	d87b      	bhi.n	8002700 <HAL_TIM_ConfigClockSource+0x16c>
 8002608:	2b60      	cmp	r3, #96	; 0x60
 800260a:	d050      	beq.n	80026ae <HAL_TIM_ConfigClockSource+0x11a>
 800260c:	2b60      	cmp	r3, #96	; 0x60
 800260e:	d877      	bhi.n	8002700 <HAL_TIM_ConfigClockSource+0x16c>
 8002610:	2b50      	cmp	r3, #80	; 0x50
 8002612:	d03c      	beq.n	800268e <HAL_TIM_ConfigClockSource+0xfa>
 8002614:	2b50      	cmp	r3, #80	; 0x50
 8002616:	d873      	bhi.n	8002700 <HAL_TIM_ConfigClockSource+0x16c>
 8002618:	2b40      	cmp	r3, #64	; 0x40
 800261a:	d058      	beq.n	80026ce <HAL_TIM_ConfigClockSource+0x13a>
 800261c:	2b40      	cmp	r3, #64	; 0x40
 800261e:	d86f      	bhi.n	8002700 <HAL_TIM_ConfigClockSource+0x16c>
 8002620:	2b30      	cmp	r3, #48	; 0x30
 8002622:	d064      	beq.n	80026ee <HAL_TIM_ConfigClockSource+0x15a>
 8002624:	2b30      	cmp	r3, #48	; 0x30
 8002626:	d86b      	bhi.n	8002700 <HAL_TIM_ConfigClockSource+0x16c>
 8002628:	2b20      	cmp	r3, #32
 800262a:	d060      	beq.n	80026ee <HAL_TIM_ConfigClockSource+0x15a>
 800262c:	2b20      	cmp	r3, #32
 800262e:	d867      	bhi.n	8002700 <HAL_TIM_ConfigClockSource+0x16c>
 8002630:	2b00      	cmp	r3, #0
 8002632:	d05c      	beq.n	80026ee <HAL_TIM_ConfigClockSource+0x15a>
 8002634:	2b10      	cmp	r3, #16
 8002636:	d05a      	beq.n	80026ee <HAL_TIM_ConfigClockSource+0x15a>
 8002638:	e062      	b.n	8002700 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6818      	ldr	r0, [r3, #0]
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	6899      	ldr	r1, [r3, #8]
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	f000 f96a 	bl	8002922 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800265c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	609a      	str	r2, [r3, #8]
      break;
 8002666:	e04f      	b.n	8002708 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6818      	ldr	r0, [r3, #0]
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	6899      	ldr	r1, [r3, #8]
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	f000 f953 	bl	8002922 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800268a:	609a      	str	r2, [r3, #8]
      break;
 800268c:	e03c      	b.n	8002708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6818      	ldr	r0, [r3, #0]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	6859      	ldr	r1, [r3, #4]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	461a      	mov	r2, r3
 800269c:	f000 f8ca 	bl	8002834 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2150      	movs	r1, #80	; 0x50
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 f921 	bl	80028ee <TIM_ITRx_SetConfig>
      break;
 80026ac:	e02c      	b.n	8002708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	6859      	ldr	r1, [r3, #4]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	461a      	mov	r2, r3
 80026bc:	f000 f8e8 	bl	8002890 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2160      	movs	r1, #96	; 0x60
 80026c6:	4618      	mov	r0, r3
 80026c8:	f000 f911 	bl	80028ee <TIM_ITRx_SetConfig>
      break;
 80026cc:	e01c      	b.n	8002708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6818      	ldr	r0, [r3, #0]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	6859      	ldr	r1, [r3, #4]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	461a      	mov	r2, r3
 80026dc:	f000 f8aa 	bl	8002834 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2140      	movs	r1, #64	; 0x40
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 f901 	bl	80028ee <TIM_ITRx_SetConfig>
      break;
 80026ec:	e00c      	b.n	8002708 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4619      	mov	r1, r3
 80026f8:	4610      	mov	r0, r2
 80026fa:	f000 f8f8 	bl	80028ee <TIM_ITRx_SetConfig>
      break;
 80026fe:	e003      	b.n	8002708 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	73fb      	strb	r3, [r7, #15]
      break;
 8002704:	e000      	b.n	8002708 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002706:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002718:	7bfb      	ldrb	r3, [r7, #15]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800272a:	bf00      	nop
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr

08002734 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr

08002746 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr

08002758 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr
	...

0800276c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a2b      	ldr	r2, [pc, #172]	; (800282c <TIM_Base_SetConfig+0xc0>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d007      	beq.n	8002794 <TIM_Base_SetConfig+0x28>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800278a:	d003      	beq.n	8002794 <TIM_Base_SetConfig+0x28>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4a28      	ldr	r2, [pc, #160]	; (8002830 <TIM_Base_SetConfig+0xc4>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d108      	bne.n	80027a6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800279a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a20      	ldr	r2, [pc, #128]	; (800282c <TIM_Base_SetConfig+0xc0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d007      	beq.n	80027be <TIM_Base_SetConfig+0x52>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027b4:	d003      	beq.n	80027be <TIM_Base_SetConfig+0x52>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a1d      	ldr	r2, [pc, #116]	; (8002830 <TIM_Base_SetConfig+0xc4>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d108      	bne.n	80027d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	4313      	orrs	r3, r2
 80027dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a0d      	ldr	r2, [pc, #52]	; (800282c <TIM_Base_SetConfig+0xc0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d103      	bne.n	8002804 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	691a      	ldr	r2, [r3, #16]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d005      	beq.n	8002822 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f023 0201 	bic.w	r2, r3, #1
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	611a      	str	r2, [r3, #16]
  }
}
 8002822:	bf00      	nop
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	40012c00 	.word	0x40012c00
 8002830:	40000400 	.word	0x40000400

08002834 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6a1b      	ldr	r3, [r3, #32]
 800284a:	f023 0201 	bic.w	r2, r3, #1
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800285e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	4313      	orrs	r3, r2
 8002868:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	f023 030a 	bic.w	r3, r3, #10
 8002870:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002872:	697a      	ldr	r2, [r7, #20]
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	4313      	orrs	r3, r2
 8002878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	621a      	str	r2, [r3, #32]
}
 8002886:	bf00      	nop
 8002888:	371c      	adds	r7, #28
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr

08002890 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002890:	b480      	push	{r7}
 8002892:	b087      	sub	sp, #28
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	f023 0210 	bic.w	r2, r3, #16
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	031b      	lsls	r3, r3, #12
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	011b      	lsls	r3, r3, #4
 80028d2:	697a      	ldr	r2, [r7, #20]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	621a      	str	r2, [r3, #32]
}
 80028e4:	bf00      	nop
 80028e6:	371c      	adds	r7, #28
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr

080028ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b085      	sub	sp, #20
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002904:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4313      	orrs	r3, r2
 800290c:	f043 0307 	orr.w	r3, r3, #7
 8002910:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	609a      	str	r2, [r3, #8]
}
 8002918:	bf00      	nop
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr

08002922 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002922:	b480      	push	{r7}
 8002924:	b087      	sub	sp, #28
 8002926:	af00      	add	r7, sp, #0
 8002928:	60f8      	str	r0, [r7, #12]
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800293c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	021a      	lsls	r2, r3, #8
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	431a      	orrs	r2, r3
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	4313      	orrs	r3, r2
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	4313      	orrs	r3, r2
 800294e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	609a      	str	r2, [r3, #8]
}
 8002956:	bf00      	nop
 8002958:	371c      	adds	r7, #28
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr

08002960 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002974:	2302      	movs	r3, #2
 8002976:	e041      	b.n	80029fc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800299e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a14      	ldr	r2, [pc, #80]	; (8002a08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d009      	beq.n	80029d0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029c4:	d004      	beq.n	80029d0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a10      	ldr	r2, [pc, #64]	; (8002a0c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d10c      	bne.n	80029ea <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	68ba      	ldr	r2, [r7, #8]
 80029de:	4313      	orrs	r3, r2
 80029e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2201      	movs	r2, #1
 80029ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bc80      	pop	{r7}
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40012c00 	.word	0x40012c00
 8002a0c:	40000400 	.word	0x40000400

08002a10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr

08002a22 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <__libc_init_array>:
 8002a34:	b570      	push	{r4, r5, r6, lr}
 8002a36:	2600      	movs	r6, #0
 8002a38:	4d0c      	ldr	r5, [pc, #48]	; (8002a6c <__libc_init_array+0x38>)
 8002a3a:	4c0d      	ldr	r4, [pc, #52]	; (8002a70 <__libc_init_array+0x3c>)
 8002a3c:	1b64      	subs	r4, r4, r5
 8002a3e:	10a4      	asrs	r4, r4, #2
 8002a40:	42a6      	cmp	r6, r4
 8002a42:	d109      	bne.n	8002a58 <__libc_init_array+0x24>
 8002a44:	f000 f822 	bl	8002a8c <_init>
 8002a48:	2600      	movs	r6, #0
 8002a4a:	4d0a      	ldr	r5, [pc, #40]	; (8002a74 <__libc_init_array+0x40>)
 8002a4c:	4c0a      	ldr	r4, [pc, #40]	; (8002a78 <__libc_init_array+0x44>)
 8002a4e:	1b64      	subs	r4, r4, r5
 8002a50:	10a4      	asrs	r4, r4, #2
 8002a52:	42a6      	cmp	r6, r4
 8002a54:	d105      	bne.n	8002a62 <__libc_init_array+0x2e>
 8002a56:	bd70      	pop	{r4, r5, r6, pc}
 8002a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a5c:	4798      	blx	r3
 8002a5e:	3601      	adds	r6, #1
 8002a60:	e7ee      	b.n	8002a40 <__libc_init_array+0xc>
 8002a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a66:	4798      	blx	r3
 8002a68:	3601      	adds	r6, #1
 8002a6a:	e7f2      	b.n	8002a52 <__libc_init_array+0x1e>
 8002a6c:	08002ad8 	.word	0x08002ad8
 8002a70:	08002ad8 	.word	0x08002ad8
 8002a74:	08002ad8 	.word	0x08002ad8
 8002a78:	08002adc 	.word	0x08002adc

08002a7c <memset>:
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	4402      	add	r2, r0
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d100      	bne.n	8002a86 <memset+0xa>
 8002a84:	4770      	bx	lr
 8002a86:	f803 1b01 	strb.w	r1, [r3], #1
 8002a8a:	e7f9      	b.n	8002a80 <memset+0x4>

08002a8c <_init>:
 8002a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8e:	bf00      	nop
 8002a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a92:	bc08      	pop	{r3}
 8002a94:	469e      	mov	lr, r3
 8002a96:	4770      	bx	lr

08002a98 <_fini>:
 8002a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a9a:	bf00      	nop
 8002a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a9e:	bc08      	pop	{r3}
 8002aa0:	469e      	mov	lr, r3
 8002aa2:	4770      	bx	lr
