#-- $Id: p8.xbus.custom.scom.initfile,v 1.6 2013/09/17 22:28:51 jgrell Exp $
#-- CHANGE HISTORY:
#--------------------------------------------------------------------------------
#-- Version:|Author: | Date:  | Comment:
#-- --------|--------|--------|--------------------------------------------------
#--     1.5 |jgrell  |09/17/13|Added DD2 specific inits
#--     1.3 |jgrell  |03/14/13|Added temporary masking of the GCR Buffer Parity Checkers in the GCR Master until the source of the error can be found. This ungates the lab.
#--     1.2 |thomsen |02/13/13|Cleaned up and Added Commented-out Lane Power Ups
#--         |        |        |Temporarily mask the GCR Buffer Parity Checker until the source of the error can be found. This ungates the lab.
#--     1.1 |thomsen |01/29/13|Created initial version
#-- --------|--------|--------|--------------------------------------------------
#--------------------------------------------------------------------------------
# End of revision history
#--------------------------------------------------------------------------------
#-- TARGETS:
#-- SYS. Chiplet target
#-- TGT1. Proc target
#-- TGT2. Connected Chiplet target
#-- TGT3. Connected Proc target

#--Master list of variables that can be used in this file is at:
#--<Attribute Definition Location>

SyntaxVersion = 1

#-- -----------------------------------------------------------------------------
#--******************************************************************************
#-- -----------------------------------------------------------------------------
#--
#-- Includes
#-- Note:  Must include the path to the .define file.
#-- -----------------------------------------------------------------------------
#--******************************************************************************
#-- -----------------------------------------------------------------------------
include ei4.io.define

#-- -----------------------------------------------------------------------------
#--******************************************************************************
#-- -----------------------------------------------------------------------------
#--
#-- Defines
#--
#-- -----------------------------------------------------------------------------
#--******************************************************************************
#-- -----------------------------------------------------------------------------
define def_IS_HW  = (SYS.ATTR_IS_SIMULATION == 0);
define def_IS_VBU = (SYS.ATTR_IS_SIMULATION == 1);

define def_all_lanes=11111;

#--***********************************************************************************
#-------------------------------------------------------------------------------------
#-- Overrides
#-------------------------------------------------------------------------------------
#--***********************************************************************************

#--***********************************************************************************
#-------------------------------------------------------------------------------------
#     __                        ____                             __  __
#    / /   ____ _____  ___     / __ \____ _      _____  _____   / / / /___
#   / /   / __ `/ __ \/ _ \   / /_/ / __ \ | /| / / _ \/ ___/  / / / / __ \
#  / /___/ /_/ / / / /  __/  / ____/ /_/ / |/ |/ /  __/ /     / /_/ / /_/ /
# /_____/\__,_/_/ /_/\___/  /_/    \____/|__/|__/\___/_/      \____/ .___/
#                                                                 /_/
#-------------------------------------------------------------------------------------
#--***********************************************************************************

## rx_lane_pdwn
#scom 0x800.0b(rx_mode_pl)(rx_grp0)(def_all_lanes).0x(xbus0_gcr_addr){
#    bits,            scom_data;
#    rx_lane_pdwn,    0b0;
#}
#
## tx_lane_pdwn
#scom 0x800.0b(tx_mode_pl)(tx_grp0)(def_all_lanes).0x(xbus0_gcr_addr){
#    bits,            scom_data;
#    tx_lane_pdwn,    0b0;
#}


#--***********************************************************************************
#-------------------------------------------------------------------------------------
#-- DD2 Murano
#-------------------------------------------------------------------------------------
#--***********************************************************************************

scom 0x800.0b(rx_timeout_sel_pg)(rx_grp0)(lane_na).0x(xbus0_gcr_addr) {
    bits,                   	  scom_data,		expr;
    rx_sls_timeout_sel_dd2,       0b1010,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_ds_bl_timeout_sel_dd2,     0b101,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_cl_timeout_sel_dd2,        0b010,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_wt_timeout_sel_dd2,        0b111,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_ds_timeout_sel_dd2,        0b110,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
}
scom 0x800.0b(rx_timeout_sel_pg)(rx_grp1)(lane_na).0x(xbus0_gcr_addr) {
    bits,                   	  scom_data,		expr;
    rx_sls_timeout_sel_dd2,       0b1010,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_ds_bl_timeout_sel_dd2,     0b101,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_cl_timeout_sel_dd2,        0b010,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_wt_timeout_sel_dd2,        0b111,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_ds_timeout_sel_dd2,        0b110,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
}
scom 0x800.0b(rx_timeout_sel_pg)(rx_grp2)(lane_na).0x(xbus0_gcr_addr) {
    bits,                   	  scom_data,		expr;
    rx_sls_timeout_sel_dd2,       0b1010,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_ds_bl_timeout_sel_dd2,     0b101,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_cl_timeout_sel_dd2,        0b010,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_wt_timeout_sel_dd2,        0b111,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_ds_timeout_sel_dd2,        0b110,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
}
scom 0x800.0b(rx_timeout_sel_pg)(rx_grp3)(lane_na).0x(xbus0_gcr_addr) {
    bits,                   	  scom_data,		expr;
    rx_sls_timeout_sel_dd2,       0b1010,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_ds_bl_timeout_sel_dd2,     0b101,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_cl_timeout_sel_dd2,        0b010,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_wt_timeout_sel_dd2,        0b111,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
    rx_ds_timeout_sel_dd2,        0b110,		ATTR_CHIP_EC_FEATURE_MCD_HANG_RECOVERY_BUG==0;
}

############################################################################################
# END OF FILE
############################################################################################
