#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024438cad080 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000024438caaae0 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000000100>;
v0000024438cf3bb0_0 .var "clk", 0 0;
v0000024438cf3c50_0 .net "out", 3 0, v0000024438cad3a0_0;  1 drivers
v0000024438cf3cf0_0 .var "rstn", 0 0;
S_0000024438cad210 .scope module, "u0" "ring_ctr" 2 9, 3 1 0, S_0000024438cad080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /OUTPUT 4 "out";
P_0000024438caa620 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000000100>;
v0000024438cc3730_0 .net "clk", 0 0, v0000024438cf3bb0_0;  1 drivers
v0000024438cc3120_0 .var/i "i", 31 0;
v0000024438cad3a0_0 .var "out", 3 0;
v0000024438cad440_0 .net "rstn", 0 0, v0000024438cf3cf0_0;  1 drivers
E_0000024438caade0 .event posedge, v0000024438cc3730_0;
    .scope S_0000024438cad210;
T_0 ;
    %wait E_0000024438caade0;
    %load/vec4 v0000024438cad440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024438cad3a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024438cad3a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024438cad3a0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024438cc3120_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000024438cc3120_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000024438cad3a0_0;
    %load/vec4 v0000024438cc3120_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000024438cc3120_0;
    %assign/vec4/off/d v0000024438cad3a0_0, 4, 5;
    %load/vec4 v0000024438cc3120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024438cc3120_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024438cad080;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0000024438cf3bb0_0;
    %inv;
    %store/vec4 v0000024438cf3bb0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024438cad080;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000024438cf3cf0_0, 0;
    %assign/vec4 v0000024438cf3bb0_0, 0;
    %vpi_call 2 18 "$monitor", "T=%0t out=%b", $time, v0000024438cf3c50_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024438caade0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024438cf3cf0_0, 0;
    %pushi/vec4 15, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024438caade0;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\ring_counter_tb.v";
    "./ring_counter.v";
