<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_channel_estimator.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_channel_estimator.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_channel_estimator.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_channel_estimator.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_channel_estimator</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_channel_estimator <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb_1_128_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        enb_1_128_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        enb_1_1_1                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        rx_i                              :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="31">   31   </a>        rx_q                              :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="32">   32   </a>        rx_v                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="33">   33   </a>        ch1_i                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="34">   34   </a>        ch1_q                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="35">   35   </a>        ch2_i                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="36">   36   </a>        ch2_q                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="37">   37   </a>        probe_xcorr1                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="38">   38   </a>        probe_xcorr2                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="39">   39   </a>        probe_state                       :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="40">   40   </a>        probe_ch1i                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="41">   41   </a>        probe_ch1q                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="42">   42   </a>        probe_ch1r                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="43">   43   </a>        probe                             :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="44">   44   </a>        );
</span><span><a class="LN" id="45">   45   </a><span class="KW">END</span> ZynqBF_2t_ip_src_channel_estimator;
</span><span><a class="LN" id="46">   46   </a>
</span><span><a class="LN" id="47">   47   </a>
</span><span><a class="LN" id="48">   48   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_channel_estimator <span class="KW">IS</span>
</span><span><a class="LN" id="49">   49   </a>
</span><span><a class="LN" id="50">   50   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_goldSequences
</span><span><a class="LN" id="52">   52   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>          gs_addr                         :   <span class="KW">IN</span>    std_logic_vector(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix12</span>
</span><span><a class="LN" id="56">   56   </a>          gs1                             :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="57">   57   </a>          gs2                             :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1)  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="58">   58   </a>          );
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="60">   60   </a>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_gs_selector
</span><span><a class="LN" id="62">   62   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>          pd1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          pd2                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="67">   67   </a>          en                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          gs_sel                          :   <span class="KW">OUT</span>   std_logic_vector(0 <span class="KW">TO</span> 1)  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="69">   69   </a>          );
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_peakdetect_ch1
</span><span><a class="LN" id="73">   73   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="74">   74   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="75">   75   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="76">   76   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="77">   77   </a>          din                             :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="78">   78   </a>          vin                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="79">   79   </a>          en                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="80">   80   </a>          addr                            :   <span class="KW">IN</span>    std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="81">   81   </a>          index                           :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="82">   82   </a>          step                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="83">   83   </a>          peak_found                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="84">   84   </a>          probe                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="85">   85   </a>          );
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="87">   87   </a>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_ram_rd_counter
</span><span><a class="LN" id="89">   89   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="90">   90   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="91">   91   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="92">   92   </a>          addr1                           :   <span class="KW">IN</span>    std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="93">   93   </a>          addr2                           :   <span class="KW">IN</span>    std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="94">   94   </a>          gs_sel                          :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="95">   95   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="96">   96   </a>          load                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="97">   97   </a>          pd_init                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="98">   98   </a>          pd_step                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="99">   99   </a>          est_step                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="100">  100   </a>          rx_addr_out                     :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="101">  101   </a>          re                              :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="102">  102   </a>          gs_addr_out                     :   <span class="KW">OUT</span>   std_logic_vector(11 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix12</span>
</span><span><a class="LN" id="103">  103   </a>          );
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_ram_counter
</span><span><a class="LN" id="107">  107   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="108">  108   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="109">  109   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="110">  110   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="111">  111   </a>          ram_we                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="112">  112   </a>          ram_re                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="113">  113   </a>          pd_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="114">  114   </a>          corr_en                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="115">  115   </a>          pd_init                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="116">  116   </a>          );
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="118">  118   </a>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_peakdetect_ch2
</span><span><a class="LN" id="120">  120   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="121">  121   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="122">  122   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="123">  123   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="124">  124   </a>          din                             :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="125">  125   </a>          vin                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="126">  126   </a>          en                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="127">  127   </a>          addr                            :   <span class="KW">IN</span>    std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="128">  128   </a>          index                           :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="129">  129   </a>          step                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="130">  130   </a>          peak_found                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="131">  131   </a>          probe                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="132">  132   </a>          );
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_state_machine
</span><span><a class="LN" id="136">  136   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="137">  137   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="138">  138   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="139">  139   </a>          peak_found                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="140">  140   </a>          est_done                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="141">  141   </a>          cf_done                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="142">  142   </a>          pd_en                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="143">  143   </a>          est_en                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="144">  144   </a>          cf_en                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="145">  145   </a>          probe_state                     :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="146">  146   </a>          );
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="148">  148   </a>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_in_fifo
</span><span><a class="LN" id="150">  150   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="151">  151   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="152">  152   </a>          enb_1_128_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="153">  153   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="154">  154   </a>          enb_1_128_1                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="155">  155   </a>          enb_1_1_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="156">  156   </a>          rxi_in                          :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="157">  157   </a>          rxq_in                          :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="158">  158   </a>          rxv_in                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="159">  159   </a>          pd_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="160">  160   </a>          cf_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="161">  161   </a>          rxi_out                         :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="162">  162   </a>          rxq_out                         :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="163">  163   </a>          rxv_out                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="164">  164   </a>          empty                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="165">  165   </a>          );
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_rx_bram
</span><span><a class="LN" id="169">  169   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="170">  170   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="171">  171   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="172">  172   </a>          din_i                           :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="173">  173   </a>          din_q                           :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="174">  174   </a>          we                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="175">  175   </a>          re                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="176">  176   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="177">  177   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="178">  178   </a>          dout                            :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="179">  179   </a>          valid                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="180">  180   </a>          addr_out                        :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="181">  181   </a>          );
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="183">  183   </a>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_ch_est
</span><span><a class="LN" id="185">  185   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="186">  186   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="187">  187   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="188">  188   </a>          rx                              :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="189">  189   </a>          gs1                             :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="190">  190   </a>          gs2                             :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="191">  191   </a>          gs_sel                          :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="192">  192   </a>          en                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="193">  193   </a>          step_in                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="194">  194   </a>          ch1_i                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="195">  195   </a>          ch1_q                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="196">  196   </a>          ch2_i                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="197">  197   </a>          ch2_q                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="198">  198   </a>          est_done                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="199">  199   </a>          step_out                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="200">  200   </a>          probe_ch1i                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="201">  201   </a>          probe_ch1q                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="202">  202   </a>          probe_ch1r                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="203">  203   </a>          );
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="205">  205   </a>
</span><span><a class="LN" id="206">  206   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_goldSequences
</span><span><a class="LN" id="208">  208   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_goldSequences(rtl);
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_gs_selector
</span><span><a class="LN" id="211">  211   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_gs_selector(rtl);
</span><span><a class="LN" id="212">  212   </a>
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_peakdetect_ch1
</span><span><a class="LN" id="214">  214   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_peakdetect_ch1(rtl);
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_ram_rd_counter
</span><span><a class="LN" id="217">  217   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_ram_rd_counter(rtl);
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_ram_counter
</span><span><a class="LN" id="220">  220   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_ram_counter(rtl);
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_peakdetect_ch2
</span><span><a class="LN" id="223">  223   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_peakdetect_ch2(rtl);
</span><span><a class="LN" id="224">  224   </a>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_state_machine
</span><span><a class="LN" id="226">  226   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_state_machine(rtl);
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228">  228   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_in_fifo
</span><span><a class="LN" id="229">  229   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_in_fifo(rtl);
</span><span><a class="LN" id="230">  230   </a>
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_rx_bram
</span><span><a class="LN" id="232">  232   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_rx_bram(rtl);
</span><span><a class="LN" id="233">  233   </a>
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_ch_est
</span><span><a class="LN" id="235">  235   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_ch_est(rtl);
</span><span><a class="LN" id="236">  236   </a>
</span><span><a class="LN" id="237">  237   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">SIGNAL</span> gs_addr                          : std_logic_vector(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix12</span>
</span><span><a class="LN" id="239">  239   </a>  <span class="KW">SIGNAL</span> goldSequences_out1               : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix16 [2]</span>
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">SIGNAL</span> goldSequences_out2               : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix16 [2]</span>
</span><span><a class="LN" id="241">  241   </a>  <span class="KW">SIGNAL</span> state_machine_out3               : std_logic;
</span><span><a class="LN" id="242">  242   </a>  <span class="KW">SIGNAL</span> est_en                           : std_logic;
</span><span><a class="LN" id="243">  243   </a>  <span class="KW">SIGNAL</span> clear_fifo                       : std_logic;
</span><span><a class="LN" id="244">  244   </a>  <span class="KW">SIGNAL</span> pd_step                          : std_logic;
</span><span><a class="LN" id="245">  245   </a>  <span class="KW">SIGNAL</span> pd_en                            : std_logic;
</span><span><a class="LN" id="246">  246   </a>  <span class="KW">SIGNAL</span> pd_step_1                        : std_logic;
</span><span><a class="LN" id="247">  247   </a>  <span class="KW">SIGNAL</span> pd_step_2                        : std_logic;
</span><span><a class="LN" id="248">  248   </a>  <span class="KW">SIGNAL</span> peakdetect_ch1_out3              : std_logic;
</span><span><a class="LN" id="249">  249   </a>  <span class="KW">SIGNAL</span> peakdetect_ch2_out3              : std_logic;
</span><span><a class="LN" id="250">  250   </a>  <span class="KW">SIGNAL</span> Logical_Operator6_out1           : std_logic;
</span><span><a class="LN" id="251">  251   </a>  <span class="KW">SIGNAL</span> gs_sel                           : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="252">  252   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1           : std_logic;
</span><span><a class="LN" id="253">  253   </a>  <span class="KW">SIGNAL</span> ram_dout                         : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix16 [2]</span>
</span><span><a class="LN" id="254">  254   </a>  <span class="KW">SIGNAL</span> ram_valid                        : std_logic;
</span><span><a class="LN" id="255">  255   </a>  <span class="KW">SIGNAL</span> xcorr_en                         : std_logic;
</span><span><a class="LN" id="256">  256   </a>  <span class="KW">SIGNAL</span> rx_bram_out3                     : std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="257">  257   </a>  <span class="KW">SIGNAL</span> peakdetect_ch1_out1              : std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="258">  258   </a>  <span class="KW">SIGNAL</span> xcorr_ch1                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="259">  259   </a>  <span class="KW">SIGNAL</span> peakdetect_ch2_out1              : std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="260">  260   </a>  <span class="KW">SIGNAL</span> est_done                         : std_logic;
</span><span><a class="LN" id="261">  261   </a>  <span class="KW">SIGNAL</span> pd_init                          : std_logic;
</span><span><a class="LN" id="262">  262   </a>  <span class="KW">SIGNAL</span> est_step                         : std_logic;
</span><span><a class="LN" id="263">  263   </a>  <span class="KW">SIGNAL</span> rx_addr                          : std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="264">  264   </a>  <span class="KW">SIGNAL</span> ram_re                           : std_logic;
</span><span><a class="LN" id="265">  265   </a>  <span class="KW">SIGNAL</span> fifo_rxv                         : std_logic;
</span><span><a class="LN" id="266">  266   </a>  <span class="KW">SIGNAL</span> xcorr                            : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="267">  267   </a>  <span class="KW">SIGNAL</span> in_fifo_out4                     : std_logic;
</span><span><a class="LN" id="268">  268   </a>  <span class="KW">SIGNAL</span> state_machine_out4               : std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" id="269">  269   </a>  <span class="KW">SIGNAL</span> fifo_rxi                         : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="270">  270   </a>  <span class="KW">SIGNAL</span> fifo_rxq                         : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="271">  271   </a>  <span class="KW">SIGNAL</span> ch1_i_tmp                        : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="272">  272   </a>  <span class="KW">SIGNAL</span> ch_est_out2                      : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="273">  273   </a>  <span class="KW">SIGNAL</span> ch_est_out3                      : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="274">  274   </a>  <span class="KW">SIGNAL</span> ch_est_out4                      : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="275">  275   </a>  <span class="KW">SIGNAL</span> ch_est_out7                      : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="276">  276   </a>  <span class="KW">SIGNAL</span> ch_est_out8                      : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="277">  277   </a>  <span class="KW">SIGNAL</span> ch_est_out9                      : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="278">  278   </a>
</span><span><a class="LN" id="279">  279   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="280" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:206')" name="code2model">  280   </a>  u_goldSequences : ZynqBF_2t_ip_src_goldSequences
</span><span><a class="LN" id="281" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:206')" name="code2model">  281   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="282" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:206')" name="code2model">  282   </a>              reset =&gt; reset,
</span><span><a class="LN" id="283" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:206')" name="code2model">  283   </a>              enb =&gt; enb,
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:206')" name="code2model">  284   </a>              gs_addr =&gt; gs_addr,  <span class="CT">-- ufix12</span>
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:206')" name="code2model">  285   </a>              gs1 =&gt; goldSequences_out1,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="286" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:206')" name="code2model">  286   </a>              gs2 =&gt; goldSequences_out2  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="287" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:206')" name="code2model">  287   </a>              );
</span><span><a class="LN" id="288">  288   </a>
</span><span><a class="LN" id="289" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  289   </a>  u_gs_selector : ZynqBF_2t_ip_src_gs_selector
</span><span><a class="LN" id="290" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  290   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="291" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  291   </a>              reset =&gt; reset,
</span><span><a class="LN" id="292" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  292   </a>              enb =&gt; enb,
</span><span><a class="LN" id="293" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  293   </a>              pd1 =&gt; peakdetect_ch1_out3,
</span><span><a class="LN" id="294" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  294   </a>              pd2 =&gt; peakdetect_ch2_out3,
</span><span><a class="LN" id="295" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  295   </a>              en =&gt; Logical_Operator6_out1,
</span><span><a class="LN" id="296" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  296   </a>              gs_sel =&gt; gs_sel  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="297" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:819')" name="code2model">  297   </a>              );
</span><span><a class="LN" id="298">  298   </a>
</span><span><a class="LN" id="299" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  299   </a>  u_peakdetect_ch1 : ZynqBF_2t_ip_src_peakdetect_ch1
</span><span><a class="LN" id="300" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  300   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="301" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  301   </a>              reset =&gt; reset,
</span><span><a class="LN" id="302" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  302   </a>              enb =&gt; enb,
</span><span><a class="LN" id="303" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  303   </a>              rst =&gt; Logical_Operator3_out1,
</span><span><a class="LN" id="304" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  304   </a>              din =&gt; ram_dout,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="305" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  305   </a>              vin =&gt; ram_valid,
</span><span><a class="LN" id="306" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  306   </a>              en =&gt; xcorr_en,
</span><span><a class="LN" id="307" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  307   </a>              addr =&gt; rx_bram_out3,  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="308" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  308   </a>              index =&gt; peakdetect_ch1_out1,  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="309" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  309   </a>              step =&gt; pd_step,
</span><span><a class="LN" id="310" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  310   </a>              peak_found =&gt; peakdetect_ch1_out3,
</span><span><a class="LN" id="311" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  311   </a>              probe =&gt; xcorr_ch1  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="312" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3630')" name="code2model">  312   </a>              );
</span><span><a class="LN" id="313">  313   </a>
</span><span><a class="LN" id="314" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  314   </a>  u_ram_rd_counter : ZynqBF_2t_ip_src_ram_rd_counter
</span><span><a class="LN" id="315" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  315   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="316" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  316   </a>              reset =&gt; reset,
</span><span><a class="LN" id="317" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  317   </a>              enb =&gt; enb,
</span><span><a class="LN" id="318" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  318   </a>              addr1 =&gt; peakdetect_ch1_out1,  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="319" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  319   </a>              addr2 =&gt; peakdetect_ch2_out1,  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="320" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  320   </a>              gs_sel =&gt; gs_sel,  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="321" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  321   </a>              rst =&gt; est_done,
</span><span><a class="LN" id="322" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  322   </a>              load =&gt; Logical_Operator6_out1,
</span><span><a class="LN" id="323" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  323   </a>              pd_init =&gt; pd_init,
</span><span><a class="LN" id="324" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  324   </a>              pd_step =&gt; pd_step_2,
</span><span><a class="LN" id="325" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  325   </a>              est_step =&gt; est_step,
</span><span><a class="LN" id="326" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  326   </a>              rx_addr_out =&gt; rx_addr,  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="327" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  327   </a>              re =&gt; ram_re,
</span><span><a class="LN" id="328" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  328   </a>              gs_addr_out =&gt; gs_addr  <span class="CT">-- ufix12</span>
</span><span><a class="LN" id="329" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2797')" name="code2model">  329   </a>              );
</span><span><a class="LN" id="330">  330   </a>
</span><span><a class="LN" id="331" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  331   </a>  u_ram_counter : ZynqBF_2t_ip_src_ram_counter
</span><span><a class="LN" id="332" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  332   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="333" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  333   </a>              reset =&gt; reset,
</span><span><a class="LN" id="334" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  334   </a>              enb =&gt; enb,
</span><span><a class="LN" id="335" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  335   </a>              rst =&gt; Logical_Operator3_out1,
</span><span><a class="LN" id="336" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  336   </a>              ram_we =&gt; fifo_rxv,
</span><span><a class="LN" id="337" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  337   </a>              ram_re =&gt; ram_re,
</span><span><a class="LN" id="338" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  338   </a>              pd_en =&gt; pd_en,
</span><span><a class="LN" id="339" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  339   </a>              corr_en =&gt; xcorr_en,
</span><span><a class="LN" id="340" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  340   </a>              pd_init =&gt; pd_init
</span><span><a class="LN" id="341" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3142')" name="code2model">  341   </a>              );
</span><span><a class="LN" id="342">  342   </a>
</span><span><a class="LN" id="343" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  343   </a>  u_peakdetect_ch2 : ZynqBF_2t_ip_src_peakdetect_ch2
</span><span><a class="LN" id="344" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  344   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="345" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  345   </a>              reset =&gt; reset,
</span><span><a class="LN" id="346" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  346   </a>              enb =&gt; enb,
</span><span><a class="LN" id="347" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  347   </a>              rst =&gt; Logical_Operator3_out1,
</span><span><a class="LN" id="348" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  348   </a>              din =&gt; ram_dout,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="349" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  349   </a>              vin =&gt; ram_valid,
</span><span><a class="LN" id="350" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  350   </a>              en =&gt; xcorr_en,
</span><span><a class="LN" id="351" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  351   </a>              addr =&gt; rx_bram_out3,  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="352" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  352   </a>              index =&gt; peakdetect_ch2_out1,  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="353" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  353   </a>              step =&gt; pd_step_1,
</span><span><a class="LN" id="354" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  354   </a>              peak_found =&gt; peakdetect_ch2_out3,
</span><span><a class="LN" id="355" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  355   </a>              probe =&gt; xcorr  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="356" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3694')" name="code2model">  356   </a>              );
</span><span><a class="LN" id="357">  357   </a>
</span><span><a class="LN" id="358" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  358   </a>  u_state_machine : ZynqBF_2t_ip_src_state_machine
</span><span><a class="LN" id="359" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  359   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="360" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  360   </a>              reset =&gt; reset,
</span><span><a class="LN" id="361" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  361   </a>              enb =&gt; enb,
</span><span><a class="LN" id="362" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  362   </a>              peak_found =&gt; Logical_Operator6_out1,
</span><span><a class="LN" id="363" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  363   </a>              est_done =&gt; est_done,
</span><span><a class="LN" id="364" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  364   </a>              cf_done =&gt; in_fifo_out4,
</span><span><a class="LN" id="365" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  365   </a>              pd_en =&gt; pd_en,
</span><span><a class="LN" id="366" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  366   </a>              est_en =&gt; est_en,
</span><span><a class="LN" id="367" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  367   </a>              cf_en =&gt; state_machine_out3,
</span><span><a class="LN" id="368" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  368   </a>              probe_state =&gt; state_machine_out4  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="369" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:224')" name="code2model">  369   </a>              );
</span><span><a class="LN" id="370">  370   </a>
</span><span><a class="LN" id="371" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  371   </a>  u_in_fifo : ZynqBF_2t_ip_src_in_fifo
</span><span><a class="LN" id="372" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  372   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="373" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  373   </a>              reset =&gt; reset,
</span><span><a class="LN" id="374" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  374   </a>              enb_1_128_0 =&gt; enb_1_128_0,
</span><span><a class="LN" id="375" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  375   </a>              enb =&gt; enb,
</span><span><a class="LN" id="376" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  376   </a>              enb_1_128_1 =&gt; enb_1_128_1,
</span><span><a class="LN" id="377" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  377   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" id="378" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  378   </a>              rxi_in =&gt; rx_i,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="379" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  379   </a>              rxq_in =&gt; rx_q,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="380" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  380   </a>              rxv_in =&gt; rx_v,
</span><span><a class="LN" id="381" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  381   </a>              pd_en =&gt; pd_en,
</span><span><a class="LN" id="382" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  382   </a>              cf_en =&gt; clear_fifo,
</span><span><a class="LN" id="383" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  383   </a>              rxi_out =&gt; fifo_rxi,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="384" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  384   </a>              rxq_out =&gt; fifo_rxq,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="385" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  385   </a>              rxv_out =&gt; fifo_rxv,
</span><span><a class="LN" id="386" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  386   </a>              empty =&gt; in_fifo_out4
</span><span><a class="LN" id="387" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3182')" name="code2model">  387   </a>              );
</span><span><a class="LN" id="388">  388   </a>
</span><span><a class="LN" id="389" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  389   </a>  u_rx_bram : ZynqBF_2t_ip_src_rx_bram
</span><span><a class="LN" id="390" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  390   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="391" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  391   </a>              reset =&gt; reset,
</span><span><a class="LN" id="392" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  392   </a>              enb =&gt; enb,
</span><span><a class="LN" id="393" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  393   </a>              din_i =&gt; fifo_rxi,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="394" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  394   </a>              din_q =&gt; fifo_rxq,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="395" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  395   </a>              we =&gt; fifo_rxv,
</span><span><a class="LN" id="396" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  396   </a>              re =&gt; ram_re,
</span><span><a class="LN" id="397" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  397   </a>              rd_addr =&gt; rx_addr,  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="398" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  398   </a>              rst =&gt; Logical_Operator3_out1,
</span><span><a class="LN" id="399" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  399   </a>              dout =&gt; ram_dout,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="400" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  400   </a>              valid =&gt; ram_valid,
</span><span><a class="LN" id="401" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  401   </a>              addr_out =&gt; rx_bram_out3  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="402" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2751')" name="code2model">  402   </a>              );
</span><span><a class="LN" id="403">  403   </a>
</span><span><a class="LN" id="404" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  404   </a>  u_ch_est : ZynqBF_2t_ip_src_ch_est
</span><span><a class="LN" id="405" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  405   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="406" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  406   </a>              reset =&gt; reset,
</span><span><a class="LN" id="407" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  407   </a>              enb =&gt; enb,
</span><span><a class="LN" id="408" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  408   </a>              rx =&gt; ram_dout,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="409" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  409   </a>              gs1 =&gt; goldSequences_out1,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="410" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  410   </a>              gs2 =&gt; goldSequences_out2,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="411" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  411   </a>              gs_sel =&gt; gs_sel,  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="412" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  412   </a>              en =&gt; est_en,
</span><span><a class="LN" id="413" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  413   </a>              step_in =&gt; ram_valid,
</span><span><a class="LN" id="414" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  414   </a>              ch1_i =&gt; ch1_i_tmp,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="415" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  415   </a>              ch1_q =&gt; ch_est_out2,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="416" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  416   </a>              ch2_i =&gt; ch_est_out3,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="417" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  417   </a>              ch2_q =&gt; ch_est_out4,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="418" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  418   </a>              est_done =&gt; est_done,
</span><span><a class="LN" id="419" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  419   </a>              step_out =&gt; est_step,
</span><span><a class="LN" id="420" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  420   </a>              probe_ch1i =&gt; ch_est_out7,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="421" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  421   </a>              probe_ch1q =&gt; ch_est_out8,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="422" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  422   </a>              probe_ch1r =&gt; ch_est_out9  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="423" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:257')" name="code2model">  423   </a>              );
</span><span><a class="LN" id="424">  424   </a>
</span><span><a class="LN" id="425" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3220')" name="code2model">  425   </a>  clear_fifo &lt;= state_machine_out3 <span class="KW">OR</span> est_en;
</span><span><a class="LN" id="426">  426   </a>
</span><span><a class="LN" id="427" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:127')" name="code2model">  427   </a>  pd_step_2 &lt;= pd_step_1 <span class="KW">AND</span> (pd_step <span class="KW">AND</span> pd_en);
</span><span><a class="LN" id="428">  428   </a>
</span><span><a class="LN" id="429" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3246')" name="code2model">  429   </a>  Logical_Operator3_out1 &lt;=  <span class="KW">NOT</span> pd_en;
</span><span><a class="LN" id="430">  430   </a>
</span><span><a class="LN" id="431" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:235')" name="code2model">  431   </a>  Logical_Operator6_out1 &lt;= peakdetect_ch2_out3 <span class="KW">OR</span> peakdetect_ch1_out3;
</span><span><a class="LN" id="432">  432   </a>
</span><span><a class="LN" id="433">  433   </a>  ch1_i &lt;= ch1_i_tmp;
</span><span><a class="LN" id="434">  434   </a>
</span><span><a class="LN" id="435">  435   </a>  ch1_q &lt;= ch_est_out2;
</span><span><a class="LN" id="436">  436   </a>
</span><span><a class="LN" id="437">  437   </a>  ch2_i &lt;= ch_est_out3;
</span><span><a class="LN" id="438">  438   </a>
</span><span><a class="LN" id="439">  439   </a>  ch2_q &lt;= ch_est_out4;
</span><span><a class="LN" id="440">  440   </a>
</span><span><a class="LN" id="441">  441   </a>  probe_xcorr1 &lt;= xcorr_ch1;
</span><span><a class="LN" id="442">  442   </a>
</span><span><a class="LN" id="443">  443   </a>  probe_xcorr2 &lt;= xcorr;
</span><span><a class="LN" id="444">  444   </a>
</span><span><a class="LN" id="445">  445   </a>  probe_state &lt;= state_machine_out4;
</span><span><a class="LN" id="446">  446   </a>
</span><span><a class="LN" id="447">  447   </a>  probe_ch1i &lt;= ch_est_out7;
</span><span><a class="LN" id="448">  448   </a>
</span><span><a class="LN" id="449">  449   </a>  probe_ch1q &lt;= ch_est_out8;
</span><span><a class="LN" id="450">  450   </a>
</span><span><a class="LN" id="451">  451   </a>  probe_ch1r &lt;= ch_est_out9;
</span><span><a class="LN" id="452">  452   </a>
</span><span><a class="LN" id="453">  453   </a>  probe &lt;= peakdetect_ch1_out1;
</span><span><a class="LN" id="454">  454   </a>
</span><span><a class="LN" id="455">  455   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="456">  456   </a>
</span><span><a class="LN" id="457">  457   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
