`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/08/04 19:21:49
// Design Name: 
// Module Name: flow_driver
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module flow_driver#(
    parameter                                       SIM_MODE            = "TRUE"                ,//ä»¿çœŸåŠ ï¿½?//"TRUE":é™ä½è®¡æ•°ä½å®½ ä¸è¿‡æ»¤æµé‡Byte , "FALSE":å…³é—­ä»¿çœŸåŠ ï¿½? æ­£å¸¸è¿è¡Œ
    parameter                                       REG_DATA_WIDTH      = 32                    ,
    parameter                                       PORT_MNG_DATA_WIDTH = 128                   ,
    parameter                                       CLOCK_PERIOD        = 100_000_000       
)                                       
(                                       
    input                                           i_sys_clk                                   ,
    input                                           i_sys_rst                                   ,

    input                                           i_pluse_clk                                 ,
    input                                           i_pluse_rst                                 ,

    input   [REG_DATA_WIDTH -1:0]                   i_port_rate                                 ,//00-100M 01-1000M  10-2500M  10-10G
    input   [REG_DATA_WIDTH -1:0]                   i_flow_ctrl_select                          ,//0:100 1:50 2:25  

    output  [31:0]                                  o_recive_package                            ,//æ¥æ”¶æ•°æ®åŒ…æ•° 
    output  [31:0]                                  o_recive_package_multi                      ,//æ¥æ”¶æ•°æ®åŒ…æ•°  ä¹˜æ•°
    output  [31:0]                                  o_send_package                              ,//å‘é€æ•°æ®åŒ…æ•°é‡
    output  [31:0]                                  o_send_package_multi                        ,//å‘é€æ•°æ®åŒ…æ•°é‡ ä¹˜æ•°

    input  [PORT_MNG_DATA_WIDTH - 1:0]              i_flow_data                                 ,//ç«¯å£æ•°æ® 
    input  [(PORT_MNG_DATA_WIDTH/8) - 1:0]          i_flow_data_keep                            ,//ç«¯å£æ•°æ®æ©ç ä¿¡å·
    input                                           i_flow_valid                                ,//ç«¯å£æ•°æ®æœ‰æ•ˆ
    output                                          o_flow_ready                                ,//ç«¯å£æ•°æ®å°±ç»ªä¿¡å·,è¡¨ç¤ºå½“å‰æ¨¡å—å‡†å¤‡å¥½æ¥æ”¶æ•° 
    input                                           i_flow_last                                 ,// æ•°æ®æµç»“æŸæ ‡     

    output  [PORT_MNG_DATA_WIDTH - 1:0]             o_flow_data                                 ,//ç«¯å£æ•°æ® 
    output  [(PORT_MNG_DATA_WIDTH/8) - 1:0]         o_flow_data_keep                            ,//ç«¯å£æ•°æ®æ©ç ä¿¡å·
    output                                          o_flow_valid                                ,//ç«¯å£æ•°æ®æœ‰æ•ˆ
    input                                           i_flow_ready                                ,//ç«¯å£æ•°æ®å°±ç»ªä¿¡å·,è¡¨ç¤ºå½“å‰æ¨¡å—å‡†å¤‡å¥½æ¥æ”¶æ•° 
    output                                          o_flow_last                                 // æ•°æ®æµç»“æŸæ ‡    

);
    wire                                            w_pps_pluse                                 ;
    wire                                            w_pps_last                                  ;
    wire                                            w_pps_pluse_sysclk_sync                     ;
 pluse_per_second#(
        .CLOCK_PERIOD                               (CLOCK_PERIOD                               ),
        .SIM_MODE                                   (SIM_MODE                                   )
    )pluse_per_second_u0(                                                  
        .i_pluse_clk                                (i_pluse_clk                                ),//è„‰å†²æ—¶é’Ÿ
        .i_pluse_rst                                (i_pluse_rst                                ),//è„‰å†²å¤ä½

        .i_pluse_valid                              (i_flow_valid                               ),//è¾“å…¥é¦–å¸§ æ•°æ®å¸?
        .o_pluse_last                               (w_pps_last                                 ),
        .o_pluse                                    (w_pps_pluse                                ) //è¾“å‡ºè„‰å†²ä¿¡å·
    );   
                   
    xpm_cdc_async_rst #(            
        .DEST_SYNC_FF                               (1                                          ),     
        .INIT_SYNC_FF                               (0                                          ),     
        .RST_ACTIVE_HIGH                            (1                                          )   
    ) pluse                                         (           
        .dest_arst                                  (w_pps_pluse_sysclk_sync                    ), 
        .dest_clk                                   (i_sys_clk                                  ),    
        .src_arst                                   (w_pps_pluse                                )     
    );

    
    flow_ctrl#(
    .SIM_MODE                                       (SIM_MODE                                   ),//ä»¿çœŸåŠ ï¿½?//"TRUE":é™ä½è®¡æ•°ä½å®½ ä¸è¿‡æ»¤æµé‡Byte , "FALSE":å…³é—­ä»¿çœŸåŠ ï¿½? æ­£å¸¸è¿è¡Œ
    .REG_DATA_WIDTH                                 (REG_DATA_WIDTH                             ),
    .PORT_MNG_DATA_WIDTH                            (PORT_MNG_DATA_WIDTH                        )
    )flow_ctrl                                      (                                                         
    .i_sys_clk                                      (i_sys_clk                                  ),
    .i_sys_rst                                      (i_sys_rst                                  ),

    .i_pluse_clk                                    (i_pluse_clk                                ),
    .i_pluse_rst                                    (i_pluse_rst                                ),
    .i_second_pluse                                 (w_pps_pluse_sysclk_sync                    ),
    .i_second_last                                  (w_pps_last                                 ),//Î´Í¬²½
    .i_port_rate                                    (i_port_rate                                ),//00-100M 01-1000M  10-2500M  10-10G
    .i_flow_ctrl_select                             (i_flow_ctrl_select                         ),//0:100 1:50 2:25  

    .o_recive_package                               (o_recive_package                           ),//æ¥æ”¶æ•°æ®åŒ…æ•° 
    .o_recive_package_multi                         (o_recive_package_multi                     ),//æ¥æ”¶æ•°æ®åŒ…æ•°  ä¹˜æ•°
    .o_send_package                                 (o_send_package                             ),//å‘é€æ•°æ®åŒ…æ•°é‡
    .o_send_package_multi                           (o_send_package_multi                       ),//å‘é€æ•°æ®åŒ…æ•°é‡ ä¹˜æ•°

    .i_flow_data                                    (i_flow_data                                ),//ç«¯å£æ•°æ® 
    .i_flow_data_keep                               (i_flow_data_keep                           ),//ç«¯å£æ•°æ®æ©ç ä¿¡å·
    .i_flow_valid                                   (i_flow_valid                               ),//ç«¯å£æ•°æ®æœ‰æ•ˆ
    .o_flow_ready                                   (o_flow_ready                               ),//ç«¯å£æ•°æ®å°±ç»ªä¿¡å·,è¡¨ç¤ºå½“å‰æ¨¡å—å‡†å¤‡å¥½æ¥æ”¶æ•° 
    .i_flow_last                                    (i_flow_last                                ),// æ•°æ®æµç»“æŸæ ‡     

    .o_flow_data                                    (o_flow_data                                ),//ç«¯å£æ•°æ® 
    .o_flow_data_keep                               (o_flow_data_keep                           ),//ç«¯å£æ•°æ®æ©ç ä¿¡å·
    .o_flow_valid                                   (o_flow_valid                               ),//ç«¯å£æ•°æ®æœ‰æ•ˆ
    .i_flow_ready                                   (i_flow_ready                               ),//ç«¯å£æ•°æ®å°±ç»ªä¿¡å·,è¡¨ç¤ºå½“å‰æ¨¡å—å‡†å¤‡å¥½æ¥æ”¶æ•° 
    .o_flow_last                                    (o_flow_last                                )// æ•°æ®æµç»“æŸæ ‡    
);
endmodule
