Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov  3 17:17:04 2019
| Host         : ace-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file TopBlockDesign_wrapper_drc_routed.rpt -pb TopBlockDesign_wrapper_drc_routed.pb -rpx TopBlockDesign_wrapper_drc_routed.rpx
| Design       : TopBlockDesign_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-1 | Warning  | Input pipelining | 2          |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP TopBlockDesign_i/DDS_0/inst/MultRes0 input TopBlockDesign_i/DDS_0/inst/MultRes0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP TopBlockDesign_i/DDS_0/inst/MultRes0 input TopBlockDesign_i/DDS_0/inst/MultRes0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


