// Verilog code for a 32-bit adder with carry-in and carry-out

`timescale 1ns / 1ps         // timescale definition

module adder(                // module definition
    input [31:0] a,          // 32-bit input a
    input [31:0] b,          // 32-bit input b
    input cin,               // carry-in bit
    output [31:0] result,    // 32-bit output result
    output cout              // carry-out bit
);

wire [31:0] sum;             // wire declaration for the sum

assign sum = a + b + cin;    // assigns sum as the sum of a, b, and cin

assign result = sum[31:0];   // assigns result as the lower 32 bits of sum

assign cout = sum[32];       // assigns cout as the 33rd bit of sum

endmodule                    // end of module