DECL|LSM6DS0_ACCEL_ENABLE_X_AXIS|macro|LSM6DS0_ACCEL_ENABLE_X_AXIS
DECL|LSM6DS0_ACCEL_ENABLE_X_AXIS|macro|LSM6DS0_ACCEL_ENABLE_X_AXIS
DECL|LSM6DS0_ACCEL_ENABLE_Y_AXIS|macro|LSM6DS0_ACCEL_ENABLE_Y_AXIS
DECL|LSM6DS0_ACCEL_ENABLE_Y_AXIS|macro|LSM6DS0_ACCEL_ENABLE_Y_AXIS
DECL|LSM6DS0_ACCEL_ENABLE_Z_AXIS|macro|LSM6DS0_ACCEL_ENABLE_Z_AXIS
DECL|LSM6DS0_ACCEL_ENABLE_Z_AXIS|macro|LSM6DS0_ACCEL_ENABLE_Z_AXIS
DECL|LSM6DS0_ACCEL_FULLSCALE_16G|macro|LSM6DS0_ACCEL_FULLSCALE_16G
DECL|LSM6DS0_ACCEL_FULLSCALE_2G|macro|LSM6DS0_ACCEL_FULLSCALE_2G
DECL|LSM6DS0_ACCEL_FULLSCALE_4G|macro|LSM6DS0_ACCEL_FULLSCALE_4G
DECL|LSM6DS0_ACCEL_FULLSCALE_8G|macro|LSM6DS0_ACCEL_FULLSCALE_8G
DECL|LSM6DS0_ACCEL_SAMPLING_RATE_0|macro|LSM6DS0_ACCEL_SAMPLING_RATE_0
DECL|LSM6DS0_ACCEL_SAMPLING_RATE_10|macro|LSM6DS0_ACCEL_SAMPLING_RATE_10
DECL|LSM6DS0_ACCEL_SAMPLING_RATE_119|macro|LSM6DS0_ACCEL_SAMPLING_RATE_119
DECL|LSM6DS0_ACCEL_SAMPLING_RATE_238|macro|LSM6DS0_ACCEL_SAMPLING_RATE_238
DECL|LSM6DS0_ACCEL_SAMPLING_RATE_476|macro|LSM6DS0_ACCEL_SAMPLING_RATE_476
DECL|LSM6DS0_ACCEL_SAMPLING_RATE_50|macro|LSM6DS0_ACCEL_SAMPLING_RATE_50
DECL|LSM6DS0_ACCEL_SAMPLING_RATE_952|macro|LSM6DS0_ACCEL_SAMPLING_RATE_952
DECL|LSM6DS0_DEFALUT_ACCEL_FULLSCALE|macro|LSM6DS0_DEFALUT_ACCEL_FULLSCALE
DECL|LSM6DS0_DEFAULT_ACCEL_FULLSCALE_FACTOR|macro|LSM6DS0_DEFAULT_ACCEL_FULLSCALE_FACTOR
DECL|LSM6DS0_DEFAULT_ACCEL_FULLSCALE_FACTOR|macro|LSM6DS0_DEFAULT_ACCEL_FULLSCALE_FACTOR
DECL|LSM6DS0_DEFAULT_ACCEL_FULLSCALE_FACTOR|macro|LSM6DS0_DEFAULT_ACCEL_FULLSCALE_FACTOR
DECL|LSM6DS0_DEFAULT_ACCEL_FULLSCALE_FACTOR|macro|LSM6DS0_DEFAULT_ACCEL_FULLSCALE_FACTOR
DECL|LSM6DS0_DEFAULT_ACCEL_FULLSCALE|macro|LSM6DS0_DEFAULT_ACCEL_FULLSCALE
DECL|LSM6DS0_DEFAULT_ACCEL_FULLSCALE|macro|LSM6DS0_DEFAULT_ACCEL_FULLSCALE
DECL|LSM6DS0_DEFAULT_ACCEL_FULLSCALE|macro|LSM6DS0_DEFAULT_ACCEL_FULLSCALE
DECL|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_ACCEL_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_GYRO_FULLSCALE_FACTOR|macro|LSM6DS0_DEFAULT_GYRO_FULLSCALE_FACTOR
DECL|LSM6DS0_DEFAULT_GYRO_FULLSCALE_FACTOR|macro|LSM6DS0_DEFAULT_GYRO_FULLSCALE_FACTOR
DECL|LSM6DS0_DEFAULT_GYRO_FULLSCALE_FACTOR|macro|LSM6DS0_DEFAULT_GYRO_FULLSCALE_FACTOR
DECL|LSM6DS0_DEFAULT_GYRO_FULLSCALE|macro|LSM6DS0_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DS0_DEFAULT_GYRO_FULLSCALE|macro|LSM6DS0_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DS0_DEFAULT_GYRO_FULLSCALE|macro|LSM6DS0_DEFAULT_GYRO_FULLSCALE
DECL|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE
DECL|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE|macro|LSM6DS0_DEFAULT_GYRO_SAMPLING_RATE
DECL|LSM6DS0_GYRO_ENABLE_X_AXIS|macro|LSM6DS0_GYRO_ENABLE_X_AXIS
DECL|LSM6DS0_GYRO_ENABLE_X_AXIS|macro|LSM6DS0_GYRO_ENABLE_X_AXIS
DECL|LSM6DS0_GYRO_ENABLE_Y_AXIS|macro|LSM6DS0_GYRO_ENABLE_Y_AXIS
DECL|LSM6DS0_GYRO_ENABLE_Y_AXIS|macro|LSM6DS0_GYRO_ENABLE_Y_AXIS
DECL|LSM6DS0_GYRO_ENABLE_Z_AXIS|macro|LSM6DS0_GYRO_ENABLE_Z_AXIS
DECL|LSM6DS0_GYRO_ENABLE_Z_AXIS|macro|LSM6DS0_GYRO_ENABLE_Z_AXIS
DECL|LSM6DS0_GYRO_FULLSCALE_2000|macro|LSM6DS0_GYRO_FULLSCALE_2000
DECL|LSM6DS0_GYRO_FULLSCALE_245|macro|LSM6DS0_GYRO_FULLSCALE_245
DECL|LSM6DS0_GYRO_FULLSCALE_500|macro|LSM6DS0_GYRO_FULLSCALE_500
DECL|LSM6DS0_GYRO_SAMPLING_RATE_0|macro|LSM6DS0_GYRO_SAMPLING_RATE_0
DECL|LSM6DS0_GYRO_SAMPLING_RATE_119|macro|LSM6DS0_GYRO_SAMPLING_RATE_119
DECL|LSM6DS0_GYRO_SAMPLING_RATE_14_9|macro|LSM6DS0_GYRO_SAMPLING_RATE_14_9
DECL|LSM6DS0_GYRO_SAMPLING_RATE_238|macro|LSM6DS0_GYRO_SAMPLING_RATE_238
DECL|LSM6DS0_GYRO_SAMPLING_RATE_476|macro|LSM6DS0_GYRO_SAMPLING_RATE_476
DECL|LSM6DS0_GYRO_SAMPLING_RATE_59_5|macro|LSM6DS0_GYRO_SAMPLING_RATE_59_5
DECL|LSM6DS0_GYRO_SAMPLING_RATE_952|macro|LSM6DS0_GYRO_SAMPLING_RATE_952
DECL|LSM6DS0_MASK_ACT_THS_ACT_THS|macro|LSM6DS0_MASK_ACT_THS_ACT_THS
DECL|LSM6DS0_MASK_ACT_THS_SLEEP_ON_INACT_EN|macro|LSM6DS0_MASK_ACT_THS_SLEEP_ON_INACT_EN
DECL|LSM6DS0_MASK_CTRL_REG10_ST_G|macro|LSM6DS0_MASK_CTRL_REG10_ST_G
DECL|LSM6DS0_MASK_CTRL_REG10_ST_XL|macro|LSM6DS0_MASK_CTRL_REG10_ST_XL
DECL|LSM6DS0_MASK_CTRL_REG1_G_BW_G|macro|LSM6DS0_MASK_CTRL_REG1_G_BW_G
DECL|LSM6DS0_MASK_CTRL_REG1_G_FS_G|macro|LSM6DS0_MASK_CTRL_REG1_G_FS_G
DECL|LSM6DS0_MASK_CTRL_REG1_G_ODR_G|macro|LSM6DS0_MASK_CTRL_REG1_G_ODR_G
DECL|LSM6DS0_MASK_CTRL_REG2_G_INT_SEL|macro|LSM6DS0_MASK_CTRL_REG2_G_INT_SEL
DECL|LSM6DS0_MASK_CTRL_REG2_G_OUT_SEL|macro|LSM6DS0_MASK_CTRL_REG2_G_OUT_SEL
DECL|LSM6DS0_MASK_CTRL_REG3_G_HPCF_G|macro|LSM6DS0_MASK_CTRL_REG3_G_HPCF_G
DECL|LSM6DS0_MASK_CTRL_REG3_G_HP_EN|macro|LSM6DS0_MASK_CTRL_REG3_G_HP_EN
DECL|LSM6DS0_MASK_CTRL_REG3_G_LP_MODE|macro|LSM6DS0_MASK_CTRL_REG3_G_LP_MODE
DECL|LSM6DS0_MASK_CTRL_REG4_4D_XL1|macro|LSM6DS0_MASK_CTRL_REG4_4D_XL1
DECL|LSM6DS0_MASK_CTRL_REG4_LIR_XL1|macro|LSM6DS0_MASK_CTRL_REG4_LIR_XL1
DECL|LSM6DS0_MASK_CTRL_REG4_XEN_G|macro|LSM6DS0_MASK_CTRL_REG4_XEN_G
DECL|LSM6DS0_MASK_CTRL_REG4_YEN_G|macro|LSM6DS0_MASK_CTRL_REG4_YEN_G
DECL|LSM6DS0_MASK_CTRL_REG4_ZEN_G|macro|LSM6DS0_MASK_CTRL_REG4_ZEN_G
DECL|LSM6DS0_MASK_CTRL_REG5_XL_DEC|macro|LSM6DS0_MASK_CTRL_REG5_XL_DEC
DECL|LSM6DS0_MASK_CTRL_REG5_XL_XEN_XL|macro|LSM6DS0_MASK_CTRL_REG5_XL_XEN_XL
DECL|LSM6DS0_MASK_CTRL_REG5_XL_YEN_XL|macro|LSM6DS0_MASK_CTRL_REG5_XL_YEN_XL
DECL|LSM6DS0_MASK_CTRL_REG5_XL_ZEN_XL|macro|LSM6DS0_MASK_CTRL_REG5_XL_ZEN_XL
DECL|LSM6DS0_MASK_CTRL_REG6_XL_BW_SCAL_ODR|macro|LSM6DS0_MASK_CTRL_REG6_XL_BW_SCAL_ODR
DECL|LSM6DS0_MASK_CTRL_REG6_XL_BW_XL|macro|LSM6DS0_MASK_CTRL_REG6_XL_BW_XL
DECL|LSM6DS0_MASK_CTRL_REG6_XL_FS_XL|macro|LSM6DS0_MASK_CTRL_REG6_XL_FS_XL
DECL|LSM6DS0_MASK_CTRL_REG6_XL_ODR_XL|macro|LSM6DS0_MASK_CTRL_REG6_XL_ODR_XL
DECL|LSM6DS0_MASK_CTRL_REG7_XL_DCF|macro|LSM6DS0_MASK_CTRL_REG7_XL_DCF
DECL|LSM6DS0_MASK_CTRL_REG7_XL_FDS|macro|LSM6DS0_MASK_CTRL_REG7_XL_FDS
DECL|LSM6DS0_MASK_CTRL_REG7_XL_HPIS1|macro|LSM6DS0_MASK_CTRL_REG7_XL_HPIS1
DECL|LSM6DS0_MASK_CTRL_REG7_XL_HR|macro|LSM6DS0_MASK_CTRL_REG7_XL_HR
DECL|LSM6DS0_MASK_CTRL_REG8_BDU|macro|LSM6DS0_MASK_CTRL_REG8_BDU
DECL|LSM6DS0_MASK_CTRL_REG8_BLE|macro|LSM6DS0_MASK_CTRL_REG8_BLE
DECL|LSM6DS0_MASK_CTRL_REG8_BOOT|macro|LSM6DS0_MASK_CTRL_REG8_BOOT
DECL|LSM6DS0_MASK_CTRL_REG8_H_LACTIVE|macro|LSM6DS0_MASK_CTRL_REG8_H_LACTIVE
DECL|LSM6DS0_MASK_CTRL_REG8_IF_ADD_INC|macro|LSM6DS0_MASK_CTRL_REG8_IF_ADD_INC
DECL|LSM6DS0_MASK_CTRL_REG8_PP_OD|macro|LSM6DS0_MASK_CTRL_REG8_PP_OD
DECL|LSM6DS0_MASK_CTRL_REG8_SIM|macro|LSM6DS0_MASK_CTRL_REG8_SIM
DECL|LSM6DS0_MASK_CTRL_REG8_SW_RESET|macro|LSM6DS0_MASK_CTRL_REG8_SW_RESET
DECL|LSM6DS0_MASK_CTRL_REG9_DRDY_I2C_DIS|macro|LSM6DS0_MASK_CTRL_REG9_DRDY_I2C_DIS
DECL|LSM6DS0_MASK_CTRL_REG9_DRDY_MASK_BIT|macro|LSM6DS0_MASK_CTRL_REG9_DRDY_MASK_BIT
DECL|LSM6DS0_MASK_CTRL_REG9_FIFO_EN|macro|LSM6DS0_MASK_CTRL_REG9_FIFO_EN
DECL|LSM6DS0_MASK_CTRL_REG9_FIFO_TEMP_EN|macro|LSM6DS0_MASK_CTRL_REG9_FIFO_TEMP_EN
DECL|LSM6DS0_MASK_CTRL_REG9_SLEEP_G|macro|LSM6DS0_MASK_CTRL_REG9_SLEEP_G
DECL|LSM6DS0_MASK_CTRL_REG9_STOP_ON_FTH|macro|LSM6DS0_MASK_CTRL_REG9_STOP_ON_FTH
DECL|LSM6DS0_MASK_FIFO_CTRL_FMODE|macro|LSM6DS0_MASK_FIFO_CTRL_FMODE
DECL|LSM6DS0_MASK_FIFO_CTRL_FTH|macro|LSM6DS0_MASK_FIFO_CTRL_FTH
DECL|LSM6DS0_MASK_FIFO_SRC_FSS|macro|LSM6DS0_MASK_FIFO_SRC_FSS
DECL|LSM6DS0_MASK_FIFO_SRC_FTH|macro|LSM6DS0_MASK_FIFO_SRC_FTH
DECL|LSM6DS0_MASK_FIFO_SRC_OVRN|macro|LSM6DS0_MASK_FIFO_SRC_OVRN
DECL|LSM6DS0_MASK_INT_CTRL_INT_BOOT|macro|LSM6DS0_MASK_INT_CTRL_INT_BOOT
DECL|LSM6DS0_MASK_INT_CTRL_INT_DRDY_G|macro|LSM6DS0_MASK_INT_CTRL_INT_DRDY_G
DECL|LSM6DS0_MASK_INT_CTRL_INT_DRDY_XL|macro|LSM6DS0_MASK_INT_CTRL_INT_DRDY_XL
DECL|LSM6DS0_MASK_INT_CTRL_INT_FSS5|macro|LSM6DS0_MASK_INT_CTRL_INT_FSS5
DECL|LSM6DS0_MASK_INT_CTRL_INT_FTH|macro|LSM6DS0_MASK_INT_CTRL_INT_FTH
DECL|LSM6DS0_MASK_INT_CTRL_INT_IG_G|macro|LSM6DS0_MASK_INT_CTRL_INT_IG_G
DECL|LSM6DS0_MASK_INT_CTRL_INT_IG_XL|macro|LSM6DS0_MASK_INT_CTRL_INT_IG_XL
DECL|LSM6DS0_MASK_INT_CTRL_INT_OVR|macro|LSM6DS0_MASK_INT_CTRL_INT_OVR
DECL|LSM6DS0_MASK_INT_GEN_CFG_G_AOI_G|macro|LSM6DS0_MASK_INT_GEN_CFG_G_AOI_G
DECL|LSM6DS0_MASK_INT_GEN_CFG_G_LIR_G|macro|LSM6DS0_MASK_INT_GEN_CFG_G_LIR_G
DECL|LSM6DS0_MASK_INT_GEN_CFG_G_XHIE_G|macro|LSM6DS0_MASK_INT_GEN_CFG_G_XHIE_G
DECL|LSM6DS0_MASK_INT_GEN_CFG_G_XLIE_G|macro|LSM6DS0_MASK_INT_GEN_CFG_G_XLIE_G
DECL|LSM6DS0_MASK_INT_GEN_CFG_G_YHIE_G|macro|LSM6DS0_MASK_INT_GEN_CFG_G_YHIE_G
DECL|LSM6DS0_MASK_INT_GEN_CFG_G_YLIE_G|macro|LSM6DS0_MASK_INT_GEN_CFG_G_YLIE_G
DECL|LSM6DS0_MASK_INT_GEN_CFG_G_ZHIE_G|macro|LSM6DS0_MASK_INT_GEN_CFG_G_ZHIE_G
DECL|LSM6DS0_MASK_INT_GEN_CFG_G_ZLIE_G|macro|LSM6DS0_MASK_INT_GEN_CFG_G_ZLIE_G
DECL|LSM6DS0_MASK_INT_GEN_CFG_XL_AOI_XL|macro|LSM6DS0_MASK_INT_GEN_CFG_XL_AOI_XL
DECL|LSM6DS0_MASK_INT_GEN_CFG_XL_XHIE_XL|macro|LSM6DS0_MASK_INT_GEN_CFG_XL_XHIE_XL
DECL|LSM6DS0_MASK_INT_GEN_CFG_XL_XLIE_XL|macro|LSM6DS0_MASK_INT_GEN_CFG_XL_XLIE_XL
DECL|LSM6DS0_MASK_INT_GEN_CFG_XL_YHIE_XL|macro|LSM6DS0_MASK_INT_GEN_CFG_XL_YHIE_XL
DECL|LSM6DS0_MASK_INT_GEN_CFG_XL_YLIE_XL|macro|LSM6DS0_MASK_INT_GEN_CFG_XL_YLIE_XL
DECL|LSM6DS0_MASK_INT_GEN_CFG_XL_ZHIE_XL|macro|LSM6DS0_MASK_INT_GEN_CFG_XL_ZHIE_XL
DECL|LSM6DS0_MASK_INT_GEN_CFG_XL_ZLIE_XL|macro|LSM6DS0_MASK_INT_GEN_CFG_XL_ZLIE_XL
DECL|LSM6DS0_MASK_INT_GEN_DUR_G_WAIT_G|macro|LSM6DS0_MASK_INT_GEN_DUR_G_WAIT_G
DECL|LSM6DS0_MASK_INT_GEN_SRC_G_IA_G|macro|LSM6DS0_MASK_INT_GEN_SRC_G_IA_G
DECL|LSM6DS0_MASK_INT_GEN_SRC_G_XH_G|macro|LSM6DS0_MASK_INT_GEN_SRC_G_XH_G
DECL|LSM6DS0_MASK_INT_GEN_SRC_G_XL_G|macro|LSM6DS0_MASK_INT_GEN_SRC_G_XL_G
DECL|LSM6DS0_MASK_INT_GEN_SRC_G_YH_G|macro|LSM6DS0_MASK_INT_GEN_SRC_G_YH_G
DECL|LSM6DS0_MASK_INT_GEN_SRC_G_YL_G|macro|LSM6DS0_MASK_INT_GEN_SRC_G_YL_G
DECL|LSM6DS0_MASK_INT_GEN_SRC_G_ZH_G|macro|LSM6DS0_MASK_INT_GEN_SRC_G_ZH_G
DECL|LSM6DS0_MASK_INT_GEN_SRC_G_ZL_G|macro|LSM6DS0_MASK_INT_GEN_SRC_G_ZL_G
DECL|LSM6DS0_MASK_INT_GEN_SRC_XL_IA_XL|macro|LSM6DS0_MASK_INT_GEN_SRC_XL_IA_XL
DECL|LSM6DS0_MASK_INT_GEN_SRC_XL_XH_XL|macro|LSM6DS0_MASK_INT_GEN_SRC_XL_XH_XL
DECL|LSM6DS0_MASK_INT_GEN_SRC_XL_XL_XL|macro|LSM6DS0_MASK_INT_GEN_SRC_XL_XL_XL
DECL|LSM6DS0_MASK_INT_GEN_SRC_XL_YH_XL|macro|LSM6DS0_MASK_INT_GEN_SRC_XL_YH_XL
DECL|LSM6DS0_MASK_INT_GEN_SRC_XL_YL_XL|macro|LSM6DS0_MASK_INT_GEN_SRC_XL_YL_XL
DECL|LSM6DS0_MASK_INT_GEN_SRC_XL_ZH_XL|macro|LSM6DS0_MASK_INT_GEN_SRC_XL_ZH_XL
DECL|LSM6DS0_MASK_INT_GEN_SRC_XL_ZL_XL|macro|LSM6DS0_MASK_INT_GEN_SRC_XL_ZL_XL
DECL|LSM6DS0_MASK_INT_GEN_THS_XH_G_DCRM_G|macro|LSM6DS0_MASK_INT_GEN_THS_XH_G_DCRM_G
DECL|LSM6DS0_MASK_ORIENT_CFG_G_SIGNX_G|macro|LSM6DS0_MASK_ORIENT_CFG_G_SIGNX_G
DECL|LSM6DS0_MASK_ORIENT_CFG_G_SIGNY_G|macro|LSM6DS0_MASK_ORIENT_CFG_G_SIGNY_G
DECL|LSM6DS0_MASK_ORIENT_CFG_G_SIGNZ_G|macro|LSM6DS0_MASK_ORIENT_CFG_G_SIGNZ_G
DECL|LSM6DS0_MASK_ORIENT_CFG_ORIENT|macro|LSM6DS0_MASK_ORIENT_CFG_ORIENT
DECL|LSM6DS0_MASK_STATUS_REG_G_BOOT_STATUS|macro|LSM6DS0_MASK_STATUS_REG_G_BOOT_STATUS
DECL|LSM6DS0_MASK_STATUS_REG_G_GDA|macro|LSM6DS0_MASK_STATUS_REG_G_GDA
DECL|LSM6DS0_MASK_STATUS_REG_G_IG_G|macro|LSM6DS0_MASK_STATUS_REG_G_IG_G
DECL|LSM6DS0_MASK_STATUS_REG_G_IG_XL|macro|LSM6DS0_MASK_STATUS_REG_G_IG_XL
DECL|LSM6DS0_MASK_STATUS_REG_G_INACT|macro|LSM6DS0_MASK_STATUS_REG_G_INACT
DECL|LSM6DS0_MASK_STATUS_REG_G_TDA|macro|LSM6DS0_MASK_STATUS_REG_G_TDA
DECL|LSM6DS0_MASK_STATUS_REG_G_XLDA|macro|LSM6DS0_MASK_STATUS_REG_G_XLDA
DECL|LSM6DS0_MASK_STATUS_REG_XL_BOOT_STATUS|macro|LSM6DS0_MASK_STATUS_REG_XL_BOOT_STATUS
DECL|LSM6DS0_MASK_STATUS_REG_XL_GDA|macro|LSM6DS0_MASK_STATUS_REG_XL_GDA
DECL|LSM6DS0_MASK_STATUS_REG_XL_IG_G|macro|LSM6DS0_MASK_STATUS_REG_XL_IG_G
DECL|LSM6DS0_MASK_STATUS_REG_XL_IG_XL|macro|LSM6DS0_MASK_STATUS_REG_XL_IG_XL
DECL|LSM6DS0_MASK_STATUS_REG_XL_INACT|macro|LSM6DS0_MASK_STATUS_REG_XL_INACT
DECL|LSM6DS0_MASK_STATUS_REG_XL_TDA|macro|LSM6DS0_MASK_STATUS_REG_XL_TDA
DECL|LSM6DS0_MASK_STATUS_REG_XL_XLDA|macro|LSM6DS0_MASK_STATUS_REG_XL_XLDA
DECL|LSM6DS0_REG_ACT_DUR|macro|LSM6DS0_REG_ACT_DUR
DECL|LSM6DS0_REG_ACT_THS|macro|LSM6DS0_REG_ACT_THS
DECL|LSM6DS0_REG_CTRL_REG10|macro|LSM6DS0_REG_CTRL_REG10
DECL|LSM6DS0_REG_CTRL_REG1_G|macro|LSM6DS0_REG_CTRL_REG1_G
DECL|LSM6DS0_REG_CTRL_REG2_G|macro|LSM6DS0_REG_CTRL_REG2_G
DECL|LSM6DS0_REG_CTRL_REG3_G|macro|LSM6DS0_REG_CTRL_REG3_G
DECL|LSM6DS0_REG_CTRL_REG4|macro|LSM6DS0_REG_CTRL_REG4
DECL|LSM6DS0_REG_CTRL_REG5_XL|macro|LSM6DS0_REG_CTRL_REG5_XL
DECL|LSM6DS0_REG_CTRL_REG6_XL|macro|LSM6DS0_REG_CTRL_REG6_XL
DECL|LSM6DS0_REG_CTRL_REG7_XL|macro|LSM6DS0_REG_CTRL_REG7_XL
DECL|LSM6DS0_REG_CTRL_REG8|macro|LSM6DS0_REG_CTRL_REG8
DECL|LSM6DS0_REG_CTRL_REG9|macro|LSM6DS0_REG_CTRL_REG9
DECL|LSM6DS0_REG_FIFO_CTRL|macro|LSM6DS0_REG_FIFO_CTRL
DECL|LSM6DS0_REG_FIFO_SRC|macro|LSM6DS0_REG_FIFO_SRC
DECL|LSM6DS0_REG_INT_CTRL|macro|LSM6DS0_REG_INT_CTRL
DECL|LSM6DS0_REG_INT_GEN_CFG_G|macro|LSM6DS0_REG_INT_GEN_CFG_G
DECL|LSM6DS0_REG_INT_GEN_CFG_XL|macro|LSM6DS0_REG_INT_GEN_CFG_XL
DECL|LSM6DS0_REG_INT_GEN_DUR_G|macro|LSM6DS0_REG_INT_GEN_DUR_G
DECL|LSM6DS0_REG_INT_GEN_DUR_XL|macro|LSM6DS0_REG_INT_GEN_DUR_XL
DECL|LSM6DS0_REG_INT_GEN_SRC_G|macro|LSM6DS0_REG_INT_GEN_SRC_G
DECL|LSM6DS0_REG_INT_GEN_SRC_XL|macro|LSM6DS0_REG_INT_GEN_SRC_XL
DECL|LSM6DS0_REG_INT_GEN_THS_XH_G|macro|LSM6DS0_REG_INT_GEN_THS_XH_G
DECL|LSM6DS0_REG_INT_GEN_THS_XL_G|macro|LSM6DS0_REG_INT_GEN_THS_XL_G
DECL|LSM6DS0_REG_INT_GEN_THS_X_XL|macro|LSM6DS0_REG_INT_GEN_THS_X_XL
DECL|LSM6DS0_REG_INT_GEN_THS_YH_G|macro|LSM6DS0_REG_INT_GEN_THS_YH_G
DECL|LSM6DS0_REG_INT_GEN_THS_YL_G|macro|LSM6DS0_REG_INT_GEN_THS_YL_G
DECL|LSM6DS0_REG_INT_GEN_THS_Y_XL|macro|LSM6DS0_REG_INT_GEN_THS_Y_XL
DECL|LSM6DS0_REG_INT_GEN_THS_ZH_G|macro|LSM6DS0_REG_INT_GEN_THS_ZH_G
DECL|LSM6DS0_REG_INT_GEN_THS_ZL_G|macro|LSM6DS0_REG_INT_GEN_THS_ZL_G
DECL|LSM6DS0_REG_INT_GEN_THS_Z_XL|macro|LSM6DS0_REG_INT_GEN_THS_Z_XL
DECL|LSM6DS0_REG_ORIENT_CFG_G|macro|LSM6DS0_REG_ORIENT_CFG_G
DECL|LSM6DS0_REG_OUT_TEMP_H|macro|LSM6DS0_REG_OUT_TEMP_H
DECL|LSM6DS0_REG_OUT_TEMP_L|macro|LSM6DS0_REG_OUT_TEMP_L
DECL|LSM6DS0_REG_OUT_X_H_G|macro|LSM6DS0_REG_OUT_X_H_G
DECL|LSM6DS0_REG_OUT_X_H_XL|macro|LSM6DS0_REG_OUT_X_H_XL
DECL|LSM6DS0_REG_OUT_X_L_G|macro|LSM6DS0_REG_OUT_X_L_G
DECL|LSM6DS0_REG_OUT_X_L_XL|macro|LSM6DS0_REG_OUT_X_L_XL
DECL|LSM6DS0_REG_OUT_Y_H_G|macro|LSM6DS0_REG_OUT_Y_H_G
DECL|LSM6DS0_REG_OUT_Y_H_XL|macro|LSM6DS0_REG_OUT_Y_H_XL
DECL|LSM6DS0_REG_OUT_Y_L_G|macro|LSM6DS0_REG_OUT_Y_L_G
DECL|LSM6DS0_REG_OUT_Y_L_XL|macro|LSM6DS0_REG_OUT_Y_L_XL
DECL|LSM6DS0_REG_OUT_Z_H_G|macro|LSM6DS0_REG_OUT_Z_H_G
DECL|LSM6DS0_REG_OUT_Z_H_XL|macro|LSM6DS0_REG_OUT_Z_H_XL
DECL|LSM6DS0_REG_OUT_Z_L_G|macro|LSM6DS0_REG_OUT_Z_L_G
DECL|LSM6DS0_REG_OUT_Z_L_XL|macro|LSM6DS0_REG_OUT_Z_L_XL
DECL|LSM6DS0_REG_REFERENCE_G|macro|LSM6DS0_REG_REFERENCE_G
DECL|LSM6DS0_REG_STATUS_REG_G|macro|LSM6DS0_REG_STATUS_REG_G
DECL|LSM6DS0_REG_STATUS_REG_XL|macro|LSM6DS0_REG_STATUS_REG_XL
DECL|LSM6DS0_REG_WHO_AM_I|macro|LSM6DS0_REG_WHO_AM_I
DECL|LSM6DS0_SHIFT_ACT_THS_ACT_THS|macro|LSM6DS0_SHIFT_ACT_THS_ACT_THS
DECL|LSM6DS0_SHIFT_ACT_THS_SLEEP_ON_INACT_EN|macro|LSM6DS0_SHIFT_ACT_THS_SLEEP_ON_INACT_EN
DECL|LSM6DS0_SHIFT_CTRL_REG10_ST_G|macro|LSM6DS0_SHIFT_CTRL_REG10_ST_G
DECL|LSM6DS0_SHIFT_CTRL_REG10_ST_XL|macro|LSM6DS0_SHIFT_CTRL_REG10_ST_XL
DECL|LSM6DS0_SHIFT_CTRL_REG1_G_BW_G|macro|LSM6DS0_SHIFT_CTRL_REG1_G_BW_G
DECL|LSM6DS0_SHIFT_CTRL_REG1_G_FS_G|macro|LSM6DS0_SHIFT_CTRL_REG1_G_FS_G
DECL|LSM6DS0_SHIFT_CTRL_REG1_G_ODR_G|macro|LSM6DS0_SHIFT_CTRL_REG1_G_ODR_G
DECL|LSM6DS0_SHIFT_CTRL_REG2_G_INT_SEL|macro|LSM6DS0_SHIFT_CTRL_REG2_G_INT_SEL
DECL|LSM6DS0_SHIFT_CTRL_REG2_G_OUT_SEL|macro|LSM6DS0_SHIFT_CTRL_REG2_G_OUT_SEL
DECL|LSM6DS0_SHIFT_CTRL_REG3_G_HPCF_G|macro|LSM6DS0_SHIFT_CTRL_REG3_G_HPCF_G
DECL|LSM6DS0_SHIFT_CTRL_REG3_G_HP_EN|macro|LSM6DS0_SHIFT_CTRL_REG3_G_HP_EN
DECL|LSM6DS0_SHIFT_CTRL_REG3_G_LP_MODE|macro|LSM6DS0_SHIFT_CTRL_REG3_G_LP_MODE
DECL|LSM6DS0_SHIFT_CTRL_REG4_4D_XL1|macro|LSM6DS0_SHIFT_CTRL_REG4_4D_XL1
DECL|LSM6DS0_SHIFT_CTRL_REG4_LIR_XL1|macro|LSM6DS0_SHIFT_CTRL_REG4_LIR_XL1
DECL|LSM6DS0_SHIFT_CTRL_REG4_XEN_G|macro|LSM6DS0_SHIFT_CTRL_REG4_XEN_G
DECL|LSM6DS0_SHIFT_CTRL_REG4_YEN_G|macro|LSM6DS0_SHIFT_CTRL_REG4_YEN_G
DECL|LSM6DS0_SHIFT_CTRL_REG4_ZEN_G|macro|LSM6DS0_SHIFT_CTRL_REG4_ZEN_G
DECL|LSM6DS0_SHIFT_CTRL_REG5_XL_DEC|macro|LSM6DS0_SHIFT_CTRL_REG5_XL_DEC
DECL|LSM6DS0_SHIFT_CTRL_REG5_XL_XEN_XL|macro|LSM6DS0_SHIFT_CTRL_REG5_XL_XEN_XL
DECL|LSM6DS0_SHIFT_CTRL_REG5_XL_YEN_XL|macro|LSM6DS0_SHIFT_CTRL_REG5_XL_YEN_XL
DECL|LSM6DS0_SHIFT_CTRL_REG5_XL_ZEN_XL|macro|LSM6DS0_SHIFT_CTRL_REG5_XL_ZEN_XL
DECL|LSM6DS0_SHIFT_CTRL_REG6_XL_BW_SCAL_ODR|macro|LSM6DS0_SHIFT_CTRL_REG6_XL_BW_SCAL_ODR
DECL|LSM6DS0_SHIFT_CTRL_REG6_XL_BW_XL|macro|LSM6DS0_SHIFT_CTRL_REG6_XL_BW_XL
DECL|LSM6DS0_SHIFT_CTRL_REG6_XL_FS_XL|macro|LSM6DS0_SHIFT_CTRL_REG6_XL_FS_XL
DECL|LSM6DS0_SHIFT_CTRL_REG6_XL_ODR_XL|macro|LSM6DS0_SHIFT_CTRL_REG6_XL_ODR_XL
DECL|LSM6DS0_SHIFT_CTRL_REG7_XL_DCF|macro|LSM6DS0_SHIFT_CTRL_REG7_XL_DCF
DECL|LSM6DS0_SHIFT_CTRL_REG7_XL_FDS|macro|LSM6DS0_SHIFT_CTRL_REG7_XL_FDS
DECL|LSM6DS0_SHIFT_CTRL_REG7_XL_HPIS|macro|LSM6DS0_SHIFT_CTRL_REG7_XL_HPIS
DECL|LSM6DS0_SHIFT_CTRL_REG7_XL_HR|macro|LSM6DS0_SHIFT_CTRL_REG7_XL_HR
DECL|LSM6DS0_SHIFT_CTRL_REG8_BDU|macro|LSM6DS0_SHIFT_CTRL_REG8_BDU
DECL|LSM6DS0_SHIFT_CTRL_REG8_BLE|macro|LSM6DS0_SHIFT_CTRL_REG8_BLE
DECL|LSM6DS0_SHIFT_CTRL_REG8_BOOT|macro|LSM6DS0_SHIFT_CTRL_REG8_BOOT
DECL|LSM6DS0_SHIFT_CTRL_REG8_H_LACTIVE|macro|LSM6DS0_SHIFT_CTRL_REG8_H_LACTIVE
DECL|LSM6DS0_SHIFT_CTRL_REG8_IF_ADD_INC|macro|LSM6DS0_SHIFT_CTRL_REG8_IF_ADD_INC
DECL|LSM6DS0_SHIFT_CTRL_REG8_PP_OD|macro|LSM6DS0_SHIFT_CTRL_REG8_PP_OD
DECL|LSM6DS0_SHIFT_CTRL_REG8_SIM|macro|LSM6DS0_SHIFT_CTRL_REG8_SIM
DECL|LSM6DS0_SHIFT_CTRL_REG8_SW_RESET|macro|LSM6DS0_SHIFT_CTRL_REG8_SW_RESET
DECL|LSM6DS0_SHIFT_CTRL_REG9_DRDY_I2C_DIS|macro|LSM6DS0_SHIFT_CTRL_REG9_DRDY_I2C_DIS
DECL|LSM6DS0_SHIFT_CTRL_REG9_DRDY_MASK_BIT|macro|LSM6DS0_SHIFT_CTRL_REG9_DRDY_MASK_BIT
DECL|LSM6DS0_SHIFT_CTRL_REG9_FIFO_EN|macro|LSM6DS0_SHIFT_CTRL_REG9_FIFO_EN
DECL|LSM6DS0_SHIFT_CTRL_REG9_FIFO_TEMP_EN|macro|LSM6DS0_SHIFT_CTRL_REG9_FIFO_TEMP_EN
DECL|LSM6DS0_SHIFT_CTRL_REG9_SLEEP_G|macro|LSM6DS0_SHIFT_CTRL_REG9_SLEEP_G
DECL|LSM6DS0_SHIFT_CTRL_REG9_STOP_ON_FTH|macro|LSM6DS0_SHIFT_CTRL_REG9_STOP_ON_FTH
DECL|LSM6DS0_SHIFT_FIFO_CTRL_FMODE|macro|LSM6DS0_SHIFT_FIFO_CTRL_FMODE
DECL|LSM6DS0_SHIFT_FIFO_CTRL_FTH|macro|LSM6DS0_SHIFT_FIFO_CTRL_FTH
DECL|LSM6DS0_SHIFT_FIFO_SRC_FSS|macro|LSM6DS0_SHIFT_FIFO_SRC_FSS
DECL|LSM6DS0_SHIFT_FIFO_SRC_FTH|macro|LSM6DS0_SHIFT_FIFO_SRC_FTH
DECL|LSM6DS0_SHIFT_FIFO_SRC_OVRN|macro|LSM6DS0_SHIFT_FIFO_SRC_OVRN
DECL|LSM6DS0_SHIFT_INT_CTRL_INT_BOOT|macro|LSM6DS0_SHIFT_INT_CTRL_INT_BOOT
DECL|LSM6DS0_SHIFT_INT_CTRL_INT_DRDY_G|macro|LSM6DS0_SHIFT_INT_CTRL_INT_DRDY_G
DECL|LSM6DS0_SHIFT_INT_CTRL_INT_DRDY_XL|macro|LSM6DS0_SHIFT_INT_CTRL_INT_DRDY_XL
DECL|LSM6DS0_SHIFT_INT_CTRL_INT_FSS5|macro|LSM6DS0_SHIFT_INT_CTRL_INT_FSS5
DECL|LSM6DS0_SHIFT_INT_CTRL_INT_FTH|macro|LSM6DS0_SHIFT_INT_CTRL_INT_FTH
DECL|LSM6DS0_SHIFT_INT_CTRL_INT_IG_G|macro|LSM6DS0_SHIFT_INT_CTRL_INT_IG_G
DECL|LSM6DS0_SHIFT_INT_CTRL_INT_IG_XL|macro|LSM6DS0_SHIFT_INT_CTRL_INT_IG_XL
DECL|LSM6DS0_SHIFT_INT_CTRL_INT_OVR|macro|LSM6DS0_SHIFT_INT_CTRL_INT_OVR
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_G_AOI_G|macro|LSM6DS0_SHIFT_INT_GEN_CFG_G_AOI_G
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_G_LIR_G|macro|LSM6DS0_SHIFT_INT_GEN_CFG_G_LIR_G
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_G_XHIE_G|macro|LSM6DS0_SHIFT_INT_GEN_CFG_G_XHIE_G
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_G_XLIE_G|macro|LSM6DS0_SHIFT_INT_GEN_CFG_G_XLIE_G
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_G_YHIE_G|macro|LSM6DS0_SHIFT_INT_GEN_CFG_G_YHIE_G
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_G_YLIE_G|macro|LSM6DS0_SHIFT_INT_GEN_CFG_G_YLIE_G
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_G_ZHIE_G|macro|LSM6DS0_SHIFT_INT_GEN_CFG_G_ZHIE_G
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_G_ZLIE_G|macro|LSM6DS0_SHIFT_INT_GEN_CFG_G_ZLIE_G
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_XL_6D|macro|LSM6DS0_SHIFT_INT_GEN_CFG_XL_6D
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_XL_AOI_XL|macro|LSM6DS0_SHIFT_INT_GEN_CFG_XL_AOI_XL
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_XL_XHIE_XL|macro|LSM6DS0_SHIFT_INT_GEN_CFG_XL_XHIE_XL
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_XL_XLIE_XL|macro|LSM6DS0_SHIFT_INT_GEN_CFG_XL_XLIE_XL
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_XL_YHIE_XL|macro|LSM6DS0_SHIFT_INT_GEN_CFG_XL_YHIE_XL
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_XL_YLIE_XL|macro|LSM6DS0_SHIFT_INT_GEN_CFG_XL_YLIE_XL
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_XL_ZHIE_XL|macro|LSM6DS0_SHIFT_INT_GEN_CFG_XL_ZHIE_XL
DECL|LSM6DS0_SHIFT_INT_GEN_CFG_XL_ZLIE_XL|macro|LSM6DS0_SHIFT_INT_GEN_CFG_XL_ZLIE_XL
DECL|LSM6DS0_SHIFT_INT_GEN_DUR_G_WAIT_G|macro|LSM6DS0_SHIFT_INT_GEN_DUR_G_WAIT_G
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_G_IA_G|macro|LSM6DS0_SHIFT_INT_GEN_SRC_G_IA_G
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_G_XH_G|macro|LSM6DS0_SHIFT_INT_GEN_SRC_G_XH_G
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_G_XL_G|macro|LSM6DS0_SHIFT_INT_GEN_SRC_G_XL_G
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_G_YH_G|macro|LSM6DS0_SHIFT_INT_GEN_SRC_G_YH_G
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_G_YL_G|macro|LSM6DS0_SHIFT_INT_GEN_SRC_G_YL_G
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_G_ZH_G|macro|LSM6DS0_SHIFT_INT_GEN_SRC_G_ZH_G
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_G_ZL_G|macro|LSM6DS0_SHIFT_INT_GEN_SRC_G_ZL_G
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_XL_IA_XL|macro|LSM6DS0_SHIFT_INT_GEN_SRC_XL_IA_XL
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_XL_XH_XL|macro|LSM6DS0_SHIFT_INT_GEN_SRC_XL_XH_XL
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_XL_XL_XL|macro|LSM6DS0_SHIFT_INT_GEN_SRC_XL_XL_XL
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_XL_YH_XL|macro|LSM6DS0_SHIFT_INT_GEN_SRC_XL_YH_XL
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_XL_YL_XL|macro|LSM6DS0_SHIFT_INT_GEN_SRC_XL_YL_XL
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_XL_ZH_XL|macro|LSM6DS0_SHIFT_INT_GEN_SRC_XL_ZH_XL
DECL|LSM6DS0_SHIFT_INT_GEN_SRC_XL_ZL_XL|macro|LSM6DS0_SHIFT_INT_GEN_SRC_XL_ZL_XL
DECL|LSM6DS0_SHIFT_INT_GEN_THS_XH_G_DCRM_G|macro|LSM6DS0_SHIFT_INT_GEN_THS_XH_G_DCRM_G
DECL|LSM6DS0_SHIFT_ORIENT_CFG_G_SIGNX_G|macro|LSM6DS0_SHIFT_ORIENT_CFG_G_SIGNX_G
DECL|LSM6DS0_SHIFT_ORIENT_CFG_G_SIGNY_G|macro|LSM6DS0_SHIFT_ORIENT_CFG_G_SIGNY_G
DECL|LSM6DS0_SHIFT_ORIENT_CFG_G_SIGNZ_G|macro|LSM6DS0_SHIFT_ORIENT_CFG_G_SIGNZ_G
DECL|LSM6DS0_SHIFT_ORIENT_CFG_ORIENT|macro|LSM6DS0_SHIFT_ORIENT_CFG_ORIENT
DECL|LSM6DS0_SHIFT_STATUS_REG_G_BOOT_STATUS|macro|LSM6DS0_SHIFT_STATUS_REG_G_BOOT_STATUS
DECL|LSM6DS0_SHIFT_STATUS_REG_G_GDA|macro|LSM6DS0_SHIFT_STATUS_REG_G_GDA
DECL|LSM6DS0_SHIFT_STATUS_REG_G_IG_G|macro|LSM6DS0_SHIFT_STATUS_REG_G_IG_G
DECL|LSM6DS0_SHIFT_STATUS_REG_G_IG_XL|macro|LSM6DS0_SHIFT_STATUS_REG_G_IG_XL
DECL|LSM6DS0_SHIFT_STATUS_REG_G_INACT|macro|LSM6DS0_SHIFT_STATUS_REG_G_INACT
DECL|LSM6DS0_SHIFT_STATUS_REG_G_TDA|macro|LSM6DS0_SHIFT_STATUS_REG_G_TDA
DECL|LSM6DS0_SHIFT_STATUS_REG_G_XLDA|macro|LSM6DS0_SHIFT_STATUS_REG_G_XLDA
DECL|LSM6DS0_SHIFT_STATUS_REG_XL_BOOT_STATUS|macro|LSM6DS0_SHIFT_STATUS_REG_XL_BOOT_STATUS
DECL|LSM6DS0_SHIFT_STATUS_REG_XL_GDA|macro|LSM6DS0_SHIFT_STATUS_REG_XL_GDA
DECL|LSM6DS0_SHIFT_STATUS_REG_XL_IG_G|macro|LSM6DS0_SHIFT_STATUS_REG_XL_IG_G
DECL|LSM6DS0_SHIFT_STATUS_REG_XL_IG_XL|macro|LSM6DS0_SHIFT_STATUS_REG_XL_IG_XL
DECL|LSM6DS0_SHIFT_STATUS_REG_XL_INACT|macro|LSM6DS0_SHIFT_STATUS_REG_XL_INACT
DECL|LSM6DS0_SHIFT_STATUS_REG_XL_TDA|macro|LSM6DS0_SHIFT_STATUS_REG_XL_TDA
DECL|LSM6DS0_SHIFT_STATUS_REG_XL_XLDA|macro|LSM6DS0_SHIFT_STATUS_REG_XL_XLDA
DECL|LSM6DS0_VAL_WHO_AM_I|macro|LSM6DS0_VAL_WHO_AM_I
DECL|LSM6DSO_MASK_INT_GEN_CFG_XL_6D|macro|LSM6DSO_MASK_INT_GEN_CFG_XL_6D
DECL|SENSOR_DEG2RAD_DOUBLE|macro|SENSOR_DEG2RAD_DOUBLE
DECL|SENSOR_G_DOUBLE|macro|SENSOR_G_DOUBLE
DECL|SENSOR_PI_DOUBLE|macro|SENSOR_PI_DOUBLE
DECL|SYS_LOG_DOMAIN|macro|SYS_LOG_DOMAIN
DECL|SYS_LOG_LEVEL|macro|SYS_LOG_LEVEL
DECL|__SENSOR_LSM6DS0_H__|macro|__SENSOR_LSM6DS0_H__
DECL|accel_sample_x|member|int accel_sample_x;
DECL|accel_sample_y|member|int accel_sample_y;
DECL|accel_sample_z|member|int accel_sample_z;
DECL|gyro_sample_x|member|int gyro_sample_x;
DECL|gyro_sample_y|member|int gyro_sample_y;
DECL|gyro_sample_z|member|int gyro_sample_z;
DECL|i2c_master_dev_name|member|char *i2c_master_dev_name;
DECL|i2c_master|member|struct device *i2c_master;
DECL|i2c_slave_addr|member|u16_t i2c_slave_addr;
DECL|lsm6ds0_config|struct|struct lsm6ds0_config {
DECL|lsm6ds0_data|struct|struct lsm6ds0_data {
DECL|temp_sample|member|int temp_sample;
