
NRF_Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d38  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08007e48  08007e48  00017e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f98  08007f98  00020038  2**0
                  CONTENTS
  4 .ARM          00000000  08007f98  08007f98  00020038  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007f98  08007f98  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f98  08007f98  00017f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f9c  08007f9c  00017f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  08007fa0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cb4  20000038  08007fd8  00020038  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001cec  08007fd8  00021cec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020061  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001997f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ae4  00000000  00000000  00039a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017e0  00000000  00000000  0003d508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001291  00000000  00000000  0003ece8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a16b  00000000  00000000  0003ff79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a1b3  00000000  00000000  0005a0e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096506  00000000  00000000  00074297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006410  00000000  00000000  0010a7a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00110bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000038 	.word	0x20000038
 800012c:	00000000 	.word	0x00000000
 8000130:	08007e30 	.word	0x08007e30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000003c 	.word	0x2000003c
 800014c:	08007e30 	.word	0x08007e30

08000150 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000150:	b480      	push	{r7}
 8000152:	af00      	add	r7, sp, #0

}
 8000154:	bf00      	nop
 8000156:	46bd      	mov	sp, r7
 8000158:	bc80      	pop	{r7}
 800015a:	4770      	bx	lr

0800015c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800015c:	b480      	push	{r7}
 800015e:	af00      	add	r7, sp, #0
return 0;
 8000160:	2300      	movs	r3, #0
}
 8000162:	4618      	mov	r0, r3
 8000164:	46bd      	mov	sp, r7
 8000166:	bc80      	pop	{r7}
 8000168:	4770      	bx	lr
	...

0800016c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000170:	f001 fb96 	bl	80018a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000174:	f000 f85a 	bl	800022c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000178:	f000 f91c 	bl	80003b4 <MX_GPIO_Init>
  MX_DMA_Init();
 800017c:	f000 f8fc 	bl	8000378 <MX_DMA_Init>
  MX_SPI1_Init();
 8000180:	f000 f89a 	bl	80002b8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000184:	f000 f8ce 	bl	8000324 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000188:	f003 ffb6 	bl	80040f8 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of NRF_Mutex */
  NRF_MutexHandle = osMutexNew(&NRF_Mutex_attributes);
 800018c:	4817      	ldr	r0, [pc, #92]	; (80001ec <main+0x80>)
 800018e:	f004 fa51 	bl	8004634 <osMutexNew>
 8000192:	4603      	mov	r3, r0
 8000194:	4a16      	ldr	r2, [pc, #88]	; (80001f0 <main+0x84>)
 8000196:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Startup_Task */
  Startup_TaskHandle = osThreadNew(Init_Task, NULL, &Startup_Task_attributes);
 8000198:	4a16      	ldr	r2, [pc, #88]	; (80001f4 <main+0x88>)
 800019a:	2100      	movs	r1, #0
 800019c:	4816      	ldr	r0, [pc, #88]	; (80001f8 <main+0x8c>)
 800019e:	f004 f811 	bl	80041c4 <osThreadNew>
 80001a2:	4603      	mov	r3, r0
 80001a4:	4a15      	ldr	r2, [pc, #84]	; (80001fc <main+0x90>)
 80001a6:	6013      	str	r3, [r2, #0]

  /* creation of Calc_Dis */
  Calc_DisHandle = osThreadNew(Distance_Calc, NULL, &Calc_Dis_attributes);
 80001a8:	4a15      	ldr	r2, [pc, #84]	; (8000200 <main+0x94>)
 80001aa:	2100      	movs	r1, #0
 80001ac:	4815      	ldr	r0, [pc, #84]	; (8000204 <main+0x98>)
 80001ae:	f004 f809 	bl	80041c4 <osThreadNew>
 80001b2:	4603      	mov	r3, r0
 80001b4:	4a14      	ldr	r2, [pc, #80]	; (8000208 <main+0x9c>)
 80001b6:	6013      	str	r3, [r2, #0]

  /* creation of Local */
  LocalHandle = osThreadNew(Localization, NULL, &Local_attributes);
 80001b8:	4a14      	ldr	r2, [pc, #80]	; (800020c <main+0xa0>)
 80001ba:	2100      	movs	r1, #0
 80001bc:	4814      	ldr	r0, [pc, #80]	; (8000210 <main+0xa4>)
 80001be:	f004 f801 	bl	80041c4 <osThreadNew>
 80001c2:	4603      	mov	r3, r0
 80001c4:	4a13      	ldr	r2, [pc, #76]	; (8000214 <main+0xa8>)
 80001c6:	6013      	str	r3, [r2, #0]

  /* creation of Check_Algo */
  Check_AlgoHandle = osThreadNew(Algo_Check, NULL, &Check_Algo_attributes);
 80001c8:	4a13      	ldr	r2, [pc, #76]	; (8000218 <main+0xac>)
 80001ca:	2100      	movs	r1, #0
 80001cc:	4813      	ldr	r0, [pc, #76]	; (800021c <main+0xb0>)
 80001ce:	f003 fff9 	bl	80041c4 <osThreadNew>
 80001d2:	4603      	mov	r3, r0
 80001d4:	4a12      	ldr	r2, [pc, #72]	; (8000220 <main+0xb4>)
 80001d6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of EventGroup */
  EventGroupHandle = osEventFlagsNew(&EventGroup_attributes);
 80001d8:	4812      	ldr	r0, [pc, #72]	; (8000224 <main+0xb8>)
 80001da:	f004 f90b 	bl	80043f4 <osEventFlagsNew>
 80001de:	4603      	mov	r3, r0
 80001e0:	4a11      	ldr	r2, [pc, #68]	; (8000228 <main+0xbc>)
 80001e2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80001e4:	f003 ffba 	bl	800415c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80001e8:	e7fe      	b.n	80001e8 <main+0x7c>
 80001ea:	bf00      	nop
 80001ec:	08007f3c 	.word	0x08007f3c
 80001f0:	20000148 	.word	0x20000148
 80001f4:	08007eac 	.word	0x08007eac
 80001f8:	08000711 	.word	0x08000711
 80001fc:	20000138 	.word	0x20000138
 8000200:	08007ed0 	.word	0x08007ed0
 8000204:	080007c1 	.word	0x080007c1
 8000208:	2000013c 	.word	0x2000013c
 800020c:	08007ef4 	.word	0x08007ef4
 8000210:	080007f5 	.word	0x080007f5
 8000214:	20000140 	.word	0x20000140
 8000218:	08007f18 	.word	0x08007f18
 800021c:	08000885 	.word	0x08000885
 8000220:	20000144 	.word	0x20000144
 8000224:	08007f4c 	.word	0x08007f4c
 8000228:	2000014c 	.word	0x2000014c

0800022c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b090      	sub	sp, #64	; 0x40
 8000230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000232:	f107 0318 	add.w	r3, r7, #24
 8000236:	2228      	movs	r2, #40	; 0x28
 8000238:	2100      	movs	r1, #0
 800023a:	4618      	mov	r0, r3
 800023c:	f007 fdbe 	bl	8007dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000240:	1d3b      	adds	r3, r7, #4
 8000242:	2200      	movs	r2, #0
 8000244:	601a      	str	r2, [r3, #0]
 8000246:	605a      	str	r2, [r3, #4]
 8000248:	609a      	str	r2, [r3, #8]
 800024a:	60da      	str	r2, [r3, #12]
 800024c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800024e:	2301      	movs	r3, #1
 8000250:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000252:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000256:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000258:	2300      	movs	r3, #0
 800025a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025c:	2301      	movs	r3, #1
 800025e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000260:	2302      	movs	r3, #2
 8000262:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000264:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000268:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800026a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800026e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000270:	f107 0318 	add.w	r3, r7, #24
 8000274:	4618      	mov	r0, r3
 8000276:	f001 ffeb 	bl	8002250 <HAL_RCC_OscConfig>
 800027a:	4603      	mov	r3, r0
 800027c:	2b00      	cmp	r3, #0
 800027e:	d001      	beq.n	8000284 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000280:	f000 fb4a 	bl	8000918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000284:	230f      	movs	r3, #15
 8000286:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000288:	2302      	movs	r3, #2
 800028a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800028c:	2300      	movs	r3, #0
 800028e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000290:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000294:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	2102      	movs	r1, #2
 800029e:	4618      	mov	r0, r3
 80002a0:	f002 fa58 	bl	8002754 <HAL_RCC_ClockConfig>
 80002a4:	4603      	mov	r3, r0
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d001      	beq.n	80002ae <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002aa:	f000 fb35 	bl	8000918 <Error_Handler>
  }
}
 80002ae:	bf00      	nop
 80002b0:	3740      	adds	r7, #64	; 0x40
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
	...

080002b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002bc:	4b17      	ldr	r3, [pc, #92]	; (800031c <MX_SPI1_Init+0x64>)
 80002be:	4a18      	ldr	r2, [pc, #96]	; (8000320 <MX_SPI1_Init+0x68>)
 80002c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002c2:	4b16      	ldr	r3, [pc, #88]	; (800031c <MX_SPI1_Init+0x64>)
 80002c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80002c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002ca:	4b14      	ldr	r3, [pc, #80]	; (800031c <MX_SPI1_Init+0x64>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80002d0:	4b12      	ldr	r3, [pc, #72]	; (800031c <MX_SPI1_Init+0x64>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002d6:	4b11      	ldr	r3, [pc, #68]	; (800031c <MX_SPI1_Init+0x64>)
 80002d8:	2200      	movs	r2, #0
 80002da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002dc:	4b0f      	ldr	r3, [pc, #60]	; (800031c <MX_SPI1_Init+0x64>)
 80002de:	2200      	movs	r2, #0
 80002e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002e2:	4b0e      	ldr	r3, [pc, #56]	; (800031c <MX_SPI1_Init+0x64>)
 80002e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <MX_SPI1_Init+0x64>)
 80002ec:	2220      	movs	r2, #32
 80002ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002f0:	4b0a      	ldr	r3, [pc, #40]	; (800031c <MX_SPI1_Init+0x64>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <MX_SPI1_Init+0x64>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002fc:	4b07      	ldr	r3, [pc, #28]	; (800031c <MX_SPI1_Init+0x64>)
 80002fe:	2200      	movs	r2, #0
 8000300:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000302:	4b06      	ldr	r3, [pc, #24]	; (800031c <MX_SPI1_Init+0x64>)
 8000304:	220a      	movs	r2, #10
 8000306:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000308:	4804      	ldr	r0, [pc, #16]	; (800031c <MX_SPI1_Init+0x64>)
 800030a:	f002 fbe1 	bl	8002ad0 <HAL_SPI_Init>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000314:	f000 fb00 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000318:	bf00      	nop
 800031a:	bd80      	pop	{r7, pc}
 800031c:	20000054 	.word	0x20000054
 8000320:	40013000 	.word	0x40013000

08000324 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000328:	4b11      	ldr	r3, [pc, #68]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 800032a:	4a12      	ldr	r2, [pc, #72]	; (8000374 <MX_USART1_UART_Init+0x50>)
 800032c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800032e:	4b10      	ldr	r3, [pc, #64]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 8000330:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000334:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000336:	4b0e      	ldr	r3, [pc, #56]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 8000338:	2200      	movs	r2, #0
 800033a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800033c:	4b0c      	ldr	r3, [pc, #48]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 800033e:	2200      	movs	r2, #0
 8000340:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000342:	4b0b      	ldr	r3, [pc, #44]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 8000344:	2200      	movs	r2, #0
 8000346:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000348:	4b09      	ldr	r3, [pc, #36]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 800034a:	220c      	movs	r2, #12
 800034c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800034e:	4b08      	ldr	r3, [pc, #32]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000354:	4b06      	ldr	r3, [pc, #24]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800035a:	4805      	ldr	r0, [pc, #20]	; (8000370 <MX_USART1_UART_Init+0x4c>)
 800035c:	f003 fb8a 	bl	8003a74 <HAL_UART_Init>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000366:	f000 fad7 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	200000ac 	.word	0x200000ac
 8000374:	40013800 	.word	0x40013800

08000378 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800037e:	4b0c      	ldr	r3, [pc, #48]	; (80003b0 <MX_DMA_Init+0x38>)
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	4a0b      	ldr	r2, [pc, #44]	; (80003b0 <MX_DMA_Init+0x38>)
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	6153      	str	r3, [r2, #20]
 800038a:	4b09      	ldr	r3, [pc, #36]	; (80003b0 <MX_DMA_Init+0x38>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	f003 0301 	and.w	r3, r3, #1
 8000392:	607b      	str	r3, [r7, #4]
 8000394:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000396:	2200      	movs	r2, #0
 8000398:	2105      	movs	r1, #5
 800039a:	200f      	movs	r0, #15
 800039c:	f001 fb8b 	bl	8001ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80003a0:	200f      	movs	r0, #15
 80003a2:	f001 fba4 	bl	8001aee <HAL_NVIC_EnableIRQ>

}
 80003a6:	bf00      	nop
 80003a8:	3708      	adds	r7, #8
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	40021000 	.word	0x40021000

080003b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b086      	sub	sp, #24
 80003b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	f107 0308 	add.w	r3, r7, #8
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003c8:	4b21      	ldr	r3, [pc, #132]	; (8000450 <MX_GPIO_Init+0x9c>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a20      	ldr	r2, [pc, #128]	; (8000450 <MX_GPIO_Init+0x9c>)
 80003ce:	f043 0320 	orr.w	r3, r3, #32
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b1e      	ldr	r3, [pc, #120]	; (8000450 <MX_GPIO_Init+0x9c>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0320 	and.w	r3, r3, #32
 80003dc:	607b      	str	r3, [r7, #4]
 80003de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e0:	4b1b      	ldr	r3, [pc, #108]	; (8000450 <MX_GPIO_Init+0x9c>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a1a      	ldr	r2, [pc, #104]	; (8000450 <MX_GPIO_Init+0x9c>)
 80003e6:	f043 0304 	orr.w	r3, r3, #4
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b18      	ldr	r3, [pc, #96]	; (8000450 <MX_GPIO_Init+0x9c>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0304 	and.w	r3, r3, #4
 80003f4:	603b      	str	r3, [r7, #0]
 80003f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NRF_CSN_PIN_Pin|NRF_CE_PIN_Pin, GPIO_PIN_RESET);
 80003f8:	2200      	movs	r2, #0
 80003fa:	2118      	movs	r1, #24
 80003fc:	4815      	ldr	r0, [pc, #84]	; (8000454 <MX_GPIO_Init+0xa0>)
 80003fe:	f001 fef7 	bl	80021f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000402:	2304      	movs	r3, #4
 8000404:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000406:	4b14      	ldr	r3, [pc, #80]	; (8000458 <MX_GPIO_Init+0xa4>)
 8000408:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040a:	2300      	movs	r3, #0
 800040c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800040e:	f107 0308 	add.w	r3, r7, #8
 8000412:	4619      	mov	r1, r3
 8000414:	480f      	ldr	r0, [pc, #60]	; (8000454 <MX_GPIO_Init+0xa0>)
 8000416:	f001 fd67 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF_CSN_PIN_Pin NRF_CE_PIN_Pin */
  GPIO_InitStruct.Pin = NRF_CSN_PIN_Pin|NRF_CE_PIN_Pin;
 800041a:	2318      	movs	r3, #24
 800041c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041e:	2301      	movs	r3, #1
 8000420:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000422:	2300      	movs	r3, #0
 8000424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000426:	2302      	movs	r3, #2
 8000428:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042a:	f107 0308 	add.w	r3, r7, #8
 800042e:	4619      	mov	r1, r3
 8000430:	4808      	ldr	r0, [pc, #32]	; (8000454 <MX_GPIO_Init+0xa0>)
 8000432:	f001 fd59 	bl	8001ee8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000436:	2200      	movs	r2, #0
 8000438:	2105      	movs	r1, #5
 800043a:	2008      	movs	r0, #8
 800043c:	f001 fb3b 	bl	8001ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000440:	2008      	movs	r0, #8
 8000442:	f001 fb54 	bl	8001aee <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000446:	bf00      	nop
 8000448:	3718      	adds	r7, #24
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	40021000 	.word	0x40021000
 8000454:	40010800 	.word	0x40010800
 8000458:	10210000 	.word	0x10210000

0800045c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b094      	sub	sp, #80	; 0x50
 8000460:	af00      	add	r7, sp, #0
 8000462:	4603      	mov	r3, r0
 8000464:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2)
 8000466:	88fb      	ldrh	r3, [r7, #6]
 8000468:	2b04      	cmp	r3, #4
 800046a:	f040 80ca 	bne.w	8000602 <HAL_GPIO_EXTI_Callback+0x1a6>
	{
		uint16_t Received_Data[32] = {0};
 800046e:	f107 0308 	add.w	r3, r7, #8
 8000472:	2240      	movs	r2, #64	; 0x40
 8000474:	2100      	movs	r1, #0
 8000476:	4618      	mov	r0, r3
 8000478:	f007 fca0 	bl	8007dbc <memset>

		osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY);
 800047c:	4b63      	ldr	r3, [pc, #396]	; (800060c <HAL_GPIO_EXTI_Callback+0x1b0>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	f04f 31ff 	mov.w	r1, #4294967295
 8000484:	4618      	mov	r0, r3
 8000486:	f004 f96f 	bl	8004768 <osMutexAcquire>
		NRF24_read(Received_Data, 32);
 800048a:	f107 0308 	add.w	r3, r7, #8
 800048e:	2120      	movs	r1, #32
 8000490:	4618      	mov	r0, r3
 8000492:	f000 fee5 	bl	8001260 <NRF24_read>
		osMutexRelease(NRF_MutexHandle) ;
 8000496:	4b5d      	ldr	r3, [pc, #372]	; (800060c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4618      	mov	r0, r3
 800049c:	f004 f9c2 	bl	8004824 <osMutexRelease>

		switch(Received_Data[1])
 80004a0:	897b      	ldrh	r3, [r7, #10]
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	d002      	beq.n	80004ac <HAL_GPIO_EXTI_Callback+0x50>
 80004a6:	2b02      	cmp	r3, #2
 80004a8:	d06d      	beq.n	8000586 <HAL_GPIO_EXTI_Callback+0x12a>
				/*
				 * Stop immediately
				 */
			}
		default:
			break;
 80004aa:	e0a9      	b.n	8000600 <HAL_GPIO_EXTI_Callback+0x1a4>
			bool Is_Front = ((Received_Data[BACK] >= Obstcales_Detection[FRONT] - 7) &&
 80004ac:	8a3b      	ldrh	r3, [r7, #16]
 80004ae:	461a      	mov	r2, r3
 80004b0:	4b57      	ldr	r3, [pc, #348]	; (8000610 <HAL_GPIO_EXTI_Callback+0x1b4>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	781b      	ldrb	r3, [r3, #0]
 80004b6:	3b07      	subs	r3, #7
					(Received_Data[BACK] <= Obstcales_Detection[FRONT] + 7)) ||
 80004b8:	429a      	cmp	r2, r3
 80004ba:	db07      	blt.n	80004cc <HAL_GPIO_EXTI_Callback+0x70>
 80004bc:	8a3b      	ldrh	r3, [r7, #16]
 80004be:	461a      	mov	r2, r3
 80004c0:	4b53      	ldr	r3, [pc, #332]	; (8000610 <HAL_GPIO_EXTI_Callback+0x1b4>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	3307      	adds	r3, #7
			bool Is_Front = ((Received_Data[BACK] >= Obstcales_Detection[FRONT] - 7) &&
 80004c8:	429a      	cmp	r2, r3
 80004ca:	dd11      	ble.n	80004f0 <HAL_GPIO_EXTI_Callback+0x94>
					((Received_Data[BACK_RIGHT] >= Obstcales_Detection[FRONT_LEFT] - 7) &&
 80004cc:	8a7b      	ldrh	r3, [r7, #18]
 80004ce:	461a      	mov	r2, r3
 80004d0:	4b4f      	ldr	r3, [pc, #316]	; (8000610 <HAL_GPIO_EXTI_Callback+0x1b4>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	3301      	adds	r3, #1
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	3b07      	subs	r3, #7
					(Received_Data[BACK] <= Obstcales_Detection[FRONT] + 7)) ||
 80004da:	429a      	cmp	r2, r3
 80004dc:	db0a      	blt.n	80004f4 <HAL_GPIO_EXTI_Callback+0x98>
							(Received_Data[BACK_LEFT] <= Obstcales_Detection[FRONT_RIGHT] + 7)) ;
 80004de:	89fb      	ldrh	r3, [r7, #14]
 80004e0:	461a      	mov	r2, r3
 80004e2:	4b4b      	ldr	r3, [pc, #300]	; (8000610 <HAL_GPIO_EXTI_Callback+0x1b4>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	3307      	adds	r3, #7
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	3307      	adds	r3, #7
					((Received_Data[BACK_RIGHT] >= Obstcales_Detection[FRONT_LEFT] - 7) &&
 80004ec:	429a      	cmp	r2, r3
 80004ee:	dc01      	bgt.n	80004f4 <HAL_GPIO_EXTI_Callback+0x98>
					(Received_Data[BACK] <= Obstcales_Detection[FRONT] + 7)) ||
 80004f0:	2301      	movs	r3, #1
 80004f2:	e000      	b.n	80004f6 <HAL_GPIO_EXTI_Callback+0x9a>
 80004f4:	2300      	movs	r3, #0
			bool Is_Front = ((Received_Data[BACK] >= Obstcales_Detection[FRONT] - 7) &&
 80004f6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80004fa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80004fe:	f003 0301 	and.w	r3, r3, #1
 8000502:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			bool Is_Back = ((Received_Data[FRONT] >= Obstcales_Detection[BACK] - 7) &&
 8000506:	893b      	ldrh	r3, [r7, #8]
 8000508:	461a      	mov	r2, r3
 800050a:	4b41      	ldr	r3, [pc, #260]	; (8000610 <HAL_GPIO_EXTI_Callback+0x1b4>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	3304      	adds	r3, #4
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	3b07      	subs	r3, #7
					(Received_Data[FRONT] <= Obstcales_Detection[BACK] + 7)) ||
 8000514:	429a      	cmp	r2, r3
 8000516:	db08      	blt.n	800052a <HAL_GPIO_EXTI_Callback+0xce>
 8000518:	893b      	ldrh	r3, [r7, #8]
 800051a:	461a      	mov	r2, r3
 800051c:	4b3c      	ldr	r3, [pc, #240]	; (8000610 <HAL_GPIO_EXTI_Callback+0x1b4>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	3304      	adds	r3, #4
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	3307      	adds	r3, #7
			bool Is_Back = ((Received_Data[FRONT] >= Obstcales_Detection[BACK] - 7) &&
 8000526:	429a      	cmp	r2, r3
 8000528:	dd11      	ble.n	800054e <HAL_GPIO_EXTI_Callback+0xf2>
							((Received_Data[BACK_RIGHT] >= Obstcales_Detection[FRONT_LEFT] - 7) &&
 800052a:	8a7b      	ldrh	r3, [r7, #18]
 800052c:	461a      	mov	r2, r3
 800052e:	4b38      	ldr	r3, [pc, #224]	; (8000610 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	3301      	adds	r3, #1
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	3b07      	subs	r3, #7
					(Received_Data[FRONT] <= Obstcales_Detection[BACK] + 7)) ||
 8000538:	429a      	cmp	r2, r3
 800053a:	db0a      	blt.n	8000552 <HAL_GPIO_EXTI_Callback+0xf6>
									(Received_Data[BACK_LEFT] <= Obstcales_Detection[FRONT_RIGHT] + 7)) ;
 800053c:	89fb      	ldrh	r3, [r7, #14]
 800053e:	461a      	mov	r2, r3
 8000540:	4b33      	ldr	r3, [pc, #204]	; (8000610 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	3307      	adds	r3, #7
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	3307      	adds	r3, #7
							((Received_Data[BACK_RIGHT] >= Obstcales_Detection[FRONT_LEFT] - 7) &&
 800054a:	429a      	cmp	r2, r3
 800054c:	dc01      	bgt.n	8000552 <HAL_GPIO_EXTI_Callback+0xf6>
					(Received_Data[FRONT] <= Obstcales_Detection[BACK] + 7)) ||
 800054e:	2301      	movs	r3, #1
 8000550:	e000      	b.n	8000554 <HAL_GPIO_EXTI_Callback+0xf8>
 8000552:	2300      	movs	r3, #0
			bool Is_Back = ((Received_Data[FRONT] >= Obstcales_Detection[BACK] - 7) &&
 8000554:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000558:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
			if(Is_Front){
 8000564:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000568:	2b00      	cmp	r3, #0
 800056a:	d004      	beq.n	8000576 <HAL_GPIO_EXTI_Callback+0x11a>
				Front_Car_ID = Received_Data[0];
 800056c:	893b      	ldrh	r3, [r7, #8]
 800056e:	b2da      	uxtb	r2, r3
 8000570:	4b28      	ldr	r3, [pc, #160]	; (8000614 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8000572:	701a      	strb	r2, [r3, #0]
 8000574:	e007      	b.n	8000586 <HAL_GPIO_EXTI_Callback+0x12a>
			else if(Is_Back){
 8000576:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800057a:	2b00      	cmp	r3, #0
 800057c:	d003      	beq.n	8000586 <HAL_GPIO_EXTI_Callback+0x12a>
				Back_Car_ID = Received_Data[0];
 800057e:	893b      	ldrh	r3, [r7, #8]
 8000580:	b2da      	uxtb	r2, r3
 8000582:	4b25      	ldr	r3, [pc, #148]	; (8000618 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8000584:	701a      	strb	r2, [r3, #0]
			bool TX_Flag =0;
 8000586:	2300      	movs	r3, #0
 8000588:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
			bool RX_Flag =0;
 800058c:	2300      	movs	r3, #0
 800058e:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
			NRF24_whatHappened(&TX_Flag,NULL,&RX_Flag);
 8000592:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8000596:	f107 034d 	add.w	r3, r7, #77	; 0x4d
 800059a:	2100      	movs	r1, #0
 800059c:	4618      	mov	r0, r3
 800059e:	f001 f92a 	bl	80017f6 <NRF24_whatHappened>
			if(	(CAR_ID == Received_Data[2] && RX_Flag))
 80005a2:	89bb      	ldrh	r3, [r7, #12]
 80005a4:	2b11      	cmp	r3, #17
 80005a6:	d12b      	bne.n	8000600 <HAL_GPIO_EXTI_Callback+0x1a4>
 80005a8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d01b      	beq.n	80005e8 <HAL_GPIO_EXTI_Callback+0x18c>
				uint8_t ASK_Direction_Frame[4] ={0};
 80005b0:	2300      	movs	r3, #0
 80005b2:	64bb      	str	r3, [r7, #72]	; 0x48
				ASK_Direction_Frame[0] = CAR_ID ;
 80005b4:	2311      	movs	r3, #17
 80005b6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
				ASK_Direction_Frame[1] = ASK_DIRECTION_OPERATION_ID ;
 80005ba:	2302      	movs	r3, #2
 80005bc:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
				ASK_Direction_Frame[2] = Front_Car_ID ;
 80005c0:	4b14      	ldr	r3, [pc, #80]	; (8000614 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
				ASK_Direction_Frame[3] = My_Direction ;
 80005c8:	4b14      	ldr	r3, [pc, #80]	; (800061c <HAL_GPIO_EXTI_Callback+0x1c0>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
				NRF24_stopListening();
 80005d0:	f000 fde6 	bl	80011a0 <NRF24_stopListening>
				NRF24_writeAckPayload(1, ASK_Direction_Frame, 4);
 80005d4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80005d8:	2204      	movs	r2, #4
 80005da:	4619      	mov	r1, r3
 80005dc:	2001      	movs	r0, #1
 80005de:	f001 f8e0 	bl	80017a2 <NRF24_writeAckPayload>
				NRF24_startListening();
 80005e2:	f000 fdb7 	bl	8001154 <NRF24_startListening>
			break;
 80005e6:	e00b      	b.n	8000600 <HAL_GPIO_EXTI_Callback+0x1a4>
			else if ((CAR_ID == Received_Data[2] && TX_Flag))
 80005e8:	89bb      	ldrh	r3, [r7, #12]
 80005ea:	2b11      	cmp	r3, #17
 80005ec:	d108      	bne.n	8000600 <HAL_GPIO_EXTI_Callback+0x1a4>
 80005ee:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d004      	beq.n	8000600 <HAL_GPIO_EXTI_Callback+0x1a4>
				if (	Received_Data[3]==	My_Direction)
 80005f6:	89fa      	ldrh	r2, [r7, #14]
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <HAL_GPIO_EXTI_Callback+0x1c0>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	429a      	cmp	r2, r3
			break;
 8000600:	bf00      	nop
		}

	}
}
 8000602:	bf00      	nop
 8000604:	3750      	adds	r7, #80	; 0x50
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	20000148 	.word	0x20000148
 8000610:	200002bc 	.word	0x200002bc
 8000614:	200002c0 	.word	0x200002c0
 8000618:	200002c1 	.word	0x200002c1
 800061c:	200002b8 	.word	0x200002b8

08000620 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
	/* Set Event Flag ( Bit 0 ) as Indication For Start Distance Calculation */
	osEventFlagsSet( EventGroupHandle , DistanceCalcOnDMA ) ;
 8000628:	4b04      	ldr	r3, [pc, #16]	; (800063c <HAL_UART_RxCpltCallback+0x1c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2101      	movs	r1, #1
 800062e:	4618      	mov	r0, r3
 8000630:	f003 ff32 	bl	8004498 <osEventFlagsSet>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	2000014c 	.word	0x2000014c

08000640 <_CalcAvgDistance>:

uint8_t * _CalcAvgDistance( uint8_t * Data_Arr )
{
 8000640:	b480      	push	{r7}
 8000642:	b087      	sub	sp, #28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	uint16_t Local_CounterI = 0 ;
 8000648:	2300      	movs	r3, #0
 800064a:	82fb      	strh	r3, [r7, #22]
	int16_t Local_CounterII = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	82bb      	strh	r3, [r7, #20]
	static uint8_t Local_AvgDistance[8] = {0};

	for (Local_CounterI = 0; Local_CounterI < 8; Local_CounterI++) {
 8000650:	2300      	movs	r3, #0
 8000652:	82fb      	strh	r3, [r7, #22]
 8000654:	e04d      	b.n	80006f2 <_CalcAvgDistance+0xb2>
		uint32_t Local_TempI = 0; // Reset Local_TempI for each angle
 8000656:	2300      	movs	r3, #0
 8000658:	613b      	str	r3, [r7, #16]
		int16_t LowerLimit  = (Local_CounterI * 45) - 3;
 800065a:	8afb      	ldrh	r3, [r7, #22]
 800065c:	461a      	mov	r2, r3
 800065e:	0052      	lsls	r2, r2, #1
 8000660:	4413      	add	r3, r2
 8000662:	461a      	mov	r2, r3
 8000664:	0112      	lsls	r2, r2, #4
 8000666:	1ad3      	subs	r3, r2, r3
 8000668:	b29b      	uxth	r3, r3
 800066a:	3b03      	subs	r3, #3
 800066c:	b29b      	uxth	r3, r3
 800066e:	81fb      	strh	r3, [r7, #14]
		uint16_t UpperLimit = (Local_CounterI * 45) + 3;
 8000670:	8afb      	ldrh	r3, [r7, #22]
 8000672:	461a      	mov	r2, r3
 8000674:	0052      	lsls	r2, r2, #1
 8000676:	4413      	add	r3, r2
 8000678:	461a      	mov	r2, r3
 800067a:	0112      	lsls	r2, r2, #4
 800067c:	1ad3      	subs	r3, r2, r3
 800067e:	b29b      	uxth	r3, r3
 8000680:	3303      	adds	r3, #3
 8000682:	81bb      	strh	r3, [r7, #12]

		for (Local_CounterII = LowerLimit; Local_CounterII <= UpperLimit; Local_CounterII++) {
 8000684:	89fb      	ldrh	r3, [r7, #14]
 8000686:	82bb      	strh	r3, [r7, #20]
 8000688:	e01f      	b.n	80006ca <_CalcAvgDistance+0x8a>
			// Make sure the index is within bounds (0-359)
			uint16_t Index = (Local_CounterII + 360) % 360;
 800068a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800068e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000692:	4a1c      	ldr	r2, [pc, #112]	; (8000704 <_CalcAvgDistance+0xc4>)
 8000694:	fb82 1203 	smull	r1, r2, r2, r3
 8000698:	441a      	add	r2, r3
 800069a:	1211      	asrs	r1, r2, #8
 800069c:	17da      	asrs	r2, r3, #31
 800069e:	1a8a      	subs	r2, r1, r2
 80006a0:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80006a4:	fb01 f202 	mul.w	r2, r1, r2
 80006a8:	1a9a      	subs	r2, r3, r2
 80006aa:	4613      	mov	r3, r2
 80006ac:	817b      	strh	r3, [r7, #10]

			Local_TempI += Data_Arr[Index];
 80006ae:	897b      	ldrh	r3, [r7, #10]
 80006b0:	687a      	ldr	r2, [r7, #4]
 80006b2:	4413      	add	r3, r2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	461a      	mov	r2, r3
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	4413      	add	r3, r2
 80006bc:	613b      	str	r3, [r7, #16]
		for (Local_CounterII = LowerLimit; Local_CounterII <= UpperLimit; Local_CounterII++) {
 80006be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	3301      	adds	r3, #1
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	82bb      	strh	r3, [r7, #20]
 80006ca:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80006ce:	89bb      	ldrh	r3, [r7, #12]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	ddda      	ble.n	800068a <_CalcAvgDistance+0x4a>
		}

		// Calculate average for this angle
		Local_AvgDistance[Local_CounterI] = Local_TempI / 7;
 80006d4:	693a      	ldr	r2, [r7, #16]
 80006d6:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <_CalcAvgDistance+0xc8>)
 80006d8:	fba3 1302 	umull	r1, r3, r3, r2
 80006dc:	1ad2      	subs	r2, r2, r3
 80006de:	0852      	lsrs	r2, r2, #1
 80006e0:	4413      	add	r3, r2
 80006e2:	089a      	lsrs	r2, r3, #2
 80006e4:	8afb      	ldrh	r3, [r7, #22]
 80006e6:	b2d1      	uxtb	r1, r2
 80006e8:	4a08      	ldr	r2, [pc, #32]	; (800070c <_CalcAvgDistance+0xcc>)
 80006ea:	54d1      	strb	r1, [r2, r3]
	for (Local_CounterI = 0; Local_CounterI < 8; Local_CounterI++) {
 80006ec:	8afb      	ldrh	r3, [r7, #22]
 80006ee:	3301      	adds	r3, #1
 80006f0:	82fb      	strh	r3, [r7, #22]
 80006f2:	8afb      	ldrh	r3, [r7, #22]
 80006f4:	2b07      	cmp	r3, #7
 80006f6:	d9ae      	bls.n	8000656 <_CalcAvgDistance+0x16>
	}

	return Local_AvgDistance;
 80006f8:	4b04      	ldr	r3, [pc, #16]	; (800070c <_CalcAvgDistance+0xcc>)
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	371c      	adds	r7, #28
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr
 8000704:	b60b60b7 	.word	0xb60b60b7
 8000708:	24924925 	.word	0x24924925
 800070c:	200002c4 	.word	0x200002c4

08000710 <Init_Task>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Init_Task */
void Init_Task(void *argument)
{
 8000710:	b590      	push	{r4, r7, lr}
 8000712:	b095      	sub	sp, #84	; 0x54
 8000714:	af12      	add	r7, sp, #72	; 0x48
 8000716:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//Init DMA UART to Distances Buffer
	HAL_UART_Receive_DMA(&huart1, Distances_Buffer, 360);
 8000718:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800071c:	4921      	ldr	r1, [pc, #132]	; (80007a4 <Init_Task+0x94>)
 800071e:	4822      	ldr	r0, [pc, #136]	; (80007a8 <Init_Task+0x98>)
 8000720:	f003 f9f8 	bl	8003b14 <HAL_UART_Receive_DMA>
	//NRF Module Initialization -> Less Then 0.5 Sec
	osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY);
 8000724:	4b21      	ldr	r3, [pc, #132]	; (80007ac <Init_Task+0x9c>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f04f 31ff 	mov.w	r1, #4294967295
 800072c:	4618      	mov	r0, r3
 800072e:	f004 f81b 	bl	8004768 <osMutexAcquire>

	NRF24_begin(hspi1);
 8000732:	4c1f      	ldr	r4, [pc, #124]	; (80007b0 <Init_Task+0xa0>)
 8000734:	4668      	mov	r0, sp
 8000736:	f104 0310 	add.w	r3, r4, #16
 800073a:	2248      	movs	r2, #72	; 0x48
 800073c:	4619      	mov	r1, r3
 800073e:	f007 fb69 	bl	8007e14 <memcpy>
 8000742:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000746:	f000 fc29 	bl	8000f9c <NRF24_begin>
	NRF24_setAutoAck(true);
 800074a:	2001      	movs	r0, #1
 800074c:	f000 feea 	bl	8001524 <NRF24_setAutoAck>
	NRF24_setPayloadSize(32);
 8000750:	2020      	movs	r0, #32
 8000752:	f000 fe47 	bl	80013e4 <NRF24_setPayloadSize>
	NRF24_enableDynamicPayloads();
 8000756:	f000 fe9b 	bl	8001490 <NRF24_enableDynamicPayloads>
	NRF24_enableAckPayload();
 800075a:	f000 fe6b 	bl	8001434 <NRF24_enableAckPayload>
	NRF24_openReadingPipe(1, RxpipeAddrs);
 800075e:	4b15      	ldr	r3, [pc, #84]	; (80007b4 <Init_Task+0xa4>)
 8000760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000764:	2001      	movs	r0, #1
 8000766:	f000 fdbf 	bl	80012e8 <NRF24_openReadingPipe>
	NRF24_openWritingPipe(RxpipeAddrs);
 800076a:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <Init_Task+0xa4>)
 800076c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000770:	4610      	mov	r0, r2
 8000772:	4619      	mov	r1, r3
 8000774:	f000 fd94 	bl	80012a0 <NRF24_openWritingPipe>
	NRF24_writeAckPayload(1, AckPayload, 32);
 8000778:	2220      	movs	r2, #32
 800077a:	490f      	ldr	r1, [pc, #60]	; (80007b8 <Init_Task+0xa8>)
 800077c:	2001      	movs	r0, #1
 800077e:	f001 f810 	bl	80017a2 <NRF24_writeAckPayload>
	NRF24_startListening();
 8000782:	f000 fce7 	bl	8001154 <NRF24_startListening>

	osMutexRelease(NRF_MutexHandle);
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <Init_Task+0x9c>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f004 f84a 	bl	8004824 <osMutexRelease>

	/*Add any Inits here*/
	/*Stack Size for this Task = 348 B*/
	osThreadTerminate(Startup_TaskHandle);
 8000790:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <Init_Task+0xac>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4618      	mov	r0, r3
 8000796:	f003 fdbf 	bl	8004318 <osThreadTerminate>

  /* USER CODE END 5 */
}
 800079a:	bf00      	nop
 800079c:	370c      	adds	r7, #12
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd90      	pop	{r4, r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000150 	.word	0x20000150
 80007a8:	200000ac 	.word	0x200000ac
 80007ac:	20000148 	.word	0x20000148
 80007b0:	20000054 	.word	0x20000054
 80007b4:	20000000 	.word	0x20000000
 80007b8:	20000008 	.word	0x20000008
 80007bc:	20000138 	.word	0x20000138

080007c0 <Distance_Calc>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Distance_Calc */
void Distance_Calc(void *argument)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for(;;)
	{
		/* Wait on DMA Interrupt On Receive to Come */
		osEventFlagsWait( EventGroupHandle , DistanceCalcOnDMA , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 80007c8:	4b07      	ldr	r3, [pc, #28]	; (80007e8 <Distance_Calc+0x28>)
 80007ca:	6818      	ldr	r0, [r3, #0]
 80007cc:	f04f 33ff 	mov.w	r3, #4294967295
 80007d0:	2200      	movs	r2, #0
 80007d2:	2101      	movs	r1, #1
 80007d4:	f003 feb8 	bl	8004548 <osEventFlagsWait>
		/* Arrange distances returned from the function to be :
		 * 			Front - Back - Right - Left - FR - FL - BR - BL*/
		Obstcales_Detection = _CalcAvgDistance(Distances_Buffer);
 80007d8:	4804      	ldr	r0, [pc, #16]	; (80007ec <Distance_Calc+0x2c>)
 80007da:	f7ff ff31 	bl	8000640 <_CalcAvgDistance>
 80007de:	4603      	mov	r3, r0
 80007e0:	4a03      	ldr	r2, [pc, #12]	; (80007f0 <Distance_Calc+0x30>)
 80007e2:	6013      	str	r3, [r2, #0]
		osEventFlagsWait( EventGroupHandle , DistanceCalcOnDMA , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 80007e4:	e7f0      	b.n	80007c8 <Distance_Calc+0x8>
 80007e6:	bf00      	nop
 80007e8:	2000014c 	.word	0x2000014c
 80007ec:	20000150 	.word	0x20000150
 80007f0:	200002bc 	.word	0x200002bc

080007f4 <Localization>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Localization */
void Localization(void *argument)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Localization */
	/* Infinite loop */
	for(;;)
	{
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 80007fc:	2311      	movs	r3, #17
 80007fe:	733b      	strb	r3, [r7, #12]
 8000800:	2301      	movs	r3, #1
 8000802:	737b      	strb	r3, [r7, #13]
				Obstcales_Detection[FRONT],Obstcales_Detection[BACK],
 8000804:	4b1d      	ldr	r3, [pc, #116]	; (800087c <Localization+0x88>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	781b      	ldrb	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 800080a:	73bb      	strb	r3, [r7, #14]
 800080c:	4b1b      	ldr	r3, [pc, #108]	; (800087c <Localization+0x88>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	791b      	ldrb	r3, [r3, #4]
 8000812:	73fb      	strb	r3, [r7, #15]
 8000814:	4b19      	ldr	r3, [pc, #100]	; (800087c <Localization+0x88>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	799b      	ldrb	r3, [r3, #6]
 800081a:	743b      	strb	r3, [r7, #16]
 800081c:	4b17      	ldr	r3, [pc, #92]	; (800087c <Localization+0x88>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	789b      	ldrb	r3, [r3, #2]
 8000822:	747b      	strb	r3, [r7, #17]
 8000824:	4b15      	ldr	r3, [pc, #84]	; (800087c <Localization+0x88>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	79db      	ldrb	r3, [r3, #7]
 800082a:	74bb      	strb	r3, [r7, #18]
 800082c:	4b13      	ldr	r3, [pc, #76]	; (800087c <Localization+0x88>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	785b      	ldrb	r3, [r3, #1]
 8000832:	74fb      	strb	r3, [r7, #19]
 8000834:	4b11      	ldr	r3, [pc, #68]	; (800087c <Localization+0x88>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	795b      	ldrb	r3, [r3, #5]
 800083a:	753b      	strb	r3, [r7, #20]
 800083c:	4b0f      	ldr	r3, [pc, #60]	; (800087c <Localization+0x88>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	78db      	ldrb	r3, [r3, #3]
 8000842:	757b      	strb	r3, [r7, #21]
				Obstcales_Detection[FRONT_RIGHT],Obstcales_Detection[FRONT_LEFT],
				Obstcales_Detection[BACK_RIGHT],Obstcales_Detection[BACK_LEFT]
		};

		/* Protect NRF Shared Resuource */
		osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY) ;
 8000844:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <Localization+0x8c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f04f 31ff 	mov.w	r1, #4294967295
 800084c:	4618      	mov	r0, r3
 800084e:	f003 ff8b 	bl	8004768 <osMutexAcquire>

		NRF24_stopListening();
 8000852:	f000 fca5 	bl	80011a0 <NRF24_stopListening>
		NRF24_write(Localization_Frame, 10);
 8000856:	f107 030c 	add.w	r3, r7, #12
 800085a:	210a      	movs	r1, #10
 800085c:	4618      	mov	r0, r3
 800085e:	f000 fcab 	bl	80011b8 <NRF24_write>
		NRF24_startListening();
 8000862:	f000 fc77 	bl	8001154 <NRF24_startListening>

		osMutexRelease(NRF_MutexHandle);
 8000866:	4b06      	ldr	r3, [pc, #24]	; (8000880 <Localization+0x8c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4618      	mov	r0, r3
 800086c:	f003 ffda 	bl	8004824 <osMutexRelease>

		osDelay(3000);
 8000870:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000874:	f003 fd90 	bl	8004398 <osDelay>
	{
 8000878:	e7c0      	b.n	80007fc <Localization+0x8>
 800087a:	bf00      	nop
 800087c:	200002bc 	.word	0x200002bc
 8000880:	20000148 	.word	0x20000148

08000884 <Algo_Check>:
 * @retval None
 */

/* USER CODE END Header_Algo_Check */
void Algo_Check(void *argument)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for(;;)
	{

		if(Obstcales_Detection[FRONT] <= Front_Threshold )
 800088c:	4b15      	ldr	r3, [pc, #84]	; (80008e4 <Algo_Check+0x60>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b64      	cmp	r3, #100	; 0x64
 8000894:	d821      	bhi.n	80008da <Algo_Check+0x56>
		{
			uint8_t ASK_Direction_Frame[3] ={0};
 8000896:	4b14      	ldr	r3, [pc, #80]	; (80008e8 <Algo_Check+0x64>)
 8000898:	881b      	ldrh	r3, [r3, #0]
 800089a:	81bb      	strh	r3, [r7, #12]
 800089c:	2300      	movs	r3, #0
 800089e:	73bb      	strb	r3, [r7, #14]

			ASK_Direction_Frame[0] = CAR_ID ;
 80008a0:	2311      	movs	r3, #17
 80008a2:	733b      	strb	r3, [r7, #12]
			ASK_Direction_Frame[1] = ASK_DIRECTION_OPERATION_ID ;
 80008a4:	2302      	movs	r3, #2
 80008a6:	737b      	strb	r3, [r7, #13]
			ASK_Direction_Frame[2] = Front_Car_ID ;
 80008a8:	4b10      	ldr	r3, [pc, #64]	; (80008ec <Algo_Check+0x68>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	73bb      	strb	r3, [r7, #14]

			/* Protect NRF Shared Resuource */
			osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY) ;
 80008ae:	4b10      	ldr	r3, [pc, #64]	; (80008f0 <Algo_Check+0x6c>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f04f 31ff 	mov.w	r1, #4294967295
 80008b6:	4618      	mov	r0, r3
 80008b8:	f003 ff56 	bl	8004768 <osMutexAcquire>

			NRF24_stopListening();
 80008bc:	f000 fc70 	bl	80011a0 <NRF24_stopListening>
			NRF24_write(ASK_Direction_Frame, 3) ;
 80008c0:	f107 030c 	add.w	r3, r7, #12
 80008c4:	2103      	movs	r1, #3
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 fc76 	bl	80011b8 <NRF24_write>
			NRF24_startListening();
 80008cc:	f000 fc42 	bl	8001154 <NRF24_startListening>

			osMutexRelease(NRF_MutexHandle);
 80008d0:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <Algo_Check+0x6c>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f003 ffa5 	bl	8004824 <osMutexRelease>

		}
		osDelay(1000);
 80008da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008de:	f003 fd5b 	bl	8004398 <osDelay>
		if(Obstcales_Detection[FRONT] <= Front_Threshold )
 80008e2:	e7d3      	b.n	800088c <Algo_Check+0x8>
 80008e4:	200002bc 	.word	0x200002bc
 80008e8:	08007e90 	.word	0x08007e90
 80008ec:	200002c0 	.word	0x200002c0
 80008f0:	20000148 	.word	0x20000148

080008f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a04      	ldr	r2, [pc, #16]	; (8000914 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d101      	bne.n	800090a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000906:	f000 ffe1 	bl	80018cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40000800 	.word	0x40000800

08000918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800091c:	b672      	cpsid	i
}
 800091e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000920:	e7fe      	b.n	8000920 <Error_Handler+0x8>
	...

08000924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800092a:	4b18      	ldr	r3, [pc, #96]	; (800098c <HAL_MspInit+0x68>)
 800092c:	699b      	ldr	r3, [r3, #24]
 800092e:	4a17      	ldr	r2, [pc, #92]	; (800098c <HAL_MspInit+0x68>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6193      	str	r3, [r2, #24]
 8000936:	4b15      	ldr	r3, [pc, #84]	; (800098c <HAL_MspInit+0x68>)
 8000938:	699b      	ldr	r3, [r3, #24]
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	4b12      	ldr	r3, [pc, #72]	; (800098c <HAL_MspInit+0x68>)
 8000944:	69db      	ldr	r3, [r3, #28]
 8000946:	4a11      	ldr	r2, [pc, #68]	; (800098c <HAL_MspInit+0x68>)
 8000948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094c:	61d3      	str	r3, [r2, #28]
 800094e:	4b0f      	ldr	r3, [pc, #60]	; (800098c <HAL_MspInit+0x68>)
 8000950:	69db      	ldr	r3, [r3, #28]
 8000952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800095a:	2200      	movs	r2, #0
 800095c:	210f      	movs	r1, #15
 800095e:	f06f 0001 	mvn.w	r0, #1
 8000962:	f001 f8a8 	bl	8001ab6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000966:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <HAL_MspInit+0x6c>)
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	4a04      	ldr	r2, [pc, #16]	; (8000990 <HAL_MspInit+0x6c>)
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	40010000 	.word	0x40010000

08000994 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	f107 0310 	add.w	r3, r7, #16
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
 80009a8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a1b      	ldr	r2, [pc, #108]	; (8000a1c <HAL_SPI_MspInit+0x88>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d12f      	bne.n	8000a14 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009b4:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <HAL_SPI_MspInit+0x8c>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	4a19      	ldr	r2, [pc, #100]	; (8000a20 <HAL_SPI_MspInit+0x8c>)
 80009ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009be:	6193      	str	r3, [r2, #24]
 80009c0:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <HAL_SPI_MspInit+0x8c>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009cc:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <HAL_SPI_MspInit+0x8c>)
 80009ce:	699b      	ldr	r3, [r3, #24]
 80009d0:	4a13      	ldr	r2, [pc, #76]	; (8000a20 <HAL_SPI_MspInit+0x8c>)
 80009d2:	f043 0304 	orr.w	r3, r3, #4
 80009d6:	6193      	str	r3, [r2, #24]
 80009d8:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <HAL_SPI_MspInit+0x8c>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	f003 0304 	and.w	r3, r3, #4
 80009e0:	60bb      	str	r3, [r7, #8]
 80009e2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80009e4:	23a0      	movs	r3, #160	; 0xa0
 80009e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e8:	2302      	movs	r3, #2
 80009ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ec:	2303      	movs	r3, #3
 80009ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f0:	f107 0310 	add.w	r3, r7, #16
 80009f4:	4619      	mov	r1, r3
 80009f6:	480b      	ldr	r0, [pc, #44]	; (8000a24 <HAL_SPI_MspInit+0x90>)
 80009f8:	f001 fa76 	bl	8001ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009fc:	2340      	movs	r3, #64	; 0x40
 80009fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a08:	f107 0310 	add.w	r3, r7, #16
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4805      	ldr	r0, [pc, #20]	; (8000a24 <HAL_SPI_MspInit+0x90>)
 8000a10:	f001 fa6a 	bl	8001ee8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000a14:	bf00      	nop
 8000a16:	3720      	adds	r7, #32
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40013000 	.word	0x40013000
 8000a20:	40021000 	.word	0x40021000
 8000a24:	40010800 	.word	0x40010800

08000a28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a2f      	ldr	r2, [pc, #188]	; (8000b00 <HAL_UART_MspInit+0xd8>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d157      	bne.n	8000af8 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a48:	4b2e      	ldr	r3, [pc, #184]	; (8000b04 <HAL_UART_MspInit+0xdc>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	4a2d      	ldr	r2, [pc, #180]	; (8000b04 <HAL_UART_MspInit+0xdc>)
 8000a4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a52:	6193      	str	r3, [r2, #24]
 8000a54:	4b2b      	ldr	r3, [pc, #172]	; (8000b04 <HAL_UART_MspInit+0xdc>)
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a60:	4b28      	ldr	r3, [pc, #160]	; (8000b04 <HAL_UART_MspInit+0xdc>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	4a27      	ldr	r2, [pc, #156]	; (8000b04 <HAL_UART_MspInit+0xdc>)
 8000a66:	f043 0304 	orr.w	r3, r3, #4
 8000a6a:	6193      	str	r3, [r2, #24]
 8000a6c:	4b25      	ldr	r3, [pc, #148]	; (8000b04 <HAL_UART_MspInit+0xdc>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f003 0304 	and.w	r3, r3, #4
 8000a74:	60bb      	str	r3, [r7, #8]
 8000a76:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a82:	2303      	movs	r3, #3
 8000a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a86:	f107 0310 	add.w	r3, r7, #16
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	481e      	ldr	r0, [pc, #120]	; (8000b08 <HAL_UART_MspInit+0xe0>)
 8000a8e:	f001 fa2b 	bl	8001ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa0:	f107 0310 	add.w	r3, r7, #16
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4818      	ldr	r0, [pc, #96]	; (8000b08 <HAL_UART_MspInit+0xe0>)
 8000aa8:	f001 fa1e 	bl	8001ee8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000aac:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000aae:	4a18      	ldr	r2, [pc, #96]	; (8000b10 <HAL_UART_MspInit+0xe8>)
 8000ab0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ab2:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ab8:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000abe:	4b13      	ldr	r3, [pc, #76]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000ac0:	2280      	movs	r2, #128	; 0x80
 8000ac2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ac4:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000aca:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000ad0:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000ad2:	2220      	movs	r2, #32
 8000ad4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ad6:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000adc:	480b      	ldr	r0, [pc, #44]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000ade:	f001 f815 	bl	8001b0c <HAL_DMA_Init>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000ae8:	f7ff ff16 	bl	8000918 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	4a07      	ldr	r2, [pc, #28]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000af0:	63da      	str	r2, [r3, #60]	; 0x3c
 8000af2:	4a06      	ldr	r2, [pc, #24]	; (8000b0c <HAL_UART_MspInit+0xe4>)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000af8:	bf00      	nop
 8000afa:	3720      	adds	r7, #32
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40013800 	.word	0x40013800
 8000b04:	40021000 	.word	0x40021000
 8000b08:	40010800 	.word	0x40010800
 8000b0c:	200000f4 	.word	0x200000f4
 8000b10:	40020058 	.word	0x40020058

08000b14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08e      	sub	sp, #56	; 0x38
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b20:	2300      	movs	r3, #0
 8000b22:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000b24:	2300      	movs	r3, #0
 8000b26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000b2a:	4b34      	ldr	r3, [pc, #208]	; (8000bfc <HAL_InitTick+0xe8>)
 8000b2c:	69db      	ldr	r3, [r3, #28]
 8000b2e:	4a33      	ldr	r2, [pc, #204]	; (8000bfc <HAL_InitTick+0xe8>)
 8000b30:	f043 0304 	orr.w	r3, r3, #4
 8000b34:	61d3      	str	r3, [r2, #28]
 8000b36:	4b31      	ldr	r3, [pc, #196]	; (8000bfc <HAL_InitTick+0xe8>)
 8000b38:	69db      	ldr	r3, [r3, #28]
 8000b3a:	f003 0304 	and.w	r3, r3, #4
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b42:	f107 0210 	add.w	r2, r7, #16
 8000b46:	f107 0314 	add.w	r3, r7, #20
 8000b4a:	4611      	mov	r1, r2
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f001 ff71 	bl	8002a34 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b52:	6a3b      	ldr	r3, [r7, #32]
 8000b54:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d103      	bne.n	8000b64 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b5c:	f001 ff42 	bl	80029e4 <HAL_RCC_GetPCLK1Freq>
 8000b60:	6378      	str	r0, [r7, #52]	; 0x34
 8000b62:	e004      	b.n	8000b6e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b64:	f001 ff3e 	bl	80029e4 <HAL_RCC_GetPCLK1Freq>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b70:	4a23      	ldr	r2, [pc, #140]	; (8000c00 <HAL_InitTick+0xec>)
 8000b72:	fba2 2303 	umull	r2, r3, r2, r3
 8000b76:	0c9b      	lsrs	r3, r3, #18
 8000b78:	3b01      	subs	r3, #1
 8000b7a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000b7c:	4b21      	ldr	r3, [pc, #132]	; (8000c04 <HAL_InitTick+0xf0>)
 8000b7e:	4a22      	ldr	r2, [pc, #136]	; (8000c08 <HAL_InitTick+0xf4>)
 8000b80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000b82:	4b20      	ldr	r3, [pc, #128]	; (8000c04 <HAL_InitTick+0xf0>)
 8000b84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b88:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000b8a:	4a1e      	ldr	r2, [pc, #120]	; (8000c04 <HAL_InitTick+0xf0>)
 8000b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b8e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000b90:	4b1c      	ldr	r3, [pc, #112]	; (8000c04 <HAL_InitTick+0xf0>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b96:	4b1b      	ldr	r3, [pc, #108]	; (8000c04 <HAL_InitTick+0xf0>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9c:	4b19      	ldr	r3, [pc, #100]	; (8000c04 <HAL_InitTick+0xf0>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000ba2:	4818      	ldr	r0, [pc, #96]	; (8000c04 <HAL_InitTick+0xf0>)
 8000ba4:	f002 fd1c 	bl	80035e0 <HAL_TIM_Base_Init>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000bae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d11b      	bne.n	8000bee <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000bb6:	4813      	ldr	r0, [pc, #76]	; (8000c04 <HAL_InitTick+0xf0>)
 8000bb8:	f002 fd6a 	bl	8003690 <HAL_TIM_Base_Start_IT>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000bc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d111      	bne.n	8000bee <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000bca:	201e      	movs	r0, #30
 8000bcc:	f000 ff8f 	bl	8001aee <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b0f      	cmp	r3, #15
 8000bd4:	d808      	bhi.n	8000be8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	6879      	ldr	r1, [r7, #4]
 8000bda:	201e      	movs	r0, #30
 8000bdc:	f000 ff6b 	bl	8001ab6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000be0:	4a0a      	ldr	r2, [pc, #40]	; (8000c0c <HAL_InitTick+0xf8>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6013      	str	r3, [r2, #0]
 8000be6:	e002      	b.n	8000bee <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000be8:	2301      	movs	r3, #1
 8000bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3738      	adds	r7, #56	; 0x38
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	431bde83 	.word	0x431bde83
 8000c04:	200002cc 	.word	0x200002cc
 8000c08:	40000800 	.word	0x40000800
 8000c0c:	2000002c 	.word	0x2000002c

08000c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c14:	e7fe      	b.n	8000c14 <NMI_Handler+0x4>

08000c16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1a:	e7fe      	b.n	8000c1a <HardFault_Handler+0x4>

08000c1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c20:	e7fe      	b.n	8000c20 <MemManage_Handler+0x4>

08000c22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c26:	e7fe      	b.n	8000c26 <BusFault_Handler+0x4>

08000c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c2c:	e7fe      	b.n	8000c2c <UsageFault_Handler+0x4>

08000c2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr

08000c3a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000c3e:	2004      	movs	r0, #4
 8000c40:	f001 faee 	bl	8002220 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000c4c:	4802      	ldr	r0, [pc, #8]	; (8000c58 <DMA1_Channel5_IRQHandler+0x10>)
 8000c4e:	f001 f817 	bl	8001c80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	200000f4 	.word	0x200000f4

08000c5c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000c60:	4802      	ldr	r0, [pc, #8]	; (8000c6c <TIM4_IRQHandler+0x10>)
 8000c62:	f002 fd67 	bl	8003734 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200002cc 	.word	0x200002cc

08000c70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr

08000c7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c7c:	f7ff fff8 	bl	8000c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c80:	480b      	ldr	r0, [pc, #44]	; (8000cb0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c82:	490c      	ldr	r1, [pc, #48]	; (8000cb4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c84:	4a0c      	ldr	r2, [pc, #48]	; (8000cb8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c88:	e002      	b.n	8000c90 <LoopCopyDataInit>

08000c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c8e:	3304      	adds	r3, #4

08000c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c94:	d3f9      	bcc.n	8000c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c96:	4a09      	ldr	r2, [pc, #36]	; (8000cbc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c98:	4c09      	ldr	r4, [pc, #36]	; (8000cc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c9c:	e001      	b.n	8000ca2 <LoopFillZerobss>

08000c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca0:	3204      	adds	r2, #4

08000ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca4:	d3fb      	bcc.n	8000c9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ca6:	f007 f891 	bl	8007dcc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000caa:	f7ff fa5f 	bl	800016c <main>
  bx lr
 8000cae:	4770      	bx	lr
  ldr r0, =_sdata
 8000cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb4:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 8000cb8:	08007fa0 	.word	0x08007fa0
  ldr r2, =_sbss
 8000cbc:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8000cc0:	20001cec 	.word	0x20001cec

08000cc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cc4:	e7fe      	b.n	8000cc4 <ADC1_2_IRQHandler>
	...

08000cc8 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;
#endif
//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8000cd4:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <NRF24_DelayMicroSeconds+0x38>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0a      	ldr	r2, [pc, #40]	; (8000d04 <NRF24_DelayMicroSeconds+0x3c>)
 8000cda:	fba2 2303 	umull	r2, r3, r2, r3
 8000cde:	0c9a      	lsrs	r2, r3, #18
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	fb02 f303 	mul.w	r3, r2, r3
 8000ce6:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 8000ce8:	bf00      	nop
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	1e5a      	subs	r2, r3, #1
 8000cee:	60fa      	str	r2, [r7, #12]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d1fa      	bne.n	8000cea <NRF24_DelayMicroSeconds+0x22>
}
 8000cf4:	bf00      	nop
 8000cf6:	bf00      	nop
 8000cf8:	3714      	adds	r7, #20
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	20000028 	.word	0x20000028
 8000d04:	165e9f81 	.word	0x165e9f81

08000d08 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d008      	beq.n	8000d28 <NRF24_csn+0x20>
 8000d16:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <NRF24_csn+0x38>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <NRF24_csn+0x3c>)
 8000d1c:	8811      	ldrh	r1, [r2, #0]
 8000d1e:	2201      	movs	r2, #1
 8000d20:	4618      	mov	r0, r3
 8000d22:	f001 fa65 	bl	80021f0 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 8000d26:	e007      	b.n	8000d38 <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <NRF24_csn+0x38>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a05      	ldr	r2, [pc, #20]	; (8000d44 <NRF24_csn+0x3c>)
 8000d2e:	8811      	ldrh	r1, [r2, #0]
 8000d30:	2200      	movs	r2, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f001 fa5c 	bl	80021f0 <HAL_GPIO_WritePin>
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000328 	.word	0x20000328
 8000d44:	2000032c 	.word	0x2000032c

08000d48 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d008      	beq.n	8000d68 <NRF24_ce+0x20>
 8000d56:	4b0a      	ldr	r3, [pc, #40]	; (8000d80 <NRF24_ce+0x38>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a0a      	ldr	r2, [pc, #40]	; (8000d84 <NRF24_ce+0x3c>)
 8000d5c:	8811      	ldrh	r1, [r2, #0]
 8000d5e:	2201      	movs	r2, #1
 8000d60:	4618      	mov	r0, r3
 8000d62:	f001 fa45 	bl	80021f0 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 8000d66:	e007      	b.n	8000d78 <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <NRF24_ce+0x38>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a05      	ldr	r2, [pc, #20]	; (8000d84 <NRF24_ce+0x3c>)
 8000d6e:	8811      	ldrh	r1, [r2, #0]
 8000d70:	2200      	movs	r2, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f001 fa3c 	bl	80021f0 <HAL_GPIO_WritePin>
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000328 	.word	0x20000328
 8000d84:	2000032e 	.word	0x2000032e

08000d88 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(NRF_CSN_LOW);
 8000d92:	2000      	movs	r0, #0
 8000d94:	f7ff ffb8 	bl	8000d08 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	f003 031f 	and.w	r3, r3, #31
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000da2:	f107 010c 	add.w	r1, r7, #12
 8000da6:	2364      	movs	r3, #100	; 0x64
 8000da8:	2201      	movs	r2, #1
 8000daa:	480a      	ldr	r0, [pc, #40]	; (8000dd4 <NRF24_read_register+0x4c>)
 8000dac:	f001 ff14 	bl	8002bd8 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8000db0:	f107 030c 	add.w	r3, r7, #12
 8000db4:	1c59      	adds	r1, r3, #1
 8000db6:	2364      	movs	r3, #100	; 0x64
 8000db8:	2201      	movs	r2, #1
 8000dba:	4806      	ldr	r0, [pc, #24]	; (8000dd4 <NRF24_read_register+0x4c>)
 8000dbc:	f002 f84f 	bl	8002e5e <HAL_SPI_Receive>
	retData = spiBuf[1];
 8000dc0:	7b7b      	ldrb	r3, [r7, #13]
 8000dc2:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f7ff ff9f 	bl	8000d08 <NRF24_csn>
	return retData;
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000330 	.word	0x20000330

08000dd8 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	6039      	str	r1, [r7, #0]
 8000de2:	71fb      	strb	r3, [r7, #7]
 8000de4:	4613      	mov	r3, r2
 8000de6:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(NRF_CSN_LOW);
 8000de8:	2000      	movs	r0, #0
 8000dea:	f7ff ff8d 	bl	8000d08 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	f003 031f 	and.w	r3, r3, #31
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000df8:	f107 010c 	add.w	r1, r7, #12
 8000dfc:	2364      	movs	r3, #100	; 0x64
 8000dfe:	2201      	movs	r2, #1
 8000e00:	4808      	ldr	r0, [pc, #32]	; (8000e24 <NRF24_read_registerN+0x4c>)
 8000e02:	f001 fee9 	bl	8002bd8 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8000e06:	79bb      	ldrb	r3, [r7, #6]
 8000e08:	b29a      	uxth	r2, r3
 8000e0a:	2364      	movs	r3, #100	; 0x64
 8000e0c:	6839      	ldr	r1, [r7, #0]
 8000e0e:	4805      	ldr	r0, [pc, #20]	; (8000e24 <NRF24_read_registerN+0x4c>)
 8000e10:	f002 f825 	bl	8002e5e <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 8000e14:	2001      	movs	r0, #1
 8000e16:	f7ff ff77 	bl	8000d08 <NRF24_csn>
}
 8000e1a:	bf00      	nop
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	20000330 	.word	0x20000330

08000e28 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	460a      	mov	r2, r1
 8000e32:	71fb      	strb	r3, [r7, #7]
 8000e34:	4613      	mov	r3, r2
 8000e36:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(NRF_CSN_LOW);
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f7ff ff65 	bl	8000d08 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	f043 0320 	orr.w	r3, r3, #32
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8000e48:	79bb      	ldrb	r3, [r7, #6]
 8000e4a:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8000e4c:	f107 010c 	add.w	r1, r7, #12
 8000e50:	2364      	movs	r3, #100	; 0x64
 8000e52:	2202      	movs	r2, #2
 8000e54:	4804      	ldr	r0, [pc, #16]	; (8000e68 <NRF24_write_register+0x40>)
 8000e56:	f001 febf 	bl	8002bd8 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	f7ff ff54 	bl	8000d08 <NRF24_csn>
}
 8000e60:	bf00      	nop
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000330 	.word	0x20000330

08000e6c <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	6039      	str	r1, [r7, #0]
 8000e76:	71fb      	strb	r3, [r7, #7]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(NRF_CSN_LOW);
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f7ff ff43 	bl	8000d08 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	f043 0320 	orr.w	r3, r3, #32
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000e8c:	f107 010c 	add.w	r1, r7, #12
 8000e90:	2364      	movs	r3, #100	; 0x64
 8000e92:	2201      	movs	r2, #1
 8000e94:	4808      	ldr	r0, [pc, #32]	; (8000eb8 <NRF24_write_registerN+0x4c>)
 8000e96:	f001 fe9f 	bl	8002bd8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 8000e9a:	79bb      	ldrb	r3, [r7, #6]
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	2364      	movs	r3, #100	; 0x64
 8000ea0:	6839      	ldr	r1, [r7, #0]
 8000ea2:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <NRF24_write_registerN+0x4c>)
 8000ea4:	f001 fe98 	bl	8002bd8 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 8000ea8:	2001      	movs	r0, #1
 8000eaa:	f7ff ff2d 	bl	8000d08 <NRF24_csn>
}
 8000eae:	bf00      	nop
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000330 	.word	0x20000330

08000ebc <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(NRF_CSN_LOW);
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f7ff ff1d 	bl	8000d08 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8000ece:	23a0      	movs	r3, #160	; 0xa0
 8000ed0:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8000ed2:	f107 010f 	add.w	r1, r7, #15
 8000ed6:	2364      	movs	r3, #100	; 0x64
 8000ed8:	2201      	movs	r2, #1
 8000eda:	4808      	ldr	r0, [pc, #32]	; (8000efc <NRF24_write_payload+0x40>)
 8000edc:	f001 fe7c 	bl	8002bd8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8000ee0:	78fb      	ldrb	r3, [r7, #3]
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	2364      	movs	r3, #100	; 0x64
 8000ee6:	6879      	ldr	r1, [r7, #4]
 8000ee8:	4804      	ldr	r0, [pc, #16]	; (8000efc <NRF24_write_payload+0x40>)
 8000eea:	f001 fe75 	bl	8002bd8 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 8000eee:	2001      	movs	r0, #1
 8000ef0:	f7ff ff0a 	bl	8000d08 <NRF24_csn>
}
 8000ef4:	bf00      	nop
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20000330 	.word	0x20000330

08000f00 <NRF24_read_payload>:
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 8000f0c:	f000 fa80 	bl	8001410 <NRF24_getPayloadSize>
 8000f10:	4603      	mov	r3, r0
 8000f12:	461a      	mov	r2, r3
 8000f14:	78fb      	ldrb	r3, [r7, #3]
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d303      	bcc.n	8000f22 <NRF24_read_payload+0x22>
 8000f1a:	f000 fa79 	bl	8001410 <NRF24_getPayloadSize>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	e000      	b.n	8000f24 <NRF24_read_payload+0x24>
 8000f22:	78fb      	ldrb	r3, [r7, #3]
 8000f24:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(NRF_CSN_LOW);
 8000f26:	2000      	movs	r0, #0
 8000f28:	f7ff feee 	bl	8000d08 <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 8000f2c:	2361      	movs	r3, #97	; 0x61
 8000f2e:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 8000f30:	f107 010e 	add.w	r1, r7, #14
 8000f34:	2364      	movs	r3, #100	; 0x64
 8000f36:	2201      	movs	r2, #1
 8000f38:	4808      	ldr	r0, [pc, #32]	; (8000f5c <NRF24_read_payload+0x5c>)
 8000f3a:	f001 fe4d 	bl	8002bd8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	2364      	movs	r3, #100	; 0x64
 8000f44:	6879      	ldr	r1, [r7, #4]
 8000f46:	4805      	ldr	r0, [pc, #20]	; (8000f5c <NRF24_read_payload+0x5c>)
 8000f48:	f001 ff89 	bl	8002e5e <HAL_SPI_Receive>
	NRF24_csn(NRF_CSN_HIGH);
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	f7ff fedb 	bl	8000d08 <NRF24_csn>
}
 8000f52:	bf00      	nop
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000330 	.word	0x20000330

08000f60 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8000f64:	21ff      	movs	r1, #255	; 0xff
 8000f66:	20e1      	movs	r0, #225	; 0xe1
 8000f68:	f7ff ff5e 	bl	8000e28 <NRF24_write_register>
}
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8000f74:	21ff      	movs	r1, #255	; 0xff
 8000f76:	20e2      	movs	r0, #226	; 0xe2
 8000f78:	f7ff ff56 	bl	8000e28 <NRF24_write_register>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8000f86:	2007      	movs	r0, #7
 8000f88:	f7ff fefe 	bl	8000d88 <NRF24_read_register>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8000f90:	79fb      	ldrb	r3, [r7, #7]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
	...

08000f9c <NRF24_begin>:

//12. Begin function
void NRF24_begin(SPI_HandleTypeDef nrfSPI)
{
 8000f9c:	b084      	sub	sp, #16
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	f107 0c10 	add.w	ip, r7, #16
 8000fa8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//Copy SPI handle variable
	//Copy SPI handle variable
		memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8000fac:	4b64      	ldr	r3, [pc, #400]	; (8001140 <NRF24_begin+0x1a4>)
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f107 0310 	add.w	r3, r7, #16
 8000fb4:	2258      	movs	r2, #88	; 0x58
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f006 ff2c 	bl	8007e14 <memcpy>
		//Copy Pins and Port variables
		nrf24_PORT = NRF_PORT;
 8000fbc:	4b61      	ldr	r3, [pc, #388]	; (8001144 <NRF24_begin+0x1a8>)
 8000fbe:	4a62      	ldr	r2, [pc, #392]	; (8001148 <NRF24_begin+0x1ac>)
 8000fc0:	601a      	str	r2, [r3, #0]
		nrf24_CSN_PIN = NRF_CSN_PIN_Pin;
 8000fc2:	4b62      	ldr	r3, [pc, #392]	; (800114c <NRF24_begin+0x1b0>)
 8000fc4:	2208      	movs	r2, #8
 8000fc6:	801a      	strh	r2, [r3, #0]
		nrf24_CE_PIN = NRF_CE_PIN_Pin;
 8000fc8:	4b61      	ldr	r3, [pc, #388]	; (8001150 <NRF24_begin+0x1b4>)
 8000fca:	2210      	movs	r2, #16
 8000fcc:	801a      	strh	r2, [r3, #0]

	//Put pins to idle state
	NRF24_csn(NRF_CSN_HIGH);
 8000fce:	2001      	movs	r0, #1
 8000fd0:	f7ff fe9a 	bl	8000d08 <NRF24_csn>
	NRF24_ce(0);
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f7ff feb7 	bl	8000d48 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8000fda:	2005      	movs	r0, #5
 8000fdc:	f000 fc92 	bl	8001904 <HAL_Delay>
/**************************************************************/
/**************************************************************/
/**************************************************************/
	//**** Soft Reset Registers default values ****//
    //Pages    53 to 58
	NRF24_write_register(REG_CONFIG, 0x08);
 8000fe0:	2108      	movs	r1, #8
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f7ff ff20 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_EN_AA, 0x3f);
 8000fe8:	213f      	movs	r1, #63	; 0x3f
 8000fea:	2001      	movs	r0, #1
 8000fec:	f7ff ff1c 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_EN_RXADDR, 0x03);
 8000ff0:	2103      	movs	r1, #3
 8000ff2:	2002      	movs	r0, #2
 8000ff4:	f7ff ff18 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_SETUP_AW, 0x03);
 8000ff8:	2103      	movs	r1, #3
 8000ffa:	2003      	movs	r0, #3
 8000ffc:	f7ff ff14 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_SETUP_RETR, 0x03);
 8001000:	2103      	movs	r1, #3
 8001002:	2004      	movs	r0, #4
 8001004:	f7ff ff10 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RF_CH, 0x02);
 8001008:	2102      	movs	r1, #2
 800100a:	2005      	movs	r0, #5
 800100c:	f7ff ff0c 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RF_SETUP, 0x0f);
 8001010:	210f      	movs	r1, #15
 8001012:	2006      	movs	r0, #6
 8001014:	f7ff ff08 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_STATUS, 0x0e);
 8001018:	210e      	movs	r1, #14
 800101a:	2007      	movs	r0, #7
 800101c:	f7ff ff04 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_OBSERVE_TX, 0x00);
 8001020:	2100      	movs	r1, #0
 8001022:	2008      	movs	r0, #8
 8001024:	f7ff ff00 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_CD, 0x00);
 8001028:	2100      	movs	r1, #0
 800102a:	2009      	movs	r0, #9
 800102c:	f7ff fefc 	bl	8000e28 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8001030:	23e7      	movs	r3, #231	; 0xe7
 8001032:	713b      	strb	r3, [r7, #4]
 8001034:	23e7      	movs	r3, #231	; 0xe7
 8001036:	70fb      	strb	r3, [r7, #3]
 8001038:	23e7      	movs	r3, #231	; 0xe7
 800103a:	70bb      	strb	r3, [r7, #2]
 800103c:	23e7      	movs	r3, #231	; 0xe7
 800103e:	707b      	strb	r3, [r7, #1]
 8001040:	23e7      	movs	r3, #231	; 0xe7
 8001042:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(REG_RX_ADDR_P0, pipeAddrVar, 5);
 8001044:	463b      	mov	r3, r7
 8001046:	2205      	movs	r2, #5
 8001048:	4619      	mov	r1, r3
 800104a:	200a      	movs	r0, #10
 800104c:	f7ff ff0e 	bl	8000e6c <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 8001050:	23c2      	movs	r3, #194	; 0xc2
 8001052:	713b      	strb	r3, [r7, #4]
 8001054:	23c2      	movs	r3, #194	; 0xc2
 8001056:	70fb      	strb	r3, [r7, #3]
 8001058:	23c2      	movs	r3, #194	; 0xc2
 800105a:	70bb      	strb	r3, [r7, #2]
 800105c:	23c2      	movs	r3, #194	; 0xc2
 800105e:	707b      	strb	r3, [r7, #1]
 8001060:	23c2      	movs	r3, #194	; 0xc2
 8001062:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(REG_RX_ADDR_P1, pipeAddrVar, 5);
 8001064:	463b      	mov	r3, r7
 8001066:	2205      	movs	r2, #5
 8001068:	4619      	mov	r1, r3
 800106a:	200b      	movs	r0, #11
 800106c:	f7ff fefe 	bl	8000e6c <NRF24_write_registerN>
	NRF24_write_register(REG_RX_ADDR_P2, 0xC3);
 8001070:	21c3      	movs	r1, #195	; 0xc3
 8001072:	200c      	movs	r0, #12
 8001074:	f7ff fed8 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P3, 0xC4);
 8001078:	21c4      	movs	r1, #196	; 0xc4
 800107a:	200d      	movs	r0, #13
 800107c:	f7ff fed4 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P4, 0xC5);
 8001080:	21c5      	movs	r1, #197	; 0xc5
 8001082:	200e      	movs	r0, #14
 8001084:	f7ff fed0 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P5, 0xC6);
 8001088:	21c6      	movs	r1, #198	; 0xc6
 800108a:	200f      	movs	r0, #15
 800108c:	f7ff fecc 	bl	8000e28 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8001090:	23e7      	movs	r3, #231	; 0xe7
 8001092:	713b      	strb	r3, [r7, #4]
 8001094:	23e7      	movs	r3, #231	; 0xe7
 8001096:	70fb      	strb	r3, [r7, #3]
 8001098:	23e7      	movs	r3, #231	; 0xe7
 800109a:	70bb      	strb	r3, [r7, #2]
 800109c:	23e7      	movs	r3, #231	; 0xe7
 800109e:	707b      	strb	r3, [r7, #1]
 80010a0:	23e7      	movs	r3, #231	; 0xe7
 80010a2:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(REG_TX_ADDR, pipeAddrVar, 5);
 80010a4:	463b      	mov	r3, r7
 80010a6:	2205      	movs	r2, #5
 80010a8:	4619      	mov	r1, r3
 80010aa:	2010      	movs	r0, #16
 80010ac:	f7ff fede 	bl	8000e6c <NRF24_write_registerN>
	NRF24_write_register(REG_RX_PW_P0, 0);
 80010b0:	2100      	movs	r1, #0
 80010b2:	2011      	movs	r0, #17
 80010b4:	f7ff feb8 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P1, 0);
 80010b8:	2100      	movs	r1, #0
 80010ba:	2012      	movs	r0, #18
 80010bc:	f7ff feb4 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P2, 0);
 80010c0:	2100      	movs	r1, #0
 80010c2:	2013      	movs	r0, #19
 80010c4:	f7ff feb0 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P3, 0);
 80010c8:	2100      	movs	r1, #0
 80010ca:	2014      	movs	r0, #20
 80010cc:	f7ff feac 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P4, 0);
 80010d0:	2100      	movs	r1, #0
 80010d2:	2015      	movs	r0, #21
 80010d4:	f7ff fea8 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P5, 0);
 80010d8:	2100      	movs	r1, #0
 80010da:	2016      	movs	r0, #22
 80010dc:	f7ff fea4 	bl	8000e28 <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 80010e0:	f000 fbc4 	bl	800186c <NRF24_ACTIVATE_cmd>
	NRF24_write_register(REG_DYNPD, 0);
 80010e4:	2100      	movs	r1, #0
 80010e6:	201c      	movs	r0, #28
 80010e8:	f7ff fe9e 	bl	8000e28 <NRF24_write_register>
	NRF24_write_register(REG_FEATURE, 0);
 80010ec:	2100      	movs	r1, #0
 80010ee:	201d      	movs	r0, #29
 80010f0:	f7ff fe9a 	bl	8000e28 <NRF24_write_register>
    //Debugging With UART
#if DEBUG_ENABLED ==	ENABLED
	printRadioSettings();
#endif
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 80010f4:	210f      	movs	r1, #15
 80010f6:	200f      	movs	r0, #15
 80010f8:	f000 f944 	bl	8001384 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 80010fc:	2003      	movs	r0, #3
 80010fe:	f000 fa26 	bl	800154e <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_1MBPS);
 8001102:	2000      	movs	r0, #0
 8001104:	f000 fa5c 	bl	80015c0 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8001108:	2002      	movs	r0, #2
 800110a:	f000 fa9f 	bl	800164c <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 800110e:	f000 f9f1 	bl	80014f4 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8001112:	2020      	movs	r0, #32
 8001114:	f000 f966 	bl	80013e4 <NRF24_setPayloadSize>
//	Interrupts Handling
#if TX_INTERRUPT == ENABLED
	NRF24_ActivateTXInterrupt();
#endif
#if RX_INTERRUPT == ENABLED
	NRF24_ActivateRXInterrupt();
 8001118:	f000 fac0 	bl	800169c <NRF24_ActivateRXInterrupt>
#endif
#if MAX_RT_INTERRUPT == ENABLED
	NRF24_ActivateMaxInterrupt();
#endif
	//Reset status register
	NRF24_resetStatus();
 800111c:	f000 fb9e 	bl	800185c <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 8001120:	204c      	movs	r0, #76	; 0x4c
 8001122:	f000 f94a 	bl	80013ba <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8001126:	f7ff ff1b 	bl	8000f60 <NRF24_flush_tx>
	NRF24_flush_rx();
 800112a:	f7ff ff21 	bl	8000f70 <NRF24_flush_rx>

	NRF24_powerDown();
 800112e:	f000 faca 	bl	80016c6 <NRF24_powerDown>

}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800113c:	b004      	add	sp, #16
 800113e:	4770      	bx	lr
 8001140:	20000330 	.word	0x20000330
 8001144:	20000328 	.word	0x20000328
 8001148:	40010800 	.word	0x40010800
 800114c:	2000032c 	.word	0x2000032c
 8001150:	2000032e 	.word	0x2000032e

08001154 <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 8001158:	2000      	movs	r0, #0
 800115a:	f7ff fe15 	bl	8000d88 <NRF24_read_register>
 800115e:	4603      	mov	r3, r0
 8001160:	f043 0303 	orr.w	r3, r3, #3
 8001164:	b2db      	uxtb	r3, r3
 8001166:	4619      	mov	r1, r3
 8001168:	2000      	movs	r0, #0
 800116a:	f7ff fe5d 	bl	8000e28 <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 800116e:	4b0b      	ldr	r3, [pc, #44]	; (800119c <NRF24_startListening+0x48>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	4313      	orrs	r3, r2
 8001176:	d004      	beq.n	8001182 <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 8001178:	2205      	movs	r2, #5
 800117a:	4908      	ldr	r1, [pc, #32]	; (800119c <NRF24_startListening+0x48>)
 800117c:	200a      	movs	r0, #10
 800117e:	f7ff fe75 	bl	8000e6c <NRF24_write_registerN>

	//Flush buffers
	NRF24_flush_tx();
 8001182:	f7ff feed 	bl	8000f60 <NRF24_flush_tx>
	NRF24_flush_rx();
 8001186:	f7ff fef3 	bl	8000f70 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 800118a:	2001      	movs	r0, #1
 800118c:	f7ff fddc 	bl	8000d48 <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 8001190:	2096      	movs	r0, #150	; 0x96
 8001192:	f7ff fd99 	bl	8000cc8 <NRF24_DelayMicroSeconds>
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000318 	.word	0x20000318

080011a0 <NRF24_stopListening>:
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 80011a4:	2000      	movs	r0, #0
 80011a6:	f7ff fdcf 	bl	8000d48 <NRF24_ce>
	NRF24_flush_tx();
 80011aa:	f7ff fed9 	bl	8000f60 <NRF24_flush_tx>
	NRF24_flush_rx();
 80011ae:	f7ff fedf 	bl	8000f70 <NRF24_flush_rx>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 80011c4:	f000 fb4a 	bl	800185c <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	4619      	mov	r1, r3
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 fab9 	bl	8001744 <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 80011d2:	f000 fb8d 	bl	80018f0 <HAL_GetTick>
 80011d6:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 80011d8:	230a      	movs	r3, #10
 80011da:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 80011dc:	f107 030d 	add.w	r3, r7, #13
 80011e0:	2201      	movs	r2, #1
 80011e2:	4619      	mov	r1, r3
 80011e4:	2008      	movs	r0, #8
 80011e6:	f7ff fdf7 	bl	8000dd8 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 80011ea:	f7ff fec9 	bl	8000f80 <NRF24_get_status>
 80011ee:	4603      	mov	r3, r0
 80011f0:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d107      	bne.n	800120c <NRF24_write+0x54>
 80011fc:	f000 fb78 	bl	80018f0 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	429a      	cmp	r2, r3
 800120a:	d8e7      	bhi.n	80011dc <NRF24_write+0x24>

//	printConfigReg();
//	printStatusReg();

	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 800120c:	f107 010b 	add.w	r1, r7, #11
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	4a0c      	ldr	r2, [pc, #48]	; (8001248 <NRF24_write+0x90>)
 8001216:	4618      	mov	r0, r3
 8001218:	f000 faed 	bl	80017f6 <NRF24_whatHappened>
	retStatus = tx_ok;
 800121c:	7b3b      	ldrb	r3, [r7, #12]
 800121e:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8001220:	4b09      	ldr	r3, [pc, #36]	; (8001248 <NRF24_write+0x90>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d005      	beq.n	8001234 <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8001228:	f000 f8fc 	bl	8001424 <NRF24_getDynamicPayloadSize>
 800122c:	4603      	mov	r3, r0
 800122e:	461a      	mov	r2, r3
 8001230:	4b06      	ldr	r3, [pc, #24]	; (800124c <NRF24_write+0x94>)
 8001232:	701a      	strb	r2, [r3, #0]
	}

	//Power down
	NRF24_available();
 8001234:	f000 f80c 	bl	8001250 <NRF24_available>
	NRF24_flush_tx();
 8001238:	f7ff fe92 	bl	8000f60 <NRF24_flush_tx>
	return retStatus;
 800123c:	7bbb      	ldrb	r3, [r7, #14]
}
 800123e:	4618      	mov	r0, r3
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000320 	.word	0x20000320
 800124c:	20000321 	.word	0x20000321

08001250 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8001254:	2000      	movs	r0, #0
 8001256:	f000 fa45 	bl	80016e4 <NRF24_availablePipe>
 800125a:	4603      	mov	r3, r0
}
 800125c:	4618      	mov	r0, r3
 800125e:	bd80      	pop	{r7, pc}

08001260 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	4619      	mov	r1, r3
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff fe45 	bl	8000f00 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8001276:	2017      	movs	r0, #23
 8001278:	f7ff fd86 	bl	8000d88 <NRF24_read_register>
 800127c:	4603      	mov	r3, r0
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8001284:	f7ff fe74 	bl	8000f70 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8001288:	f000 f8cc 	bl	8001424 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	2b00      	cmp	r3, #0
 8001290:	bf14      	ite	ne
 8001292:	2301      	movne	r3, #1
 8001294:	2300      	moveq	r3, #0
 8001296:	b2db      	uxtb	r3, r3
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <NRF24_openWritingPipe>:
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 80012aa:	463b      	mov	r3, r7
 80012ac:	2205      	movs	r2, #5
 80012ae:	4619      	mov	r1, r3
 80012b0:	200a      	movs	r0, #10
 80012b2:	f7ff fddb 	bl	8000e6c <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 80012b6:	463b      	mov	r3, r7
 80012b8:	2205      	movs	r2, #5
 80012ba:	4619      	mov	r1, r3
 80012bc:	2010      	movs	r0, #16
 80012be:	f7ff fdd5 	bl	8000e6c <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
 80012c2:	2320      	movs	r3, #32
 80012c4:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 80012c6:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <NRF24_openWritingPipe+0x44>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	7bfa      	ldrb	r2, [r7, #15]
 80012cc:	4293      	cmp	r3, r2
 80012ce:	bf28      	it	cs
 80012d0:	4613      	movcs	r3, r2
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	4619      	mov	r1, r3
 80012d6:	2011      	movs	r0, #17
 80012d8:	f7ff fda6 	bl	8000e28 <NRF24_write_register>
}
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000322 	.word	0x20000322

080012e8 <NRF24_openReadingPipe>:
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4601      	mov	r1, r0
 80012f0:	e9c7 2300 	strd	r2, r3, [r7]
 80012f4:	460b      	mov	r3, r1
 80012f6:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d104      	bne.n	8001308 <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 80012fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001302:	491c      	ldr	r1, [pc, #112]	; (8001374 <NRF24_openReadingPipe+0x8c>)
 8001304:	e9c1 2300 	strd	r2, r3, [r1]

	if(number <= 6)
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	2b06      	cmp	r3, #6
 800130c:	d82d      	bhi.n	800136a <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d808      	bhi.n	8001326 <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	4a18      	ldr	r2, [pc, #96]	; (8001378 <NRF24_openReadingPipe+0x90>)
 8001318:	5cd3      	ldrb	r3, [r2, r3]
 800131a:	4639      	mov	r1, r7
 800131c:	2205      	movs	r2, #5
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fda4 	bl	8000e6c <NRF24_write_registerN>
 8001324:	e007      	b.n	8001336 <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 8001326:	7bfb      	ldrb	r3, [r7, #15]
 8001328:	4a13      	ldr	r2, [pc, #76]	; (8001378 <NRF24_openReadingPipe+0x90>)
 800132a:	5cd3      	ldrb	r3, [r2, r3]
 800132c:	4639      	mov	r1, r7
 800132e:	2201      	movs	r2, #1
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fd9b 	bl	8000e6c <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 8001336:	7bfb      	ldrb	r3, [r7, #15]
 8001338:	4a10      	ldr	r2, [pc, #64]	; (800137c <NRF24_openReadingPipe+0x94>)
 800133a:	5cd3      	ldrb	r3, [r2, r3]
 800133c:	4a10      	ldr	r2, [pc, #64]	; (8001380 <NRF24_openReadingPipe+0x98>)
 800133e:	7812      	ldrb	r2, [r2, #0]
 8001340:	4611      	mov	r1, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fd70 	bl	8000e28 <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 8001348:	2002      	movs	r0, #2
 800134a:	f7ff fd1d 	bl	8000d88 <NRF24_read_register>
 800134e:	4603      	mov	r3, r0
 8001350:	b25a      	sxtb	r2, r3
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	2101      	movs	r1, #1
 8001356:	fa01 f303 	lsl.w	r3, r1, r3
 800135a:	b25b      	sxtb	r3, r3
 800135c:	4313      	orrs	r3, r2
 800135e:	b25b      	sxtb	r3, r3
 8001360:	b2db      	uxtb	r3, r3
 8001362:	4619      	mov	r1, r3
 8001364:	2002      	movs	r0, #2
 8001366:	f7ff fd5f 	bl	8000e28 <NRF24_write_register>
	}

}
 800136a:	bf00      	nop
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000318 	.word	0x20000318
 8001378:	08007f74 	.word	0x08007f74
 800137c:	08007f7c 	.word	0x08007f7c
 8001380:	20000322 	.word	0x20000322

08001384 <NRF24_setRetries>:
/**************************************************************/
/**************************************************************/
//20 set transmit retries (rf24_Retries_e) and delay
//retransmits a packet if an ACK packet is not received
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	460a      	mov	r2, r1
 800138e:	71fb      	strb	r3, [r7, #7]
 8001390:	4613      	mov	r3, r2
 8001392:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	b25a      	sxtb	r2, r3
 800139a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800139e:	f003 030f 	and.w	r3, r3, #15
 80013a2:	b25b      	sxtb	r3, r3
 80013a4:	4313      	orrs	r3, r2
 80013a6:	b25b      	sxtb	r3, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	4619      	mov	r1, r3
 80013ac:	2004      	movs	r0, #4
 80013ae:	f7ff fd3b 	bl	8000e28 <NRF24_write_register>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <NRF24_setChannel>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b084      	sub	sp, #16
 80013be:	af00      	add	r7, sp, #0
 80013c0:	4603      	mov	r3, r0
 80013c2:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 80013c4:	237f      	movs	r3, #127	; 0x7f
 80013c6:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 80013c8:	7bfa      	ldrb	r2, [r7, #15]
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	4293      	cmp	r3, r2
 80013ce:	bf28      	it	cs
 80013d0:	4613      	movcs	r3, r2
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	4619      	mov	r1, r3
 80013d6:	2005      	movs	r0, #5
 80013d8:	f7ff fd26 	bl	8000e28 <NRF24_write_register>
}
 80013dc:	bf00      	nop
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <NRF24_setPayloadSize>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//22. Set payload size global variable that will be used in SPI Transmission
void NRF24_setPayloadSize(uint8_t size)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 80013ee:	2320      	movs	r3, #32
 80013f0:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 80013f2:	7bfa      	ldrb	r2, [r7, #15]
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	4293      	cmp	r3, r2
 80013f8:	bf28      	it	cs
 80013fa:	4613      	movcs	r3, r2
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4b03      	ldr	r3, [pc, #12]	; (800140c <NRF24_setPayloadSize+0x28>)
 8001400:	701a      	strb	r2, [r3, #0]
}
 8001402:	bf00      	nop
 8001404:	3714      	adds	r7, #20
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr
 800140c:	20000322 	.word	0x20000322

08001410 <NRF24_getPayloadSize>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
	return payload_size;
 8001414:	4b02      	ldr	r3, [pc, #8]	; (8001420 <NRF24_getPayloadSize+0x10>)
 8001416:	781b      	ldrb	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr
 8001420:	20000322 	.word	0x20000322

08001424 <NRF24_getDynamicPayloadSize>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8001428:	2060      	movs	r0, #96	; 0x60
 800142a:	f7ff fcad 	bl	8000d88 <NRF24_read_register>
 800142e:	4603      	mov	r3, r0
}
 8001430:	4618      	mov	r0, r3
 8001432:	bd80      	pop	{r7, pc}

08001434 <NRF24_enableAckPayload>:
//25. Enable payload on Ackknowledge packet
void NRF24_enableAckPayload(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	//Need to enable dynamic payload and Ack payload together
	 NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 8001438:	201d      	movs	r0, #29
 800143a:	f7ff fca5 	bl	8000d88 <NRF24_read_register>
 800143e:	4603      	mov	r3, r0
 8001440:	f043 0306 	orr.w	r3, r3, #6
 8001444:	b2db      	uxtb	r3, r3
 8001446:	4619      	mov	r1, r3
 8001448:	201d      	movs	r0, #29
 800144a:	f7ff fced 	bl	8000e28 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 800144e:	201d      	movs	r0, #29
 8001450:	f7ff fc9a 	bl	8000d88 <NRF24_read_register>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10c      	bne.n	8001474 <NRF24_enableAckPayload+0x40>
	{
		NRF24_ACTIVATE_cmd();
 800145a:	f000 fa07 	bl	800186c <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 800145e:	201d      	movs	r0, #29
 8001460:	f7ff fc92 	bl	8000d88 <NRF24_read_register>
 8001464:	4603      	mov	r3, r0
 8001466:	f043 0306 	orr.w	r3, r3, #6
 800146a:	b2db      	uxtb	r3, r3
 800146c:	4619      	mov	r1, r3
 800146e:	201d      	movs	r0, #29
 8001470:	f7ff fcda 	bl	8000e28 <NRF24_write_register>
	}
	// Enable dynamic payload on pipes 0 & 1
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8001474:	201c      	movs	r0, #28
 8001476:	f7ff fc87 	bl	8000d88 <NRF24_read_register>
 800147a:	4603      	mov	r3, r0
 800147c:	f043 0303 	orr.w	r3, r3, #3
 8001480:	b2db      	uxtb	r3, r3
 8001482:	4619      	mov	r1, r3
 8001484:	201c      	movs	r0, #28
 8001486:	f7ff fccf 	bl	8000e28 <NRF24_write_register>
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <NRF24_enableDynamicPayloads>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//26. Enable dynamic payloads
void NRF24_enableDynamicPayloads(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
	//Enable dynamic payload through FEATURE register
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 8001494:	201d      	movs	r0, #29
 8001496:	f7ff fc77 	bl	8000d88 <NRF24_read_register>
 800149a:	4603      	mov	r3, r0
 800149c:	f043 0304 	orr.w	r3, r3, #4
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	4619      	mov	r1, r3
 80014a4:	201d      	movs	r0, #29
 80014a6:	f7ff fcbf 	bl	8000e28 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 80014aa:	201d      	movs	r0, #29
 80014ac:	f7ff fc6c 	bl	8000d88 <NRF24_read_register>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d10c      	bne.n	80014d0 <NRF24_enableDynamicPayloads+0x40>
	{
		NRF24_ACTIVATE_cmd();
 80014b6:	f000 f9d9 	bl	800186c <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 80014ba:	201d      	movs	r0, #29
 80014bc:	f7ff fc64 	bl	8000d88 <NRF24_read_register>
 80014c0:	4603      	mov	r3, r0
 80014c2:	f043 0304 	orr.w	r3, r3, #4
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	4619      	mov	r1, r3
 80014ca:	201d      	movs	r0, #29
 80014cc:	f7ff fcac 	bl	8000e28 <NRF24_write_register>
	}
	//Enable Dynamic payload on all pipes
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 80014d0:	201c      	movs	r0, #28
 80014d2:	f7ff fc59 	bl	8000d88 <NRF24_read_register>
 80014d6:	4603      	mov	r3, r0
 80014d8:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	4619      	mov	r1, r3
 80014e0:	201c      	movs	r0, #28
 80014e2:	f7ff fca1 	bl	8000e28 <NRF24_write_register>
  dynamic_payloads_enabled = true;
 80014e6:	4b02      	ldr	r3, [pc, #8]	; (80014f0 <NRF24_enableDynamicPayloads+0x60>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	701a      	strb	r2, [r3, #0]

}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000323 	.word	0x20000323

080014f4 <NRF24_disableDynamicPayloads>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
void NRF24_disableDynamicPayloads(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 80014f8:	201d      	movs	r0, #29
 80014fa:	f7ff fc45 	bl	8000d88 <NRF24_read_register>
 80014fe:	4603      	mov	r3, r0
 8001500:	f023 0304 	bic.w	r3, r3, #4
 8001504:	b2db      	uxtb	r3, r3
 8001506:	4619      	mov	r1, r3
 8001508:	201d      	movs	r0, #29
 800150a:	f7ff fc8d 	bl	8000e28 <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 800150e:	2100      	movs	r1, #0
 8001510:	201c      	movs	r0, #28
 8001512:	f7ff fc89 	bl	8000e28 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8001516:	4b02      	ldr	r3, [pc, #8]	; (8001520 <NRF24_disableDynamicPayloads+0x2c>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20000323 	.word	0x20000323

08001524 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d004      	beq.n	800153e <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8001534:	213f      	movs	r1, #63	; 0x3f
 8001536:	2001      	movs	r0, #1
 8001538:	f7ff fc76 	bl	8000e28 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 800153c:	e003      	b.n	8001546 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 800153e:	2100      	movs	r1, #0
 8001540:	2001      	movs	r0, #1
 8001542:	f7ff fc71 	bl	8000e28 <NRF24_write_register>
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b084      	sub	sp, #16
 8001552:	af00      	add	r7, sp, #0
 8001554:	4603      	mov	r3, r0
 8001556:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8001558:	2006      	movs	r0, #6
 800155a:	f7ff fc15 	bl	8000d88 <NRF24_read_register>
 800155e:	4603      	mov	r3, r0
 8001560:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	f023 0306 	bic.w	r3, r3, #6
 8001568:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	2b03      	cmp	r3, #3
 800156e:	d104      	bne.n	800157a <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001570:	7bfb      	ldrb	r3, [r7, #15]
 8001572:	f043 0306 	orr.w	r3, r3, #6
 8001576:	73fb      	strb	r3, [r7, #15]
 8001578:	e019      	b.n	80015ae <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	2b02      	cmp	r3, #2
 800157e:	d104      	bne.n	800158a <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	f043 0304 	orr.w	r3, r3, #4
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	e011      	b.n	80015ae <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d104      	bne.n	800159a <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8001590:	7bfb      	ldrb	r3, [r7, #15]
 8001592:	f043 0302 	orr.w	r3, r3, #2
 8001596:	73fb      	strb	r3, [r7, #15]
 8001598:	e009      	b.n	80015ae <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d006      	beq.n	80015ae <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	d103      	bne.n	80015ae <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
 80015a8:	f043 0306 	orr.w	r3, r3, #6
 80015ac:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	4619      	mov	r1, r3
 80015b2:	2006      	movs	r0, #6
 80015b4:	f7ff fc38 	bl	8000e28 <NRF24_write_register>
}
 80015b8:	bf00      	nop
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 80015ca:	2300      	movs	r3, #0
 80015cc:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 80015ce:	2006      	movs	r0, #6
 80015d0:	f7ff fbda 	bl	8000d88 <NRF24_read_register>
 80015d4:	4603      	mov	r3, r0
 80015d6:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 80015d8:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <NRF24_setDataRate+0x88>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 80015de:	7bbb      	ldrb	r3, [r7, #14]
 80015e0:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80015e4:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d107      	bne.n	80015fc <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 80015ec:	4b16      	ldr	r3, [pc, #88]	; (8001648 <NRF24_setDataRate+0x88>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 80015f2:	7bbb      	ldrb	r3, [r7, #14]
 80015f4:	f043 0320 	orr.w	r3, r3, #32
 80015f8:	73bb      	strb	r3, [r7, #14]
 80015fa:	e00d      	b.n	8001618 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d107      	bne.n	8001612 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8001602:	4b11      	ldr	r3, [pc, #68]	; (8001648 <NRF24_setDataRate+0x88>)
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8001608:	7bbb      	ldrb	r3, [r7, #14]
 800160a:	f043 0308 	orr.w	r3, r3, #8
 800160e:	73bb      	strb	r3, [r7, #14]
 8001610:	e002      	b.n	8001618 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8001612:	4b0d      	ldr	r3, [pc, #52]	; (8001648 <NRF24_setDataRate+0x88>)
 8001614:	2200      	movs	r2, #0
 8001616:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8001618:	7bbb      	ldrb	r3, [r7, #14]
 800161a:	4619      	mov	r1, r3
 800161c:	2006      	movs	r0, #6
 800161e:	f7ff fc03 	bl	8000e28 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8001622:	2006      	movs	r0, #6
 8001624:	f7ff fbb0 	bl	8000d88 <NRF24_read_register>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	7bbb      	ldrb	r3, [r7, #14]
 800162e:	4293      	cmp	r3, r2
 8001630:	d102      	bne.n	8001638 <NRF24_setDataRate+0x78>
  {
    result = true;
 8001632:	2301      	movs	r3, #1
 8001634:	73fb      	strb	r3, [r7, #15]
 8001636:	e002      	b.n	800163e <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8001638:	4b03      	ldr	r3, [pc, #12]	; (8001648 <NRF24_setDataRate+0x88>)
 800163a:	2200      	movs	r2, #0
 800163c:	701a      	strb	r2, [r3, #0]
  }

  return result;
 800163e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000324 	.word	0x20000324

0800164c <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8001656:	2000      	movs	r0, #0
 8001658:	f7ff fb96 	bl	8000d88 <NRF24_read_register>
 800165c:	4603      	mov	r3, r0
 800165e:	f023 030c 	bic.w	r3, r3, #12
 8001662:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d00f      	beq.n	800168a <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d104      	bne.n	800167a <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	f043 0308 	orr.w	r3, r3, #8
 8001676:	73fb      	strb	r3, [r7, #15]
 8001678:	e007      	b.n	800168a <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	f043 0308 	orr.w	r3, r3, #8
 8001680:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8001682:	7bfb      	ldrb	r3, [r7, #15]
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 800168a:	7bfb      	ldrb	r3, [r7, #15]
 800168c:	4619      	mov	r1, r3
 800168e:	2000      	movs	r0, #0
 8001690:	f7ff fbca 	bl	8000e28 <NRF24_write_register>
}
 8001694:	bf00      	nop
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <NRF24_ActivateRXInterrupt>:
void NRF24_ActivateRXInterrupt(void){
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
	int8_t config = NRF24_read_register(REG_CONFIG);
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff fb70 	bl	8000d88 <NRF24_read_register>
 80016a8:	4603      	mov	r3, r0
 80016aa:	71fb      	strb	r3, [r7, #7]
	config |= _BV(6);	//6 is the bit of the MASK_RX_DR
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016b2:	71fb      	strb	r3, [r7, #7]
	NRF24_write_register(REG_CONFIG, config);
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	4619      	mov	r1, r3
 80016b8:	2000      	movs	r0, #0
 80016ba:	f7ff fbb5 	bl	8000e28 <NRF24_write_register>
}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 80016ca:	2000      	movs	r0, #0
 80016cc:	f7ff fb5c 	bl	8000d88 <NRF24_read_register>
 80016d0:	4603      	mov	r3, r0
 80016d2:	f023 0302 	bic.w	r3, r3, #2
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	4619      	mov	r1, r3
 80016da:	2000      	movs	r0, #0
 80016dc:	f7ff fba4 	bl	8000e28 <NRF24_write_register>
}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 80016ec:	f7ff fc48 	bl	8000f80 <NRF24_get_status>
 80016f0:	4603      	mov	r3, r0
 80016f2:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	bf14      	ite	ne
 80016fe:	2301      	movne	r3, #1
 8001700:	2300      	moveq	r3, #0
 8001702:	73bb      	strb	r3, [r7, #14]

  if (result)
 8001704:	7bbb      	ldrb	r3, [r7, #14]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d017      	beq.n	800173a <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d007      	beq.n	8001720 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8001710:	7bfb      	ldrb	r3, [r7, #15]
 8001712:	085b      	lsrs	r3, r3, #1
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	b2da      	uxtb	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8001720:	2140      	movs	r1, #64	; 0x40
 8001722:	2007      	movs	r0, #7
 8001724:	f7ff fb80 	bl	8000e28 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	f003 0320 	and.w	r3, r3, #32
 800172e:	2b00      	cmp	r3, #0
 8001730:	d003      	beq.n	800173a <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8001732:	2120      	movs	r1, #32
 8001734:	2007      	movs	r0, #7
 8001736:	f7ff fb77 	bl	8000e28 <NRF24_write_register>
    }
  }
  return result;
 800173a:	7bbb      	ldrb	r3, [r7, #14]
}
 800173c:	4618      	mov	r0, r3
 800173e:	3710      	adds	r7, #16
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff faf9 	bl	8000d48 <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8001756:	2000      	movs	r0, #0
 8001758:	f7ff fb16 	bl	8000d88 <NRF24_read_register>
 800175c:	4603      	mov	r3, r0
 800175e:	f043 0302 	orr.w	r3, r3, #2
 8001762:	b2db      	uxtb	r3, r3
 8001764:	f023 0301 	bic.w	r3, r3, #1
 8001768:	b2db      	uxtb	r3, r3
 800176a:	4619      	mov	r1, r3
 800176c:	2000      	movs	r0, #0
 800176e:	f7ff fb5b 	bl	8000e28 <NRF24_write_register>
  NRF24_ce(1);
 8001772:	2001      	movs	r0, #1
 8001774:	f7ff fae8 	bl	8000d48 <NRF24_ce>
  NRF24_DelayMicroSeconds(150);
 8001778:	2096      	movs	r0, #150	; 0x96
 800177a:	f7ff faa5 	bl	8000cc8 <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 800177e:	78fb      	ldrb	r3, [r7, #3]
 8001780:	4619      	mov	r1, r3
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f7ff fb9a 	bl	8000ebc <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8001788:	2001      	movs	r0, #1
 800178a:	f7ff fadd 	bl	8000d48 <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 800178e:	200f      	movs	r0, #15
 8001790:	f7ff fa9a 	bl	8000cc8 <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff fad7 	bl	8000d48 <NRF24_ce>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <NRF24_writeAckPayload>:
//41. Write acknowledge payload
void NRF24_writeAckPayload(uint8_t pipe, const void* buf, uint8_t len)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b084      	sub	sp, #16
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	4603      	mov	r3, r0
 80017aa:	6039      	str	r1, [r7, #0]
 80017ac:	71fb      	strb	r3, [r7, #7]
 80017ae:	4613      	mov	r3, r2
 80017b0:	71bb      	strb	r3, [r7, #6]
	const uint8_t* current = (uint8_t *)buf;
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	60fb      	str	r3, [r7, #12]
	const uint8_t max_payload_size = 32;
 80017b6:	2320      	movs	r3, #32
 80017b8:	72fb      	strb	r3, [r7, #11]
  uint8_t data_len = MIN(len,max_payload_size);
 80017ba:	7afa      	ldrb	r2, [r7, #11]
 80017bc:	79bb      	ldrb	r3, [r7, #6]
 80017be:	4293      	cmp	r3, r2
 80017c0:	bf28      	it	cs
 80017c2:	4613      	movcs	r3, r2
 80017c4:	72bb      	strb	r3, [r7, #10]

  NRF24_csn(NRF_CSN_LOW);
 80017c6:	2000      	movs	r0, #0
 80017c8:	f7ff fa9e 	bl	8000d08 <NRF24_csn>
	NRF24_write_registerN(CMD_W_ACK_PAYLOAD | ( pipe & 0x7 ) , current, data_len);
 80017cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d0:	f003 0307 	and.w	r3, r3, #7
 80017d4:	b25b      	sxtb	r3, r3
 80017d6:	f063 0357 	orn	r3, r3, #87	; 0x57
 80017da:	b25b      	sxtb	r3, r3
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	7aba      	ldrb	r2, [r7, #10]
 80017e0:	68f9      	ldr	r1, [r7, #12]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fb42 	bl	8000e6c <NRF24_write_registerN>
  NRF24_csn(NRF_CSN_HIGH);
 80017e8:	2001      	movs	r0, #1
 80017ea:	f7ff fa8d 	bl	8000d08 <NRF24_csn>
}
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b086      	sub	sp, #24
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	60f8      	str	r0, [r7, #12]
 80017fe:	60b9      	str	r1, [r7, #8]
 8001800:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8001802:	f7ff fbbd 	bl	8000f80 <NRF24_get_status>
 8001806:	4603      	mov	r3, r0
 8001808:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8001810:	2170      	movs	r1, #112	; 0x70
 8001812:	2007      	movs	r0, #7
 8001814:	f7ff fb08 	bl	8000e28 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8001818:	7dfb      	ldrb	r3, [r7, #23]
 800181a:	f003 0320 	and.w	r3, r3, #32
 800181e:	2b00      	cmp	r3, #0
 8001820:	bf14      	ite	ne
 8001822:	2301      	movne	r3, #1
 8001824:	2300      	moveq	r3, #0
 8001826:	b2da      	uxtb	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 800182c:	7dfb      	ldrb	r3, [r7, #23]
 800182e:	f003 0310 	and.w	r3, r3, #16
 8001832:	2b00      	cmp	r3, #0
 8001834:	bf14      	ite	ne
 8001836:	2301      	movne	r3, #1
 8001838:	2300      	moveq	r3, #0
 800183a:	b2da      	uxtb	r2, r3
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8001840:	7dfb      	ldrb	r3, [r7, #23]
 8001842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001846:	2b00      	cmp	r3, #0
 8001848:	bf14      	ite	ne
 800184a:	2301      	movne	r3, #1
 800184c:	2300      	moveq	r3, #0
 800184e:	b2da      	uxtb	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	701a      	strb	r2, [r3, #0]
}
 8001854:	bf00      	nop
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8001860:	2170      	movs	r1, #112	; 0x70
 8001862:	2007      	movs	r0, #7
 8001864:	f7ff fae0 	bl	8000e28 <NRF24_write_register>
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}

0800186c <NRF24_ACTIVATE_cmd>:
/**************************************************************/
/**************************************************************/
//47. ACTIVATE cmd
//Page 46 in Datasheet
void NRF24_ACTIVATE_cmd(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(NRF_CSN_LOW);
 8001872:	2000      	movs	r0, #0
 8001874:	f7ff fa48 	bl	8000d08 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8001878:	2350      	movs	r3, #80	; 0x50
 800187a:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 800187c:	2373      	movs	r3, #115	; 0x73
 800187e:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8001880:	1d39      	adds	r1, r7, #4
 8001882:	2364      	movs	r3, #100	; 0x64
 8001884:	2202      	movs	r2, #2
 8001886:	4805      	ldr	r0, [pc, #20]	; (800189c <NRF24_ACTIVATE_cmd+0x30>)
 8001888:	f001 f9a6 	bl	8002bd8 <HAL_SPI_Transmit>
	NRF24_csn(NRF_CSN_HIGH);
 800188c:	2001      	movs	r0, #1
 800188e:	f7ff fa3b 	bl	8000d08 <NRF24_csn>
}
 8001892:	bf00      	nop
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	20000330 	.word	0x20000330

080018a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018a4:	4b08      	ldr	r3, [pc, #32]	; (80018c8 <HAL_Init+0x28>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a07      	ldr	r2, [pc, #28]	; (80018c8 <HAL_Init+0x28>)
 80018aa:	f043 0310 	orr.w	r3, r3, #16
 80018ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018b0:	2003      	movs	r0, #3
 80018b2:	f000 f8f5 	bl	8001aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018b6:	200f      	movs	r0, #15
 80018b8:	f7ff f92c 	bl	8000b14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018bc:	f7ff f832 	bl	8000924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40022000 	.word	0x40022000

080018cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d0:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <HAL_IncTick+0x1c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	4b05      	ldr	r3, [pc, #20]	; (80018ec <HAL_IncTick+0x20>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4413      	add	r3, r2
 80018dc:	4a03      	ldr	r2, [pc, #12]	; (80018ec <HAL_IncTick+0x20>)
 80018de:	6013      	str	r3, [r2, #0]
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	20000030 	.word	0x20000030
 80018ec:	20000388 	.word	0x20000388

080018f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  return uwTick;
 80018f4:	4b02      	ldr	r3, [pc, #8]	; (8001900 <HAL_GetTick+0x10>)
 80018f6:	681b      	ldr	r3, [r3, #0]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr
 8001900:	20000388 	.word	0x20000388

08001904 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800190c:	f7ff fff0 	bl	80018f0 <HAL_GetTick>
 8001910:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800191c:	d005      	beq.n	800192a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800191e:	4b0a      	ldr	r3, [pc, #40]	; (8001948 <HAL_Delay+0x44>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	461a      	mov	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	4413      	add	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800192a:	bf00      	nop
 800192c:	f7ff ffe0 	bl	80018f0 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	429a      	cmp	r2, r3
 800193a:	d8f7      	bhi.n	800192c <HAL_Delay+0x28>
  {
  }
}
 800193c:	bf00      	nop
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000030 	.word	0x20000030

0800194c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800195c:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <__NVIC_SetPriorityGrouping+0x44>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001962:	68ba      	ldr	r2, [r7, #8]
 8001964:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001968:	4013      	ands	r3, r2
 800196a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001974:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001978:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800197c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800197e:	4a04      	ldr	r2, [pc, #16]	; (8001990 <__NVIC_SetPriorityGrouping+0x44>)
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	60d3      	str	r3, [r2, #12]
}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001998:	4b04      	ldr	r3, [pc, #16]	; (80019ac <__NVIC_GetPriorityGrouping+0x18>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	0a1b      	lsrs	r3, r3, #8
 800199e:	f003 0307 	and.w	r3, r3, #7
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	db0b      	blt.n	80019da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	f003 021f 	and.w	r2, r3, #31
 80019c8:	4906      	ldr	r1, [pc, #24]	; (80019e4 <__NVIC_EnableIRQ+0x34>)
 80019ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ce:	095b      	lsrs	r3, r3, #5
 80019d0:	2001      	movs	r0, #1
 80019d2:	fa00 f202 	lsl.w	r2, r0, r2
 80019d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	bc80      	pop	{r7}
 80019e2:	4770      	bx	lr
 80019e4:	e000e100 	.word	0xe000e100

080019e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	6039      	str	r1, [r7, #0]
 80019f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	db0a      	blt.n	8001a12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	490c      	ldr	r1, [pc, #48]	; (8001a34 <__NVIC_SetPriority+0x4c>)
 8001a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a06:	0112      	lsls	r2, r2, #4
 8001a08:	b2d2      	uxtb	r2, r2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a10:	e00a      	b.n	8001a28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	b2da      	uxtb	r2, r3
 8001a16:	4908      	ldr	r1, [pc, #32]	; (8001a38 <__NVIC_SetPriority+0x50>)
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	f003 030f 	and.w	r3, r3, #15
 8001a1e:	3b04      	subs	r3, #4
 8001a20:	0112      	lsls	r2, r2, #4
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	440b      	add	r3, r1
 8001a26:	761a      	strb	r2, [r3, #24]
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	e000e100 	.word	0xe000e100
 8001a38:	e000ed00 	.word	0xe000ed00

08001a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b089      	sub	sp, #36	; 0x24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	f1c3 0307 	rsb	r3, r3, #7
 8001a56:	2b04      	cmp	r3, #4
 8001a58:	bf28      	it	cs
 8001a5a:	2304      	movcs	r3, #4
 8001a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	3304      	adds	r3, #4
 8001a62:	2b06      	cmp	r3, #6
 8001a64:	d902      	bls.n	8001a6c <NVIC_EncodePriority+0x30>
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	3b03      	subs	r3, #3
 8001a6a:	e000      	b.n	8001a6e <NVIC_EncodePriority+0x32>
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a70:	f04f 32ff 	mov.w	r2, #4294967295
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	43da      	mvns	r2, r3
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	401a      	ands	r2, r3
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a84:	f04f 31ff 	mov.w	r1, #4294967295
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8e:	43d9      	mvns	r1, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a94:	4313      	orrs	r3, r2
         );
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3724      	adds	r7, #36	; 0x24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff ff4f 	bl	800194c <__NVIC_SetPriorityGrouping>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b086      	sub	sp, #24
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4603      	mov	r3, r0
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
 8001ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac8:	f7ff ff64 	bl	8001994 <__NVIC_GetPriorityGrouping>
 8001acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	68b9      	ldr	r1, [r7, #8]
 8001ad2:	6978      	ldr	r0, [r7, #20]
 8001ad4:	f7ff ffb2 	bl	8001a3c <NVIC_EncodePriority>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff81 	bl	80019e8 <__NVIC_SetPriority>
}
 8001ae6:	bf00      	nop
 8001ae8:	3718      	adds	r7, #24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	4603      	mov	r3, r0
 8001af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ff57 	bl	80019b0 <__NVIC_EnableIRQ>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e043      	b.n	8001baa <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	4b22      	ldr	r3, [pc, #136]	; (8001bb4 <HAL_DMA_Init+0xa8>)
 8001b2a:	4413      	add	r3, r2
 8001b2c:	4a22      	ldr	r2, [pc, #136]	; (8001bb8 <HAL_DMA_Init+0xac>)
 8001b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b32:	091b      	lsrs	r3, r3, #4
 8001b34:	009a      	lsls	r2, r3, #2
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a1f      	ldr	r2, [pc, #124]	; (8001bbc <HAL_DMA_Init+0xb0>)
 8001b3e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2202      	movs	r2, #2
 8001b44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b56:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b5a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	695b      	ldr	r3, [r3, #20]
 8001b76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr
 8001bb4:	bffdfff8 	.word	0xbffdfff8
 8001bb8:	cccccccd 	.word	0xcccccccd
 8001bbc:	40020000 	.word	0x40020000

08001bc0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
 8001bcc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d101      	bne.n	8001be0 <HAL_DMA_Start_IT+0x20>
 8001bdc:	2302      	movs	r3, #2
 8001bde:	e04b      	b.n	8001c78 <HAL_DMA_Start_IT+0xb8>
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d13a      	bne.n	8001c6a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 0201 	bic.w	r2, r2, #1
 8001c10:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	68b9      	ldr	r1, [r7, #8]
 8001c18:	68f8      	ldr	r0, [r7, #12]
 8001c1a:	f000 f937 	bl	8001e8c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d008      	beq.n	8001c38 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f042 020e 	orr.w	r2, r2, #14
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	e00f      	b.n	8001c58 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 0204 	bic.w	r2, r2, #4
 8001c46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 020a 	orr.w	r2, r2, #10
 8001c56:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0201 	orr.w	r2, r2, #1
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	e005      	b.n	8001c76 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001c72:	2302      	movs	r3, #2
 8001c74:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3718      	adds	r7, #24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	2204      	movs	r2, #4
 8001c9e:	409a      	lsls	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d04f      	beq.n	8001d48 <HAL_DMA_IRQHandler+0xc8>
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d04a      	beq.n	8001d48 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0320 	and.w	r3, r3, #32
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d107      	bne.n	8001cd0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f022 0204 	bic.w	r2, r2, #4
 8001cce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a66      	ldr	r2, [pc, #408]	; (8001e70 <HAL_DMA_IRQHandler+0x1f0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d029      	beq.n	8001d2e <HAL_DMA_IRQHandler+0xae>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a65      	ldr	r2, [pc, #404]	; (8001e74 <HAL_DMA_IRQHandler+0x1f4>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d022      	beq.n	8001d2a <HAL_DMA_IRQHandler+0xaa>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a63      	ldr	r2, [pc, #396]	; (8001e78 <HAL_DMA_IRQHandler+0x1f8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d01a      	beq.n	8001d24 <HAL_DMA_IRQHandler+0xa4>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a62      	ldr	r2, [pc, #392]	; (8001e7c <HAL_DMA_IRQHandler+0x1fc>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d012      	beq.n	8001d1e <HAL_DMA_IRQHandler+0x9e>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a60      	ldr	r2, [pc, #384]	; (8001e80 <HAL_DMA_IRQHandler+0x200>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d00a      	beq.n	8001d18 <HAL_DMA_IRQHandler+0x98>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a5f      	ldr	r2, [pc, #380]	; (8001e84 <HAL_DMA_IRQHandler+0x204>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d102      	bne.n	8001d12 <HAL_DMA_IRQHandler+0x92>
 8001d0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d10:	e00e      	b.n	8001d30 <HAL_DMA_IRQHandler+0xb0>
 8001d12:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001d16:	e00b      	b.n	8001d30 <HAL_DMA_IRQHandler+0xb0>
 8001d18:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001d1c:	e008      	b.n	8001d30 <HAL_DMA_IRQHandler+0xb0>
 8001d1e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d22:	e005      	b.n	8001d30 <HAL_DMA_IRQHandler+0xb0>
 8001d24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d28:	e002      	b.n	8001d30 <HAL_DMA_IRQHandler+0xb0>
 8001d2a:	2340      	movs	r3, #64	; 0x40
 8001d2c:	e000      	b.n	8001d30 <HAL_DMA_IRQHandler+0xb0>
 8001d2e:	2304      	movs	r3, #4
 8001d30:	4a55      	ldr	r2, [pc, #340]	; (8001e88 <HAL_DMA_IRQHandler+0x208>)
 8001d32:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f000 8094 	beq.w	8001e66 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001d46:	e08e      	b.n	8001e66 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	2202      	movs	r2, #2
 8001d4e:	409a      	lsls	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d056      	beq.n	8001e06 <HAL_DMA_IRQHandler+0x186>
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d051      	beq.n	8001e06 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0320 	and.w	r3, r3, #32
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d10b      	bne.n	8001d88 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f022 020a 	bic.w	r2, r2, #10
 8001d7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a38      	ldr	r2, [pc, #224]	; (8001e70 <HAL_DMA_IRQHandler+0x1f0>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d029      	beq.n	8001de6 <HAL_DMA_IRQHandler+0x166>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a37      	ldr	r2, [pc, #220]	; (8001e74 <HAL_DMA_IRQHandler+0x1f4>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d022      	beq.n	8001de2 <HAL_DMA_IRQHandler+0x162>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a35      	ldr	r2, [pc, #212]	; (8001e78 <HAL_DMA_IRQHandler+0x1f8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d01a      	beq.n	8001ddc <HAL_DMA_IRQHandler+0x15c>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a34      	ldr	r2, [pc, #208]	; (8001e7c <HAL_DMA_IRQHandler+0x1fc>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d012      	beq.n	8001dd6 <HAL_DMA_IRQHandler+0x156>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a32      	ldr	r2, [pc, #200]	; (8001e80 <HAL_DMA_IRQHandler+0x200>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d00a      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x150>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a31      	ldr	r2, [pc, #196]	; (8001e84 <HAL_DMA_IRQHandler+0x204>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d102      	bne.n	8001dca <HAL_DMA_IRQHandler+0x14a>
 8001dc4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001dc8:	e00e      	b.n	8001de8 <HAL_DMA_IRQHandler+0x168>
 8001dca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001dce:	e00b      	b.n	8001de8 <HAL_DMA_IRQHandler+0x168>
 8001dd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dd4:	e008      	b.n	8001de8 <HAL_DMA_IRQHandler+0x168>
 8001dd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dda:	e005      	b.n	8001de8 <HAL_DMA_IRQHandler+0x168>
 8001ddc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001de0:	e002      	b.n	8001de8 <HAL_DMA_IRQHandler+0x168>
 8001de2:	2320      	movs	r3, #32
 8001de4:	e000      	b.n	8001de8 <HAL_DMA_IRQHandler+0x168>
 8001de6:	2302      	movs	r3, #2
 8001de8:	4a27      	ldr	r2, [pc, #156]	; (8001e88 <HAL_DMA_IRQHandler+0x208>)
 8001dea:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d034      	beq.n	8001e66 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001e04:	e02f      	b.n	8001e66 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	2208      	movs	r2, #8
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	4013      	ands	r3, r2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d028      	beq.n	8001e68 <HAL_DMA_IRQHandler+0x1e8>
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d023      	beq.n	8001e68 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 020e 	bic.w	r2, r2, #14
 8001e2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e38:	2101      	movs	r1, #1
 8001e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e3e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d004      	beq.n	8001e68 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	4798      	blx	r3
    }
  }
  return;
 8001e66:	bf00      	nop
 8001e68:	bf00      	nop
}
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40020008 	.word	0x40020008
 8001e74:	4002001c 	.word	0x4002001c
 8001e78:	40020030 	.word	0x40020030
 8001e7c:	40020044 	.word	0x40020044
 8001e80:	40020058 	.word	0x40020058
 8001e84:	4002006c 	.word	0x4002006c
 8001e88:	40020000 	.word	0x40020000

08001e8c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
 8001e98:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ea8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b10      	cmp	r3, #16
 8001eb8:	d108      	bne.n	8001ecc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001eca:	e007      	b.n	8001edc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	68ba      	ldr	r2, [r7, #8]
 8001ed2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	60da      	str	r2, [r3, #12]
}
 8001edc:	bf00      	nop
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
	...

08001ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b08b      	sub	sp, #44	; 0x2c
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001efa:	e169      	b.n	80021d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001efc:	2201      	movs	r2, #1
 8001efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	69fa      	ldr	r2, [r7, #28]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	f040 8158 	bne.w	80021ca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	4a9a      	ldr	r2, [pc, #616]	; (8002188 <HAL_GPIO_Init+0x2a0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d05e      	beq.n	8001fe2 <HAL_GPIO_Init+0xfa>
 8001f24:	4a98      	ldr	r2, [pc, #608]	; (8002188 <HAL_GPIO_Init+0x2a0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d875      	bhi.n	8002016 <HAL_GPIO_Init+0x12e>
 8001f2a:	4a98      	ldr	r2, [pc, #608]	; (800218c <HAL_GPIO_Init+0x2a4>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d058      	beq.n	8001fe2 <HAL_GPIO_Init+0xfa>
 8001f30:	4a96      	ldr	r2, [pc, #600]	; (800218c <HAL_GPIO_Init+0x2a4>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d86f      	bhi.n	8002016 <HAL_GPIO_Init+0x12e>
 8001f36:	4a96      	ldr	r2, [pc, #600]	; (8002190 <HAL_GPIO_Init+0x2a8>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d052      	beq.n	8001fe2 <HAL_GPIO_Init+0xfa>
 8001f3c:	4a94      	ldr	r2, [pc, #592]	; (8002190 <HAL_GPIO_Init+0x2a8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d869      	bhi.n	8002016 <HAL_GPIO_Init+0x12e>
 8001f42:	4a94      	ldr	r2, [pc, #592]	; (8002194 <HAL_GPIO_Init+0x2ac>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d04c      	beq.n	8001fe2 <HAL_GPIO_Init+0xfa>
 8001f48:	4a92      	ldr	r2, [pc, #584]	; (8002194 <HAL_GPIO_Init+0x2ac>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d863      	bhi.n	8002016 <HAL_GPIO_Init+0x12e>
 8001f4e:	4a92      	ldr	r2, [pc, #584]	; (8002198 <HAL_GPIO_Init+0x2b0>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d046      	beq.n	8001fe2 <HAL_GPIO_Init+0xfa>
 8001f54:	4a90      	ldr	r2, [pc, #576]	; (8002198 <HAL_GPIO_Init+0x2b0>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d85d      	bhi.n	8002016 <HAL_GPIO_Init+0x12e>
 8001f5a:	2b12      	cmp	r3, #18
 8001f5c:	d82a      	bhi.n	8001fb4 <HAL_GPIO_Init+0xcc>
 8001f5e:	2b12      	cmp	r3, #18
 8001f60:	d859      	bhi.n	8002016 <HAL_GPIO_Init+0x12e>
 8001f62:	a201      	add	r2, pc, #4	; (adr r2, 8001f68 <HAL_GPIO_Init+0x80>)
 8001f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f68:	08001fe3 	.word	0x08001fe3
 8001f6c:	08001fbd 	.word	0x08001fbd
 8001f70:	08001fcf 	.word	0x08001fcf
 8001f74:	08002011 	.word	0x08002011
 8001f78:	08002017 	.word	0x08002017
 8001f7c:	08002017 	.word	0x08002017
 8001f80:	08002017 	.word	0x08002017
 8001f84:	08002017 	.word	0x08002017
 8001f88:	08002017 	.word	0x08002017
 8001f8c:	08002017 	.word	0x08002017
 8001f90:	08002017 	.word	0x08002017
 8001f94:	08002017 	.word	0x08002017
 8001f98:	08002017 	.word	0x08002017
 8001f9c:	08002017 	.word	0x08002017
 8001fa0:	08002017 	.word	0x08002017
 8001fa4:	08002017 	.word	0x08002017
 8001fa8:	08002017 	.word	0x08002017
 8001fac:	08001fc5 	.word	0x08001fc5
 8001fb0:	08001fd9 	.word	0x08001fd9
 8001fb4:	4a79      	ldr	r2, [pc, #484]	; (800219c <HAL_GPIO_Init+0x2b4>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d013      	beq.n	8001fe2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fba:	e02c      	b.n	8002016 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	623b      	str	r3, [r7, #32]
          break;
 8001fc2:	e029      	b.n	8002018 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	623b      	str	r3, [r7, #32]
          break;
 8001fcc:	e024      	b.n	8002018 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	3308      	adds	r3, #8
 8001fd4:	623b      	str	r3, [r7, #32]
          break;
 8001fd6:	e01f      	b.n	8002018 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	330c      	adds	r3, #12
 8001fde:	623b      	str	r3, [r7, #32]
          break;
 8001fe0:	e01a      	b.n	8002018 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d102      	bne.n	8001ff0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fea:	2304      	movs	r3, #4
 8001fec:	623b      	str	r3, [r7, #32]
          break;
 8001fee:	e013      	b.n	8002018 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d105      	bne.n	8002004 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ff8:	2308      	movs	r3, #8
 8001ffa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	69fa      	ldr	r2, [r7, #28]
 8002000:	611a      	str	r2, [r3, #16]
          break;
 8002002:	e009      	b.n	8002018 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002004:	2308      	movs	r3, #8
 8002006:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	69fa      	ldr	r2, [r7, #28]
 800200c:	615a      	str	r2, [r3, #20]
          break;
 800200e:	e003      	b.n	8002018 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002010:	2300      	movs	r3, #0
 8002012:	623b      	str	r3, [r7, #32]
          break;
 8002014:	e000      	b.n	8002018 <HAL_GPIO_Init+0x130>
          break;
 8002016:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	2bff      	cmp	r3, #255	; 0xff
 800201c:	d801      	bhi.n	8002022 <HAL_GPIO_Init+0x13a>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	e001      	b.n	8002026 <HAL_GPIO_Init+0x13e>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3304      	adds	r3, #4
 8002026:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	2bff      	cmp	r3, #255	; 0xff
 800202c:	d802      	bhi.n	8002034 <HAL_GPIO_Init+0x14c>
 800202e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	e002      	b.n	800203a <HAL_GPIO_Init+0x152>
 8002034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002036:	3b08      	subs	r3, #8
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	210f      	movs	r1, #15
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	fa01 f303 	lsl.w	r3, r1, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	401a      	ands	r2, r3
 800204c:	6a39      	ldr	r1, [r7, #32]
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	fa01 f303 	lsl.w	r3, r1, r3
 8002054:	431a      	orrs	r2, r3
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 80b1 	beq.w	80021ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002068:	4b4d      	ldr	r3, [pc, #308]	; (80021a0 <HAL_GPIO_Init+0x2b8>)
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	4a4c      	ldr	r2, [pc, #304]	; (80021a0 <HAL_GPIO_Init+0x2b8>)
 800206e:	f043 0301 	orr.w	r3, r3, #1
 8002072:	6193      	str	r3, [r2, #24]
 8002074:	4b4a      	ldr	r3, [pc, #296]	; (80021a0 <HAL_GPIO_Init+0x2b8>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002080:	4a48      	ldr	r2, [pc, #288]	; (80021a4 <HAL_GPIO_Init+0x2bc>)
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	089b      	lsrs	r3, r3, #2
 8002086:	3302      	adds	r3, #2
 8002088:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800208c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800208e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002090:	f003 0303 	and.w	r3, r3, #3
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	220f      	movs	r2, #15
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	43db      	mvns	r3, r3
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	4013      	ands	r3, r2
 80020a2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a40      	ldr	r2, [pc, #256]	; (80021a8 <HAL_GPIO_Init+0x2c0>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d013      	beq.n	80020d4 <HAL_GPIO_Init+0x1ec>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a3f      	ldr	r2, [pc, #252]	; (80021ac <HAL_GPIO_Init+0x2c4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d00d      	beq.n	80020d0 <HAL_GPIO_Init+0x1e8>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a3e      	ldr	r2, [pc, #248]	; (80021b0 <HAL_GPIO_Init+0x2c8>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d007      	beq.n	80020cc <HAL_GPIO_Init+0x1e4>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a3d      	ldr	r2, [pc, #244]	; (80021b4 <HAL_GPIO_Init+0x2cc>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d101      	bne.n	80020c8 <HAL_GPIO_Init+0x1e0>
 80020c4:	2303      	movs	r3, #3
 80020c6:	e006      	b.n	80020d6 <HAL_GPIO_Init+0x1ee>
 80020c8:	2304      	movs	r3, #4
 80020ca:	e004      	b.n	80020d6 <HAL_GPIO_Init+0x1ee>
 80020cc:	2302      	movs	r3, #2
 80020ce:	e002      	b.n	80020d6 <HAL_GPIO_Init+0x1ee>
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <HAL_GPIO_Init+0x1ee>
 80020d4:	2300      	movs	r3, #0
 80020d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d8:	f002 0203 	and.w	r2, r2, #3
 80020dc:	0092      	lsls	r2, r2, #2
 80020de:	4093      	lsls	r3, r2
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020e6:	492f      	ldr	r1, [pc, #188]	; (80021a4 <HAL_GPIO_Init+0x2bc>)
 80020e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ea:	089b      	lsrs	r3, r3, #2
 80020ec:	3302      	adds	r3, #2
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d006      	beq.n	800210e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002100:	4b2d      	ldr	r3, [pc, #180]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	492c      	ldr	r1, [pc, #176]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	4313      	orrs	r3, r2
 800210a:	608b      	str	r3, [r1, #8]
 800210c:	e006      	b.n	800211c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800210e:	4b2a      	ldr	r3, [pc, #168]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	43db      	mvns	r3, r3
 8002116:	4928      	ldr	r1, [pc, #160]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002118:	4013      	ands	r3, r2
 800211a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d006      	beq.n	8002136 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002128:	4b23      	ldr	r3, [pc, #140]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 800212a:	68da      	ldr	r2, [r3, #12]
 800212c:	4922      	ldr	r1, [pc, #136]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	4313      	orrs	r3, r2
 8002132:	60cb      	str	r3, [r1, #12]
 8002134:	e006      	b.n	8002144 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002136:	4b20      	ldr	r3, [pc, #128]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002138:	68da      	ldr	r2, [r3, #12]
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	43db      	mvns	r3, r3
 800213e:	491e      	ldr	r1, [pc, #120]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002140:	4013      	ands	r3, r2
 8002142:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d006      	beq.n	800215e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002150:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002152:	685a      	ldr	r2, [r3, #4]
 8002154:	4918      	ldr	r1, [pc, #96]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
 800215c:	e006      	b.n	800216c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800215e:	4b16      	ldr	r3, [pc, #88]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	43db      	mvns	r3, r3
 8002166:	4914      	ldr	r1, [pc, #80]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 8002168:	4013      	ands	r3, r2
 800216a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d021      	beq.n	80021bc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002178:	4b0f      	ldr	r3, [pc, #60]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	490e      	ldr	r1, [pc, #56]	; (80021b8 <HAL_GPIO_Init+0x2d0>)
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	4313      	orrs	r3, r2
 8002182:	600b      	str	r3, [r1, #0]
 8002184:	e021      	b.n	80021ca <HAL_GPIO_Init+0x2e2>
 8002186:	bf00      	nop
 8002188:	10320000 	.word	0x10320000
 800218c:	10310000 	.word	0x10310000
 8002190:	10220000 	.word	0x10220000
 8002194:	10210000 	.word	0x10210000
 8002198:	10120000 	.word	0x10120000
 800219c:	10110000 	.word	0x10110000
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40010000 	.word	0x40010000
 80021a8:	40010800 	.word	0x40010800
 80021ac:	40010c00 	.word	0x40010c00
 80021b0:	40011000 	.word	0x40011000
 80021b4:	40011400 	.word	0x40011400
 80021b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021bc:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <HAL_GPIO_Init+0x304>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	43db      	mvns	r3, r3
 80021c4:	4909      	ldr	r1, [pc, #36]	; (80021ec <HAL_GPIO_Init+0x304>)
 80021c6:	4013      	ands	r3, r2
 80021c8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021cc:	3301      	adds	r3, #1
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d6:	fa22 f303 	lsr.w	r3, r2, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f47f ae8e 	bne.w	8001efc <HAL_GPIO_Init+0x14>
  }
}
 80021e0:	bf00      	nop
 80021e2:	bf00      	nop
 80021e4:	372c      	adds	r7, #44	; 0x2c
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr
 80021ec:	40010400 	.word	0x40010400

080021f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	460b      	mov	r3, r1
 80021fa:	807b      	strh	r3, [r7, #2]
 80021fc:	4613      	mov	r3, r2
 80021fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002200:	787b      	ldrb	r3, [r7, #1]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002206:	887a      	ldrh	r2, [r7, #2]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800220c:	e003      	b.n	8002216 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800220e:	887b      	ldrh	r3, [r7, #2]
 8002210:	041a      	lsls	r2, r3, #16
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	611a      	str	r2, [r3, #16]
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800222a:	4b08      	ldr	r3, [pc, #32]	; (800224c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800222c:	695a      	ldr	r2, [r3, #20]
 800222e:	88fb      	ldrh	r3, [r7, #6]
 8002230:	4013      	ands	r3, r2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d006      	beq.n	8002244 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002236:	4a05      	ldr	r2, [pc, #20]	; (800224c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002238:	88fb      	ldrh	r3, [r7, #6]
 800223a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe f90c 	bl	800045c <HAL_GPIO_EXTI_Callback>
  }
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40010400 	.word	0x40010400

08002250 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e272      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	2b00      	cmp	r3, #0
 800226c:	f000 8087 	beq.w	800237e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002270:	4b92      	ldr	r3, [pc, #584]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 030c 	and.w	r3, r3, #12
 8002278:	2b04      	cmp	r3, #4
 800227a:	d00c      	beq.n	8002296 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800227c:	4b8f      	ldr	r3, [pc, #572]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 030c 	and.w	r3, r3, #12
 8002284:	2b08      	cmp	r3, #8
 8002286:	d112      	bne.n	80022ae <HAL_RCC_OscConfig+0x5e>
 8002288:	4b8c      	ldr	r3, [pc, #560]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002294:	d10b      	bne.n	80022ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002296:	4b89      	ldr	r3, [pc, #548]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d06c      	beq.n	800237c <HAL_RCC_OscConfig+0x12c>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d168      	bne.n	800237c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e24c      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b6:	d106      	bne.n	80022c6 <HAL_RCC_OscConfig+0x76>
 80022b8:	4b80      	ldr	r3, [pc, #512]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a7f      	ldr	r2, [pc, #508]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c2:	6013      	str	r3, [r2, #0]
 80022c4:	e02e      	b.n	8002324 <HAL_RCC_OscConfig+0xd4>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10c      	bne.n	80022e8 <HAL_RCC_OscConfig+0x98>
 80022ce:	4b7b      	ldr	r3, [pc, #492]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a7a      	ldr	r2, [pc, #488]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	4b78      	ldr	r3, [pc, #480]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a77      	ldr	r2, [pc, #476]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	e01d      	b.n	8002324 <HAL_RCC_OscConfig+0xd4>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0xbc>
 80022f2:	4b72      	ldr	r3, [pc, #456]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a71      	ldr	r2, [pc, #452]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	4b6f      	ldr	r3, [pc, #444]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a6e      	ldr	r2, [pc, #440]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	e00b      	b.n	8002324 <HAL_RCC_OscConfig+0xd4>
 800230c:	4b6b      	ldr	r3, [pc, #428]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a6a      	ldr	r2, [pc, #424]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002316:	6013      	str	r3, [r2, #0]
 8002318:	4b68      	ldr	r3, [pc, #416]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a67      	ldr	r2, [pc, #412]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800231e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002322:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d013      	beq.n	8002354 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232c:	f7ff fae0 	bl	80018f0 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002334:	f7ff fadc 	bl	80018f0 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b64      	cmp	r3, #100	; 0x64
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e200      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002346:	4b5d      	ldr	r3, [pc, #372]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f0      	beq.n	8002334 <HAL_RCC_OscConfig+0xe4>
 8002352:	e014      	b.n	800237e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002354:	f7ff facc 	bl	80018f0 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7ff fac8 	bl	80018f0 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	; 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e1ec      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800236e:	4b53      	ldr	r3, [pc, #332]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x10c>
 800237a:	e000      	b.n	800237e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800237c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d063      	beq.n	8002452 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800238a:	4b4c      	ldr	r3, [pc, #304]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f003 030c 	and.w	r3, r3, #12
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00b      	beq.n	80023ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002396:	4b49      	ldr	r3, [pc, #292]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 030c 	and.w	r3, r3, #12
 800239e:	2b08      	cmp	r3, #8
 80023a0:	d11c      	bne.n	80023dc <HAL_RCC_OscConfig+0x18c>
 80023a2:	4b46      	ldr	r3, [pc, #280]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d116      	bne.n	80023dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ae:	4b43      	ldr	r3, [pc, #268]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d005      	beq.n	80023c6 <HAL_RCC_OscConfig+0x176>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d001      	beq.n	80023c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e1c0      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c6:	4b3d      	ldr	r3, [pc, #244]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	4939      	ldr	r1, [pc, #228]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023da:	e03a      	b.n	8002452 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d020      	beq.n	8002426 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023e4:	4b36      	ldr	r3, [pc, #216]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ea:	f7ff fa81 	bl	80018f0 <HAL_GetTick>
 80023ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023f0:	e008      	b.n	8002404 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f2:	f7ff fa7d 	bl	80018f0 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e1a1      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002404:	4b2d      	ldr	r3, [pc, #180]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d0f0      	beq.n	80023f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002410:	4b2a      	ldr	r3, [pc, #168]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	695b      	ldr	r3, [r3, #20]
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	4927      	ldr	r1, [pc, #156]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002420:	4313      	orrs	r3, r2
 8002422:	600b      	str	r3, [r1, #0]
 8002424:	e015      	b.n	8002452 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002426:	4b26      	ldr	r3, [pc, #152]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242c:	f7ff fa60 	bl	80018f0 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002434:	f7ff fa5c 	bl	80018f0 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e180      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002446:	4b1d      	ldr	r3, [pc, #116]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f0      	bne.n	8002434 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0308 	and.w	r3, r3, #8
 800245a:	2b00      	cmp	r3, #0
 800245c:	d03a      	beq.n	80024d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d019      	beq.n	800249a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002466:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <HAL_RCC_OscConfig+0x274>)
 8002468:	2201      	movs	r2, #1
 800246a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246c:	f7ff fa40 	bl	80018f0 <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002474:	f7ff fa3c 	bl	80018f0 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e160      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002486:	4b0d      	ldr	r3, [pc, #52]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0f0      	beq.n	8002474 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002492:	2001      	movs	r0, #1
 8002494:	f000 fafe 	bl	8002a94 <RCC_Delay>
 8002498:	e01c      	b.n	80024d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800249a:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <HAL_RCC_OscConfig+0x274>)
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a0:	f7ff fa26 	bl	80018f0 <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a6:	e00f      	b.n	80024c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a8:	f7ff fa22 	bl	80018f0 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d908      	bls.n	80024c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e146      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	42420000 	.word	0x42420000
 80024c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c8:	4b92      	ldr	r3, [pc, #584]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1e9      	bne.n	80024a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0304 	and.w	r3, r3, #4
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f000 80a6 	beq.w	800262e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024e2:	2300      	movs	r3, #0
 80024e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024e6:	4b8b      	ldr	r3, [pc, #556]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d10d      	bne.n	800250e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024f2:	4b88      	ldr	r3, [pc, #544]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	4a87      	ldr	r2, [pc, #540]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80024f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024fc:	61d3      	str	r3, [r2, #28]
 80024fe:	4b85      	ldr	r3, [pc, #532]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800250a:	2301      	movs	r3, #1
 800250c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250e:	4b82      	ldr	r3, [pc, #520]	; (8002718 <HAL_RCC_OscConfig+0x4c8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002516:	2b00      	cmp	r3, #0
 8002518:	d118      	bne.n	800254c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800251a:	4b7f      	ldr	r3, [pc, #508]	; (8002718 <HAL_RCC_OscConfig+0x4c8>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a7e      	ldr	r2, [pc, #504]	; (8002718 <HAL_RCC_OscConfig+0x4c8>)
 8002520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002524:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002526:	f7ff f9e3 	bl	80018f0 <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800252e:	f7ff f9df 	bl	80018f0 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b64      	cmp	r3, #100	; 0x64
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e103      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002540:	4b75      	ldr	r3, [pc, #468]	; (8002718 <HAL_RCC_OscConfig+0x4c8>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0f0      	beq.n	800252e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d106      	bne.n	8002562 <HAL_RCC_OscConfig+0x312>
 8002554:	4b6f      	ldr	r3, [pc, #444]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002556:	6a1b      	ldr	r3, [r3, #32]
 8002558:	4a6e      	ldr	r2, [pc, #440]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6213      	str	r3, [r2, #32]
 8002560:	e02d      	b.n	80025be <HAL_RCC_OscConfig+0x36e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d10c      	bne.n	8002584 <HAL_RCC_OscConfig+0x334>
 800256a:	4b6a      	ldr	r3, [pc, #424]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	4a69      	ldr	r2, [pc, #420]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002570:	f023 0301 	bic.w	r3, r3, #1
 8002574:	6213      	str	r3, [r2, #32]
 8002576:	4b67      	ldr	r3, [pc, #412]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	4a66      	ldr	r2, [pc, #408]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 800257c:	f023 0304 	bic.w	r3, r3, #4
 8002580:	6213      	str	r3, [r2, #32]
 8002582:	e01c      	b.n	80025be <HAL_RCC_OscConfig+0x36e>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	2b05      	cmp	r3, #5
 800258a:	d10c      	bne.n	80025a6 <HAL_RCC_OscConfig+0x356>
 800258c:	4b61      	ldr	r3, [pc, #388]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	4a60      	ldr	r2, [pc, #384]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002592:	f043 0304 	orr.w	r3, r3, #4
 8002596:	6213      	str	r3, [r2, #32]
 8002598:	4b5e      	ldr	r3, [pc, #376]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	4a5d      	ldr	r2, [pc, #372]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	6213      	str	r3, [r2, #32]
 80025a4:	e00b      	b.n	80025be <HAL_RCC_OscConfig+0x36e>
 80025a6:	4b5b      	ldr	r3, [pc, #364]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	4a5a      	ldr	r2, [pc, #360]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80025ac:	f023 0301 	bic.w	r3, r3, #1
 80025b0:	6213      	str	r3, [r2, #32]
 80025b2:	4b58      	ldr	r3, [pc, #352]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	4a57      	ldr	r2, [pc, #348]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80025b8:	f023 0304 	bic.w	r3, r3, #4
 80025bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d015      	beq.n	80025f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c6:	f7ff f993 	bl	80018f0 <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025cc:	e00a      	b.n	80025e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ce:	f7ff f98f 	bl	80018f0 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025dc:	4293      	cmp	r3, r2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e0b1      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e4:	4b4b      	ldr	r3, [pc, #300]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0ee      	beq.n	80025ce <HAL_RCC_OscConfig+0x37e>
 80025f0:	e014      	b.n	800261c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f2:	f7ff f97d 	bl	80018f0 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f8:	e00a      	b.n	8002610 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fa:	f7ff f979 	bl	80018f0 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	f241 3288 	movw	r2, #5000	; 0x1388
 8002608:	4293      	cmp	r3, r2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e09b      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002610:	4b40      	ldr	r3, [pc, #256]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1ee      	bne.n	80025fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800261c:	7dfb      	ldrb	r3, [r7, #23]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d105      	bne.n	800262e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002622:	4b3c      	ldr	r3, [pc, #240]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	4a3b      	ldr	r2, [pc, #236]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002628:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800262c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	2b00      	cmp	r3, #0
 8002634:	f000 8087 	beq.w	8002746 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002638:	4b36      	ldr	r3, [pc, #216]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f003 030c 	and.w	r3, r3, #12
 8002640:	2b08      	cmp	r3, #8
 8002642:	d061      	beq.n	8002708 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	2b02      	cmp	r3, #2
 800264a:	d146      	bne.n	80026da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800264c:	4b33      	ldr	r3, [pc, #204]	; (800271c <HAL_RCC_OscConfig+0x4cc>)
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002652:	f7ff f94d 	bl	80018f0 <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002658:	e008      	b.n	800266c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800265a:	f7ff f949 	bl	80018f0 <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e06d      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800266c:	4b29      	ldr	r3, [pc, #164]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f0      	bne.n	800265a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002680:	d108      	bne.n	8002694 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002682:	4b24      	ldr	r3, [pc, #144]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	4921      	ldr	r1, [pc, #132]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002690:	4313      	orrs	r3, r2
 8002692:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002694:	4b1f      	ldr	r3, [pc, #124]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a19      	ldr	r1, [r3, #32]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a4:	430b      	orrs	r3, r1
 80026a6:	491b      	ldr	r1, [pc, #108]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026ac:	4b1b      	ldr	r3, [pc, #108]	; (800271c <HAL_RCC_OscConfig+0x4cc>)
 80026ae:	2201      	movs	r2, #1
 80026b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b2:	f7ff f91d 	bl	80018f0 <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ba:	f7ff f919 	bl	80018f0 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e03d      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026cc:	4b11      	ldr	r3, [pc, #68]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f0      	beq.n	80026ba <HAL_RCC_OscConfig+0x46a>
 80026d8:	e035      	b.n	8002746 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026da:	4b10      	ldr	r3, [pc, #64]	; (800271c <HAL_RCC_OscConfig+0x4cc>)
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e0:	f7ff f906 	bl	80018f0 <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e8:	f7ff f902 	bl	80018f0 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e026      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026fa:	4b06      	ldr	r3, [pc, #24]	; (8002714 <HAL_RCC_OscConfig+0x4c4>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1f0      	bne.n	80026e8 <HAL_RCC_OscConfig+0x498>
 8002706:	e01e      	b.n	8002746 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d107      	bne.n	8002720 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e019      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
 8002714:	40021000 	.word	0x40021000
 8002718:	40007000 	.word	0x40007000
 800271c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002720:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <HAL_RCC_OscConfig+0x500>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	429a      	cmp	r2, r3
 8002732:	d106      	bne.n	8002742 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800273e:	429a      	cmp	r2, r3
 8002740:	d001      	beq.n	8002746 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e000      	b.n	8002748 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3718      	adds	r7, #24
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40021000 	.word	0x40021000

08002754 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d101      	bne.n	8002768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e0d0      	b.n	800290a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002768:	4b6a      	ldr	r3, [pc, #424]	; (8002914 <HAL_RCC_ClockConfig+0x1c0>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	429a      	cmp	r2, r3
 8002774:	d910      	bls.n	8002798 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002776:	4b67      	ldr	r3, [pc, #412]	; (8002914 <HAL_RCC_ClockConfig+0x1c0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f023 0207 	bic.w	r2, r3, #7
 800277e:	4965      	ldr	r1, [pc, #404]	; (8002914 <HAL_RCC_ClockConfig+0x1c0>)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	4313      	orrs	r3, r2
 8002784:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002786:	4b63      	ldr	r3, [pc, #396]	; (8002914 <HAL_RCC_ClockConfig+0x1c0>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	d001      	beq.n	8002798 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0b8      	b.n	800290a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d020      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027b0:	4b59      	ldr	r3, [pc, #356]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	4a58      	ldr	r2, [pc, #352]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80027b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0308 	and.w	r3, r3, #8
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d005      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027c8:	4b53      	ldr	r3, [pc, #332]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	4a52      	ldr	r2, [pc, #328]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027d4:	4b50      	ldr	r3, [pc, #320]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	494d      	ldr	r1, [pc, #308]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d040      	beq.n	8002874 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d107      	bne.n	800280a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027fa:	4b47      	ldr	r3, [pc, #284]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d115      	bne.n	8002832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e07f      	b.n	800290a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b02      	cmp	r3, #2
 8002810:	d107      	bne.n	8002822 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002812:	4b41      	ldr	r3, [pc, #260]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d109      	bne.n	8002832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e073      	b.n	800290a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002822:	4b3d      	ldr	r3, [pc, #244]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e06b      	b.n	800290a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002832:	4b39      	ldr	r3, [pc, #228]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f023 0203 	bic.w	r2, r3, #3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	4936      	ldr	r1, [pc, #216]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002844:	f7ff f854 	bl	80018f0 <HAL_GetTick>
 8002848:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800284a:	e00a      	b.n	8002862 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800284c:	f7ff f850 	bl	80018f0 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	f241 3288 	movw	r2, #5000	; 0x1388
 800285a:	4293      	cmp	r3, r2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e053      	b.n	800290a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002862:	4b2d      	ldr	r3, [pc, #180]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 020c 	and.w	r2, r3, #12
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	429a      	cmp	r2, r3
 8002872:	d1eb      	bne.n	800284c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002874:	4b27      	ldr	r3, [pc, #156]	; (8002914 <HAL_RCC_ClockConfig+0x1c0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	429a      	cmp	r2, r3
 8002880:	d210      	bcs.n	80028a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002882:	4b24      	ldr	r3, [pc, #144]	; (8002914 <HAL_RCC_ClockConfig+0x1c0>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f023 0207 	bic.w	r2, r3, #7
 800288a:	4922      	ldr	r1, [pc, #136]	; (8002914 <HAL_RCC_ClockConfig+0x1c0>)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	4313      	orrs	r3, r2
 8002890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002892:	4b20      	ldr	r3, [pc, #128]	; (8002914 <HAL_RCC_ClockConfig+0x1c0>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	429a      	cmp	r2, r3
 800289e:	d001      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e032      	b.n	800290a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d008      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028b0:	4b19      	ldr	r3, [pc, #100]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	4916      	ldr	r1, [pc, #88]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0308 	and.w	r3, r3, #8
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d009      	beq.n	80028e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028ce:	4b12      	ldr	r3, [pc, #72]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	490e      	ldr	r1, [pc, #56]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028e2:	f000 f821 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 80028e6:	4602      	mov	r2, r0
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <HAL_RCC_ClockConfig+0x1c4>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	091b      	lsrs	r3, r3, #4
 80028ee:	f003 030f 	and.w	r3, r3, #15
 80028f2:	490a      	ldr	r1, [pc, #40]	; (800291c <HAL_RCC_ClockConfig+0x1c8>)
 80028f4:	5ccb      	ldrb	r3, [r1, r3]
 80028f6:	fa22 f303 	lsr.w	r3, r2, r3
 80028fa:	4a09      	ldr	r2, [pc, #36]	; (8002920 <HAL_RCC_ClockConfig+0x1cc>)
 80028fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028fe:	4b09      	ldr	r3, [pc, #36]	; (8002924 <HAL_RCC_ClockConfig+0x1d0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe f906 	bl	8000b14 <HAL_InitTick>

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40022000 	.word	0x40022000
 8002918:	40021000 	.word	0x40021000
 800291c:	08007f5c 	.word	0x08007f5c
 8002920:	20000028 	.word	0x20000028
 8002924:	2000002c 	.word	0x2000002c

08002928 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002928:	b480      	push	{r7}
 800292a:	b087      	sub	sp, #28
 800292c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800292e:	2300      	movs	r3, #0
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	2300      	movs	r3, #0
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	2300      	movs	r3, #0
 8002938:	617b      	str	r3, [r7, #20]
 800293a:	2300      	movs	r3, #0
 800293c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800293e:	2300      	movs	r3, #0
 8002940:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002942:	4b1e      	ldr	r3, [pc, #120]	; (80029bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f003 030c 	and.w	r3, r3, #12
 800294e:	2b04      	cmp	r3, #4
 8002950:	d002      	beq.n	8002958 <HAL_RCC_GetSysClockFreq+0x30>
 8002952:	2b08      	cmp	r3, #8
 8002954:	d003      	beq.n	800295e <HAL_RCC_GetSysClockFreq+0x36>
 8002956:	e027      	b.n	80029a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002958:	4b19      	ldr	r3, [pc, #100]	; (80029c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800295a:	613b      	str	r3, [r7, #16]
      break;
 800295c:	e027      	b.n	80029ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	0c9b      	lsrs	r3, r3, #18
 8002962:	f003 030f 	and.w	r3, r3, #15
 8002966:	4a17      	ldr	r2, [pc, #92]	; (80029c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002968:	5cd3      	ldrb	r3, [r2, r3]
 800296a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d010      	beq.n	8002998 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002976:	4b11      	ldr	r3, [pc, #68]	; (80029bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	0c5b      	lsrs	r3, r3, #17
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	4a11      	ldr	r2, [pc, #68]	; (80029c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002982:	5cd3      	ldrb	r3, [r2, r3]
 8002984:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a0d      	ldr	r2, [pc, #52]	; (80029c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800298a:	fb03 f202 	mul.w	r2, r3, r2
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	fbb2 f3f3 	udiv	r3, r2, r3
 8002994:	617b      	str	r3, [r7, #20]
 8002996:	e004      	b.n	80029a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	4a0c      	ldr	r2, [pc, #48]	; (80029cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800299c:	fb02 f303 	mul.w	r3, r2, r3
 80029a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	613b      	str	r3, [r7, #16]
      break;
 80029a6:	e002      	b.n	80029ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029a8:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80029aa:	613b      	str	r3, [r7, #16]
      break;
 80029ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029ae:	693b      	ldr	r3, [r7, #16]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	371c      	adds	r7, #28
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	40021000 	.word	0x40021000
 80029c0:	007a1200 	.word	0x007a1200
 80029c4:	08007f84 	.word	0x08007f84
 80029c8:	08007f94 	.word	0x08007f94
 80029cc:	003d0900 	.word	0x003d0900

080029d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029d4:	4b02      	ldr	r3, [pc, #8]	; (80029e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80029d6:	681b      	ldr	r3, [r3, #0]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr
 80029e0:	20000028 	.word	0x20000028

080029e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029e8:	f7ff fff2 	bl	80029d0 <HAL_RCC_GetHCLKFreq>
 80029ec:	4602      	mov	r2, r0
 80029ee:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	0a1b      	lsrs	r3, r3, #8
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	4903      	ldr	r1, [pc, #12]	; (8002a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029fa:	5ccb      	ldrb	r3, [r1, r3]
 80029fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40021000 	.word	0x40021000
 8002a08:	08007f6c 	.word	0x08007f6c

08002a0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a10:	f7ff ffde 	bl	80029d0 <HAL_RCC_GetHCLKFreq>
 8002a14:	4602      	mov	r2, r0
 8002a16:	4b05      	ldr	r3, [pc, #20]	; (8002a2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	0adb      	lsrs	r3, r3, #11
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	4903      	ldr	r1, [pc, #12]	; (8002a30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a22:	5ccb      	ldrb	r3, [r1, r3]
 8002a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	08007f6c 	.word	0x08007f6c

08002a34 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	220f      	movs	r2, #15
 8002a42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a44:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <HAL_RCC_GetClockConfig+0x58>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0203 	and.w	r2, r3, #3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a50:	4b0e      	ldr	r3, [pc, #56]	; (8002a8c <HAL_RCC_GetClockConfig+0x58>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a5c:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <HAL_RCC_GetClockConfig+0x58>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002a68:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <HAL_RCC_GetClockConfig+0x58>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	08db      	lsrs	r3, r3, #3
 8002a6e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a76:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <HAL_RCC_GetClockConfig+0x5c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0207 	and.w	r2, r3, #7
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	40022000 	.word	0x40022000

08002a94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a9c:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <RCC_Delay+0x34>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a0a      	ldr	r2, [pc, #40]	; (8002acc <RCC_Delay+0x38>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	0a5b      	lsrs	r3, r3, #9
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	fb02 f303 	mul.w	r3, r2, r3
 8002aae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ab0:	bf00      	nop
  }
  while (Delay --);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	1e5a      	subs	r2, r3, #1
 8002ab6:	60fa      	str	r2, [r7, #12]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1f9      	bne.n	8002ab0 <RCC_Delay+0x1c>
}
 8002abc:	bf00      	nop
 8002abe:	bf00      	nop
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	20000028 	.word	0x20000028
 8002acc:	10624dd3 	.word	0x10624dd3

08002ad0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e076      	b.n	8002bd0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d108      	bne.n	8002afc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002af2:	d009      	beq.n	8002b08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	61da      	str	r2, [r3, #28]
 8002afa:	e005      	b.n	8002b08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d106      	bne.n	8002b28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7fd ff36 	bl	8000994 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002b50:	431a      	orrs	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	691b      	ldr	r3, [r3, #16]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b8c:	ea42 0103 	orr.w	r1, r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b94:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	0c1a      	lsrs	r2, r3, #16
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f002 0204 	and.w	r2, r2, #4
 8002bae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	69da      	ldr	r2, [r3, #28]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bbe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	4613      	mov	r3, r2
 8002be6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002be8:	2300      	movs	r3, #0
 8002bea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_SPI_Transmit+0x22>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e12d      	b.n	8002e56 <HAL_SPI_Transmit+0x27e>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c02:	f7fe fe75 	bl	80018f0 <HAL_GetTick>
 8002c06:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002c08:	88fb      	ldrh	r3, [r7, #6]
 8002c0a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d002      	beq.n	8002c1e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002c18:	2302      	movs	r3, #2
 8002c1a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c1c:	e116      	b.n	8002e4c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d002      	beq.n	8002c2a <HAL_SPI_Transmit+0x52>
 8002c24:	88fb      	ldrh	r3, [r7, #6]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d102      	bne.n	8002c30 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c2e:	e10d      	b.n	8002e4c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2203      	movs	r2, #3
 8002c34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	68ba      	ldr	r2, [r7, #8]
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	88fa      	ldrh	r2, [r7, #6]
 8002c48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	88fa      	ldrh	r2, [r7, #6]
 8002c4e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c76:	d10f      	bne.n	8002c98 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca2:	2b40      	cmp	r3, #64	; 0x40
 8002ca4:	d007      	beq.n	8002cb6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cb4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cbe:	d14f      	bne.n	8002d60 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d002      	beq.n	8002cce <HAL_SPI_Transmit+0xf6>
 8002cc8:	8afb      	ldrh	r3, [r7, #22]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d142      	bne.n	8002d54 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	881a      	ldrh	r2, [r3, #0]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	1c9a      	adds	r2, r3, #2
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002cf2:	e02f      	b.n	8002d54 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d112      	bne.n	8002d28 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	881a      	ldrh	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d12:	1c9a      	adds	r2, r3, #2
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	86da      	strh	r2, [r3, #54]	; 0x36
 8002d26:	e015      	b.n	8002d54 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d28:	f7fe fde2 	bl	80018f0 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d803      	bhi.n	8002d40 <HAL_SPI_Transmit+0x168>
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3e:	d102      	bne.n	8002d46 <HAL_SPI_Transmit+0x16e>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d106      	bne.n	8002d54 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002d52:	e07b      	b.n	8002e4c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1ca      	bne.n	8002cf4 <HAL_SPI_Transmit+0x11c>
 8002d5e:	e050      	b.n	8002e02 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_SPI_Transmit+0x196>
 8002d68:	8afb      	ldrh	r3, [r7, #22]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d144      	bne.n	8002df8 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	330c      	adds	r3, #12
 8002d78:	7812      	ldrb	r2, [r2, #0]
 8002d7a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d80:	1c5a      	adds	r2, r3, #1
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d94:	e030      	b.n	8002df8 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d113      	bne.n	8002dcc <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	330c      	adds	r3, #12
 8002dae:	7812      	ldrb	r2, [r2, #0]
 8002db0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	86da      	strh	r2, [r3, #54]	; 0x36
 8002dca:	e015      	b.n	8002df8 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dcc:	f7fe fd90 	bl	80018f0 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	683a      	ldr	r2, [r7, #0]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d803      	bhi.n	8002de4 <HAL_SPI_Transmit+0x20c>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de2:	d102      	bne.n	8002dea <HAL_SPI_Transmit+0x212>
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d106      	bne.n	8002df8 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2201      	movs	r2, #1
 8002df2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002df6:	e029      	b.n	8002e4c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1c9      	bne.n	8002d96 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	6839      	ldr	r1, [r7, #0]
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 fbcc 	bl	80035a4 <SPI_EndRxTxTransaction>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2220      	movs	r2, #32
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10a      	bne.n	8002e36 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e20:	2300      	movs	r3, #0
 8002e22:	613b      	str	r3, [r7, #16]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	613b      	str	r3, [r7, #16]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	613b      	str	r3, [r7, #16]
 8002e34:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d002      	beq.n	8002e44 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	77fb      	strb	r3, [r7, #31]
 8002e42:	e003      	b.n	8002e4c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002e54:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3720      	adds	r7, #32
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b088      	sub	sp, #32
 8002e62:	af02      	add	r7, sp, #8
 8002e64:	60f8      	str	r0, [r7, #12]
 8002e66:	60b9      	str	r1, [r7, #8]
 8002e68:	603b      	str	r3, [r7, #0]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d002      	beq.n	8002e84 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002e82:	e0fb      	b.n	800307c <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e8c:	d112      	bne.n	8002eb4 <HAL_SPI_Receive+0x56>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10e      	bne.n	8002eb4 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2204      	movs	r2, #4
 8002e9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e9e:	88fa      	ldrh	r2, [r7, #6]
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	68b9      	ldr	r1, [r7, #8]
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 f8ef 	bl	800308e <HAL_SPI_TransmitReceive>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	e0e8      	b.n	8003086 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_SPI_Receive+0x64>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e0e1      	b.n	8003086 <HAL_SPI_Receive+0x228>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002eca:	f7fe fd11 	bl	80018f0 <HAL_GetTick>
 8002ece:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <HAL_SPI_Receive+0x7e>
 8002ed6:	88fb      	ldrh	r3, [r7, #6]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d102      	bne.n	8002ee2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002ee0:	e0cc      	b.n	800307c <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	88fa      	ldrh	r2, [r7, #6]
 8002efa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	88fa      	ldrh	r2, [r7, #6]
 8002f00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f28:	d10f      	bne.n	8002f4a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f38:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002f48:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f54:	2b40      	cmp	r3, #64	; 0x40
 8002f56:	d007      	beq.n	8002f68 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f66:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d16a      	bne.n	8003046 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002f70:	e032      	b.n	8002fd8 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d115      	bne.n	8002fac <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f103 020c 	add.w	r2, r3, #12
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f8c:	7812      	ldrb	r2, [r2, #0]
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f96:	1c5a      	adds	r2, r3, #1
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002faa:	e015      	b.n	8002fd8 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fac:	f7fe fca0 	bl	80018f0 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d803      	bhi.n	8002fc4 <HAL_SPI_Receive+0x166>
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc2:	d102      	bne.n	8002fca <HAL_SPI_Receive+0x16c>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d106      	bne.n	8002fd8 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002fd6:	e051      	b.n	800307c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1c7      	bne.n	8002f72 <HAL_SPI_Receive+0x114>
 8002fe2:	e035      	b.n	8003050 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d113      	bne.n	800301a <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68da      	ldr	r2, [r3, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ffc:	b292      	uxth	r2, r2
 8002ffe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003004:	1c9a      	adds	r2, r3, #2
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800300e:	b29b      	uxth	r3, r3
 8003010:	3b01      	subs	r3, #1
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003018:	e015      	b.n	8003046 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800301a:	f7fe fc69 	bl	80018f0 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d803      	bhi.n	8003032 <HAL_SPI_Receive+0x1d4>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003030:	d102      	bne.n	8003038 <HAL_SPI_Receive+0x1da>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d106      	bne.n	8003046 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003044:	e01a      	b.n	800307c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800304a:	b29b      	uxth	r3, r3
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1c9      	bne.n	8002fe4 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003050:	693a      	ldr	r2, [r7, #16]
 8003052:	6839      	ldr	r1, [r7, #0]
 8003054:	68f8      	ldr	r0, [r7, #12]
 8003056:	f000 fa53 	bl	8003500 <SPI_EndRxTransaction>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d002      	beq.n	8003066 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2220      	movs	r2, #32
 8003064:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800306a:	2b00      	cmp	r3, #0
 800306c:	d002      	beq.n	8003074 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	75fb      	strb	r3, [r7, #23]
 8003072:	e003      	b.n	800307c <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003084:	7dfb      	ldrb	r3, [r7, #23]
}
 8003086:	4618      	mov	r0, r3
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b08c      	sub	sp, #48	; 0x30
 8003092:	af00      	add	r7, sp, #0
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	607a      	str	r2, [r7, #4]
 800309a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800309c:	2301      	movs	r3, #1
 800309e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d101      	bne.n	80030b4 <HAL_SPI_TransmitReceive+0x26>
 80030b0:	2302      	movs	r3, #2
 80030b2:	e198      	b.n	80033e6 <HAL_SPI_TransmitReceive+0x358>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030bc:	f7fe fc18 	bl	80018f0 <HAL_GetTick>
 80030c0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80030d2:	887b      	ldrh	r3, [r7, #2]
 80030d4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80030d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d00f      	beq.n	80030fe <HAL_SPI_TransmitReceive+0x70>
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030e4:	d107      	bne.n	80030f6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d103      	bne.n	80030f6 <HAL_SPI_TransmitReceive+0x68>
 80030ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d003      	beq.n	80030fe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80030f6:	2302      	movs	r3, #2
 80030f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80030fc:	e16d      	b.n	80033da <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <HAL_SPI_TransmitReceive+0x82>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d002      	beq.n	8003110 <HAL_SPI_TransmitReceive+0x82>
 800310a:	887b      	ldrh	r3, [r7, #2]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d103      	bne.n	8003118 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003116:	e160      	b.n	80033da <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b04      	cmp	r3, #4
 8003122:	d003      	beq.n	800312c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2205      	movs	r2, #5
 8003128:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	887a      	ldrh	r2, [r7, #2]
 800313c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	887a      	ldrh	r2, [r7, #2]
 8003142:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	887a      	ldrh	r2, [r7, #2]
 800314e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	887a      	ldrh	r2, [r7, #2]
 8003154:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316c:	2b40      	cmp	r3, #64	; 0x40
 800316e:	d007      	beq.n	8003180 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800317e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003188:	d17c      	bne.n	8003284 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d002      	beq.n	8003198 <HAL_SPI_TransmitReceive+0x10a>
 8003192:	8b7b      	ldrh	r3, [r7, #26]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d16a      	bne.n	800326e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319c:	881a      	ldrh	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a8:	1c9a      	adds	r2, r3, #2
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031bc:	e057      	b.n	800326e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d11b      	bne.n	8003204 <HAL_SPI_TransmitReceive+0x176>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d016      	beq.n	8003204 <HAL_SPI_TransmitReceive+0x176>
 80031d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d113      	bne.n	8003204 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e0:	881a      	ldrh	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ec:	1c9a      	adds	r2, r3, #2
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	3b01      	subs	r3, #1
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b01      	cmp	r3, #1
 8003210:	d119      	bne.n	8003246 <HAL_SPI_TransmitReceive+0x1b8>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003216:	b29b      	uxth	r3, r3
 8003218:	2b00      	cmp	r3, #0
 800321a:	d014      	beq.n	8003246 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68da      	ldr	r2, [r3, #12]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003226:	b292      	uxth	r2, r2
 8003228:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800322e:	1c9a      	adds	r2, r3, #2
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003242:	2301      	movs	r3, #1
 8003244:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003246:	f7fe fb53 	bl	80018f0 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003252:	429a      	cmp	r2, r3
 8003254:	d80b      	bhi.n	800326e <HAL_SPI_TransmitReceive+0x1e0>
 8003256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325c:	d007      	beq.n	800326e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800326c:	e0b5      	b.n	80033da <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003272:	b29b      	uxth	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1a2      	bne.n	80031be <HAL_SPI_TransmitReceive+0x130>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800327c:	b29b      	uxth	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d19d      	bne.n	80031be <HAL_SPI_TransmitReceive+0x130>
 8003282:	e080      	b.n	8003386 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d002      	beq.n	8003292 <HAL_SPI_TransmitReceive+0x204>
 800328c:	8b7b      	ldrh	r3, [r7, #26]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d16f      	bne.n	8003372 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	330c      	adds	r3, #12
 800329c:	7812      	ldrb	r2, [r2, #0]
 800329e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a4:	1c5a      	adds	r2, r3, #1
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032b8:	e05b      	b.n	8003372 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d11c      	bne.n	8003302 <HAL_SPI_TransmitReceive+0x274>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d017      	beq.n	8003302 <HAL_SPI_TransmitReceive+0x274>
 80032d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d114      	bne.n	8003302 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	330c      	adds	r3, #12
 80032e2:	7812      	ldrb	r2, [r2, #0]
 80032e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	1c5a      	adds	r2, r3, #1
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	3b01      	subs	r3, #1
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032fe:	2300      	movs	r3, #0
 8003300:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b01      	cmp	r3, #1
 800330e:	d119      	bne.n	8003344 <HAL_SPI_TransmitReceive+0x2b6>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003314:	b29b      	uxth	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d014      	beq.n	8003344 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003324:	b2d2      	uxtb	r2, r2
 8003326:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800332c:	1c5a      	adds	r2, r3, #1
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003336:	b29b      	uxth	r3, r3
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003340:	2301      	movs	r3, #1
 8003342:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003344:	f7fe fad4 	bl	80018f0 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003350:	429a      	cmp	r2, r3
 8003352:	d803      	bhi.n	800335c <HAL_SPI_TransmitReceive+0x2ce>
 8003354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335a:	d102      	bne.n	8003362 <HAL_SPI_TransmitReceive+0x2d4>
 800335c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800335e:	2b00      	cmp	r3, #0
 8003360:	d107      	bne.n	8003372 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003370:	e033      	b.n	80033da <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003376:	b29b      	uxth	r3, r3
 8003378:	2b00      	cmp	r3, #0
 800337a:	d19e      	bne.n	80032ba <HAL_SPI_TransmitReceive+0x22c>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003380:	b29b      	uxth	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d199      	bne.n	80032ba <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003388:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 f90a 	bl	80035a4 <SPI_EndRxTxTransaction>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d006      	beq.n	80033a4 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2220      	movs	r2, #32
 80033a0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80033a2:	e01a      	b.n	80033da <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10a      	bne.n	80033c2 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	617b      	str	r3, [r7, #20]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	617b      	str	r3, [r7, #20]
 80033c0:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033d0:	e003      	b.n	80033da <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80033e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3730      	adds	r7, #48	; 0x30
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b088      	sub	sp, #32
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	603b      	str	r3, [r7, #0]
 80033fc:	4613      	mov	r3, r2
 80033fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003400:	f7fe fa76 	bl	80018f0 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003408:	1a9b      	subs	r3, r3, r2
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	4413      	add	r3, r2
 800340e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003410:	f7fe fa6e 	bl	80018f0 <HAL_GetTick>
 8003414:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003416:	4b39      	ldr	r3, [pc, #228]	; (80034fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	015b      	lsls	r3, r3, #5
 800341c:	0d1b      	lsrs	r3, r3, #20
 800341e:	69fa      	ldr	r2, [r7, #28]
 8003420:	fb02 f303 	mul.w	r3, r2, r3
 8003424:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003426:	e054      	b.n	80034d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800342e:	d050      	beq.n	80034d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003430:	f7fe fa5e 	bl	80018f0 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	69fa      	ldr	r2, [r7, #28]
 800343c:	429a      	cmp	r2, r3
 800343e:	d902      	bls.n	8003446 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d13d      	bne.n	80034c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003454:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800345e:	d111      	bne.n	8003484 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003468:	d004      	beq.n	8003474 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003472:	d107      	bne.n	8003484 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003482:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003488:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800348c:	d10f      	bne.n	80034ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800349c:	601a      	str	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e017      	b.n	80034f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	4013      	ands	r3, r2
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	429a      	cmp	r2, r3
 80034e0:	bf0c      	ite	eq
 80034e2:	2301      	moveq	r3, #1
 80034e4:	2300      	movne	r3, #0
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	461a      	mov	r2, r3
 80034ea:	79fb      	ldrb	r3, [r7, #7]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d19b      	bne.n	8003428 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3720      	adds	r7, #32
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	20000028 	.word	0x20000028

08003500 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af02      	add	r7, sp, #8
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003514:	d111      	bne.n	800353a <SPI_EndRxTransaction+0x3a>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800351e:	d004      	beq.n	800352a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003528:	d107      	bne.n	800353a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003538:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003542:	d117      	bne.n	8003574 <SPI_EndRxTransaction+0x74>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800354c:	d112      	bne.n	8003574 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	2200      	movs	r2, #0
 8003556:	2101      	movs	r1, #1
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f7ff ff49 	bl	80033f0 <SPI_WaitFlagStateUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d01a      	beq.n	800359a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003568:	f043 0220 	orr.w	r2, r3, #32
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e013      	b.n	800359c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2200      	movs	r2, #0
 800357c:	2180      	movs	r1, #128	; 0x80
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f7ff ff36 	bl	80033f0 <SPI_WaitFlagStateUntilTimeout>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d007      	beq.n	800359a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358e:	f043 0220 	orr.w	r2, r3, #32
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e000      	b.n	800359c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2200      	movs	r2, #0
 80035b8:	2180      	movs	r1, #128	; 0x80
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f7ff ff18 	bl	80033f0 <SPI_WaitFlagStateUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d007      	beq.n	80035d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ca:	f043 0220 	orr.w	r2, r3, #32
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e000      	b.n	80035d8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e041      	b.n	8003676 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d106      	bne.n	800360c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 f839 	bl	800367e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2202      	movs	r2, #2
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3304      	adds	r3, #4
 800361c:	4619      	mov	r1, r3
 800361e:	4610      	mov	r0, r2
 8003620:	f000 f9b4 	bl	800398c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003686:	bf00      	nop
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d001      	beq.n	80036a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e03a      	b.n	800371e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0201 	orr.w	r2, r2, #1
 80036be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a18      	ldr	r2, [pc, #96]	; (8003728 <HAL_TIM_Base_Start_IT+0x98>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d00e      	beq.n	80036e8 <HAL_TIM_Base_Start_IT+0x58>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d2:	d009      	beq.n	80036e8 <HAL_TIM_Base_Start_IT+0x58>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a14      	ldr	r2, [pc, #80]	; (800372c <HAL_TIM_Base_Start_IT+0x9c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d004      	beq.n	80036e8 <HAL_TIM_Base_Start_IT+0x58>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a13      	ldr	r2, [pc, #76]	; (8003730 <HAL_TIM_Base_Start_IT+0xa0>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d111      	bne.n	800370c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2b06      	cmp	r3, #6
 80036f8:	d010      	beq.n	800371c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f042 0201 	orr.w	r2, r2, #1
 8003708:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800370a:	e007      	b.n	800371c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f042 0201 	orr.w	r2, r2, #1
 800371a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	40012c00 	.word	0x40012c00
 800372c:	40000400 	.word	0x40000400
 8003730:	40000800 	.word	0x40000800

08003734 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b02      	cmp	r3, #2
 8003748:	d122      	bne.n	8003790 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b02      	cmp	r3, #2
 8003756:	d11b      	bne.n	8003790 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f06f 0202 	mvn.w	r2, #2
 8003760:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	f003 0303 	and.w	r3, r3, #3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f8ed 	bl	8003956 <HAL_TIM_IC_CaptureCallback>
 800377c:	e005      	b.n	800378a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f8e0 	bl	8003944 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f000 f8ef 	bl	8003968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	2b04      	cmp	r3, #4
 800379c:	d122      	bne.n	80037e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f003 0304 	and.w	r3, r3, #4
 80037a8:	2b04      	cmp	r3, #4
 80037aa:	d11b      	bne.n	80037e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f06f 0204 	mvn.w	r2, #4
 80037b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2202      	movs	r2, #2
 80037ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f8c3 	bl	8003956 <HAL_TIM_IC_CaptureCallback>
 80037d0:	e005      	b.n	80037de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f8b6 	bl	8003944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 f8c5 	bl	8003968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b08      	cmp	r3, #8
 80037f0:	d122      	bne.n	8003838 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f003 0308 	and.w	r3, r3, #8
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d11b      	bne.n	8003838 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f06f 0208 	mvn.w	r2, #8
 8003808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2204      	movs	r2, #4
 800380e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	f003 0303 	and.w	r3, r3, #3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d003      	beq.n	8003826 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 f899 	bl	8003956 <HAL_TIM_IC_CaptureCallback>
 8003824:	e005      	b.n	8003832 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 f88c 	bl	8003944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f000 f89b 	bl	8003968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	f003 0310 	and.w	r3, r3, #16
 8003842:	2b10      	cmp	r3, #16
 8003844:	d122      	bne.n	800388c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	f003 0310 	and.w	r3, r3, #16
 8003850:	2b10      	cmp	r3, #16
 8003852:	d11b      	bne.n	800388c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f06f 0210 	mvn.w	r2, #16
 800385c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2208      	movs	r2, #8
 8003862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	69db      	ldr	r3, [r3, #28]
 800386a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800386e:	2b00      	cmp	r3, #0
 8003870:	d003      	beq.n	800387a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f000 f86f 	bl	8003956 <HAL_TIM_IC_CaptureCallback>
 8003878:	e005      	b.n	8003886 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f862 	bl	8003944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f000 f871 	bl	8003968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b01      	cmp	r3, #1
 8003898:	d10e      	bne.n	80038b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d107      	bne.n	80038b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f06f 0201 	mvn.w	r2, #1
 80038b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7fd f81e 	bl	80008f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c2:	2b80      	cmp	r3, #128	; 0x80
 80038c4:	d10e      	bne.n	80038e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d0:	2b80      	cmp	r3, #128	; 0x80
 80038d2:	d107      	bne.n	80038e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f8bf 	bl	8003a62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ee:	2b40      	cmp	r3, #64	; 0x40
 80038f0:	d10e      	bne.n	8003910 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038fc:	2b40      	cmp	r3, #64	; 0x40
 80038fe:	d107      	bne.n	8003910 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f000 f835 	bl	800397a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	f003 0320 	and.w	r3, r3, #32
 800391a:	2b20      	cmp	r3, #32
 800391c:	d10e      	bne.n	800393c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b20      	cmp	r3, #32
 800392a:	d107      	bne.n	800393c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f06f 0220 	mvn.w	r2, #32
 8003934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f88a 	bl	8003a50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800393c:	bf00      	nop
 800393e:	3708      	adds	r7, #8
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr

08003956 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003956:	b480      	push	{r7}
 8003958:	b083      	sub	sp, #12
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr

0800397a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800397a:	b480      	push	{r7}
 800397c:	b083      	sub	sp, #12
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr

0800398c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a29      	ldr	r2, [pc, #164]	; (8003a44 <TIM_Base_SetConfig+0xb8>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d00b      	beq.n	80039bc <TIM_Base_SetConfig+0x30>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039aa:	d007      	beq.n	80039bc <TIM_Base_SetConfig+0x30>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a26      	ldr	r2, [pc, #152]	; (8003a48 <TIM_Base_SetConfig+0xbc>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d003      	beq.n	80039bc <TIM_Base_SetConfig+0x30>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a25      	ldr	r2, [pc, #148]	; (8003a4c <TIM_Base_SetConfig+0xc0>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d108      	bne.n	80039ce <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a1c      	ldr	r2, [pc, #112]	; (8003a44 <TIM_Base_SetConfig+0xb8>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d00b      	beq.n	80039ee <TIM_Base_SetConfig+0x62>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039dc:	d007      	beq.n	80039ee <TIM_Base_SetConfig+0x62>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a19      	ldr	r2, [pc, #100]	; (8003a48 <TIM_Base_SetConfig+0xbc>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d003      	beq.n	80039ee <TIM_Base_SetConfig+0x62>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a18      	ldr	r2, [pc, #96]	; (8003a4c <TIM_Base_SetConfig+0xc0>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d108      	bne.n	8003a00 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a07      	ldr	r2, [pc, #28]	; (8003a44 <TIM_Base_SetConfig+0xb8>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d103      	bne.n	8003a34 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	691a      	ldr	r2, [r3, #16]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	615a      	str	r2, [r3, #20]
}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr
 8003a44:	40012c00 	.word	0x40012c00
 8003a48:	40000400 	.word	0x40000400
 8003a4c:	40000800 	.word	0x40000800

08003a50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bc80      	pop	{r7}
 8003a60:	4770      	bx	lr

08003a62 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b083      	sub	sp, #12
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a6a:	bf00      	nop
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e042      	b.n	8003b0c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d106      	bne.n	8003aa0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7fc ffc4 	bl	8000a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2224      	movs	r2, #36	; 0x24
 8003aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ab6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 fa8f 	bl	8003fdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	691a      	ldr	r2, [r3, #16]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003acc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	695a      	ldr	r2, [r3, #20]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003adc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68da      	ldr	r2, [r3, #12]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003aec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2220      	movs	r2, #32
 8003af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2220      	movs	r2, #32
 8003b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b20      	cmp	r3, #32
 8003b2c:	d112      	bne.n	8003b54 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d002      	beq.n	8003b3a <HAL_UART_Receive_DMA+0x26>
 8003b34:	88fb      	ldrh	r3, [r7, #6]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e00b      	b.n	8003b56 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003b44:	88fb      	ldrh	r3, [r7, #6]
 8003b46:	461a      	mov	r2, r3
 8003b48:	68b9      	ldr	r1, [r7, #8]
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f922 	bl	8003d94 <UART_Start_Receive_DMA>
 8003b50:	4603      	mov	r3, r0
 8003b52:	e000      	b.n	8003b56 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003b54:	2302      	movs	r3, #2
  }
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	b083      	sub	sp, #12
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr

08003b70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr

08003b82 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr

08003b98 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b09c      	sub	sp, #112	; 0x70
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba4:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0320 	and.w	r3, r3, #32
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d172      	bne.n	8003c9a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003bb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	330c      	adds	r3, #12
 8003bc0:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bc4:	e853 3f00 	ldrex	r3, [r3]
 8003bc8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003bca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bd0:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	330c      	adds	r3, #12
 8003bd8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003bda:	65ba      	str	r2, [r7, #88]	; 0x58
 8003bdc:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003be0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003be2:	e841 2300 	strex	r3, r2, [r1]
 8003be6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003be8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1e5      	bne.n	8003bba <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	3314      	adds	r3, #20
 8003bf4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bf8:	e853 3f00 	ldrex	r3, [r3]
 8003bfc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c00:	f023 0301 	bic.w	r3, r3, #1
 8003c04:	667b      	str	r3, [r7, #100]	; 0x64
 8003c06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	3314      	adds	r3, #20
 8003c0c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003c0e:	647a      	str	r2, [r7, #68]	; 0x44
 8003c10:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003c14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003c16:	e841 2300 	strex	r3, r2, [r1]
 8003c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003c1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1e5      	bne.n	8003bee <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	3314      	adds	r3, #20
 8003c28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	e853 3f00 	ldrex	r3, [r3]
 8003c30:	623b      	str	r3, [r7, #32]
   return(result);
 8003c32:	6a3b      	ldr	r3, [r7, #32]
 8003c34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c38:	663b      	str	r3, [r7, #96]	; 0x60
 8003c3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3314      	adds	r3, #20
 8003c40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003c42:	633a      	str	r2, [r7, #48]	; 0x30
 8003c44:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c4a:	e841 2300 	strex	r3, r2, [r1]
 8003c4e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1e5      	bne.n	8003c22 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c58:	2220      	movs	r2, #32
 8003c5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d119      	bne.n	8003c9a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	330c      	adds	r3, #12
 8003c6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	e853 3f00 	ldrex	r3, [r3]
 8003c74:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f023 0310 	bic.w	r3, r3, #16
 8003c7c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	330c      	adds	r3, #12
 8003c84:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003c86:	61fa      	str	r2, [r7, #28]
 8003c88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8a:	69b9      	ldr	r1, [r7, #24]
 8003c8c:	69fa      	ldr	r2, [r7, #28]
 8003c8e:	e841 2300 	strex	r3, r2, [r1]
 8003c92:	617b      	str	r3, [r7, #20]
   return(result);
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1e5      	bne.n	8003c66 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d106      	bne.n	8003cb6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ca8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003caa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003cac:	4619      	mov	r1, r3
 8003cae:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003cb0:	f7ff ff67 	bl	8003b82 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003cb4:	e002      	b.n	8003cbc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003cb6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003cb8:	f7fc fcb2 	bl	8000620 <HAL_UART_RxCpltCallback>
}
 8003cbc:	bf00      	nop
 8003cbe:	3770      	adds	r7, #112	; 0x70
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d108      	bne.n	8003cf2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ce4:	085b      	lsrs	r3, r3, #1
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	4619      	mov	r1, r3
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f7ff ff49 	bl	8003b82 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003cf0:	e002      	b.n	8003cf8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f7ff ff33 	bl	8003b5e <HAL_UART_RxHalfCpltCallback>
}
 8003cf8:	bf00      	nop
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d10:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	bf14      	ite	ne
 8003d20:	2301      	movne	r3, #1
 8003d22:	2300      	moveq	r3, #0
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b21      	cmp	r3, #33	; 0x21
 8003d32:	d108      	bne.n	8003d46 <UART_DMAError+0x46>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d005      	beq.n	8003d46 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003d40:	68b8      	ldr	r0, [r7, #8]
 8003d42:	f000 f8c1 	bl	8003ec8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	bf14      	ite	ne
 8003d54:	2301      	movne	r3, #1
 8003d56:	2300      	moveq	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b22      	cmp	r3, #34	; 0x22
 8003d66:	d108      	bne.n	8003d7a <UART_DMAError+0x7a>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d005      	beq.n	8003d7a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	2200      	movs	r2, #0
 8003d72:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003d74:	68b8      	ldr	r0, [r7, #8]
 8003d76:	f000 f8ce 	bl	8003f16 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7e:	f043 0210 	orr.w	r2, r3, #16
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d86:	68b8      	ldr	r0, [r7, #8]
 8003d88:	f7ff fef2 	bl	8003b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d8c:	bf00      	nop
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b098      	sub	sp, #96	; 0x60
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	88fa      	ldrh	r2, [r7, #6]
 8003dac:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2222      	movs	r2, #34	; 0x22
 8003db8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dc0:	4a3e      	ldr	r2, [pc, #248]	; (8003ebc <UART_Start_Receive_DMA+0x128>)
 8003dc2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dc8:	4a3d      	ldr	r2, [pc, #244]	; (8003ec0 <UART_Start_Receive_DMA+0x12c>)
 8003dca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd0:	4a3c      	ldr	r2, [pc, #240]	; (8003ec4 <UART_Start_Receive_DMA+0x130>)
 8003dd2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd8:	2200      	movs	r2, #0
 8003dda:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003ddc:	f107 0308 	add.w	r3, r7, #8
 8003de0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	3304      	adds	r3, #4
 8003dec:	4619      	mov	r1, r3
 8003dee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	88fb      	ldrh	r3, [r7, #6]
 8003df4:	f7fd fee4 	bl	8001bc0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	613b      	str	r3, [r7, #16]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	613b      	str	r3, [r7, #16]
 8003e0c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d019      	beq.n	8003e4a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	330c      	adds	r3, #12
 8003e1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e20:	e853 3f00 	ldrex	r3, [r3]
 8003e24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e2c:	65bb      	str	r3, [r7, #88]	; 0x58
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	330c      	adds	r3, #12
 8003e34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e36:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003e38:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003e3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e3e:	e841 2300 	strex	r3, r2, [r1]
 8003e42:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003e44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1e5      	bne.n	8003e16 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	3314      	adds	r3, #20
 8003e50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e54:	e853 3f00 	ldrex	r3, [r3]
 8003e58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e5c:	f043 0301 	orr.w	r3, r3, #1
 8003e60:	657b      	str	r3, [r7, #84]	; 0x54
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	3314      	adds	r3, #20
 8003e68:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e6a:	63ba      	str	r2, [r7, #56]	; 0x38
 8003e6c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003e70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e72:	e841 2300 	strex	r3, r2, [r1]
 8003e76:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1e5      	bne.n	8003e4a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	3314      	adds	r3, #20
 8003e84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	e853 3f00 	ldrex	r3, [r3]
 8003e8c:	617b      	str	r3, [r7, #20]
   return(result);
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e94:	653b      	str	r3, [r7, #80]	; 0x50
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	3314      	adds	r3, #20
 8003e9c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003e9e:	627a      	str	r2, [r7, #36]	; 0x24
 8003ea0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea2:	6a39      	ldr	r1, [r7, #32]
 8003ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ea6:	e841 2300 	strex	r3, r2, [r1]
 8003eaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1e5      	bne.n	8003e7e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3760      	adds	r7, #96	; 0x60
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	08003b99 	.word	0x08003b99
 8003ec0:	08003cc5 	.word	0x08003cc5
 8003ec4:	08003d01 	.word	0x08003d01

08003ec8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b089      	sub	sp, #36	; 0x24
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	330c      	adds	r3, #12
 8003ed6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	e853 3f00 	ldrex	r3, [r3]
 8003ede:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003ee6:	61fb      	str	r3, [r7, #28]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	330c      	adds	r3, #12
 8003eee:	69fa      	ldr	r2, [r7, #28]
 8003ef0:	61ba      	str	r2, [r7, #24]
 8003ef2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef4:	6979      	ldr	r1, [r7, #20]
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	e841 2300 	strex	r3, r2, [r1]
 8003efc:	613b      	str	r3, [r7, #16]
   return(result);
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1e5      	bne.n	8003ed0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2220      	movs	r2, #32
 8003f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8003f0c:	bf00      	nop
 8003f0e:	3724      	adds	r7, #36	; 0x24
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bc80      	pop	{r7}
 8003f14:	4770      	bx	lr

08003f16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b095      	sub	sp, #84	; 0x54
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	330c      	adds	r3, #12
 8003f24:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f28:	e853 3f00 	ldrex	r3, [r3]
 8003f2c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	330c      	adds	r3, #12
 8003f3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f3e:	643a      	str	r2, [r7, #64]	; 0x40
 8003f40:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f42:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f46:	e841 2300 	strex	r3, r2, [r1]
 8003f4a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1e5      	bne.n	8003f1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	3314      	adds	r3, #20
 8003f58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f5a:	6a3b      	ldr	r3, [r7, #32]
 8003f5c:	e853 3f00 	ldrex	r3, [r3]
 8003f60:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	f023 0301 	bic.w	r3, r3, #1
 8003f68:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3314      	adds	r3, #20
 8003f70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f7a:	e841 2300 	strex	r3, r2, [r1]
 8003f7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1e5      	bne.n	8003f52 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d119      	bne.n	8003fc2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	330c      	adds	r3, #12
 8003f94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	e853 3f00 	ldrex	r3, [r3]
 8003f9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	f023 0310 	bic.w	r3, r3, #16
 8003fa4:	647b      	str	r3, [r7, #68]	; 0x44
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	330c      	adds	r3, #12
 8003fac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fae:	61ba      	str	r2, [r7, #24]
 8003fb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb2:	6979      	ldr	r1, [r7, #20]
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	e841 2300 	strex	r3, r2, [r1]
 8003fba:	613b      	str	r3, [r7, #16]
   return(result);
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1e5      	bne.n	8003f8e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003fd0:	bf00      	nop
 8003fd2:	3754      	adds	r7, #84	; 0x54
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bc80      	pop	{r7}
 8003fd8:	4770      	bx	lr
	...

08003fdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	4313      	orrs	r3, r2
 800400a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004016:	f023 030c 	bic.w	r3, r3, #12
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	68b9      	ldr	r1, [r7, #8]
 8004020:	430b      	orrs	r3, r1
 8004022:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a2c      	ldr	r2, [pc, #176]	; (80040f0 <UART_SetConfig+0x114>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d103      	bne.n	800404c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004044:	f7fe fce2 	bl	8002a0c <HAL_RCC_GetPCLK2Freq>
 8004048:	60f8      	str	r0, [r7, #12]
 800404a:	e002      	b.n	8004052 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800404c:	f7fe fcca 	bl	80029e4 <HAL_RCC_GetPCLK1Freq>
 8004050:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	4613      	mov	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	4413      	add	r3, r2
 800405a:	009a      	lsls	r2, r3, #2
 800405c:	441a      	add	r2, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	fbb2 f3f3 	udiv	r3, r2, r3
 8004068:	4a22      	ldr	r2, [pc, #136]	; (80040f4 <UART_SetConfig+0x118>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	095b      	lsrs	r3, r3, #5
 8004070:	0119      	lsls	r1, r3, #4
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009a      	lsls	r2, r3, #2
 800407c:	441a      	add	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	fbb2 f2f3 	udiv	r2, r2, r3
 8004088:	4b1a      	ldr	r3, [pc, #104]	; (80040f4 <UART_SetConfig+0x118>)
 800408a:	fba3 0302 	umull	r0, r3, r3, r2
 800408e:	095b      	lsrs	r3, r3, #5
 8004090:	2064      	movs	r0, #100	; 0x64
 8004092:	fb00 f303 	mul.w	r3, r0, r3
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	3332      	adds	r3, #50	; 0x32
 800409c:	4a15      	ldr	r2, [pc, #84]	; (80040f4 <UART_SetConfig+0x118>)
 800409e:	fba2 2303 	umull	r2, r3, r2, r3
 80040a2:	095b      	lsrs	r3, r3, #5
 80040a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040a8:	4419      	add	r1, r3
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	4613      	mov	r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4413      	add	r3, r2
 80040b2:	009a      	lsls	r2, r3, #2
 80040b4:	441a      	add	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80040c0:	4b0c      	ldr	r3, [pc, #48]	; (80040f4 <UART_SetConfig+0x118>)
 80040c2:	fba3 0302 	umull	r0, r3, r3, r2
 80040c6:	095b      	lsrs	r3, r3, #5
 80040c8:	2064      	movs	r0, #100	; 0x64
 80040ca:	fb00 f303 	mul.w	r3, r0, r3
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	3332      	adds	r3, #50	; 0x32
 80040d4:	4a07      	ldr	r2, [pc, #28]	; (80040f4 <UART_SetConfig+0x118>)
 80040d6:	fba2 2303 	umull	r2, r3, r2, r3
 80040da:	095b      	lsrs	r3, r3, #5
 80040dc:	f003 020f 	and.w	r2, r3, #15
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	440a      	add	r2, r1
 80040e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80040e8:	bf00      	nop
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	40013800 	.word	0x40013800
 80040f4:	51eb851f 	.word	0x51eb851f

080040f8 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040fe:	f3ef 8305 	mrs	r3, IPSR
 8004102:	60bb      	str	r3, [r7, #8]
  return(result);
 8004104:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10f      	bne.n	800412a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800410a:	f3ef 8310 	mrs	r3, PRIMASK
 800410e:	607b      	str	r3, [r7, #4]
  return(result);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d109      	bne.n	800412a <osKernelInitialize+0x32>
 8004116:	4b10      	ldr	r3, [pc, #64]	; (8004158 <osKernelInitialize+0x60>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2b02      	cmp	r3, #2
 800411c:	d109      	bne.n	8004132 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800411e:	f3ef 8311 	mrs	r3, BASEPRI
 8004122:	603b      	str	r3, [r7, #0]
  return(result);
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800412a:	f06f 0305 	mvn.w	r3, #5
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	e00c      	b.n	800414c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004132:	4b09      	ldr	r3, [pc, #36]	; (8004158 <osKernelInitialize+0x60>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d105      	bne.n	8004146 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800413a:	4b07      	ldr	r3, [pc, #28]	; (8004158 <osKernelInitialize+0x60>)
 800413c:	2201      	movs	r2, #1
 800413e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004140:	2300      	movs	r3, #0
 8004142:	60fb      	str	r3, [r7, #12]
 8004144:	e002      	b.n	800414c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004146:	f04f 33ff 	mov.w	r3, #4294967295
 800414a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800414c:	68fb      	ldr	r3, [r7, #12]
}
 800414e:	4618      	mov	r0, r3
 8004150:	3714      	adds	r7, #20
 8004152:	46bd      	mov	sp, r7
 8004154:	bc80      	pop	{r7}
 8004156:	4770      	bx	lr
 8004158:	2000038c 	.word	0x2000038c

0800415c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004162:	f3ef 8305 	mrs	r3, IPSR
 8004166:	60bb      	str	r3, [r7, #8]
  return(result);
 8004168:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10f      	bne.n	800418e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800416e:	f3ef 8310 	mrs	r3, PRIMASK
 8004172:	607b      	str	r3, [r7, #4]
  return(result);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d109      	bne.n	800418e <osKernelStart+0x32>
 800417a:	4b11      	ldr	r3, [pc, #68]	; (80041c0 <osKernelStart+0x64>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b02      	cmp	r3, #2
 8004180:	d109      	bne.n	8004196 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004182:	f3ef 8311 	mrs	r3, BASEPRI
 8004186:	603b      	str	r3, [r7, #0]
  return(result);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <osKernelStart+0x3a>
    stat = osErrorISR;
 800418e:	f06f 0305 	mvn.w	r3, #5
 8004192:	60fb      	str	r3, [r7, #12]
 8004194:	e00e      	b.n	80041b4 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004196:	4b0a      	ldr	r3, [pc, #40]	; (80041c0 <osKernelStart+0x64>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d107      	bne.n	80041ae <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800419e:	4b08      	ldr	r3, [pc, #32]	; (80041c0 <osKernelStart+0x64>)
 80041a0:	2202      	movs	r2, #2
 80041a2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80041a4:	f001 fffa 	bl	800619c <vTaskStartScheduler>
      stat = osOK;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	e002      	b.n	80041b4 <osKernelStart+0x58>
    } else {
      stat = osError;
 80041ae:	f04f 33ff 	mov.w	r3, #4294967295
 80041b2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80041b4:	68fb      	ldr	r3, [r7, #12]
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	2000038c 	.word	0x2000038c

080041c4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b092      	sub	sp, #72	; 0x48
 80041c8:	af04      	add	r7, sp, #16
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80041d0:	2300      	movs	r3, #0
 80041d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041d4:	f3ef 8305 	mrs	r3, IPSR
 80041d8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80041da:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f040 8094 	bne.w	800430a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041e2:	f3ef 8310 	mrs	r3, PRIMASK
 80041e6:	623b      	str	r3, [r7, #32]
  return(result);
 80041e8:	6a3b      	ldr	r3, [r7, #32]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f040 808d 	bne.w	800430a <osThreadNew+0x146>
 80041f0:	4b48      	ldr	r3, [pc, #288]	; (8004314 <osThreadNew+0x150>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d106      	bne.n	8004206 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80041f8:	f3ef 8311 	mrs	r3, BASEPRI
 80041fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	2b00      	cmp	r3, #0
 8004202:	f040 8082 	bne.w	800430a <osThreadNew+0x146>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d07e      	beq.n	800430a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800420c:	2380      	movs	r3, #128	; 0x80
 800420e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004210:	2318      	movs	r3, #24
 8004212:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004214:	2300      	movs	r3, #0
 8004216:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004218:	f107 031b 	add.w	r3, r7, #27
 800421c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800421e:	f04f 33ff 	mov.w	r3, #4294967295
 8004222:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d045      	beq.n	80042b6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d002      	beq.n	8004238 <osThreadNew+0x74>
        name = attr->name;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004248:	2b00      	cmp	r3, #0
 800424a:	d008      	beq.n	800425e <osThreadNew+0x9a>
 800424c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424e:	2b38      	cmp	r3, #56	; 0x38
 8004250:	d805      	bhi.n	800425e <osThreadNew+0x9a>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <osThreadNew+0x9e>
        return (NULL);
 800425e:	2300      	movs	r3, #0
 8004260:	e054      	b.n	800430c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	089b      	lsrs	r3, r3, #2
 8004270:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00e      	beq.n	8004298 <osThreadNew+0xd4>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	2b63      	cmp	r3, #99	; 0x63
 8004280:	d90a      	bls.n	8004298 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004286:	2b00      	cmp	r3, #0
 8004288:	d006      	beq.n	8004298 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d002      	beq.n	8004298 <osThreadNew+0xd4>
        mem = 1;
 8004292:	2301      	movs	r3, #1
 8004294:	62bb      	str	r3, [r7, #40]	; 0x28
 8004296:	e010      	b.n	80042ba <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10c      	bne.n	80042ba <osThreadNew+0xf6>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d108      	bne.n	80042ba <osThreadNew+0xf6>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691b      	ldr	r3, [r3, #16]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d104      	bne.n	80042ba <osThreadNew+0xf6>
          mem = 0;
 80042b0:	2300      	movs	r3, #0
 80042b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80042b4:	e001      	b.n	80042ba <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80042ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d110      	bne.n	80042e2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80042c8:	9202      	str	r2, [sp, #8]
 80042ca:	9301      	str	r3, [sp, #4]
 80042cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042d4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f001 fcc2 	bl	8005c60 <xTaskCreateStatic>
 80042dc:	4603      	mov	r3, r0
 80042de:	617b      	str	r3, [r7, #20]
 80042e0:	e013      	b.n	800430a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80042e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d110      	bne.n	800430a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80042e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	f107 0314 	add.w	r3, r7, #20
 80042f0:	9301      	str	r3, [sp, #4]
 80042f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f001 fd0c 	bl	8005d18 <xTaskCreate>
 8004300:	4603      	mov	r3, r0
 8004302:	2b01      	cmp	r3, #1
 8004304:	d001      	beq.n	800430a <osThreadNew+0x146>
          hTask = NULL;
 8004306:	2300      	movs	r3, #0
 8004308:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800430a:	697b      	ldr	r3, [r7, #20]
}
 800430c:	4618      	mov	r0, r3
 800430e:	3738      	adds	r7, #56	; 0x38
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	2000038c 	.word	0x2000038c

08004318 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8004318:	b580      	push	{r7, lr}
 800431a:	b088      	sub	sp, #32
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004324:	f3ef 8305 	mrs	r3, IPSR
 8004328:	613b      	str	r3, [r7, #16]
  return(result);
 800432a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10f      	bne.n	8004350 <osThreadTerminate+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004330:	f3ef 8310 	mrs	r3, PRIMASK
 8004334:	60fb      	str	r3, [r7, #12]
  return(result);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d109      	bne.n	8004350 <osThreadTerminate+0x38>
 800433c:	4b15      	ldr	r3, [pc, #84]	; (8004394 <osThreadTerminate+0x7c>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b02      	cmp	r3, #2
 8004342:	d109      	bne.n	8004358 <osThreadTerminate+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004344:	f3ef 8311 	mrs	r3, BASEPRI
 8004348:	60bb      	str	r3, [r7, #8]
  return(result);
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d003      	beq.n	8004358 <osThreadTerminate+0x40>
    stat = osErrorISR;
 8004350:	f06f 0305 	mvn.w	r3, #5
 8004354:	61fb      	str	r3, [r7, #28]
 8004356:	e017      	b.n	8004388 <osThreadTerminate+0x70>
  }
  else if (hTask == NULL) {
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d103      	bne.n	8004366 <osThreadTerminate+0x4e>
    stat = osErrorParameter;
 800435e:	f06f 0303 	mvn.w	r3, #3
 8004362:	61fb      	str	r3, [r7, #28]
 8004364:	e010      	b.n	8004388 <osThreadTerminate+0x70>
  }
  else {
    tstate = eTaskGetState (hTask);
 8004366:	69b8      	ldr	r0, [r7, #24]
 8004368:	f001 febe 	bl	80060e8 <eTaskGetState>
 800436c:	4603      	mov	r3, r0
 800436e:	75fb      	strb	r3, [r7, #23]

    if (tstate != eDeleted) {
 8004370:	7dfb      	ldrb	r3, [r7, #23]
 8004372:	2b04      	cmp	r3, #4
 8004374:	d005      	beq.n	8004382 <osThreadTerminate+0x6a>
      stat = osOK;
 8004376:	2300      	movs	r3, #0
 8004378:	61fb      	str	r3, [r7, #28]
      vTaskDelete (hTask);
 800437a:	69b8      	ldr	r0, [r7, #24]
 800437c:	f001 fe0e 	bl	8005f9c <vTaskDelete>
 8004380:	e002      	b.n	8004388 <osThreadTerminate+0x70>
    } else {
      stat = osErrorResource;
 8004382:	f06f 0302 	mvn.w	r3, #2
 8004386:	61fb      	str	r3, [r7, #28]
  }
#else
  stat = osError;
#endif

  return (stat);
 8004388:	69fb      	ldr	r3, [r7, #28]
}
 800438a:	4618      	mov	r0, r3
 800438c:	3720      	adds	r7, #32
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	2000038c 	.word	0x2000038c

08004398 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043a0:	f3ef 8305 	mrs	r3, IPSR
 80043a4:	613b      	str	r3, [r7, #16]
  return(result);
 80043a6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10f      	bne.n	80043cc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043ac:	f3ef 8310 	mrs	r3, PRIMASK
 80043b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d109      	bne.n	80043cc <osDelay+0x34>
 80043b8:	4b0d      	ldr	r3, [pc, #52]	; (80043f0 <osDelay+0x58>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d109      	bne.n	80043d4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80043c0:	f3ef 8311 	mrs	r3, BASEPRI
 80043c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <osDelay+0x3c>
    stat = osErrorISR;
 80043cc:	f06f 0305 	mvn.w	r3, #5
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	e007      	b.n	80043e4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80043d4:	2300      	movs	r3, #0
 80043d6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d002      	beq.n	80043e4 <osDelay+0x4c>
      vTaskDelay(ticks);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f001 fe4e 	bl	8006080 <vTaskDelay>
    }
  }

  return (stat);
 80043e4:	697b      	ldr	r3, [r7, #20]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	2000038c 	.word	0x2000038c

080043f4 <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b088      	sub	sp, #32
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80043fc:	2300      	movs	r3, #0
 80043fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004400:	f3ef 8305 	mrs	r3, IPSR
 8004404:	617b      	str	r3, [r7, #20]
  return(result);
 8004406:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 8004408:	2b00      	cmp	r3, #0
 800440a:	d13d      	bne.n	8004488 <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800440c:	f3ef 8310 	mrs	r3, PRIMASK
 8004410:	613b      	str	r3, [r7, #16]
  return(result);
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d137      	bne.n	8004488 <osEventFlagsNew+0x94>
 8004418:	4b1e      	ldr	r3, [pc, #120]	; (8004494 <osEventFlagsNew+0xa0>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2b02      	cmp	r3, #2
 800441e:	d105      	bne.n	800442c <osEventFlagsNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004420:	f3ef 8311 	mrs	r3, BASEPRI
 8004424:	60fb      	str	r3, [r7, #12]
  return(result);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d12d      	bne.n	8004488 <osEventFlagsNew+0x94>
    mem = -1;
 800442c:	f04f 33ff 	mov.w	r3, #4294967295
 8004430:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d015      	beq.n	8004464 <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d006      	beq.n	800444e <osEventFlagsNew+0x5a>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	2b1f      	cmp	r3, #31
 8004446:	d902      	bls.n	800444e <osEventFlagsNew+0x5a>
        mem = 1;
 8004448:	2301      	movs	r3, #1
 800444a:	61bb      	str	r3, [r7, #24]
 800444c:	e00c      	b.n	8004468 <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d108      	bne.n	8004468 <osEventFlagsNew+0x74>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d104      	bne.n	8004468 <osEventFlagsNew+0x74>
          mem = 0;
 800445e:	2300      	movs	r3, #0
 8004460:	61bb      	str	r3, [r7, #24]
 8004462:	e001      	b.n	8004468 <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 8004464:	2300      	movs	r3, #0
 8004466:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d106      	bne.n	800447c <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	4618      	mov	r0, r3
 8004474:	f000 fa58 	bl	8004928 <xEventGroupCreateStatic>
 8004478:	61f8      	str	r0, [r7, #28]
 800447a:	e005      	b.n	8004488 <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d102      	bne.n	8004488 <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 8004482:	f000 fa88 	bl	8004996 <xEventGroupCreate>
 8004486:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8004488:	69fb      	ldr	r3, [r7, #28]
}
 800448a:	4618      	mov	r0, r3
 800448c:	3720      	adds	r7, #32
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	2000038c 	.word	0x2000038c

08004498 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8004498:	b580      	push	{r7, lr}
 800449a:	b088      	sub	sp, #32
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d004      	beq.n	80044b6 <osEventFlagsSet+0x1e>
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 80044b6:	f06f 0303 	mvn.w	r3, #3
 80044ba:	61fb      	str	r3, [r7, #28]
 80044bc:	e03a      	b.n	8004534 <osEventFlagsSet+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044be:	f3ef 8305 	mrs	r3, IPSR
 80044c2:	617b      	str	r3, [r7, #20]
  return(result);
 80044c4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10f      	bne.n	80044ea <osEventFlagsSet+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044ca:	f3ef 8310 	mrs	r3, PRIMASK
 80044ce:	613b      	str	r3, [r7, #16]
  return(result);
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d109      	bne.n	80044ea <osEventFlagsSet+0x52>
 80044d6:	4b1a      	ldr	r3, [pc, #104]	; (8004540 <osEventFlagsSet+0xa8>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d123      	bne.n	8004526 <osEventFlagsSet+0x8e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80044de:	f3ef 8311 	mrs	r3, BASEPRI
 80044e2:	60fb      	str	r3, [r7, #12]
  return(result);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d01d      	beq.n	8004526 <osEventFlagsSet+0x8e>
    yield = pdFALSE;
 80044ea:	2300      	movs	r3, #0
 80044ec:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 80044ee:	f107 0308 	add.w	r3, r7, #8
 80044f2:	461a      	mov	r2, r3
 80044f4:	6839      	ldr	r1, [r7, #0]
 80044f6:	69b8      	ldr	r0, [r7, #24]
 80044f8:	f000 fbf0 	bl	8004cdc <xEventGroupSetBitsFromISR>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d003      	beq.n	800450a <osEventFlagsSet+0x72>
      rflags = (uint32_t)osErrorResource;
 8004502:	f06f 0302 	mvn.w	r3, #2
 8004506:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 8004508:	e013      	b.n	8004532 <osEventFlagsSet+0x9a>
    } else {
      rflags = flags;
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00e      	beq.n	8004532 <osEventFlagsSet+0x9a>
 8004514:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <osEventFlagsSet+0xac>)
 8004516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	f3bf 8f4f 	dsb	sy
 8004520:	f3bf 8f6f 	isb	sy
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 8004524:	e005      	b.n	8004532 <osEventFlagsSet+0x9a>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004526:	6839      	ldr	r1, [r7, #0]
 8004528:	69b8      	ldr	r0, [r7, #24]
 800452a:	f000 fb1d 	bl	8004b68 <xEventGroupSetBits>
 800452e:	61f8      	str	r0, [r7, #28]
 8004530:	e000      	b.n	8004534 <osEventFlagsSet+0x9c>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 8004532:	bf00      	nop
  }

  return (rflags);
 8004534:	69fb      	ldr	r3, [r7, #28]
}
 8004536:	4618      	mov	r0, r3
 8004538:	3720      	adds	r7, #32
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	2000038c 	.word	0x2000038c
 8004544:	e000ed04 	.word	0xe000ed04

08004548 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8004548:	b580      	push	{r7, lr}
 800454a:	b08e      	sub	sp, #56	; 0x38
 800454c:	af02      	add	r7, sp, #8
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
 8004554:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	623b      	str	r3, [r7, #32]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800455a:	6a3b      	ldr	r3, [r7, #32]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d004      	beq.n	800456a <osEventFlagsWait+0x22>
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800456a:	f06f 0303 	mvn.w	r3, #3
 800456e:	627b      	str	r3, [r7, #36]	; 0x24
 8004570:	e059      	b.n	8004626 <osEventFlagsWait+0xde>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004572:	f3ef 8305 	mrs	r3, IPSR
 8004576:	61fb      	str	r3, [r7, #28]
  return(result);
 8004578:	69fb      	ldr	r3, [r7, #28]
  }
  else if (IS_IRQ()) {
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10f      	bne.n	800459e <osEventFlagsWait+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800457e:	f3ef 8310 	mrs	r3, PRIMASK
 8004582:	61bb      	str	r3, [r7, #24]
  return(result);
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d109      	bne.n	800459e <osEventFlagsWait+0x56>
 800458a:	4b29      	ldr	r3, [pc, #164]	; (8004630 <osEventFlagsWait+0xe8>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2b02      	cmp	r3, #2
 8004590:	d109      	bne.n	80045a6 <osEventFlagsWait+0x5e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004592:	f3ef 8311 	mrs	r3, BASEPRI
 8004596:	617b      	str	r3, [r7, #20]
  return(result);
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <osEventFlagsWait+0x5e>
    rflags = (uint32_t)osErrorISR;
 800459e:	f06f 0305 	mvn.w	r3, #5
 80045a2:	627b      	str	r3, [r7, #36]	; 0x24
 80045a4:	e03f      	b.n	8004626 <osEventFlagsWait+0xde>
  }
  else {
    if (options & osFlagsWaitAll) {
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <osEventFlagsWait+0x6e>
      wait_all = pdTRUE;
 80045b0:	2301      	movs	r3, #1
 80045b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045b4:	e001      	b.n	80045ba <osEventFlagsWait+0x72>
    } else {
      wait_all = pdFAIL;
 80045b6:	2300      	movs	r3, #0
 80045b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    if (options & osFlagsNoClear) {
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d002      	beq.n	80045ca <osEventFlagsWait+0x82>
      exit_clr = pdFAIL;
 80045c4:	2300      	movs	r3, #0
 80045c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80045c8:	e001      	b.n	80045ce <osEventFlagsWait+0x86>
    } else {
      exit_clr = pdTRUE;
 80045ca:	2301      	movs	r3, #1
 80045cc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045d6:	68b9      	ldr	r1, [r7, #8]
 80045d8:	6a38      	ldr	r0, [r7, #32]
 80045da:	f000 f9f7 	bl	80049cc <xEventGroupWaitBits>
 80045de:	6278      	str	r0, [r7, #36]	; 0x24

    if (options & osFlagsWaitAll) {
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00e      	beq.n	8004608 <osEventFlagsWait+0xc0>
      if (flags != rflags) {
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d019      	beq.n	8004626 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d003      	beq.n	8004600 <osEventFlagsWait+0xb8>
          rflags = (uint32_t)osErrorTimeout;
 80045f8:	f06f 0301 	mvn.w	r3, #1
 80045fc:	627b      	str	r3, [r7, #36]	; 0x24
 80045fe:	e012      	b.n	8004626 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004600:	f06f 0302 	mvn.w	r3, #2
 8004604:	627b      	str	r3, [r7, #36]	; 0x24
 8004606:	e00e      	b.n	8004626 <osEventFlagsWait+0xde>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460c:	4013      	ands	r3, r2
 800460e:	2b00      	cmp	r3, #0
 8004610:	d109      	bne.n	8004626 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <osEventFlagsWait+0xd8>
          rflags = (uint32_t)osErrorTimeout;
 8004618:	f06f 0301 	mvn.w	r3, #1
 800461c:	627b      	str	r3, [r7, #36]	; 0x24
 800461e:	e002      	b.n	8004626 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004620:	f06f 0302 	mvn.w	r3, #2
 8004624:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }
  }

  return (rflags);
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004628:	4618      	mov	r0, r3
 800462a:	3730      	adds	r7, #48	; 0x30
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	2000038c 	.word	0x2000038c

08004634 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004634:	b580      	push	{r7, lr}
 8004636:	b08a      	sub	sp, #40	; 0x28
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800463c:	2300      	movs	r3, #0
 800463e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004640:	f3ef 8305 	mrs	r3, IPSR
 8004644:	613b      	str	r3, [r7, #16]
  return(result);
 8004646:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8004648:	2b00      	cmp	r3, #0
 800464a:	f040 8085 	bne.w	8004758 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800464e:	f3ef 8310 	mrs	r3, PRIMASK
 8004652:	60fb      	str	r3, [r7, #12]
  return(result);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d17e      	bne.n	8004758 <osMutexNew+0x124>
 800465a:	4b42      	ldr	r3, [pc, #264]	; (8004764 <osMutexNew+0x130>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2b02      	cmp	r3, #2
 8004660:	d105      	bne.n	800466e <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004662:	f3ef 8311 	mrs	r3, BASEPRI
 8004666:	60bb      	str	r3, [r7, #8]
  return(result);
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d174      	bne.n	8004758 <osMutexNew+0x124>
    if (attr != NULL) {
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <osMutexNew+0x48>
      type = attr->attr_bits;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	623b      	str	r3, [r7, #32]
 800467a:	e001      	b.n	8004680 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800467c:	2300      	movs	r3, #0
 800467e:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d002      	beq.n	8004690 <osMutexNew+0x5c>
      rmtx = 1U;
 800468a:	2301      	movs	r3, #1
 800468c:	61fb      	str	r3, [r7, #28]
 800468e:	e001      	b.n	8004694 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004694:	6a3b      	ldr	r3, [r7, #32]
 8004696:	f003 0308 	and.w	r3, r3, #8
 800469a:	2b00      	cmp	r3, #0
 800469c:	d15c      	bne.n	8004758 <osMutexNew+0x124>
      mem = -1;
 800469e:	f04f 33ff 	mov.w	r3, #4294967295
 80046a2:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d015      	beq.n	80046d6 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d006      	beq.n	80046c0 <osMutexNew+0x8c>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	2b4f      	cmp	r3, #79	; 0x4f
 80046b8:	d902      	bls.n	80046c0 <osMutexNew+0x8c>
          mem = 1;
 80046ba:	2301      	movs	r3, #1
 80046bc:	61bb      	str	r3, [r7, #24]
 80046be:	e00c      	b.n	80046da <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d108      	bne.n	80046da <osMutexNew+0xa6>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d104      	bne.n	80046da <osMutexNew+0xa6>
            mem = 0;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61bb      	str	r3, [r7, #24]
 80046d4:	e001      	b.n	80046da <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 80046d6:	2300      	movs	r3, #0
 80046d8:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d112      	bne.n	8004706 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d007      	beq.n	80046f6 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	4619      	mov	r1, r3
 80046ec:	2004      	movs	r0, #4
 80046ee:	f000 fd2b 	bl	8005148 <xQueueCreateMutexStatic>
 80046f2:	6278      	str	r0, [r7, #36]	; 0x24
 80046f4:	e016      	b.n	8004724 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	4619      	mov	r1, r3
 80046fc:	2001      	movs	r0, #1
 80046fe:	f000 fd23 	bl	8005148 <xQueueCreateMutexStatic>
 8004702:	6278      	str	r0, [r7, #36]	; 0x24
 8004704:	e00e      	b.n	8004724 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10b      	bne.n	8004724 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d004      	beq.n	800471c <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8004712:	2004      	movs	r0, #4
 8004714:	f000 fd00 	bl	8005118 <xQueueCreateMutex>
 8004718:	6278      	str	r0, [r7, #36]	; 0x24
 800471a:	e003      	b.n	8004724 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800471c:	2001      	movs	r0, #1
 800471e:	f000 fcfb 	bl	8005118 <xQueueCreateMutex>
 8004722:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00c      	beq.n	8004744 <osMutexNew+0x110>
        if (attr != NULL) {
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d003      	beq.n	8004738 <osMutexNew+0x104>
          name = attr->name;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	617b      	str	r3, [r7, #20]
 8004736:	e001      	b.n	800473c <osMutexNew+0x108>
        } else {
          name = NULL;
 8004738:	2300      	movs	r3, #0
 800473a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800473c:	6979      	ldr	r1, [r7, #20]
 800473e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004740:	f001 fa32 	bl	8005ba8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004746:	2b00      	cmp	r3, #0
 8004748:	d006      	beq.n	8004758 <osMutexNew+0x124>
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004752:	f043 0301 	orr.w	r3, r3, #1
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800475a:	4618      	mov	r0, r3
 800475c:	3728      	adds	r7, #40	; 0x28
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	2000038c 	.word	0x2000038c

08004768 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004768:	b580      	push	{r7, lr}
 800476a:	b088      	sub	sp, #32
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f023 0301 	bic.w	r3, r3, #1
 8004778:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f003 0301 	and.w	r3, r3, #1
 8004780:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8004782:	2300      	movs	r3, #0
 8004784:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004786:	f3ef 8305 	mrs	r3, IPSR
 800478a:	613b      	str	r3, [r7, #16]
  return(result);
 800478c:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10f      	bne.n	80047b2 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004792:	f3ef 8310 	mrs	r3, PRIMASK
 8004796:	60fb      	str	r3, [r7, #12]
  return(result);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d109      	bne.n	80047b2 <osMutexAcquire+0x4a>
 800479e:	4b20      	ldr	r3, [pc, #128]	; (8004820 <osMutexAcquire+0xb8>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d109      	bne.n	80047ba <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80047a6:	f3ef 8311 	mrs	r3, BASEPRI
 80047aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <osMutexAcquire+0x52>
    stat = osErrorISR;
 80047b2:	f06f 0305 	mvn.w	r3, #5
 80047b6:	61fb      	str	r3, [r7, #28]
 80047b8:	e02c      	b.n	8004814 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d103      	bne.n	80047c8 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 80047c0:	f06f 0303 	mvn.w	r3, #3
 80047c4:	61fb      	str	r3, [r7, #28]
 80047c6:	e025      	b.n	8004814 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d011      	beq.n	80047f2 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80047ce:	6839      	ldr	r1, [r7, #0]
 80047d0:	69b8      	ldr	r0, [r7, #24]
 80047d2:	f000 fd08 	bl	80051e6 <xQueueTakeMutexRecursive>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d01b      	beq.n	8004814 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 80047e2:	f06f 0301 	mvn.w	r3, #1
 80047e6:	61fb      	str	r3, [r7, #28]
 80047e8:	e014      	b.n	8004814 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80047ea:	f06f 0302 	mvn.w	r3, #2
 80047ee:	61fb      	str	r3, [r7, #28]
 80047f0:	e010      	b.n	8004814 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80047f2:	6839      	ldr	r1, [r7, #0]
 80047f4:	69b8      	ldr	r0, [r7, #24]
 80047f6:	f000 ffa3 	bl	8005740 <xQueueSemaphoreTake>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d009      	beq.n	8004814 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8004806:	f06f 0301 	mvn.w	r3, #1
 800480a:	61fb      	str	r3, [r7, #28]
 800480c:	e002      	b.n	8004814 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800480e:	f06f 0302 	mvn.w	r3, #2
 8004812:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004814:	69fb      	ldr	r3, [r7, #28]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3720      	adds	r7, #32
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	2000038c 	.word	0x2000038c

08004824 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f023 0301 	bic.w	r3, r3, #1
 8004832:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800483c:	2300      	movs	r3, #0
 800483e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004840:	f3ef 8305 	mrs	r3, IPSR
 8004844:	613b      	str	r3, [r7, #16]
  return(result);
 8004846:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8004848:	2b00      	cmp	r3, #0
 800484a:	d10f      	bne.n	800486c <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800484c:	f3ef 8310 	mrs	r3, PRIMASK
 8004850:	60fb      	str	r3, [r7, #12]
  return(result);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d109      	bne.n	800486c <osMutexRelease+0x48>
 8004858:	4b19      	ldr	r3, [pc, #100]	; (80048c0 <osMutexRelease+0x9c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b02      	cmp	r3, #2
 800485e:	d109      	bne.n	8004874 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004860:	f3ef 8311 	mrs	r3, BASEPRI
 8004864:	60bb      	str	r3, [r7, #8]
  return(result);
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d003      	beq.n	8004874 <osMutexRelease+0x50>
    stat = osErrorISR;
 800486c:	f06f 0305 	mvn.w	r3, #5
 8004870:	61fb      	str	r3, [r7, #28]
 8004872:	e01f      	b.n	80048b4 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d103      	bne.n	8004882 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800487a:	f06f 0303 	mvn.w	r3, #3
 800487e:	61fb      	str	r3, [r7, #28]
 8004880:	e018      	b.n	80048b4 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d009      	beq.n	800489c <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004888:	69b8      	ldr	r0, [r7, #24]
 800488a:	f000 fc78 	bl	800517e <xQueueGiveMutexRecursive>
 800488e:	4603      	mov	r3, r0
 8004890:	2b01      	cmp	r3, #1
 8004892:	d00f      	beq.n	80048b4 <osMutexRelease+0x90>
        stat = osErrorResource;
 8004894:	f06f 0302 	mvn.w	r3, #2
 8004898:	61fb      	str	r3, [r7, #28]
 800489a:	e00b      	b.n	80048b4 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800489c:	2300      	movs	r3, #0
 800489e:	2200      	movs	r2, #0
 80048a0:	2100      	movs	r1, #0
 80048a2:	69b8      	ldr	r0, [r7, #24]
 80048a4:	f000 fcd6 	bl	8005254 <xQueueGenericSend>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d002      	beq.n	80048b4 <osMutexRelease+0x90>
        stat = osErrorResource;
 80048ae:	f06f 0302 	mvn.w	r3, #2
 80048b2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 80048b4:	69fb      	ldr	r3, [r7, #28]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3720      	adds	r7, #32
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	2000038c 	.word	0x2000038c

080048c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	4a06      	ldr	r2, [pc, #24]	; (80048ec <vApplicationGetIdleTaskMemory+0x28>)
 80048d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	4a05      	ldr	r2, [pc, #20]	; (80048f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80048da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2280      	movs	r2, #128	; 0x80
 80048e0:	601a      	str	r2, [r3, #0]
}
 80048e2:	bf00      	nop
 80048e4:	3714      	adds	r7, #20
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr
 80048ec:	20000390 	.word	0x20000390
 80048f0:	200003f4 	.word	0x200003f4

080048f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	4a07      	ldr	r2, [pc, #28]	; (8004920 <vApplicationGetTimerTaskMemory+0x2c>)
 8004904:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	4a06      	ldr	r2, [pc, #24]	; (8004924 <vApplicationGetTimerTaskMemory+0x30>)
 800490a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004912:	601a      	str	r2, [r3, #0]
}
 8004914:	bf00      	nop
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	bc80      	pop	{r7}
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	200005f4 	.word	0x200005f4
 8004924:	20000658 	.word	0x20000658

08004928 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8004928:	b580      	push	{r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10a      	bne.n	800494c <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493a:	f383 8811 	msr	BASEPRI, r3
 800493e:	f3bf 8f6f 	isb	sy
 8004942:	f3bf 8f4f 	dsb	sy
 8004946:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004948:	bf00      	nop
 800494a:	e7fe      	b.n	800494a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800494c:	2320      	movs	r3, #32
 800494e:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2b20      	cmp	r3, #32
 8004954:	d00a      	beq.n	800496c <xEventGroupCreateStatic+0x44>
	__asm volatile
 8004956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800495a:	f383 8811 	msr	BASEPRI, r3
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	f3bf 8f4f 	dsb	sy
 8004966:	60fb      	str	r3, [r7, #12]
}
 8004968:	bf00      	nop
 800496a:	e7fe      	b.n	800496a <xEventGroupCreateStatic+0x42>
		}
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 EventGroup_t and StaticEventGroup_t are guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00a      	beq.n	800498c <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	3304      	adds	r3, #4
 8004980:	4618      	mov	r0, r3
 8004982:	f000 f9bf 	bl	8004d04 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	2201      	movs	r2, #1
 800498a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 800498c:	697b      	ldr	r3, [r7, #20]
	}
 800498e:	4618      	mov	r0, r3
 8004990:	3718      	adds	r7, #24
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004996:	b580      	push	{r7, lr}
 8004998:	b082      	sub	sp, #8
 800499a:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 800499c:	2020      	movs	r0, #32
 800499e:	f003 f835 	bl	8007a0c <pvPortMalloc>
 80049a2:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00a      	beq.n	80049c0 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	3304      	adds	r3, #4
 80049b4:	4618      	mov	r0, r3
 80049b6:	f000 f9a5 	bl	8004d04 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 80049c0:	687b      	ldr	r3, [r7, #4]
	}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3708      	adds	r7, #8
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
	...

080049cc <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b090      	sub	sp, #64	; 0x40
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
 80049d8:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80049de:	2300      	movs	r3, #0
 80049e0:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80049e2:	2300      	movs	r3, #0
 80049e4:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d10a      	bne.n	8004a02 <xEventGroupWaitBits+0x36>
	__asm volatile
 80049ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f0:	f383 8811 	msr	BASEPRI, r3
 80049f4:	f3bf 8f6f 	isb	sy
 80049f8:	f3bf 8f4f 	dsb	sy
 80049fc:	623b      	str	r3, [r7, #32]
}
 80049fe:	bf00      	nop
 8004a00:	e7fe      	b.n	8004a00 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d00a      	beq.n	8004a22 <xEventGroupWaitBits+0x56>
	__asm volatile
 8004a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a10:	f383 8811 	msr	BASEPRI, r3
 8004a14:	f3bf 8f6f 	isb	sy
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	61fb      	str	r3, [r7, #28]
}
 8004a1e:	bf00      	nop
 8004a20:	e7fe      	b.n	8004a20 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10a      	bne.n	8004a3e <xEventGroupWaitBits+0x72>
	__asm volatile
 8004a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a2c:	f383 8811 	msr	BASEPRI, r3
 8004a30:	f3bf 8f6f 	isb	sy
 8004a34:	f3bf 8f4f 	dsb	sy
 8004a38:	61bb      	str	r3, [r7, #24]
}
 8004a3a:	bf00      	nop
 8004a3c:	e7fe      	b.n	8004a3c <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a3e:	f002 f8c3 	bl	8006bc8 <xTaskGetSchedulerState>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d102      	bne.n	8004a4e <xEventGroupWaitBits+0x82>
 8004a48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <xEventGroupWaitBits+0x86>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e000      	b.n	8004a54 <xEventGroupWaitBits+0x88>
 8004a52:	2300      	movs	r3, #0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10a      	bne.n	8004a6e <xEventGroupWaitBits+0xa2>
	__asm volatile
 8004a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5c:	f383 8811 	msr	BASEPRI, r3
 8004a60:	f3bf 8f6f 	isb	sy
 8004a64:	f3bf 8f4f 	dsb	sy
 8004a68:	617b      	str	r3, [r7, #20]
}
 8004a6a:	bf00      	nop
 8004a6c:	e7fe      	b.n	8004a6c <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8004a6e:	f001 fbfd 	bl	800626c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8004a72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8004a78:	683a      	ldr	r2, [r7, #0]
 8004a7a:	68b9      	ldr	r1, [r7, #8]
 8004a7c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a7e:	f000 f90b 	bl	8004c98 <prvTestWaitCondition>
 8004a82:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8004a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00e      	beq.n	8004aa8 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8004a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d028      	beq.n	8004aea <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	43db      	mvns	r3, r3
 8004aa0:	401a      	ands	r2, r3
 8004aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004aa4:	601a      	str	r2, [r3, #0]
 8004aa6:	e020      	b.n	8004aea <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8004aa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d104      	bne.n	8004ab8 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8004aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	633b      	str	r3, [r7, #48]	; 0x30
 8004ab6:	e018      	b.n	8004aea <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8004abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ac0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ac4:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8004acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ace:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ad2:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8004ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ad6:	1d18      	adds	r0, r3, #4
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004adc:	4313      	orrs	r3, r2
 8004ade:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	f001 fdd7 	bl	8006694 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8004aea:	f001 fbcd 	bl	8006288 <xTaskResumeAll>
 8004aee:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8004af0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d031      	beq.n	8004b5a <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8004af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d107      	bne.n	8004b0c <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8004afc:	4b19      	ldr	r3, [pc, #100]	; (8004b64 <xEventGroupWaitBits+0x198>)
 8004afe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	f3bf 8f4f 	dsb	sy
 8004b08:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8004b0c:	f002 f9dc 	bl	8006ec8 <uxTaskResetEventItemValue>
 8004b10:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8004b12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d11a      	bne.n	8004b52 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8004b1c:	f002 fe76 	bl	800780c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8004b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8004b26:	683a      	ldr	r2, [r7, #0]
 8004b28:	68b9      	ldr	r1, [r7, #8]
 8004b2a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004b2c:	f000 f8b4 	bl	8004c98 <prvTestWaitCondition>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d009      	beq.n	8004b4a <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d006      	beq.n	8004b4a <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	43db      	mvns	r3, r3
 8004b44:	401a      	ands	r2, r3
 8004b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b48:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8004b4e:	f002 fe8d 	bl	800786c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b54:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004b58:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8004b5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3740      	adds	r7, #64	; 0x40
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	e000ed04 	.word	0xe000ed04

08004b68 <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b08e      	sub	sp, #56	; 0x38
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8004b72:	2300      	movs	r3, #0
 8004b74:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d10a      	bne.n	8004b9a <xEventGroupSetBits+0x32>
	__asm volatile
 8004b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b88:	f383 8811 	msr	BASEPRI, r3
 8004b8c:	f3bf 8f6f 	isb	sy
 8004b90:	f3bf 8f4f 	dsb	sy
 8004b94:	613b      	str	r3, [r7, #16]
}
 8004b96:	bf00      	nop
 8004b98:	e7fe      	b.n	8004b98 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00a      	beq.n	8004bba <xEventGroupSetBits+0x52>
	__asm volatile
 8004ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba8:	f383 8811 	msr	BASEPRI, r3
 8004bac:	f3bf 8f6f 	isb	sy
 8004bb0:	f3bf 8f4f 	dsb	sy
 8004bb4:	60fb      	str	r3, [r7, #12]
}
 8004bb6:	bf00      	nop
 8004bb8:	e7fe      	b.n	8004bb8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8004bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bbc:	3304      	adds	r3, #4
 8004bbe:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc2:	3308      	adds	r3, #8
 8004bc4:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8004bc6:	f001 fb51 	bl	800626c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8004bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8004bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bda:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8004bdc:	e03c      	b.n	8004c58 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8004bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8004be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8004bea:	2300      	movs	r3, #0
 8004bec:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004bf4:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004bfc:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d108      	bne.n	8004c1a <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8004c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00b      	beq.n	8004c2c <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8004c14:	2301      	movs	r3, #1
 8004c16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c18:	e008      	b.n	8004c2c <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8004c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	4013      	ands	r3, r2
 8004c22:	69ba      	ldr	r2, [r7, #24]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d101      	bne.n	8004c2c <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8004c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d010      	beq.n	8004c54 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8004c3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004c50:	f001 fdec 	bl	800682c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8004c58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c5a:	6a3b      	ldr	r3, [r7, #32]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d1be      	bne.n	8004bde <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c66:	43db      	mvns	r3, r3
 8004c68:	401a      	ands	r2, r3
 8004c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8004c6e:	f001 fb0b 	bl	8006288 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8004c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c74:	681b      	ldr	r3, [r3, #0]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3738      	adds	r7, #56	; 0x38
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b082      	sub	sp, #8
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
 8004c86:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 8004c88:	6839      	ldr	r1, [r7, #0]
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f7ff ff6c 	bl	8004b68 <xEventGroupSetBits>
}
 8004c90:	bf00      	nop
 8004c92:	3708      	adds	r7, #8
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d107      	bne.n	8004cbe <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00a      	beq.n	8004cce <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	617b      	str	r3, [r7, #20]
 8004cbc:	e007      	b.n	8004cce <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d101      	bne.n	8004cce <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8004cce:	697b      	ldr	r3, [r7, #20]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	371c      	adds	r7, #28
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bc80      	pop	{r7}
 8004cd8:	4770      	bx	lr
	...

08004cdc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b086      	sub	sp, #24
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	68f9      	ldr	r1, [r7, #12]
 8004cee:	4804      	ldr	r0, [pc, #16]	; (8004d00 <xEventGroupSetBitsFromISR+0x24>)
 8004cf0:	f002 fc7c 	bl	80075ec <xTimerPendFunctionCallFromISR>
 8004cf4:	6178      	str	r0, [r7, #20]

		return xReturn;
 8004cf6:	697b      	ldr	r3, [r7, #20]
	}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	08004c7f 	.word	0x08004c7f

08004d04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f103 0208 	add.w	r2, r3, #8
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f04f 32ff 	mov.w	r2, #4294967295
 8004d1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f103 0208 	add.w	r2, r3, #8
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f103 0208 	add.w	r2, r3, #8
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bc80      	pop	{r7}
 8004d40:	4770      	bx	lr

08004d42 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d42:	b480      	push	{r7}
 8004d44:	b083      	sub	sp, #12
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr

08004d5a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d5a:	b480      	push	{r7}
 8004d5c:	b085      	sub	sp, #20
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
 8004d62:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	689a      	ldr	r2, [r3, #8]
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	601a      	str	r2, [r3, #0]
}
 8004d96:	bf00      	nop
 8004d98:	3714      	adds	r7, #20
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr

08004da0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db6:	d103      	bne.n	8004dc0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	e00c      	b.n	8004dda <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	3308      	adds	r3, #8
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	e002      	b.n	8004dce <vListInsert+0x2e>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	60fb      	str	r3, [r7, #12]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d2f6      	bcs.n	8004dc8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	683a      	ldr	r2, [r7, #0]
 8004df4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	1c5a      	adds	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	601a      	str	r2, [r3, #0]
}
 8004e06:	bf00      	nop
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bc80      	pop	{r7}
 8004e0e:	4770      	bx	lr

08004e10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6892      	ldr	r2, [r2, #8]
 8004e26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	6852      	ldr	r2, [r2, #4]
 8004e30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d103      	bne.n	8004e44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	1e5a      	subs	r2, r3, #1
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3714      	adds	r7, #20
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bc80      	pop	{r7}
 8004e60:	4770      	bx	lr
	...

08004e64 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10a      	bne.n	8004e8e <xQueueGenericReset+0x2a>
	__asm volatile
 8004e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7c:	f383 8811 	msr	BASEPRI, r3
 8004e80:	f3bf 8f6f 	isb	sy
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	60bb      	str	r3, [r7, #8]
}
 8004e8a:	bf00      	nop
 8004e8c:	e7fe      	b.n	8004e8c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e8e:	f002 fcbd 	bl	800780c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e9a:	68f9      	ldr	r1, [r7, #12]
 8004e9c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004e9e:	fb01 f303 	mul.w	r3, r1, r3
 8004ea2:	441a      	add	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	68f9      	ldr	r1, [r7, #12]
 8004ec2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ec4:	fb01 f303 	mul.w	r3, r1, r3
 8004ec8:	441a      	add	r2, r3
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	22ff      	movs	r2, #255	; 0xff
 8004ed2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	22ff      	movs	r2, #255	; 0xff
 8004eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d114      	bne.n	8004f0e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d01a      	beq.n	8004f22 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	3310      	adds	r3, #16
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f001 fc37 	bl	8006764 <xTaskRemoveFromEventList>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d012      	beq.n	8004f22 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004efc:	4b0c      	ldr	r3, [pc, #48]	; (8004f30 <xQueueGenericReset+0xcc>)
 8004efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f02:	601a      	str	r2, [r3, #0]
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	f3bf 8f6f 	isb	sy
 8004f0c:	e009      	b.n	8004f22 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	3310      	adds	r3, #16
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7ff fef6 	bl	8004d04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3324      	adds	r3, #36	; 0x24
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff fef1 	bl	8004d04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004f22:	f002 fca3 	bl	800786c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004f26:	2301      	movs	r3, #1
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	e000ed04 	.word	0xe000ed04

08004f34 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08e      	sub	sp, #56	; 0x38
 8004f38:	af02      	add	r7, sp, #8
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
 8004f40:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10a      	bne.n	8004f5e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4c:	f383 8811 	msr	BASEPRI, r3
 8004f50:	f3bf 8f6f 	isb	sy
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004f5a:	bf00      	nop
 8004f5c:	e7fe      	b.n	8004f5c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10a      	bne.n	8004f7a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f68:	f383 8811 	msr	BASEPRI, r3
 8004f6c:	f3bf 8f6f 	isb	sy
 8004f70:	f3bf 8f4f 	dsb	sy
 8004f74:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004f76:	bf00      	nop
 8004f78:	e7fe      	b.n	8004f78 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <xQueueGenericCreateStatic+0x52>
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d001      	beq.n	8004f8a <xQueueGenericCreateStatic+0x56>
 8004f86:	2301      	movs	r3, #1
 8004f88:	e000      	b.n	8004f8c <xQueueGenericCreateStatic+0x58>
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d10a      	bne.n	8004fa6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f94:	f383 8811 	msr	BASEPRI, r3
 8004f98:	f3bf 8f6f 	isb	sy
 8004f9c:	f3bf 8f4f 	dsb	sy
 8004fa0:	623b      	str	r3, [r7, #32]
}
 8004fa2:	bf00      	nop
 8004fa4:	e7fe      	b.n	8004fa4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d102      	bne.n	8004fb2 <xQueueGenericCreateStatic+0x7e>
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <xQueueGenericCreateStatic+0x82>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e000      	b.n	8004fb8 <xQueueGenericCreateStatic+0x84>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10a      	bne.n	8004fd2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc0:	f383 8811 	msr	BASEPRI, r3
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	f3bf 8f4f 	dsb	sy
 8004fcc:	61fb      	str	r3, [r7, #28]
}
 8004fce:	bf00      	nop
 8004fd0:	e7fe      	b.n	8004fd0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004fd2:	2350      	movs	r3, #80	; 0x50
 8004fd4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	2b50      	cmp	r3, #80	; 0x50
 8004fda:	d00a      	beq.n	8004ff2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe0:	f383 8811 	msr	BASEPRI, r3
 8004fe4:	f3bf 8f6f 	isb	sy
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	61bb      	str	r3, [r7, #24]
}
 8004fee:	bf00      	nop
 8004ff0:	e7fe      	b.n	8004ff0 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00d      	beq.n	8005018 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005004:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	4613      	mov	r3, r2
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f843 	bl	800509e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800501a:	4618      	mov	r0, r3
 800501c:	3730      	adds	r7, #48	; 0x30
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005022:	b580      	push	{r7, lr}
 8005024:	b08a      	sub	sp, #40	; 0x28
 8005026:	af02      	add	r7, sp, #8
 8005028:	60f8      	str	r0, [r7, #12]
 800502a:	60b9      	str	r1, [r7, #8]
 800502c:	4613      	mov	r3, r2
 800502e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10a      	bne.n	800504c <xQueueGenericCreate+0x2a>
	__asm volatile
 8005036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800503a:	f383 8811 	msr	BASEPRI, r3
 800503e:	f3bf 8f6f 	isb	sy
 8005042:	f3bf 8f4f 	dsb	sy
 8005046:	613b      	str	r3, [r7, #16]
}
 8005048:	bf00      	nop
 800504a:	e7fe      	b.n	800504a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d102      	bne.n	8005058 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005052:	2300      	movs	r3, #0
 8005054:	61fb      	str	r3, [r7, #28]
 8005056:	e004      	b.n	8005062 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	fb02 f303 	mul.w	r3, r2, r3
 8005060:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	3350      	adds	r3, #80	; 0x50
 8005066:	4618      	mov	r0, r3
 8005068:	f002 fcd0 	bl	8007a0c <pvPortMalloc>
 800506c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00f      	beq.n	8005094 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	3350      	adds	r3, #80	; 0x50
 8005078:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005082:	79fa      	ldrb	r2, [r7, #7]
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	4613      	mov	r3, r2
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	68b9      	ldr	r1, [r7, #8]
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	f000 f805 	bl	800509e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005094:	69bb      	ldr	r3, [r7, #24]
	}
 8005096:	4618      	mov	r0, r3
 8005098:	3720      	adds	r7, #32
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b084      	sub	sp, #16
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
 80050aa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d103      	bne.n	80050ba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	69ba      	ldr	r2, [r7, #24]
 80050b6:	601a      	str	r2, [r3, #0]
 80050b8:	e002      	b.n	80050c0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050cc:	2101      	movs	r1, #1
 80050ce:	69b8      	ldr	r0, [r7, #24]
 80050d0:	f7ff fec8 	bl	8004e64 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	78fa      	ldrb	r2, [r7, #3]
 80050d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80050dc:	bf00      	nop
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00e      	beq.n	8005110 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005104:	2300      	movs	r3, #0
 8005106:	2200      	movs	r2, #0
 8005108:	2100      	movs	r1, #0
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f8a2 	bl	8005254 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005110:	bf00      	nop
 8005112:	3708      	adds	r7, #8
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af00      	add	r7, sp, #0
 800511e:	4603      	mov	r3, r0
 8005120:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005122:	2301      	movs	r3, #1
 8005124:	617b      	str	r3, [r7, #20]
 8005126:	2300      	movs	r3, #0
 8005128:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800512a:	79fb      	ldrb	r3, [r7, #7]
 800512c:	461a      	mov	r2, r3
 800512e:	6939      	ldr	r1, [r7, #16]
 8005130:	6978      	ldr	r0, [r7, #20]
 8005132:	f7ff ff76 	bl	8005022 <xQueueGenericCreate>
 8005136:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8005138:	68f8      	ldr	r0, [r7, #12]
 800513a:	f7ff ffd3 	bl	80050e4 <prvInitialiseMutex>

		return pxNewQueue;
 800513e:	68fb      	ldr	r3, [r7, #12]
	}
 8005140:	4618      	mov	r0, r3
 8005142:	3718      	adds	r7, #24
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005148:	b580      	push	{r7, lr}
 800514a:	b088      	sub	sp, #32
 800514c:	af02      	add	r7, sp, #8
 800514e:	4603      	mov	r3, r0
 8005150:	6039      	str	r1, [r7, #0]
 8005152:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005154:	2301      	movs	r3, #1
 8005156:	617b      	str	r3, [r7, #20]
 8005158:	2300      	movs	r3, #0
 800515a:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800515c:	79fb      	ldrb	r3, [r7, #7]
 800515e:	9300      	str	r3, [sp, #0]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	2200      	movs	r2, #0
 8005164:	6939      	ldr	r1, [r7, #16]
 8005166:	6978      	ldr	r0, [r7, #20]
 8005168:	f7ff fee4 	bl	8004f34 <xQueueGenericCreateStatic>
 800516c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f7ff ffb8 	bl	80050e4 <prvInitialiseMutex>

		return pxNewQueue;
 8005174:	68fb      	ldr	r3, [r7, #12]
	}
 8005176:	4618      	mov	r0, r3
 8005178:	3718      	adds	r7, #24
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}

0800517e <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800517e:	b590      	push	{r4, r7, lr}
 8005180:	b087      	sub	sp, #28
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10a      	bne.n	80051a6 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8005190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005194:	f383 8811 	msr	BASEPRI, r3
 8005198:	f3bf 8f6f 	isb	sy
 800519c:	f3bf 8f4f 	dsb	sy
 80051a0:	60fb      	str	r3, [r7, #12]
}
 80051a2:	bf00      	nop
 80051a4:	e7fe      	b.n	80051a4 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	685c      	ldr	r4, [r3, #4]
 80051aa:	f001 fcff 	bl	8006bac <xTaskGetCurrentTaskHandle>
 80051ae:	4603      	mov	r3, r0
 80051b0:	429c      	cmp	r4, r3
 80051b2:	d111      	bne.n	80051d8 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	1e5a      	subs	r2, r3, #1
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d105      	bne.n	80051d2 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80051c6:	2300      	movs	r3, #0
 80051c8:	2200      	movs	r2, #0
 80051ca:	2100      	movs	r1, #0
 80051cc:	6938      	ldr	r0, [r7, #16]
 80051ce:	f000 f841 	bl	8005254 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80051d2:	2301      	movs	r3, #1
 80051d4:	617b      	str	r3, [r7, #20]
 80051d6:	e001      	b.n	80051dc <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80051d8:	2300      	movs	r3, #0
 80051da:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80051dc:	697b      	ldr	r3, [r7, #20]
	}
 80051de:	4618      	mov	r0, r3
 80051e0:	371c      	adds	r7, #28
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd90      	pop	{r4, r7, pc}

080051e6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80051e6:	b590      	push	{r4, r7, lr}
 80051e8:	b087      	sub	sp, #28
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
 80051ee:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10a      	bne.n	8005210 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 80051fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fe:	f383 8811 	msr	BASEPRI, r3
 8005202:	f3bf 8f6f 	isb	sy
 8005206:	f3bf 8f4f 	dsb	sy
 800520a:	60fb      	str	r3, [r7, #12]
}
 800520c:	bf00      	nop
 800520e:	e7fe      	b.n	800520e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	685c      	ldr	r4, [r3, #4]
 8005214:	f001 fcca 	bl	8006bac <xTaskGetCurrentTaskHandle>
 8005218:	4603      	mov	r3, r0
 800521a:	429c      	cmp	r4, r3
 800521c:	d107      	bne.n	800522e <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	1c5a      	adds	r2, r3, #1
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005228:	2301      	movs	r3, #1
 800522a:	617b      	str	r3, [r7, #20]
 800522c:	e00c      	b.n	8005248 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800522e:	6839      	ldr	r1, [r7, #0]
 8005230:	6938      	ldr	r0, [r7, #16]
 8005232:	f000 fa85 	bl	8005740 <xQueueSemaphoreTake>
 8005236:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d004      	beq.n	8005248 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005248:	697b      	ldr	r3, [r7, #20]
	}
 800524a:	4618      	mov	r0, r3
 800524c:	371c      	adds	r7, #28
 800524e:	46bd      	mov	sp, r7
 8005250:	bd90      	pop	{r4, r7, pc}
	...

08005254 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b08e      	sub	sp, #56	; 0x38
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
 8005260:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005262:	2300      	movs	r3, #0
 8005264:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800526a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10a      	bne.n	8005286 <xQueueGenericSend+0x32>
	__asm volatile
 8005270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005274:	f383 8811 	msr	BASEPRI, r3
 8005278:	f3bf 8f6f 	isb	sy
 800527c:	f3bf 8f4f 	dsb	sy
 8005280:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005282:	bf00      	nop
 8005284:	e7fe      	b.n	8005284 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d103      	bne.n	8005294 <xQueueGenericSend+0x40>
 800528c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <xQueueGenericSend+0x44>
 8005294:	2301      	movs	r3, #1
 8005296:	e000      	b.n	800529a <xQueueGenericSend+0x46>
 8005298:	2300      	movs	r3, #0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10a      	bne.n	80052b4 <xQueueGenericSend+0x60>
	__asm volatile
 800529e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a2:	f383 8811 	msr	BASEPRI, r3
 80052a6:	f3bf 8f6f 	isb	sy
 80052aa:	f3bf 8f4f 	dsb	sy
 80052ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80052b0:	bf00      	nop
 80052b2:	e7fe      	b.n	80052b2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d103      	bne.n	80052c2 <xQueueGenericSend+0x6e>
 80052ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d101      	bne.n	80052c6 <xQueueGenericSend+0x72>
 80052c2:	2301      	movs	r3, #1
 80052c4:	e000      	b.n	80052c8 <xQueueGenericSend+0x74>
 80052c6:	2300      	movs	r3, #0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10a      	bne.n	80052e2 <xQueueGenericSend+0x8e>
	__asm volatile
 80052cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d0:	f383 8811 	msr	BASEPRI, r3
 80052d4:	f3bf 8f6f 	isb	sy
 80052d8:	f3bf 8f4f 	dsb	sy
 80052dc:	623b      	str	r3, [r7, #32]
}
 80052de:	bf00      	nop
 80052e0:	e7fe      	b.n	80052e0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80052e2:	f001 fc71 	bl	8006bc8 <xTaskGetSchedulerState>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d102      	bne.n	80052f2 <xQueueGenericSend+0x9e>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <xQueueGenericSend+0xa2>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <xQueueGenericSend+0xa4>
 80052f6:	2300      	movs	r3, #0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10a      	bne.n	8005312 <xQueueGenericSend+0xbe>
	__asm volatile
 80052fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005300:	f383 8811 	msr	BASEPRI, r3
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	61fb      	str	r3, [r7, #28]
}
 800530e:	bf00      	nop
 8005310:	e7fe      	b.n	8005310 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005312:	f002 fa7b 	bl	800780c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005318:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800531a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531e:	429a      	cmp	r2, r3
 8005320:	d302      	bcc.n	8005328 <xQueueGenericSend+0xd4>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	2b02      	cmp	r3, #2
 8005326:	d129      	bne.n	800537c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	68b9      	ldr	r1, [r7, #8]
 800532c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800532e:	f000 fb2a 	bl	8005986 <prvCopyDataToQueue>
 8005332:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005338:	2b00      	cmp	r3, #0
 800533a:	d010      	beq.n	800535e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800533c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533e:	3324      	adds	r3, #36	; 0x24
 8005340:	4618      	mov	r0, r3
 8005342:	f001 fa0f 	bl	8006764 <xTaskRemoveFromEventList>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d013      	beq.n	8005374 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800534c:	4b3f      	ldr	r3, [pc, #252]	; (800544c <xQueueGenericSend+0x1f8>)
 800534e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005352:	601a      	str	r2, [r3, #0]
 8005354:	f3bf 8f4f 	dsb	sy
 8005358:	f3bf 8f6f 	isb	sy
 800535c:	e00a      	b.n	8005374 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800535e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005360:	2b00      	cmp	r3, #0
 8005362:	d007      	beq.n	8005374 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005364:	4b39      	ldr	r3, [pc, #228]	; (800544c <xQueueGenericSend+0x1f8>)
 8005366:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800536a:	601a      	str	r2, [r3, #0]
 800536c:	f3bf 8f4f 	dsb	sy
 8005370:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005374:	f002 fa7a 	bl	800786c <vPortExitCritical>
				return pdPASS;
 8005378:	2301      	movs	r3, #1
 800537a:	e063      	b.n	8005444 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d103      	bne.n	800538a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005382:	f002 fa73 	bl	800786c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005386:	2300      	movs	r3, #0
 8005388:	e05c      	b.n	8005444 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800538a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800538c:	2b00      	cmp	r3, #0
 800538e:	d106      	bne.n	800539e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005390:	f107 0314 	add.w	r3, r7, #20
 8005394:	4618      	mov	r0, r3
 8005396:	f001 faab 	bl	80068f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800539a:	2301      	movs	r3, #1
 800539c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800539e:	f002 fa65 	bl	800786c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053a2:	f000 ff63 	bl	800626c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053a6:	f002 fa31 	bl	800780c <vPortEnterCritical>
 80053aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053b0:	b25b      	sxtb	r3, r3
 80053b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b6:	d103      	bne.n	80053c0 <xQueueGenericSend+0x16c>
 80053b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053c6:	b25b      	sxtb	r3, r3
 80053c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053cc:	d103      	bne.n	80053d6 <xQueueGenericSend+0x182>
 80053ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053d0:	2200      	movs	r2, #0
 80053d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80053d6:	f002 fa49 	bl	800786c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80053da:	1d3a      	adds	r2, r7, #4
 80053dc:	f107 0314 	add.w	r3, r7, #20
 80053e0:	4611      	mov	r1, r2
 80053e2:	4618      	mov	r0, r3
 80053e4:	f001 fa9a 	bl	800691c <xTaskCheckForTimeOut>
 80053e8:	4603      	mov	r3, r0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d124      	bne.n	8005438 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80053ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80053f0:	f000 fbc1 	bl	8005b76 <prvIsQueueFull>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d018      	beq.n	800542c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80053fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fc:	3310      	adds	r3, #16
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	4611      	mov	r1, r2
 8005402:	4618      	mov	r0, r3
 8005404:	f001 f922 	bl	800664c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005408:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800540a:	f000 fb4c 	bl	8005aa6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800540e:	f000 ff3b 	bl	8006288 <xTaskResumeAll>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	f47f af7c 	bne.w	8005312 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800541a:	4b0c      	ldr	r3, [pc, #48]	; (800544c <xQueueGenericSend+0x1f8>)
 800541c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005420:	601a      	str	r2, [r3, #0]
 8005422:	f3bf 8f4f 	dsb	sy
 8005426:	f3bf 8f6f 	isb	sy
 800542a:	e772      	b.n	8005312 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800542c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800542e:	f000 fb3a 	bl	8005aa6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005432:	f000 ff29 	bl	8006288 <xTaskResumeAll>
 8005436:	e76c      	b.n	8005312 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005438:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800543a:	f000 fb34 	bl	8005aa6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800543e:	f000 ff23 	bl	8006288 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005442:	2300      	movs	r3, #0
		}
	}
}
 8005444:	4618      	mov	r0, r3
 8005446:	3738      	adds	r7, #56	; 0x38
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	e000ed04 	.word	0xe000ed04

08005450 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b08e      	sub	sp, #56	; 0x38
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
 800545c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005464:	2b00      	cmp	r3, #0
 8005466:	d10a      	bne.n	800547e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800546c:	f383 8811 	msr	BASEPRI, r3
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	f3bf 8f4f 	dsb	sy
 8005478:	627b      	str	r3, [r7, #36]	; 0x24
}
 800547a:	bf00      	nop
 800547c:	e7fe      	b.n	800547c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d103      	bne.n	800548c <xQueueGenericSendFromISR+0x3c>
 8005484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005488:	2b00      	cmp	r3, #0
 800548a:	d101      	bne.n	8005490 <xQueueGenericSendFromISR+0x40>
 800548c:	2301      	movs	r3, #1
 800548e:	e000      	b.n	8005492 <xQueueGenericSendFromISR+0x42>
 8005490:	2300      	movs	r3, #0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10a      	bne.n	80054ac <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800549a:	f383 8811 	msr	BASEPRI, r3
 800549e:	f3bf 8f6f 	isb	sy
 80054a2:	f3bf 8f4f 	dsb	sy
 80054a6:	623b      	str	r3, [r7, #32]
}
 80054a8:	bf00      	nop
 80054aa:	e7fe      	b.n	80054aa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d103      	bne.n	80054ba <xQueueGenericSendFromISR+0x6a>
 80054b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d101      	bne.n	80054be <xQueueGenericSendFromISR+0x6e>
 80054ba:	2301      	movs	r3, #1
 80054bc:	e000      	b.n	80054c0 <xQueueGenericSendFromISR+0x70>
 80054be:	2300      	movs	r3, #0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d10a      	bne.n	80054da <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80054c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c8:	f383 8811 	msr	BASEPRI, r3
 80054cc:	f3bf 8f6f 	isb	sy
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	61fb      	str	r3, [r7, #28]
}
 80054d6:	bf00      	nop
 80054d8:	e7fe      	b.n	80054d8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054da:	f002 fa59 	bl	8007990 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80054de:	f3ef 8211 	mrs	r2, BASEPRI
 80054e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e6:	f383 8811 	msr	BASEPRI, r3
 80054ea:	f3bf 8f6f 	isb	sy
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	61ba      	str	r2, [r7, #24]
 80054f4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80054f6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005502:	429a      	cmp	r2, r3
 8005504:	d302      	bcc.n	800550c <xQueueGenericSendFromISR+0xbc>
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	2b02      	cmp	r3, #2
 800550a:	d12c      	bne.n	8005566 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800550c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800550e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	68b9      	ldr	r1, [r7, #8]
 800551a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800551c:	f000 fa33 	bl	8005986 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005520:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005528:	d112      	bne.n	8005550 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800552a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800552c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552e:	2b00      	cmp	r3, #0
 8005530:	d016      	beq.n	8005560 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005534:	3324      	adds	r3, #36	; 0x24
 8005536:	4618      	mov	r0, r3
 8005538:	f001 f914 	bl	8006764 <xTaskRemoveFromEventList>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00e      	beq.n	8005560 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00b      	beq.n	8005560 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	601a      	str	r2, [r3, #0]
 800554e:	e007      	b.n	8005560 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005550:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005554:	3301      	adds	r3, #1
 8005556:	b2db      	uxtb	r3, r3
 8005558:	b25a      	sxtb	r2, r3
 800555a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800555c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005560:	2301      	movs	r3, #1
 8005562:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005564:	e001      	b.n	800556a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005566:	2300      	movs	r3, #0
 8005568:	637b      	str	r3, [r7, #52]	; 0x34
 800556a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800556c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005574:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005578:	4618      	mov	r0, r3
 800557a:	3738      	adds	r7, #56	; 0x38
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b08c      	sub	sp, #48	; 0x30
 8005584:	af00      	add	r7, sp, #0
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	60b9      	str	r1, [r7, #8]
 800558a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800558c:	2300      	movs	r3, #0
 800558e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10a      	bne.n	80055b0 <xQueueReceive+0x30>
	__asm volatile
 800559a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800559e:	f383 8811 	msr	BASEPRI, r3
 80055a2:	f3bf 8f6f 	isb	sy
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	623b      	str	r3, [r7, #32]
}
 80055ac:	bf00      	nop
 80055ae:	e7fe      	b.n	80055ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d103      	bne.n	80055be <xQueueReceive+0x3e>
 80055b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <xQueueReceive+0x42>
 80055be:	2301      	movs	r3, #1
 80055c0:	e000      	b.n	80055c4 <xQueueReceive+0x44>
 80055c2:	2300      	movs	r3, #0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10a      	bne.n	80055de <xQueueReceive+0x5e>
	__asm volatile
 80055c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055cc:	f383 8811 	msr	BASEPRI, r3
 80055d0:	f3bf 8f6f 	isb	sy
 80055d4:	f3bf 8f4f 	dsb	sy
 80055d8:	61fb      	str	r3, [r7, #28]
}
 80055da:	bf00      	nop
 80055dc:	e7fe      	b.n	80055dc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055de:	f001 faf3 	bl	8006bc8 <xTaskGetSchedulerState>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d102      	bne.n	80055ee <xQueueReceive+0x6e>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <xQueueReceive+0x72>
 80055ee:	2301      	movs	r3, #1
 80055f0:	e000      	b.n	80055f4 <xQueueReceive+0x74>
 80055f2:	2300      	movs	r3, #0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10a      	bne.n	800560e <xQueueReceive+0x8e>
	__asm volatile
 80055f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fc:	f383 8811 	msr	BASEPRI, r3
 8005600:	f3bf 8f6f 	isb	sy
 8005604:	f3bf 8f4f 	dsb	sy
 8005608:	61bb      	str	r3, [r7, #24]
}
 800560a:	bf00      	nop
 800560c:	e7fe      	b.n	800560c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800560e:	f002 f8fd 	bl	800780c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005616:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561a:	2b00      	cmp	r3, #0
 800561c:	d01f      	beq.n	800565e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800561e:	68b9      	ldr	r1, [r7, #8]
 8005620:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005622:	f000 fa1a 	bl	8005a5a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005628:	1e5a      	subs	r2, r3, #1
 800562a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800562c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800562e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00f      	beq.n	8005656 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005638:	3310      	adds	r3, #16
 800563a:	4618      	mov	r0, r3
 800563c:	f001 f892 	bl	8006764 <xTaskRemoveFromEventList>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d007      	beq.n	8005656 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005646:	4b3d      	ldr	r3, [pc, #244]	; (800573c <xQueueReceive+0x1bc>)
 8005648:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005656:	f002 f909 	bl	800786c <vPortExitCritical>
				return pdPASS;
 800565a:	2301      	movs	r3, #1
 800565c:	e069      	b.n	8005732 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d103      	bne.n	800566c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005664:	f002 f902 	bl	800786c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005668:	2300      	movs	r3, #0
 800566a:	e062      	b.n	8005732 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800566c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566e:	2b00      	cmp	r3, #0
 8005670:	d106      	bne.n	8005680 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005672:	f107 0310 	add.w	r3, r7, #16
 8005676:	4618      	mov	r0, r3
 8005678:	f001 f93a 	bl	80068f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800567c:	2301      	movs	r3, #1
 800567e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005680:	f002 f8f4 	bl	800786c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005684:	f000 fdf2 	bl	800626c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005688:	f002 f8c0 	bl	800780c <vPortEnterCritical>
 800568c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005692:	b25b      	sxtb	r3, r3
 8005694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005698:	d103      	bne.n	80056a2 <xQueueReceive+0x122>
 800569a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80056a8:	b25b      	sxtb	r3, r3
 80056aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ae:	d103      	bne.n	80056b8 <xQueueReceive+0x138>
 80056b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80056b8:	f002 f8d8 	bl	800786c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056bc:	1d3a      	adds	r2, r7, #4
 80056be:	f107 0310 	add.w	r3, r7, #16
 80056c2:	4611      	mov	r1, r2
 80056c4:	4618      	mov	r0, r3
 80056c6:	f001 f929 	bl	800691c <xTaskCheckForTimeOut>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d123      	bne.n	8005718 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056d2:	f000 fa3a 	bl	8005b4a <prvIsQueueEmpty>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d017      	beq.n	800570c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80056dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056de:	3324      	adds	r3, #36	; 0x24
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	4611      	mov	r1, r2
 80056e4:	4618      	mov	r0, r3
 80056e6:	f000 ffb1 	bl	800664c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80056ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056ec:	f000 f9db 	bl	8005aa6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80056f0:	f000 fdca 	bl	8006288 <xTaskResumeAll>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d189      	bne.n	800560e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80056fa:	4b10      	ldr	r3, [pc, #64]	; (800573c <xQueueReceive+0x1bc>)
 80056fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005700:	601a      	str	r2, [r3, #0]
 8005702:	f3bf 8f4f 	dsb	sy
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	e780      	b.n	800560e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800570c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800570e:	f000 f9ca 	bl	8005aa6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005712:	f000 fdb9 	bl	8006288 <xTaskResumeAll>
 8005716:	e77a      	b.n	800560e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005718:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800571a:	f000 f9c4 	bl	8005aa6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800571e:	f000 fdb3 	bl	8006288 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005722:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005724:	f000 fa11 	bl	8005b4a <prvIsQueueEmpty>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	f43f af6f 	beq.w	800560e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005730:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005732:	4618      	mov	r0, r3
 8005734:	3730      	adds	r7, #48	; 0x30
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	e000ed04 	.word	0xe000ed04

08005740 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b08e      	sub	sp, #56	; 0x38
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800574a:	2300      	movs	r3, #0
 800574c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005752:	2300      	movs	r3, #0
 8005754:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005758:	2b00      	cmp	r3, #0
 800575a:	d10a      	bne.n	8005772 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800575c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005760:	f383 8811 	msr	BASEPRI, r3
 8005764:	f3bf 8f6f 	isb	sy
 8005768:	f3bf 8f4f 	dsb	sy
 800576c:	623b      	str	r3, [r7, #32]
}
 800576e:	bf00      	nop
 8005770:	e7fe      	b.n	8005770 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800577a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800577e:	f383 8811 	msr	BASEPRI, r3
 8005782:	f3bf 8f6f 	isb	sy
 8005786:	f3bf 8f4f 	dsb	sy
 800578a:	61fb      	str	r3, [r7, #28]
}
 800578c:	bf00      	nop
 800578e:	e7fe      	b.n	800578e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005790:	f001 fa1a 	bl	8006bc8 <xTaskGetSchedulerState>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d102      	bne.n	80057a0 <xQueueSemaphoreTake+0x60>
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d101      	bne.n	80057a4 <xQueueSemaphoreTake+0x64>
 80057a0:	2301      	movs	r3, #1
 80057a2:	e000      	b.n	80057a6 <xQueueSemaphoreTake+0x66>
 80057a4:	2300      	movs	r3, #0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10a      	bne.n	80057c0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80057aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ae:	f383 8811 	msr	BASEPRI, r3
 80057b2:	f3bf 8f6f 	isb	sy
 80057b6:	f3bf 8f4f 	dsb	sy
 80057ba:	61bb      	str	r3, [r7, #24]
}
 80057bc:	bf00      	nop
 80057be:	e7fe      	b.n	80057be <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80057c0:	f002 f824 	bl	800780c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80057c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80057ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d024      	beq.n	800581a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80057d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d2:	1e5a      	subs	r2, r3, #1
 80057d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d104      	bne.n	80057ea <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80057e0:	f001 fb8a 	bl	8006ef8 <pvTaskIncrementMutexHeldCount>
 80057e4:	4602      	mov	r2, r0
 80057e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057e8:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00f      	beq.n	8005812 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f4:	3310      	adds	r3, #16
 80057f6:	4618      	mov	r0, r3
 80057f8:	f000 ffb4 	bl	8006764 <xTaskRemoveFromEventList>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d007      	beq.n	8005812 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005802:	4b54      	ldr	r3, [pc, #336]	; (8005954 <xQueueSemaphoreTake+0x214>)
 8005804:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005808:	601a      	str	r2, [r3, #0]
 800580a:	f3bf 8f4f 	dsb	sy
 800580e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005812:	f002 f82b 	bl	800786c <vPortExitCritical>
				return pdPASS;
 8005816:	2301      	movs	r3, #1
 8005818:	e097      	b.n	800594a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d111      	bne.n	8005844 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00a      	beq.n	800583c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582a:	f383 8811 	msr	BASEPRI, r3
 800582e:	f3bf 8f6f 	isb	sy
 8005832:	f3bf 8f4f 	dsb	sy
 8005836:	617b      	str	r3, [r7, #20]
}
 8005838:	bf00      	nop
 800583a:	e7fe      	b.n	800583a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800583c:	f002 f816 	bl	800786c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005840:	2300      	movs	r3, #0
 8005842:	e082      	b.n	800594a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005846:	2b00      	cmp	r3, #0
 8005848:	d106      	bne.n	8005858 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800584a:	f107 030c 	add.w	r3, r7, #12
 800584e:	4618      	mov	r0, r3
 8005850:	f001 f84e 	bl	80068f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005854:	2301      	movs	r3, #1
 8005856:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005858:	f002 f808 	bl	800786c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800585c:	f000 fd06 	bl	800626c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005860:	f001 ffd4 	bl	800780c <vPortEnterCritical>
 8005864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005866:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800586a:	b25b      	sxtb	r3, r3
 800586c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005870:	d103      	bne.n	800587a <xQueueSemaphoreTake+0x13a>
 8005872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800587a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800587c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005880:	b25b      	sxtb	r3, r3
 8005882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005886:	d103      	bne.n	8005890 <xQueueSemaphoreTake+0x150>
 8005888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800588a:	2200      	movs	r2, #0
 800588c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005890:	f001 ffec 	bl	800786c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005894:	463a      	mov	r2, r7
 8005896:	f107 030c 	add.w	r3, r7, #12
 800589a:	4611      	mov	r1, r2
 800589c:	4618      	mov	r0, r3
 800589e:	f001 f83d 	bl	800691c <xTaskCheckForTimeOut>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d132      	bne.n	800590e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80058aa:	f000 f94e 	bl	8005b4a <prvIsQueueEmpty>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d026      	beq.n	8005902 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d109      	bne.n	80058d0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80058bc:	f001 ffa6 	bl	800780c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80058c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	4618      	mov	r0, r3
 80058c6:	f001 f99d 	bl	8006c04 <xTaskPriorityInherit>
 80058ca:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80058cc:	f001 ffce 	bl	800786c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d2:	3324      	adds	r3, #36	; 0x24
 80058d4:	683a      	ldr	r2, [r7, #0]
 80058d6:	4611      	mov	r1, r2
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 feb7 	bl	800664c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80058e0:	f000 f8e1 	bl	8005aa6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058e4:	f000 fcd0 	bl	8006288 <xTaskResumeAll>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f47f af68 	bne.w	80057c0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80058f0:	4b18      	ldr	r3, [pc, #96]	; (8005954 <xQueueSemaphoreTake+0x214>)
 80058f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	f3bf 8f6f 	isb	sy
 8005900:	e75e      	b.n	80057c0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005902:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005904:	f000 f8cf 	bl	8005aa6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005908:	f000 fcbe 	bl	8006288 <xTaskResumeAll>
 800590c:	e758      	b.n	80057c0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800590e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005910:	f000 f8c9 	bl	8005aa6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005914:	f000 fcb8 	bl	8006288 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005918:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800591a:	f000 f916 	bl	8005b4a <prvIsQueueEmpty>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	f43f af4d 	beq.w	80057c0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005928:	2b00      	cmp	r3, #0
 800592a:	d00d      	beq.n	8005948 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800592c:	f001 ff6e 	bl	800780c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005930:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005932:	f000 f811 	bl	8005958 <prvGetDisinheritPriorityAfterTimeout>
 8005936:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800593e:	4618      	mov	r0, r3
 8005940:	f001 fa3c 	bl	8006dbc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005944:	f001 ff92 	bl	800786c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005948:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800594a:	4618      	mov	r0, r3
 800594c:	3738      	adds	r7, #56	; 0x38
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	e000ed04 	.word	0xe000ed04

08005958 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005958:	b480      	push	{r7}
 800595a:	b085      	sub	sp, #20
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005964:	2b00      	cmp	r3, #0
 8005966:	d006      	beq.n	8005976 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8005972:	60fb      	str	r3, [r7, #12]
 8005974:	e001      	b.n	800597a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005976:	2300      	movs	r3, #0
 8005978:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800597a:	68fb      	ldr	r3, [r7, #12]
	}
 800597c:	4618      	mov	r0, r3
 800597e:	3714      	adds	r7, #20
 8005980:	46bd      	mov	sp, r7
 8005982:	bc80      	pop	{r7}
 8005984:	4770      	bx	lr

08005986 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b086      	sub	sp, #24
 800598a:	af00      	add	r7, sp, #0
 800598c:	60f8      	str	r0, [r7, #12]
 800598e:	60b9      	str	r1, [r7, #8]
 8005990:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005992:	2300      	movs	r3, #0
 8005994:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10d      	bne.n	80059c0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d14d      	bne.n	8005a48 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f001 f995 	bl	8006ce0 <xTaskPriorityDisinherit>
 80059b6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	605a      	str	r2, [r3, #4]
 80059be:	e043      	b.n	8005a48 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d119      	bne.n	80059fa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6898      	ldr	r0, [r3, #8]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ce:	461a      	mov	r2, r3
 80059d0:	68b9      	ldr	r1, [r7, #8]
 80059d2:	f002 fa1f 	bl	8007e14 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	689a      	ldr	r2, [r3, #8]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059de:	441a      	add	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	689a      	ldr	r2, [r3, #8]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d32b      	bcc.n	8005a48 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	609a      	str	r2, [r3, #8]
 80059f8:	e026      	b.n	8005a48 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	68d8      	ldr	r0, [r3, #12]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a02:	461a      	mov	r2, r3
 8005a04:	68b9      	ldr	r1, [r7, #8]
 8005a06:	f002 fa05 	bl	8007e14 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	68da      	ldr	r2, [r3, #12]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a12:	425b      	negs	r3, r3
 8005a14:	441a      	add	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d207      	bcs.n	8005a36 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	685a      	ldr	r2, [r3, #4]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2e:	425b      	negs	r3, r3
 8005a30:	441a      	add	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d105      	bne.n	8005a48 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d002      	beq.n	8005a48 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	3b01      	subs	r3, #1
 8005a46:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	1c5a      	adds	r2, r3, #1
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005a50:	697b      	ldr	r3, [r7, #20]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3718      	adds	r7, #24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b082      	sub	sp, #8
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
 8005a62:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d018      	beq.n	8005a9e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68da      	ldr	r2, [r3, #12]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a74:	441a      	add	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d303      	bcc.n	8005a8e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	68d9      	ldr	r1, [r3, #12]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a96:	461a      	mov	r2, r3
 8005a98:	6838      	ldr	r0, [r7, #0]
 8005a9a:	f002 f9bb 	bl	8007e14 <memcpy>
	}
}
 8005a9e:	bf00      	nop
 8005aa0:	3708      	adds	r7, #8
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b084      	sub	sp, #16
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005aae:	f001 fead 	bl	800780c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ab8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005aba:	e011      	b.n	8005ae0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d012      	beq.n	8005aea <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	3324      	adds	r3, #36	; 0x24
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f000 fe4b 	bl	8006764 <xTaskRemoveFromEventList>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d001      	beq.n	8005ad8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005ad4:	f000 ff84 	bl	80069e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005ad8:	7bfb      	ldrb	r3, [r7, #15]
 8005ada:	3b01      	subs	r3, #1
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ae0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	dce9      	bgt.n	8005abc <prvUnlockQueue+0x16>
 8005ae8:	e000      	b.n	8005aec <prvUnlockQueue+0x46>
					break;
 8005aea:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	22ff      	movs	r2, #255	; 0xff
 8005af0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005af4:	f001 feba 	bl	800786c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005af8:	f001 fe88 	bl	800780c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b02:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005b04:	e011      	b.n	8005b2a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d012      	beq.n	8005b34 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	3310      	adds	r3, #16
 8005b12:	4618      	mov	r0, r3
 8005b14:	f000 fe26 	bl	8006764 <xTaskRemoveFromEventList>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005b1e:	f000 ff5f 	bl	80069e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005b22:	7bbb      	ldrb	r3, [r7, #14]
 8005b24:	3b01      	subs	r3, #1
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005b2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	dce9      	bgt.n	8005b06 <prvUnlockQueue+0x60>
 8005b32:	e000      	b.n	8005b36 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005b34:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	22ff      	movs	r2, #255	; 0xff
 8005b3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005b3e:	f001 fe95 	bl	800786c <vPortExitCritical>
}
 8005b42:	bf00      	nop
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b084      	sub	sp, #16
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b52:	f001 fe5b 	bl	800780c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d102      	bne.n	8005b64 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	60fb      	str	r3, [r7, #12]
 8005b62:	e001      	b.n	8005b68 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005b64:	2300      	movs	r3, #0
 8005b66:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b68:	f001 fe80 	bl	800786c <vPortExitCritical>

	return xReturn;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b084      	sub	sp, #16
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b7e:	f001 fe45 	bl	800780c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d102      	bne.n	8005b94 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	60fb      	str	r3, [r7, #12]
 8005b92:	e001      	b.n	8005b98 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005b94:	2300      	movs	r3, #0
 8005b96:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b98:	f001 fe68 	bl	800786c <vPortExitCritical>

	return xReturn;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
	...

08005ba8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	60fb      	str	r3, [r7, #12]
 8005bb6:	e014      	b.n	8005be2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005bb8:	4a0e      	ldr	r2, [pc, #56]	; (8005bf4 <vQueueAddToRegistry+0x4c>)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d10b      	bne.n	8005bdc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005bc4:	490b      	ldr	r1, [pc, #44]	; (8005bf4 <vQueueAddToRegistry+0x4c>)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	683a      	ldr	r2, [r7, #0]
 8005bca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005bce:	4a09      	ldr	r2, [pc, #36]	; (8005bf4 <vQueueAddToRegistry+0x4c>)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	00db      	lsls	r3, r3, #3
 8005bd4:	4413      	add	r3, r2
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005bda:	e006      	b.n	8005bea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	3301      	adds	r3, #1
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2b07      	cmp	r3, #7
 8005be6:	d9e7      	bls.n	8005bb8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005be8:	bf00      	nop
 8005bea:	bf00      	nop
 8005bec:	3714      	adds	r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr
 8005bf4:	20000a58 	.word	0x20000a58

08005bf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b086      	sub	sp, #24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005c08:	f001 fe00 	bl	800780c <vPortEnterCritical>
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c12:	b25b      	sxtb	r3, r3
 8005c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c18:	d103      	bne.n	8005c22 <vQueueWaitForMessageRestricted+0x2a>
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c28:	b25b      	sxtb	r3, r3
 8005c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c2e:	d103      	bne.n	8005c38 <vQueueWaitForMessageRestricted+0x40>
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c38:	f001 fe18 	bl	800786c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d106      	bne.n	8005c52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	3324      	adds	r3, #36	; 0x24
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	68b9      	ldr	r1, [r7, #8]
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 fd5d 	bl	800670c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005c52:	6978      	ldr	r0, [r7, #20]
 8005c54:	f7ff ff27 	bl	8005aa6 <prvUnlockQueue>
	}
 8005c58:	bf00      	nop
 8005c5a:	3718      	adds	r7, #24
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b08e      	sub	sp, #56	; 0x38
 8005c64:	af04      	add	r7, sp, #16
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
 8005c6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d10a      	bne.n	8005c8a <xTaskCreateStatic+0x2a>
	__asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	623b      	str	r3, [r7, #32]
}
 8005c86:	bf00      	nop
 8005c88:	e7fe      	b.n	8005c88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d10a      	bne.n	8005ca6 <xTaskCreateStatic+0x46>
	__asm volatile
 8005c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c94:	f383 8811 	msr	BASEPRI, r3
 8005c98:	f3bf 8f6f 	isb	sy
 8005c9c:	f3bf 8f4f 	dsb	sy
 8005ca0:	61fb      	str	r3, [r7, #28]
}
 8005ca2:	bf00      	nop
 8005ca4:	e7fe      	b.n	8005ca4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ca6:	2364      	movs	r3, #100	; 0x64
 8005ca8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	2b64      	cmp	r3, #100	; 0x64
 8005cae:	d00a      	beq.n	8005cc6 <xTaskCreateStatic+0x66>
	__asm volatile
 8005cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb4:	f383 8811 	msr	BASEPRI, r3
 8005cb8:	f3bf 8f6f 	isb	sy
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	61bb      	str	r3, [r7, #24]
}
 8005cc2:	bf00      	nop
 8005cc4:	e7fe      	b.n	8005cc4 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d01e      	beq.n	8005d0a <xTaskCreateStatic+0xaa>
 8005ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d01b      	beq.n	8005d0a <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005cda:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	9303      	str	r3, [sp, #12]
 8005ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cea:	9302      	str	r3, [sp, #8]
 8005cec:	f107 0314 	add.w	r3, r7, #20
 8005cf0:	9301      	str	r3, [sp, #4]
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf4:	9300      	str	r3, [sp, #0]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	68b9      	ldr	r1, [r7, #8]
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 f850 	bl	8005da2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005d04:	f000 f8da 	bl	8005ebc <prvAddNewTaskToReadyList>
 8005d08:	e001      	b.n	8005d0e <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005d0e:	697b      	ldr	r3, [r7, #20]
	}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3728      	adds	r7, #40	; 0x28
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b08c      	sub	sp, #48	; 0x30
 8005d1c:	af04      	add	r7, sp, #16
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	603b      	str	r3, [r7, #0]
 8005d24:	4613      	mov	r3, r2
 8005d26:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d28:	88fb      	ldrh	r3, [r7, #6]
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f001 fe6d 	bl	8007a0c <pvPortMalloc>
 8005d32:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00e      	beq.n	8005d58 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005d3a:	2064      	movs	r0, #100	; 0x64
 8005d3c:	f001 fe66 	bl	8007a0c <pvPortMalloc>
 8005d40:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d003      	beq.n	8005d50 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	631a      	str	r2, [r3, #48]	; 0x30
 8005d4e:	e005      	b.n	8005d5c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005d50:	6978      	ldr	r0, [r7, #20]
 8005d52:	f001 ff1f 	bl	8007b94 <vPortFree>
 8005d56:	e001      	b.n	8005d5c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d017      	beq.n	8005d92 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005d6a:	88fa      	ldrh	r2, [r7, #6]
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	9303      	str	r3, [sp, #12]
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	9302      	str	r3, [sp, #8]
 8005d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d76:	9301      	str	r3, [sp, #4]
 8005d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	68b9      	ldr	r1, [r7, #8]
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 f80e 	bl	8005da2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d86:	69f8      	ldr	r0, [r7, #28]
 8005d88:	f000 f898 	bl	8005ebc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	61bb      	str	r3, [r7, #24]
 8005d90:	e002      	b.n	8005d98 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005d92:	f04f 33ff 	mov.w	r3, #4294967295
 8005d96:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005d98:	69bb      	ldr	r3, [r7, #24]
	}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3720      	adds	r7, #32
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b088      	sub	sp, #32
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	60f8      	str	r0, [r7, #12]
 8005daa:	60b9      	str	r1, [r7, #8]
 8005dac:	607a      	str	r2, [r7, #4]
 8005dae:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	461a      	mov	r2, r3
 8005dba:	21a5      	movs	r1, #165	; 0xa5
 8005dbc:	f001 fffe 	bl	8007dbc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4413      	add	r3, r2
 8005dd0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	f023 0307 	bic.w	r3, r3, #7
 8005dd8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	f003 0307 	and.w	r3, r3, #7
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d00a      	beq.n	8005dfa <prvInitialiseNewTask+0x58>
	__asm volatile
 8005de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de8:	f383 8811 	msr	BASEPRI, r3
 8005dec:	f3bf 8f6f 	isb	sy
 8005df0:	f3bf 8f4f 	dsb	sy
 8005df4:	617b      	str	r3, [r7, #20]
}
 8005df6:	bf00      	nop
 8005df8:	e7fe      	b.n	8005df8 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfc:	69ba      	ldr	r2, [r7, #24]
 8005dfe:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005e00:	2300      	movs	r3, #0
 8005e02:	61fb      	str	r3, [r7, #28]
 8005e04:	e012      	b.n	8005e2c <prvInitialiseNewTask+0x8a>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e06:	68ba      	ldr	r2, [r7, #8]
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	7819      	ldrb	r1, [r3, #0]
 8005e0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	4413      	add	r3, r2
 8005e14:	3334      	adds	r3, #52	; 0x34
 8005e16:	460a      	mov	r2, r1
 8005e18:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	4413      	add	r3, r2
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d006      	beq.n	8005e34 <prvInitialiseNewTask+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	61fb      	str	r3, [r7, #28]
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	2b0f      	cmp	r3, #15
 8005e30:	d9e9      	bls.n	8005e06 <prvInitialiseNewTask+0x64>
 8005e32:	e000      	b.n	8005e36 <prvInitialiseNewTask+0x94>
		{
			break;
 8005e34:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e40:	2b37      	cmp	r3, #55	; 0x37
 8005e42:	d901      	bls.n	8005e48 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005e44:	2337      	movs	r3, #55	; 0x37
 8005e46:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e4c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e52:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8005e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e56:	2200      	movs	r2, #0
 8005e58:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e5c:	3304      	adds	r3, #4
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7fe ff6f 	bl	8004d42 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e66:	3318      	adds	r3, #24
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fe ff6a 	bl	8004d42 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e72:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e76:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e7c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e82:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8005e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e86:	2200      	movs	r2, #0
 8005e88:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	68f9      	ldr	r1, [r7, #12]
 8005e9c:	69b8      	ldr	r0, [r7, #24]
 8005e9e:	f001 fbc5 	bl	800762c <pxPortInitialiseStack>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ea6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d002      	beq.n	8005eb4 <prvInitialiseNewTask+0x112>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eb2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005eb4:	bf00      	nop
 8005eb6:	3720      	adds	r7, #32
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ec4:	f001 fca2 	bl	800780c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ec8:	4b2d      	ldr	r3, [pc, #180]	; (8005f80 <prvAddNewTaskToReadyList+0xc4>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	3301      	adds	r3, #1
 8005ece:	4a2c      	ldr	r2, [pc, #176]	; (8005f80 <prvAddNewTaskToReadyList+0xc4>)
 8005ed0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ed2:	4b2c      	ldr	r3, [pc, #176]	; (8005f84 <prvAddNewTaskToReadyList+0xc8>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d109      	bne.n	8005eee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005eda:	4a2a      	ldr	r2, [pc, #168]	; (8005f84 <prvAddNewTaskToReadyList+0xc8>)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ee0:	4b27      	ldr	r3, [pc, #156]	; (8005f80 <prvAddNewTaskToReadyList+0xc4>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d110      	bne.n	8005f0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ee8:	f000 fd9e 	bl	8006a28 <prvInitialiseTaskLists>
 8005eec:	e00d      	b.n	8005f0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005eee:	4b26      	ldr	r3, [pc, #152]	; (8005f88 <prvAddNewTaskToReadyList+0xcc>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d109      	bne.n	8005f0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005ef6:	4b23      	ldr	r3, [pc, #140]	; (8005f84 <prvAddNewTaskToReadyList+0xc8>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d802      	bhi.n	8005f0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005f04:	4a1f      	ldr	r2, [pc, #124]	; (8005f84 <prvAddNewTaskToReadyList+0xc8>)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005f0a:	4b20      	ldr	r3, [pc, #128]	; (8005f8c <prvAddNewTaskToReadyList+0xd0>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	3301      	adds	r3, #1
 8005f10:	4a1e      	ldr	r2, [pc, #120]	; (8005f8c <prvAddNewTaskToReadyList+0xd0>)
 8005f12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005f14:	4b1d      	ldr	r3, [pc, #116]	; (8005f8c <prvAddNewTaskToReadyList+0xd0>)
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f20:	4b1b      	ldr	r3, [pc, #108]	; (8005f90 <prvAddNewTaskToReadyList+0xd4>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d903      	bls.n	8005f30 <prvAddNewTaskToReadyList+0x74>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2c:	4a18      	ldr	r2, [pc, #96]	; (8005f90 <prvAddNewTaskToReadyList+0xd4>)
 8005f2e:	6013      	str	r3, [r2, #0]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f34:	4613      	mov	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	4413      	add	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4a15      	ldr	r2, [pc, #84]	; (8005f94 <prvAddNewTaskToReadyList+0xd8>)
 8005f3e:	441a      	add	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	3304      	adds	r3, #4
 8005f44:	4619      	mov	r1, r3
 8005f46:	4610      	mov	r0, r2
 8005f48:	f7fe ff07 	bl	8004d5a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005f4c:	f001 fc8e 	bl	800786c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005f50:	4b0d      	ldr	r3, [pc, #52]	; (8005f88 <prvAddNewTaskToReadyList+0xcc>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00e      	beq.n	8005f76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005f58:	4b0a      	ldr	r3, [pc, #40]	; (8005f84 <prvAddNewTaskToReadyList+0xc8>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d207      	bcs.n	8005f76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005f66:	4b0c      	ldr	r3, [pc, #48]	; (8005f98 <prvAddNewTaskToReadyList+0xdc>)
 8005f68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f6c:	601a      	str	r2, [r3, #0]
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f76:	bf00      	nop
 8005f78:	3708      	adds	r7, #8
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	20000f6c 	.word	0x20000f6c
 8005f84:	20000a98 	.word	0x20000a98
 8005f88:	20000f78 	.word	0x20000f78
 8005f8c:	20000f88 	.word	0x20000f88
 8005f90:	20000f74 	.word	0x20000f74
 8005f94:	20000a9c 	.word	0x20000a9c
 8005f98:	e000ed04 	.word	0xe000ed04

08005f9c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005fa4:	f001 fc32 	bl	800780c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d102      	bne.n	8005fb4 <vTaskDelete+0x18>
 8005fae:	4b2c      	ldr	r3, [pc, #176]	; (8006060 <vTaskDelete+0xc4>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	e000      	b.n	8005fb6 <vTaskDelete+0x1a>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	3304      	adds	r3, #4
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f7fe ff27 	bl	8004e10 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d004      	beq.n	8005fd4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	3318      	adds	r3, #24
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f7fe ff1e 	bl	8004e10 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8005fd4:	4b23      	ldr	r3, [pc, #140]	; (8006064 <vTaskDelete+0xc8>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	4a22      	ldr	r2, [pc, #136]	; (8006064 <vTaskDelete+0xc8>)
 8005fdc:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8005fde:	4b20      	ldr	r3, [pc, #128]	; (8006060 <vTaskDelete+0xc4>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d10b      	bne.n	8006000 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	3304      	adds	r3, #4
 8005fec:	4619      	mov	r1, r3
 8005fee:	481e      	ldr	r0, [pc, #120]	; (8006068 <vTaskDelete+0xcc>)
 8005ff0:	f7fe feb3 	bl	8004d5a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8005ff4:	4b1d      	ldr	r3, [pc, #116]	; (800606c <vTaskDelete+0xd0>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	4a1c      	ldr	r2, [pc, #112]	; (800606c <vTaskDelete+0xd0>)
 8005ffc:	6013      	str	r3, [r2, #0]
 8005ffe:	e009      	b.n	8006014 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8006000:	4b1b      	ldr	r3, [pc, #108]	; (8006070 <vTaskDelete+0xd4>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	3b01      	subs	r3, #1
 8006006:	4a1a      	ldr	r2, [pc, #104]	; (8006070 <vTaskDelete+0xd4>)
 8006008:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800600a:	68f8      	ldr	r0, [r7, #12]
 800600c:	f000 fd7a 	bl	8006b04 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8006010:	f000 fda8 	bl	8006b64 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8006014:	f001 fc2a 	bl	800786c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8006018:	4b16      	ldr	r3, [pc, #88]	; (8006074 <vTaskDelete+0xd8>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d01b      	beq.n	8006058 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8006020:	4b0f      	ldr	r3, [pc, #60]	; (8006060 <vTaskDelete+0xc4>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	429a      	cmp	r2, r3
 8006028:	d116      	bne.n	8006058 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800602a:	4b13      	ldr	r3, [pc, #76]	; (8006078 <vTaskDelete+0xdc>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00a      	beq.n	8006048 <vTaskDelete+0xac>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	60bb      	str	r3, [r7, #8]
}
 8006044:	bf00      	nop
 8006046:	e7fe      	b.n	8006046 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8006048:	4b0c      	ldr	r3, [pc, #48]	; (800607c <vTaskDelete+0xe0>)
 800604a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800604e:	601a      	str	r2, [r3, #0]
 8006050:	f3bf 8f4f 	dsb	sy
 8006054:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006058:	bf00      	nop
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	20000a98 	.word	0x20000a98
 8006064:	20000f88 	.word	0x20000f88
 8006068:	20000f40 	.word	0x20000f40
 800606c:	20000f54 	.word	0x20000f54
 8006070:	20000f6c 	.word	0x20000f6c
 8006074:	20000f78 	.word	0x20000f78
 8006078:	20000f94 	.word	0x20000f94
 800607c:	e000ed04 	.word	0xe000ed04

08006080 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006088:	2300      	movs	r3, #0
 800608a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d017      	beq.n	80060c2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006092:	4b13      	ldr	r3, [pc, #76]	; (80060e0 <vTaskDelay+0x60>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00a      	beq.n	80060b0 <vTaskDelay+0x30>
	__asm volatile
 800609a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800609e:	f383 8811 	msr	BASEPRI, r3
 80060a2:	f3bf 8f6f 	isb	sy
 80060a6:	f3bf 8f4f 	dsb	sy
 80060aa:	60bb      	str	r3, [r7, #8]
}
 80060ac:	bf00      	nop
 80060ae:	e7fe      	b.n	80060ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80060b0:	f000 f8dc 	bl	800626c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80060b4:	2100      	movs	r1, #0
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 ff32 	bl	8006f20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80060bc:	f000 f8e4 	bl	8006288 <xTaskResumeAll>
 80060c0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d107      	bne.n	80060d8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80060c8:	4b06      	ldr	r3, [pc, #24]	; (80060e4 <vTaskDelay+0x64>)
 80060ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060ce:	601a      	str	r2, [r3, #0]
 80060d0:	f3bf 8f4f 	dsb	sy
 80060d4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80060d8:	bf00      	nop
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	20000f94 	.word	0x20000f94
 80060e4:	e000ed04 	.word	0xe000ed04

080060e8 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t *pxStateList;
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	613b      	str	r3, [r7, #16]

		configASSERT( pxTCB );
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d10a      	bne.n	8006110 <eTaskGetState+0x28>
	__asm volatile
 80060fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060fe:	f383 8811 	msr	BASEPRI, r3
 8006102:	f3bf 8f6f 	isb	sy
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	60bb      	str	r3, [r7, #8]
}
 800610c:	bf00      	nop
 800610e:	e7fe      	b.n	800610e <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8006110:	4b1d      	ldr	r3, [pc, #116]	; (8006188 <eTaskGetState+0xa0>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	693a      	ldr	r2, [r7, #16]
 8006116:	429a      	cmp	r2, r3
 8006118:	d102      	bne.n	8006120 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800611a:	2300      	movs	r3, #0
 800611c:	75fb      	strb	r3, [r7, #23]
 800611e:	e02d      	b.n	800617c <eTaskGetState+0x94>
		}
		else
		{
			taskENTER_CRITICAL();
 8006120:	f001 fb74 	bl	800780c <vPortEnterCritical>
			{
				pxStateList = ( List_t * ) listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	695b      	ldr	r3, [r3, #20]
 8006128:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800612a:	f001 fb9f 	bl	800786c <vPortExitCritical>

			if( ( pxStateList == pxDelayedTaskList ) || ( pxStateList == pxOverflowDelayedTaskList ) )
 800612e:	4b17      	ldr	r3, [pc, #92]	; (800618c <eTaskGetState+0xa4>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	429a      	cmp	r2, r3
 8006136:	d004      	beq.n	8006142 <eTaskGetState+0x5a>
 8006138:	4b15      	ldr	r3, [pc, #84]	; (8006190 <eTaskGetState+0xa8>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	429a      	cmp	r2, r3
 8006140:	d102      	bne.n	8006148 <eTaskGetState+0x60>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8006142:	2302      	movs	r3, #2
 8006144:	75fb      	strb	r3, [r7, #23]
 8006146:	e019      	b.n	800617c <eTaskGetState+0x94>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	4a12      	ldr	r2, [pc, #72]	; (8006194 <eTaskGetState+0xac>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d109      	bne.n	8006164 <eTaskGetState+0x7c>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it block
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006154:	2b00      	cmp	r3, #0
 8006156:	d102      	bne.n	800615e <eTaskGetState+0x76>
					{
						eReturn = eSuspended;
 8006158:	2303      	movs	r3, #3
 800615a:	75fb      	strb	r3, [r7, #23]
 800615c:	e00e      	b.n	800617c <eTaskGetState+0x94>
					}
					else
					{
						eReturn = eBlocked;
 800615e:	2302      	movs	r3, #2
 8006160:	75fb      	strb	r3, [r7, #23]
 8006162:	e00b      	b.n	800617c <eTaskGetState+0x94>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	4a0c      	ldr	r2, [pc, #48]	; (8006198 <eTaskGetState+0xb0>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d002      	beq.n	8006172 <eTaskGetState+0x8a>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d102      	bne.n	8006178 <eTaskGetState+0x90>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8006172:	2304      	movs	r3, #4
 8006174:	75fb      	strb	r3, [r7, #23]
 8006176:	e001      	b.n	800617c <eTaskGetState+0x94>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8006178:	2301      	movs	r3, #1
 800617a:	75fb      	strb	r3, [r7, #23]
			}
		}

		return eReturn;
 800617c:	7dfb      	ldrb	r3, [r7, #23]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800617e:	4618      	mov	r0, r3
 8006180:	3718      	adds	r7, #24
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	20000a98 	.word	0x20000a98
 800618c:	20000f24 	.word	0x20000f24
 8006190:	20000f28 	.word	0x20000f28
 8006194:	20000f58 	.word	0x20000f58
 8006198:	20000f40 	.word	0x20000f40

0800619c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b08a      	sub	sp, #40	; 0x28
 80061a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80061a6:	2300      	movs	r3, #0
 80061a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061aa:	463a      	mov	r2, r7
 80061ac:	1d39      	adds	r1, r7, #4
 80061ae:	f107 0308 	add.w	r3, r7, #8
 80061b2:	4618      	mov	r0, r3
 80061b4:	f7fe fb86 	bl	80048c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061b8:	6839      	ldr	r1, [r7, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	9202      	str	r2, [sp, #8]
 80061c0:	9301      	str	r3, [sp, #4]
 80061c2:	2300      	movs	r3, #0
 80061c4:	9300      	str	r3, [sp, #0]
 80061c6:	2300      	movs	r3, #0
 80061c8:	460a      	mov	r2, r1
 80061ca:	4922      	ldr	r1, [pc, #136]	; (8006254 <vTaskStartScheduler+0xb8>)
 80061cc:	4822      	ldr	r0, [pc, #136]	; (8006258 <vTaskStartScheduler+0xbc>)
 80061ce:	f7ff fd47 	bl	8005c60 <xTaskCreateStatic>
 80061d2:	4603      	mov	r3, r0
 80061d4:	4a21      	ldr	r2, [pc, #132]	; (800625c <vTaskStartScheduler+0xc0>)
 80061d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80061d8:	4b20      	ldr	r3, [pc, #128]	; (800625c <vTaskStartScheduler+0xc0>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d002      	beq.n	80061e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80061e0:	2301      	movs	r3, #1
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	e001      	b.n	80061ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80061e6:	2300      	movs	r3, #0
 80061e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d102      	bne.n	80061f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80061f0:	f000 feea 	bl	8006fc8 <xTimerCreateTimerTask>
 80061f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d118      	bne.n	800622e <vTaskStartScheduler+0x92>
	__asm volatile
 80061fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006200:	f383 8811 	msr	BASEPRI, r3
 8006204:	f3bf 8f6f 	isb	sy
 8006208:	f3bf 8f4f 	dsb	sy
 800620c:	613b      	str	r3, [r7, #16]
}
 800620e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006210:	4b13      	ldr	r3, [pc, #76]	; (8006260 <vTaskStartScheduler+0xc4>)
 8006212:	f04f 32ff 	mov.w	r2, #4294967295
 8006216:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006218:	4b12      	ldr	r3, [pc, #72]	; (8006264 <vTaskStartScheduler+0xc8>)
 800621a:	2201      	movs	r2, #1
 800621c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800621e:	4b12      	ldr	r3, [pc, #72]	; (8006268 <vTaskStartScheduler+0xcc>)
 8006220:	2200      	movs	r2, #0
 8006222:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8006224:	f7f9 ff94 	bl	8000150 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006228:	f001 fa7e 	bl	8007728 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800622c:	e00e      	b.n	800624c <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006234:	d10a      	bne.n	800624c <vTaskStartScheduler+0xb0>
	__asm volatile
 8006236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623a:	f383 8811 	msr	BASEPRI, r3
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	60fb      	str	r3, [r7, #12]
}
 8006248:	bf00      	nop
 800624a:	e7fe      	b.n	800624a <vTaskStartScheduler+0xae>
}
 800624c:	bf00      	nop
 800624e:	3718      	adds	r7, #24
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}
 8006254:	08007e94 	.word	0x08007e94
 8006258:	080069f9 	.word	0x080069f9
 800625c:	20000f90 	.word	0x20000f90
 8006260:	20000f8c 	.word	0x20000f8c
 8006264:	20000f78 	.word	0x20000f78
 8006268:	20000f70 	.word	0x20000f70

0800626c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800626c:	b480      	push	{r7}
 800626e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006270:	4b04      	ldr	r3, [pc, #16]	; (8006284 <vTaskSuspendAll+0x18>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	3301      	adds	r3, #1
 8006276:	4a03      	ldr	r2, [pc, #12]	; (8006284 <vTaskSuspendAll+0x18>)
 8006278:	6013      	str	r3, [r2, #0]
}
 800627a:	bf00      	nop
 800627c:	46bd      	mov	sp, r7
 800627e:	bc80      	pop	{r7}
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	20000f94 	.word	0x20000f94

08006288 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800628e:	2300      	movs	r3, #0
 8006290:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006292:	2300      	movs	r3, #0
 8006294:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006296:	4b42      	ldr	r3, [pc, #264]	; (80063a0 <xTaskResumeAll+0x118>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d10a      	bne.n	80062b4 <xTaskResumeAll+0x2c>
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	603b      	str	r3, [r7, #0]
}
 80062b0:	bf00      	nop
 80062b2:	e7fe      	b.n	80062b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062b4:	f001 faaa 	bl	800780c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062b8:	4b39      	ldr	r3, [pc, #228]	; (80063a0 <xTaskResumeAll+0x118>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	3b01      	subs	r3, #1
 80062be:	4a38      	ldr	r2, [pc, #224]	; (80063a0 <xTaskResumeAll+0x118>)
 80062c0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062c2:	4b37      	ldr	r3, [pc, #220]	; (80063a0 <xTaskResumeAll+0x118>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d162      	bne.n	8006390 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062ca:	4b36      	ldr	r3, [pc, #216]	; (80063a4 <xTaskResumeAll+0x11c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d05e      	beq.n	8006390 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062d2:	e02f      	b.n	8006334 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80062d4:	4b34      	ldr	r3, [pc, #208]	; (80063a8 <xTaskResumeAll+0x120>)
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	3318      	adds	r3, #24
 80062e0:	4618      	mov	r0, r3
 80062e2:	f7fe fd95 	bl	8004e10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	3304      	adds	r3, #4
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7fe fd90 	bl	8004e10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062f4:	4b2d      	ldr	r3, [pc, #180]	; (80063ac <xTaskResumeAll+0x124>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d903      	bls.n	8006304 <xTaskResumeAll+0x7c>
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006300:	4a2a      	ldr	r2, [pc, #168]	; (80063ac <xTaskResumeAll+0x124>)
 8006302:	6013      	str	r3, [r2, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006308:	4613      	mov	r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4a27      	ldr	r2, [pc, #156]	; (80063b0 <xTaskResumeAll+0x128>)
 8006312:	441a      	add	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	3304      	adds	r3, #4
 8006318:	4619      	mov	r1, r3
 800631a:	4610      	mov	r0, r2
 800631c:	f7fe fd1d 	bl	8004d5a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006324:	4b23      	ldr	r3, [pc, #140]	; (80063b4 <xTaskResumeAll+0x12c>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800632a:	429a      	cmp	r2, r3
 800632c:	d302      	bcc.n	8006334 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800632e:	4b22      	ldr	r3, [pc, #136]	; (80063b8 <xTaskResumeAll+0x130>)
 8006330:	2201      	movs	r2, #1
 8006332:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006334:	4b1c      	ldr	r3, [pc, #112]	; (80063a8 <xTaskResumeAll+0x120>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1cb      	bne.n	80062d4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006342:	f000 fc0f 	bl	8006b64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006346:	4b1d      	ldr	r3, [pc, #116]	; (80063bc <xTaskResumeAll+0x134>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d010      	beq.n	8006374 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006352:	f000 f845 	bl	80063e0 <xTaskIncrementTick>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d002      	beq.n	8006362 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800635c:	4b16      	ldr	r3, [pc, #88]	; (80063b8 <xTaskResumeAll+0x130>)
 800635e:	2201      	movs	r2, #1
 8006360:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	3b01      	subs	r3, #1
 8006366:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1f1      	bne.n	8006352 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800636e:	4b13      	ldr	r3, [pc, #76]	; (80063bc <xTaskResumeAll+0x134>)
 8006370:	2200      	movs	r2, #0
 8006372:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006374:	4b10      	ldr	r3, [pc, #64]	; (80063b8 <xTaskResumeAll+0x130>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d009      	beq.n	8006390 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800637c:	2301      	movs	r3, #1
 800637e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006380:	4b0f      	ldr	r3, [pc, #60]	; (80063c0 <xTaskResumeAll+0x138>)
 8006382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006386:	601a      	str	r2, [r3, #0]
 8006388:	f3bf 8f4f 	dsb	sy
 800638c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006390:	f001 fa6c 	bl	800786c <vPortExitCritical>

	return xAlreadyYielded;
 8006394:	68bb      	ldr	r3, [r7, #8]
}
 8006396:	4618      	mov	r0, r3
 8006398:	3710      	adds	r7, #16
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	20000f94 	.word	0x20000f94
 80063a4:	20000f6c 	.word	0x20000f6c
 80063a8:	20000f2c 	.word	0x20000f2c
 80063ac:	20000f74 	.word	0x20000f74
 80063b0:	20000a9c 	.word	0x20000a9c
 80063b4:	20000a98 	.word	0x20000a98
 80063b8:	20000f80 	.word	0x20000f80
 80063bc:	20000f7c 	.word	0x20000f7c
 80063c0:	e000ed04 	.word	0xe000ed04

080063c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80063ca:	4b04      	ldr	r3, [pc, #16]	; (80063dc <xTaskGetTickCount+0x18>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80063d0:	687b      	ldr	r3, [r7, #4]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	370c      	adds	r7, #12
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bc80      	pop	{r7}
 80063da:	4770      	bx	lr
 80063dc:	20000f70 	.word	0x20000f70

080063e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80063e6:	2300      	movs	r3, #0
 80063e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063ea:	4b51      	ldr	r3, [pc, #324]	; (8006530 <xTaskIncrementTick+0x150>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f040 808e 	bne.w	8006510 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80063f4:	4b4f      	ldr	r3, [pc, #316]	; (8006534 <xTaskIncrementTick+0x154>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	3301      	adds	r3, #1
 80063fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80063fc:	4a4d      	ldr	r2, [pc, #308]	; (8006534 <xTaskIncrementTick+0x154>)
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d120      	bne.n	800644a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006408:	4b4b      	ldr	r3, [pc, #300]	; (8006538 <xTaskIncrementTick+0x158>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00a      	beq.n	8006428 <xTaskIncrementTick+0x48>
	__asm volatile
 8006412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006416:	f383 8811 	msr	BASEPRI, r3
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	f3bf 8f4f 	dsb	sy
 8006422:	603b      	str	r3, [r7, #0]
}
 8006424:	bf00      	nop
 8006426:	e7fe      	b.n	8006426 <xTaskIncrementTick+0x46>
 8006428:	4b43      	ldr	r3, [pc, #268]	; (8006538 <xTaskIncrementTick+0x158>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	60fb      	str	r3, [r7, #12]
 800642e:	4b43      	ldr	r3, [pc, #268]	; (800653c <xTaskIncrementTick+0x15c>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a41      	ldr	r2, [pc, #260]	; (8006538 <xTaskIncrementTick+0x158>)
 8006434:	6013      	str	r3, [r2, #0]
 8006436:	4a41      	ldr	r2, [pc, #260]	; (800653c <xTaskIncrementTick+0x15c>)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6013      	str	r3, [r2, #0]
 800643c:	4b40      	ldr	r3, [pc, #256]	; (8006540 <xTaskIncrementTick+0x160>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	3301      	adds	r3, #1
 8006442:	4a3f      	ldr	r2, [pc, #252]	; (8006540 <xTaskIncrementTick+0x160>)
 8006444:	6013      	str	r3, [r2, #0]
 8006446:	f000 fb8d 	bl	8006b64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800644a:	4b3e      	ldr	r3, [pc, #248]	; (8006544 <xTaskIncrementTick+0x164>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	693a      	ldr	r2, [r7, #16]
 8006450:	429a      	cmp	r2, r3
 8006452:	d34e      	bcc.n	80064f2 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006454:	4b38      	ldr	r3, [pc, #224]	; (8006538 <xTaskIncrementTick+0x158>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <xTaskIncrementTick+0x82>
 800645e:	2301      	movs	r3, #1
 8006460:	e000      	b.n	8006464 <xTaskIncrementTick+0x84>
 8006462:	2300      	movs	r3, #0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d004      	beq.n	8006472 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006468:	4b36      	ldr	r3, [pc, #216]	; (8006544 <xTaskIncrementTick+0x164>)
 800646a:	f04f 32ff 	mov.w	r2, #4294967295
 800646e:	601a      	str	r2, [r3, #0]
					break;
 8006470:	e03f      	b.n	80064f2 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006472:	4b31      	ldr	r3, [pc, #196]	; (8006538 <xTaskIncrementTick+0x158>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006482:	693a      	ldr	r2, [r7, #16]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	429a      	cmp	r2, r3
 8006488:	d203      	bcs.n	8006492 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800648a:	4a2e      	ldr	r2, [pc, #184]	; (8006544 <xTaskIncrementTick+0x164>)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6013      	str	r3, [r2, #0]
						break;
 8006490:	e02f      	b.n	80064f2 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	3304      	adds	r3, #4
 8006496:	4618      	mov	r0, r3
 8006498:	f7fe fcba 	bl	8004e10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d004      	beq.n	80064ae <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	3318      	adds	r3, #24
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fe fcb1 	bl	8004e10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064b2:	4b25      	ldr	r3, [pc, #148]	; (8006548 <xTaskIncrementTick+0x168>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d903      	bls.n	80064c2 <xTaskIncrementTick+0xe2>
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064be:	4a22      	ldr	r2, [pc, #136]	; (8006548 <xTaskIncrementTick+0x168>)
 80064c0:	6013      	str	r3, [r2, #0]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064c6:	4613      	mov	r3, r2
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	4413      	add	r3, r2
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4a1f      	ldr	r2, [pc, #124]	; (800654c <xTaskIncrementTick+0x16c>)
 80064d0:	441a      	add	r2, r3
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	3304      	adds	r3, #4
 80064d6:	4619      	mov	r1, r3
 80064d8:	4610      	mov	r0, r2
 80064da:	f7fe fc3e 	bl	8004d5a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e2:	4b1b      	ldr	r3, [pc, #108]	; (8006550 <xTaskIncrementTick+0x170>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d3b3      	bcc.n	8006454 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80064ec:	2301      	movs	r3, #1
 80064ee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064f0:	e7b0      	b.n	8006454 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80064f2:	4b17      	ldr	r3, [pc, #92]	; (8006550 <xTaskIncrementTick+0x170>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064f8:	4914      	ldr	r1, [pc, #80]	; (800654c <xTaskIncrementTick+0x16c>)
 80064fa:	4613      	mov	r3, r2
 80064fc:	009b      	lsls	r3, r3, #2
 80064fe:	4413      	add	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	440b      	add	r3, r1
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d907      	bls.n	800651a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800650a:	2301      	movs	r3, #1
 800650c:	617b      	str	r3, [r7, #20]
 800650e:	e004      	b.n	800651a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006510:	4b10      	ldr	r3, [pc, #64]	; (8006554 <xTaskIncrementTick+0x174>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	3301      	adds	r3, #1
 8006516:	4a0f      	ldr	r2, [pc, #60]	; (8006554 <xTaskIncrementTick+0x174>)
 8006518:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800651a:	4b0f      	ldr	r3, [pc, #60]	; (8006558 <xTaskIncrementTick+0x178>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d001      	beq.n	8006526 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8006522:	2301      	movs	r3, #1
 8006524:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006526:	697b      	ldr	r3, [r7, #20]
}
 8006528:	4618      	mov	r0, r3
 800652a:	3718      	adds	r7, #24
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	20000f94 	.word	0x20000f94
 8006534:	20000f70 	.word	0x20000f70
 8006538:	20000f24 	.word	0x20000f24
 800653c:	20000f28 	.word	0x20000f28
 8006540:	20000f84 	.word	0x20000f84
 8006544:	20000f8c 	.word	0x20000f8c
 8006548:	20000f74 	.word	0x20000f74
 800654c:	20000a9c 	.word	0x20000a9c
 8006550:	20000a98 	.word	0x20000a98
 8006554:	20000f7c 	.word	0x20000f7c
 8006558:	20000f80 	.word	0x20000f80

0800655c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006562:	4b33      	ldr	r3, [pc, #204]	; (8006630 <vTaskSwitchContext+0xd4>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d003      	beq.n	8006572 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800656a:	4b32      	ldr	r3, [pc, #200]	; (8006634 <vTaskSwitchContext+0xd8>)
 800656c:	2201      	movs	r2, #1
 800656e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006570:	e05a      	b.n	8006628 <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 8006572:	4b30      	ldr	r3, [pc, #192]	; (8006634 <vTaskSwitchContext+0xd8>)
 8006574:	2200      	movs	r2, #0
 8006576:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8006578:	f7f9 fdf0 	bl	800015c <getRunTimeCounterValue>
 800657c:	4603      	mov	r3, r0
 800657e:	4a2e      	ldr	r2, [pc, #184]	; (8006638 <vTaskSwitchContext+0xdc>)
 8006580:	6013      	str	r3, [r2, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8006582:	4b2d      	ldr	r3, [pc, #180]	; (8006638 <vTaskSwitchContext+0xdc>)
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	4b2d      	ldr	r3, [pc, #180]	; (800663c <vTaskSwitchContext+0xe0>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	429a      	cmp	r2, r3
 800658c:	d909      	bls.n	80065a2 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800658e:	4b2c      	ldr	r3, [pc, #176]	; (8006640 <vTaskSwitchContext+0xe4>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8006594:	4a28      	ldr	r2, [pc, #160]	; (8006638 <vTaskSwitchContext+0xdc>)
 8006596:	6810      	ldr	r0, [r2, #0]
 8006598:	4a28      	ldr	r2, [pc, #160]	; (800663c <vTaskSwitchContext+0xe0>)
 800659a:	6812      	ldr	r2, [r2, #0]
 800659c:	1a82      	subs	r2, r0, r2
 800659e:	440a      	add	r2, r1
 80065a0:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 80065a2:	4b25      	ldr	r3, [pc, #148]	; (8006638 <vTaskSwitchContext+0xdc>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a25      	ldr	r2, [pc, #148]	; (800663c <vTaskSwitchContext+0xe0>)
 80065a8:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80065aa:	4b26      	ldr	r3, [pc, #152]	; (8006644 <vTaskSwitchContext+0xe8>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	60fb      	str	r3, [r7, #12]
 80065b0:	e010      	b.n	80065d4 <vTaskSwitchContext+0x78>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d10a      	bne.n	80065ce <vTaskSwitchContext+0x72>
	__asm volatile
 80065b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065bc:	f383 8811 	msr	BASEPRI, r3
 80065c0:	f3bf 8f6f 	isb	sy
 80065c4:	f3bf 8f4f 	dsb	sy
 80065c8:	607b      	str	r3, [r7, #4]
}
 80065ca:	bf00      	nop
 80065cc:	e7fe      	b.n	80065cc <vTaskSwitchContext+0x70>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	3b01      	subs	r3, #1
 80065d2:	60fb      	str	r3, [r7, #12]
 80065d4:	491c      	ldr	r1, [pc, #112]	; (8006648 <vTaskSwitchContext+0xec>)
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	4613      	mov	r3, r2
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	4413      	add	r3, r2
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	440b      	add	r3, r1
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d0e4      	beq.n	80065b2 <vTaskSwitchContext+0x56>
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	4613      	mov	r3, r2
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	4413      	add	r3, r2
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4a15      	ldr	r2, [pc, #84]	; (8006648 <vTaskSwitchContext+0xec>)
 80065f4:	4413      	add	r3, r2
 80065f6:	60bb      	str	r3, [r7, #8]
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	685a      	ldr	r2, [r3, #4]
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	605a      	str	r2, [r3, #4]
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	3308      	adds	r3, #8
 800660a:	429a      	cmp	r2, r3
 800660c:	d104      	bne.n	8006618 <vTaskSwitchContext+0xbc>
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	605a      	str	r2, [r3, #4]
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	4a08      	ldr	r2, [pc, #32]	; (8006640 <vTaskSwitchContext+0xe4>)
 8006620:	6013      	str	r3, [r2, #0]
 8006622:	4a08      	ldr	r2, [pc, #32]	; (8006644 <vTaskSwitchContext+0xe8>)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6013      	str	r3, [r2, #0]
}
 8006628:	bf00      	nop
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}
 8006630:	20000f94 	.word	0x20000f94
 8006634:	20000f80 	.word	0x20000f80
 8006638:	20000f9c 	.word	0x20000f9c
 800663c:	20000f98 	.word	0x20000f98
 8006640:	20000a98 	.word	0x20000a98
 8006644:	20000f74 	.word	0x20000f74
 8006648:	20000a9c 	.word	0x20000a9c

0800664c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10a      	bne.n	8006672 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006660:	f383 8811 	msr	BASEPRI, r3
 8006664:	f3bf 8f6f 	isb	sy
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	60fb      	str	r3, [r7, #12]
}
 800666e:	bf00      	nop
 8006670:	e7fe      	b.n	8006670 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006672:	4b07      	ldr	r3, [pc, #28]	; (8006690 <vTaskPlaceOnEventList+0x44>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	3318      	adds	r3, #24
 8006678:	4619      	mov	r1, r3
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f7fe fb90 	bl	8004da0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006680:	2101      	movs	r1, #1
 8006682:	6838      	ldr	r0, [r7, #0]
 8006684:	f000 fc4c 	bl	8006f20 <prvAddCurrentTaskToDelayedList>
}
 8006688:	bf00      	nop
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	20000a98 	.word	0x20000a98

08006694 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d10a      	bne.n	80066bc <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80066a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066aa:	f383 8811 	msr	BASEPRI, r3
 80066ae:	f3bf 8f6f 	isb	sy
 80066b2:	f3bf 8f4f 	dsb	sy
 80066b6:	617b      	str	r3, [r7, #20]
}
 80066b8:	bf00      	nop
 80066ba:	e7fe      	b.n	80066ba <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80066bc:	4b11      	ldr	r3, [pc, #68]	; (8006704 <vTaskPlaceOnUnorderedEventList+0x70>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d10a      	bne.n	80066da <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80066c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c8:	f383 8811 	msr	BASEPRI, r3
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f3bf 8f4f 	dsb	sy
 80066d4:	613b      	str	r3, [r7, #16]
}
 80066d6:	bf00      	nop
 80066d8:	e7fe      	b.n	80066d8 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80066da:	4b0b      	ldr	r3, [pc, #44]	; (8006708 <vTaskPlaceOnUnorderedEventList+0x74>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80066e4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066e6:	4b08      	ldr	r3, [pc, #32]	; (8006708 <vTaskPlaceOnUnorderedEventList+0x74>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	3318      	adds	r3, #24
 80066ec:	4619      	mov	r1, r3
 80066ee:	68f8      	ldr	r0, [r7, #12]
 80066f0:	f7fe fb33 	bl	8004d5a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80066f4:	2101      	movs	r1, #1
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f000 fc12 	bl	8006f20 <prvAddCurrentTaskToDelayedList>
}
 80066fc:	bf00      	nop
 80066fe:	3718      	adds	r7, #24
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}
 8006704:	20000f94 	.word	0x20000f94
 8006708:	20000a98 	.word	0x20000a98

0800670c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10a      	bne.n	8006734 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800671e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	617b      	str	r3, [r7, #20]
}
 8006730:	bf00      	nop
 8006732:	e7fe      	b.n	8006732 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006734:	4b0a      	ldr	r3, [pc, #40]	; (8006760 <vTaskPlaceOnEventListRestricted+0x54>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	3318      	adds	r3, #24
 800673a:	4619      	mov	r1, r3
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f7fe fb0c 	bl	8004d5a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d002      	beq.n	800674e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006748:	f04f 33ff 	mov.w	r3, #4294967295
 800674c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800674e:	6879      	ldr	r1, [r7, #4]
 8006750:	68b8      	ldr	r0, [r7, #8]
 8006752:	f000 fbe5 	bl	8006f20 <prvAddCurrentTaskToDelayedList>
	}
 8006756:	bf00      	nop
 8006758:	3718      	adds	r7, #24
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
 800675e:	bf00      	nop
 8006760:	20000a98 	.word	0x20000a98

08006764 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10a      	bne.n	8006790 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	60fb      	str	r3, [r7, #12]
}
 800678c:	bf00      	nop
 800678e:	e7fe      	b.n	800678e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	3318      	adds	r3, #24
 8006794:	4618      	mov	r0, r3
 8006796:	f7fe fb3b 	bl	8004e10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800679a:	4b1e      	ldr	r3, [pc, #120]	; (8006814 <xTaskRemoveFromEventList+0xb0>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d11d      	bne.n	80067de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	3304      	adds	r3, #4
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7fe fb32 	bl	8004e10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067b0:	4b19      	ldr	r3, [pc, #100]	; (8006818 <xTaskRemoveFromEventList+0xb4>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d903      	bls.n	80067c0 <xTaskRemoveFromEventList+0x5c>
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067bc:	4a16      	ldr	r2, [pc, #88]	; (8006818 <xTaskRemoveFromEventList+0xb4>)
 80067be:	6013      	str	r3, [r2, #0]
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067c4:	4613      	mov	r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	4413      	add	r3, r2
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	4a13      	ldr	r2, [pc, #76]	; (800681c <xTaskRemoveFromEventList+0xb8>)
 80067ce:	441a      	add	r2, r3
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	3304      	adds	r3, #4
 80067d4:	4619      	mov	r1, r3
 80067d6:	4610      	mov	r0, r2
 80067d8:	f7fe fabf 	bl	8004d5a <vListInsertEnd>
 80067dc:	e005      	b.n	80067ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	3318      	adds	r3, #24
 80067e2:	4619      	mov	r1, r3
 80067e4:	480e      	ldr	r0, [pc, #56]	; (8006820 <xTaskRemoveFromEventList+0xbc>)
 80067e6:	f7fe fab8 	bl	8004d5a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ee:	4b0d      	ldr	r3, [pc, #52]	; (8006824 <xTaskRemoveFromEventList+0xc0>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d905      	bls.n	8006804 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80067f8:	2301      	movs	r3, #1
 80067fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80067fc:	4b0a      	ldr	r3, [pc, #40]	; (8006828 <xTaskRemoveFromEventList+0xc4>)
 80067fe:	2201      	movs	r2, #1
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	e001      	b.n	8006808 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006804:	2300      	movs	r3, #0
 8006806:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006808:	697b      	ldr	r3, [r7, #20]
}
 800680a:	4618      	mov	r0, r3
 800680c:	3718      	adds	r7, #24
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	20000f94 	.word	0x20000f94
 8006818:	20000f74 	.word	0x20000f74
 800681c:	20000a9c 	.word	0x20000a9c
 8006820:	20000f2c 	.word	0x20000f2c
 8006824:	20000a98 	.word	0x20000a98
 8006828:	20000f80 	.word	0x20000f80

0800682c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b086      	sub	sp, #24
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006836:	4b29      	ldr	r3, [pc, #164]	; (80068dc <vTaskRemoveFromUnorderedEventList+0xb0>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d10a      	bne.n	8006854 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800683e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006842:	f383 8811 	msr	BASEPRI, r3
 8006846:	f3bf 8f6f 	isb	sy
 800684a:	f3bf 8f4f 	dsb	sy
 800684e:	613b      	str	r3, [r7, #16]
}
 8006850:	bf00      	nop
 8006852:	e7fe      	b.n	8006852 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d10a      	bne.n	8006880 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800686a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686e:	f383 8811 	msr	BASEPRI, r3
 8006872:	f3bf 8f6f 	isb	sy
 8006876:	f3bf 8f4f 	dsb	sy
 800687a:	60fb      	str	r3, [r7, #12]
}
 800687c:	bf00      	nop
 800687e:	e7fe      	b.n	800687e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f7fe fac5 	bl	8004e10 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	3304      	adds	r3, #4
 800688a:	4618      	mov	r0, r3
 800688c:	f7fe fac0 	bl	8004e10 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006894:	4b12      	ldr	r3, [pc, #72]	; (80068e0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	429a      	cmp	r2, r3
 800689a:	d903      	bls.n	80068a4 <vTaskRemoveFromUnorderedEventList+0x78>
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a0:	4a0f      	ldr	r2, [pc, #60]	; (80068e0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80068a2:	6013      	str	r3, [r2, #0]
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068a8:	4613      	mov	r3, r2
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	4413      	add	r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4a0c      	ldr	r2, [pc, #48]	; (80068e4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80068b2:	441a      	add	r2, r3
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	3304      	adds	r3, #4
 80068b8:	4619      	mov	r1, r3
 80068ba:	4610      	mov	r0, r2
 80068bc:	f7fe fa4d 	bl	8004d5a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068c4:	4b08      	ldr	r3, [pc, #32]	; (80068e8 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d902      	bls.n	80068d4 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80068ce:	4b07      	ldr	r3, [pc, #28]	; (80068ec <vTaskRemoveFromUnorderedEventList+0xc0>)
 80068d0:	2201      	movs	r2, #1
 80068d2:	601a      	str	r2, [r3, #0]
	}
}
 80068d4:	bf00      	nop
 80068d6:	3718      	adds	r7, #24
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	20000f94 	.word	0x20000f94
 80068e0:	20000f74 	.word	0x20000f74
 80068e4:	20000a9c 	.word	0x20000a9c
 80068e8:	20000a98 	.word	0x20000a98
 80068ec:	20000f80 	.word	0x20000f80

080068f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80068f8:	4b06      	ldr	r3, [pc, #24]	; (8006914 <vTaskInternalSetTimeOutState+0x24>)
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006900:	4b05      	ldr	r3, [pc, #20]	; (8006918 <vTaskInternalSetTimeOutState+0x28>)
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	605a      	str	r2, [r3, #4]
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	bc80      	pop	{r7}
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	20000f84 	.word	0x20000f84
 8006918:	20000f70 	.word	0x20000f70

0800691c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b088      	sub	sp, #32
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10a      	bne.n	8006942 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800692c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006930:	f383 8811 	msr	BASEPRI, r3
 8006934:	f3bf 8f6f 	isb	sy
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	613b      	str	r3, [r7, #16]
}
 800693e:	bf00      	nop
 8006940:	e7fe      	b.n	8006940 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10a      	bne.n	800695e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800694c:	f383 8811 	msr	BASEPRI, r3
 8006950:	f3bf 8f6f 	isb	sy
 8006954:	f3bf 8f4f 	dsb	sy
 8006958:	60fb      	str	r3, [r7, #12]
}
 800695a:	bf00      	nop
 800695c:	e7fe      	b.n	800695c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800695e:	f000 ff55 	bl	800780c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006962:	4b1d      	ldr	r3, [pc, #116]	; (80069d8 <xTaskCheckForTimeOut+0xbc>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	69ba      	ldr	r2, [r7, #24]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800697a:	d102      	bne.n	8006982 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800697c:	2300      	movs	r3, #0
 800697e:	61fb      	str	r3, [r7, #28]
 8006980:	e023      	b.n	80069ca <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	4b15      	ldr	r3, [pc, #84]	; (80069dc <xTaskCheckForTimeOut+0xc0>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	429a      	cmp	r2, r3
 800698c:	d007      	beq.n	800699e <xTaskCheckForTimeOut+0x82>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	69ba      	ldr	r2, [r7, #24]
 8006994:	429a      	cmp	r2, r3
 8006996:	d302      	bcc.n	800699e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006998:	2301      	movs	r3, #1
 800699a:	61fb      	str	r3, [r7, #28]
 800699c:	e015      	b.n	80069ca <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d20b      	bcs.n	80069c0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	1ad2      	subs	r2, r2, r3
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f7ff ff9b 	bl	80068f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80069ba:	2300      	movs	r3, #0
 80069bc:	61fb      	str	r3, [r7, #28]
 80069be:	e004      	b.n	80069ca <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80069c6:	2301      	movs	r3, #1
 80069c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80069ca:	f000 ff4f 	bl	800786c <vPortExitCritical>

	return xReturn;
 80069ce:	69fb      	ldr	r3, [r7, #28]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3720      	adds	r7, #32
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	20000f70 	.word	0x20000f70
 80069dc:	20000f84 	.word	0x20000f84

080069e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80069e0:	b480      	push	{r7}
 80069e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80069e4:	4b03      	ldr	r3, [pc, #12]	; (80069f4 <vTaskMissedYield+0x14>)
 80069e6:	2201      	movs	r2, #1
 80069e8:	601a      	str	r2, [r3, #0]
}
 80069ea:	bf00      	nop
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bc80      	pop	{r7}
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	20000f80 	.word	0x20000f80

080069f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006a00:	f000 f852 	bl	8006aa8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a04:	4b06      	ldr	r3, [pc, #24]	; (8006a20 <prvIdleTask+0x28>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d9f9      	bls.n	8006a00 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006a0c:	4b05      	ldr	r3, [pc, #20]	; (8006a24 <prvIdleTask+0x2c>)
 8006a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	f3bf 8f4f 	dsb	sy
 8006a18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006a1c:	e7f0      	b.n	8006a00 <prvIdleTask+0x8>
 8006a1e:	bf00      	nop
 8006a20:	20000a9c 	.word	0x20000a9c
 8006a24:	e000ed04 	.word	0xe000ed04

08006a28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a2e:	2300      	movs	r3, #0
 8006a30:	607b      	str	r3, [r7, #4]
 8006a32:	e00c      	b.n	8006a4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	4613      	mov	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	4a12      	ldr	r2, [pc, #72]	; (8006a88 <prvInitialiseTaskLists+0x60>)
 8006a40:	4413      	add	r3, r2
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7fe f95e 	bl	8004d04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	607b      	str	r3, [r7, #4]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b37      	cmp	r3, #55	; 0x37
 8006a52:	d9ef      	bls.n	8006a34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a54:	480d      	ldr	r0, [pc, #52]	; (8006a8c <prvInitialiseTaskLists+0x64>)
 8006a56:	f7fe f955 	bl	8004d04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a5a:	480d      	ldr	r0, [pc, #52]	; (8006a90 <prvInitialiseTaskLists+0x68>)
 8006a5c:	f7fe f952 	bl	8004d04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a60:	480c      	ldr	r0, [pc, #48]	; (8006a94 <prvInitialiseTaskLists+0x6c>)
 8006a62:	f7fe f94f 	bl	8004d04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a66:	480c      	ldr	r0, [pc, #48]	; (8006a98 <prvInitialiseTaskLists+0x70>)
 8006a68:	f7fe f94c 	bl	8004d04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a6c:	480b      	ldr	r0, [pc, #44]	; (8006a9c <prvInitialiseTaskLists+0x74>)
 8006a6e:	f7fe f949 	bl	8004d04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a72:	4b0b      	ldr	r3, [pc, #44]	; (8006aa0 <prvInitialiseTaskLists+0x78>)
 8006a74:	4a05      	ldr	r2, [pc, #20]	; (8006a8c <prvInitialiseTaskLists+0x64>)
 8006a76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a78:	4b0a      	ldr	r3, [pc, #40]	; (8006aa4 <prvInitialiseTaskLists+0x7c>)
 8006a7a:	4a05      	ldr	r2, [pc, #20]	; (8006a90 <prvInitialiseTaskLists+0x68>)
 8006a7c:	601a      	str	r2, [r3, #0]
}
 8006a7e:	bf00      	nop
 8006a80:	3708      	adds	r7, #8
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	20000a9c 	.word	0x20000a9c
 8006a8c:	20000efc 	.word	0x20000efc
 8006a90:	20000f10 	.word	0x20000f10
 8006a94:	20000f2c 	.word	0x20000f2c
 8006a98:	20000f40 	.word	0x20000f40
 8006a9c:	20000f58 	.word	0x20000f58
 8006aa0:	20000f24 	.word	0x20000f24
 8006aa4:	20000f28 	.word	0x20000f28

08006aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006aae:	e019      	b.n	8006ae4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ab0:	f000 feac 	bl	800780c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006ab4:	4b10      	ldr	r3, [pc, #64]	; (8006af8 <prvCheckTasksWaitingTermination+0x50>)
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	3304      	adds	r3, #4
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7fe f9a5 	bl	8004e10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006ac6:	4b0d      	ldr	r3, [pc, #52]	; (8006afc <prvCheckTasksWaitingTermination+0x54>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3b01      	subs	r3, #1
 8006acc:	4a0b      	ldr	r2, [pc, #44]	; (8006afc <prvCheckTasksWaitingTermination+0x54>)
 8006ace:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ad0:	4b0b      	ldr	r3, [pc, #44]	; (8006b00 <prvCheckTasksWaitingTermination+0x58>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	4a0a      	ldr	r2, [pc, #40]	; (8006b00 <prvCheckTasksWaitingTermination+0x58>)
 8006ad8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006ada:	f000 fec7 	bl	800786c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 f810 	bl	8006b04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ae4:	4b06      	ldr	r3, [pc, #24]	; (8006b00 <prvCheckTasksWaitingTermination+0x58>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1e1      	bne.n	8006ab0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006aec:	bf00      	nop
 8006aee:	bf00      	nop
 8006af0:	3708      	adds	r7, #8
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	20000f40 	.word	0x20000f40
 8006afc:	20000f6c 	.word	0x20000f6c
 8006b00:	20000f54 	.word	0x20000f54

08006b04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d108      	bne.n	8006b28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f001 f83a 	bl	8007b94 <vPortFree>
				vPortFree( pxTCB );
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f001 f837 	bl	8007b94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006b26:	e018      	b.n	8006b5a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d103      	bne.n	8006b3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f001 f82e 	bl	8007b94 <vPortFree>
	}
 8006b38:	e00f      	b.n	8006b5a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d00a      	beq.n	8006b5a <prvDeleteTCB+0x56>
	__asm volatile
 8006b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b48:	f383 8811 	msr	BASEPRI, r3
 8006b4c:	f3bf 8f6f 	isb	sy
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	60fb      	str	r3, [r7, #12]
}
 8006b56:	bf00      	nop
 8006b58:	e7fe      	b.n	8006b58 <prvDeleteTCB+0x54>
	}
 8006b5a:	bf00      	nop
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
	...

08006b64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b6a:	4b0e      	ldr	r3, [pc, #56]	; (8006ba4 <prvResetNextTaskUnblockTime+0x40>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d101      	bne.n	8006b78 <prvResetNextTaskUnblockTime+0x14>
 8006b74:	2301      	movs	r3, #1
 8006b76:	e000      	b.n	8006b7a <prvResetNextTaskUnblockTime+0x16>
 8006b78:	2300      	movs	r3, #0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d004      	beq.n	8006b88 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006b7e:	4b0a      	ldr	r3, [pc, #40]	; (8006ba8 <prvResetNextTaskUnblockTime+0x44>)
 8006b80:	f04f 32ff 	mov.w	r2, #4294967295
 8006b84:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b86:	e008      	b.n	8006b9a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006b88:	4b06      	ldr	r3, [pc, #24]	; (8006ba4 <prvResetNextTaskUnblockTime+0x40>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	4a04      	ldr	r2, [pc, #16]	; (8006ba8 <prvResetNextTaskUnblockTime+0x44>)
 8006b98:	6013      	str	r3, [r2, #0]
}
 8006b9a:	bf00      	nop
 8006b9c:	370c      	adds	r7, #12
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bc80      	pop	{r7}
 8006ba2:	4770      	bx	lr
 8006ba4:	20000f24 	.word	0x20000f24
 8006ba8:	20000f8c 	.word	0x20000f8c

08006bac <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006bb2:	4b04      	ldr	r3, [pc, #16]	; (8006bc4 <xTaskGetCurrentTaskHandle+0x18>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006bb8:	687b      	ldr	r3, [r7, #4]
	}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	370c      	adds	r7, #12
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bc80      	pop	{r7}
 8006bc2:	4770      	bx	lr
 8006bc4:	20000a98 	.word	0x20000a98

08006bc8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006bce:	4b0b      	ldr	r3, [pc, #44]	; (8006bfc <xTaskGetSchedulerState+0x34>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d102      	bne.n	8006bdc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	607b      	str	r3, [r7, #4]
 8006bda:	e008      	b.n	8006bee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bdc:	4b08      	ldr	r3, [pc, #32]	; (8006c00 <xTaskGetSchedulerState+0x38>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d102      	bne.n	8006bea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006be4:	2302      	movs	r3, #2
 8006be6:	607b      	str	r3, [r7, #4]
 8006be8:	e001      	b.n	8006bee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006bea:	2300      	movs	r3, #0
 8006bec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006bee:	687b      	ldr	r3, [r7, #4]
	}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bc80      	pop	{r7}
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop
 8006bfc:	20000f78 	.word	0x20000f78
 8006c00:	20000f94 	.word	0x20000f94

08006c04 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b084      	sub	sp, #16
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006c10:	2300      	movs	r3, #0
 8006c12:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d056      	beq.n	8006cc8 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c1e:	4b2d      	ldr	r3, [pc, #180]	; (8006cd4 <xTaskPriorityInherit+0xd0>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d246      	bcs.n	8006cb6 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	db06      	blt.n	8006c3e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c30:	4b28      	ldr	r3, [pc, #160]	; (8006cd4 <xTaskPriorityInherit+0xd0>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c36:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	6959      	ldr	r1, [r3, #20]
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c46:	4613      	mov	r3, r2
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	4413      	add	r3, r2
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	4a22      	ldr	r2, [pc, #136]	; (8006cd8 <xTaskPriorityInherit+0xd4>)
 8006c50:	4413      	add	r3, r2
 8006c52:	4299      	cmp	r1, r3
 8006c54:	d101      	bne.n	8006c5a <xTaskPriorityInherit+0x56>
 8006c56:	2301      	movs	r3, #1
 8006c58:	e000      	b.n	8006c5c <xTaskPriorityInherit+0x58>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d022      	beq.n	8006ca6 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	3304      	adds	r3, #4
 8006c64:	4618      	mov	r0, r3
 8006c66:	f7fe f8d3 	bl	8004e10 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006c6a:	4b1a      	ldr	r3, [pc, #104]	; (8006cd4 <xTaskPriorityInherit+0xd0>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c78:	4b18      	ldr	r3, [pc, #96]	; (8006cdc <xTaskPriorityInherit+0xd8>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d903      	bls.n	8006c88 <xTaskPriorityInherit+0x84>
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c84:	4a15      	ldr	r2, [pc, #84]	; (8006cdc <xTaskPriorityInherit+0xd8>)
 8006c86:	6013      	str	r3, [r2, #0]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	4413      	add	r3, r2
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	4a10      	ldr	r2, [pc, #64]	; (8006cd8 <xTaskPriorityInherit+0xd4>)
 8006c96:	441a      	add	r2, r3
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	3304      	adds	r3, #4
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	4610      	mov	r0, r2
 8006ca0:	f7fe f85b 	bl	8004d5a <vListInsertEnd>
 8006ca4:	e004      	b.n	8006cb0 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ca6:	4b0b      	ldr	r3, [pc, #44]	; (8006cd4 <xTaskPriorityInherit+0xd0>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	60fb      	str	r3, [r7, #12]
 8006cb4:	e008      	b.n	8006cc8 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006cba:	4b06      	ldr	r3, [pc, #24]	; (8006cd4 <xTaskPriorityInherit+0xd0>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d201      	bcs.n	8006cc8 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
	}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20000a98 	.word	0x20000a98
 8006cd8:	20000a9c 	.word	0x20000a9c
 8006cdc:	20000f74 	.word	0x20000f74

08006ce0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b086      	sub	sp, #24
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006cec:	2300      	movs	r3, #0
 8006cee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d056      	beq.n	8006da4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006cf6:	4b2e      	ldr	r3, [pc, #184]	; (8006db0 <xTaskPriorityDisinherit+0xd0>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d00a      	beq.n	8006d16 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d04:	f383 8811 	msr	BASEPRI, r3
 8006d08:	f3bf 8f6f 	isb	sy
 8006d0c:	f3bf 8f4f 	dsb	sy
 8006d10:	60fb      	str	r3, [r7, #12]
}
 8006d12:	bf00      	nop
 8006d14:	e7fe      	b.n	8006d14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d10a      	bne.n	8006d34 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d22:	f383 8811 	msr	BASEPRI, r3
 8006d26:	f3bf 8f6f 	isb	sy
 8006d2a:	f3bf 8f4f 	dsb	sy
 8006d2e:	60bb      	str	r3, [r7, #8]
}
 8006d30:	bf00      	nop
 8006d32:	e7fe      	b.n	8006d32 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d38:	1e5a      	subs	r2, r3, #1
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d02c      	beq.n	8006da4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d128      	bne.n	8006da4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	3304      	adds	r3, #4
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7fe f85a 	bl	8004e10 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d68:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d74:	4b0f      	ldr	r3, [pc, #60]	; (8006db4 <xTaskPriorityDisinherit+0xd4>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d903      	bls.n	8006d84 <xTaskPriorityDisinherit+0xa4>
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d80:	4a0c      	ldr	r2, [pc, #48]	; (8006db4 <xTaskPriorityDisinherit+0xd4>)
 8006d82:	6013      	str	r3, [r2, #0]
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d88:	4613      	mov	r3, r2
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	4413      	add	r3, r2
 8006d8e:	009b      	lsls	r3, r3, #2
 8006d90:	4a09      	ldr	r2, [pc, #36]	; (8006db8 <xTaskPriorityDisinherit+0xd8>)
 8006d92:	441a      	add	r2, r3
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	3304      	adds	r3, #4
 8006d98:	4619      	mov	r1, r3
 8006d9a:	4610      	mov	r0, r2
 8006d9c:	f7fd ffdd 	bl	8004d5a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006da0:	2301      	movs	r3, #1
 8006da2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006da4:	697b      	ldr	r3, [r7, #20]
	}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3718      	adds	r7, #24
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000a98 	.word	0x20000a98
 8006db4:	20000f74 	.word	0x20000f74
 8006db8:	20000a9c 	.word	0x20000a9c

08006dbc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b088      	sub	sp, #32
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d06f      	beq.n	8006eb4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d10a      	bne.n	8006df2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8006ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de0:	f383 8811 	msr	BASEPRI, r3
 8006de4:	f3bf 8f6f 	isb	sy
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	60fb      	str	r3, [r7, #12]
}
 8006dee:	bf00      	nop
 8006df0:	e7fe      	b.n	8006df0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006df6:	683a      	ldr	r2, [r7, #0]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d902      	bls.n	8006e02 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	61fb      	str	r3, [r7, #28]
 8006e00:	e002      	b.n	8006e08 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006e02:	69bb      	ldr	r3, [r7, #24]
 8006e04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e06:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0c:	69fa      	ldr	r2, [r7, #28]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d050      	beq.n	8006eb4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d14b      	bne.n	8006eb4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006e1c:	4b27      	ldr	r3, [pc, #156]	; (8006ebc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d10a      	bne.n	8006e3c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8006e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2a:	f383 8811 	msr	BASEPRI, r3
 8006e2e:	f3bf 8f6f 	isb	sy
 8006e32:	f3bf 8f4f 	dsb	sy
 8006e36:	60bb      	str	r3, [r7, #8]
}
 8006e38:	bf00      	nop
 8006e3a:	e7fe      	b.n	8006e3a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e40:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006e42:	69bb      	ldr	r3, [r7, #24]
 8006e44:	69fa      	ldr	r2, [r7, #28]
 8006e46:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	db04      	blt.n	8006e5a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	6959      	ldr	r1, [r3, #20]
 8006e5e:	693a      	ldr	r2, [r7, #16]
 8006e60:	4613      	mov	r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	4413      	add	r3, r2
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	4a15      	ldr	r2, [pc, #84]	; (8006ec0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006e6a:	4413      	add	r3, r2
 8006e6c:	4299      	cmp	r1, r3
 8006e6e:	d101      	bne.n	8006e74 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8006e70:	2301      	movs	r3, #1
 8006e72:	e000      	b.n	8006e76 <vTaskPriorityDisinheritAfterTimeout+0xba>
 8006e74:	2300      	movs	r3, #0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d01c      	beq.n	8006eb4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	3304      	adds	r3, #4
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7fd ffc6 	bl	8004e10 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e88:	4b0e      	ldr	r3, [pc, #56]	; (8006ec4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d903      	bls.n	8006e98 <vTaskPriorityDisinheritAfterTimeout+0xdc>
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e94:	4a0b      	ldr	r2, [pc, #44]	; (8006ec4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8006e96:	6013      	str	r3, [r2, #0]
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4413      	add	r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	4a06      	ldr	r2, [pc, #24]	; (8006ec0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006ea6:	441a      	add	r2, r3
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	3304      	adds	r3, #4
 8006eac:	4619      	mov	r1, r3
 8006eae:	4610      	mov	r0, r2
 8006eb0:	f7fd ff53 	bl	8004d5a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006eb4:	bf00      	nop
 8006eb6:	3720      	adds	r7, #32
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	20000a98 	.word	0x20000a98
 8006ec0:	20000a9c 	.word	0x20000a9c
 8006ec4:	20000f74 	.word	0x20000f74

08006ec8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006ece:	4b09      	ldr	r3, [pc, #36]	; (8006ef4 <uxTaskResetEventItemValue+0x2c>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	699b      	ldr	r3, [r3, #24]
 8006ed4:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ed6:	4b07      	ldr	r3, [pc, #28]	; (8006ef4 <uxTaskResetEventItemValue+0x2c>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006edc:	4b05      	ldr	r3, [pc, #20]	; (8006ef4 <uxTaskResetEventItemValue+0x2c>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8006ee4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8006ee6:	687b      	ldr	r3, [r7, #4]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bc80      	pop	{r7}
 8006ef0:	4770      	bx	lr
 8006ef2:	bf00      	nop
 8006ef4:	20000a98 	.word	0x20000a98

08006ef8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006ef8:	b480      	push	{r7}
 8006efa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006efc:	4b07      	ldr	r3, [pc, #28]	; (8006f1c <pvTaskIncrementMutexHeldCount+0x24>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d004      	beq.n	8006f0e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006f04:	4b05      	ldr	r3, [pc, #20]	; (8006f1c <pvTaskIncrementMutexHeldCount+0x24>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f0a:	3201      	adds	r2, #1
 8006f0c:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 8006f0e:	4b03      	ldr	r3, [pc, #12]	; (8006f1c <pvTaskIncrementMutexHeldCount+0x24>)
 8006f10:	681b      	ldr	r3, [r3, #0]
	}
 8006f12:	4618      	mov	r0, r3
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bc80      	pop	{r7}
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	20000a98 	.word	0x20000a98

08006f20 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f2a:	4b21      	ldr	r3, [pc, #132]	; (8006fb0 <prvAddCurrentTaskToDelayedList+0x90>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f30:	4b20      	ldr	r3, [pc, #128]	; (8006fb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3304      	adds	r3, #4
 8006f36:	4618      	mov	r0, r3
 8006f38:	f7fd ff6a 	bl	8004e10 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f42:	d10a      	bne.n	8006f5a <prvAddCurrentTaskToDelayedList+0x3a>
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d007      	beq.n	8006f5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f4a:	4b1a      	ldr	r3, [pc, #104]	; (8006fb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	3304      	adds	r3, #4
 8006f50:	4619      	mov	r1, r3
 8006f52:	4819      	ldr	r0, [pc, #100]	; (8006fb8 <prvAddCurrentTaskToDelayedList+0x98>)
 8006f54:	f7fd ff01 	bl	8004d5a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006f58:	e026      	b.n	8006fa8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4413      	add	r3, r2
 8006f60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f62:	4b14      	ldr	r3, [pc, #80]	; (8006fb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68ba      	ldr	r2, [r7, #8]
 8006f68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006f6a:	68ba      	ldr	r2, [r7, #8]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d209      	bcs.n	8006f86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f72:	4b12      	ldr	r3, [pc, #72]	; (8006fbc <prvAddCurrentTaskToDelayedList+0x9c>)
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	4b0f      	ldr	r3, [pc, #60]	; (8006fb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3304      	adds	r3, #4
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	4610      	mov	r0, r2
 8006f80:	f7fd ff0e 	bl	8004da0 <vListInsert>
}
 8006f84:	e010      	b.n	8006fa8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f86:	4b0e      	ldr	r3, [pc, #56]	; (8006fc0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	4b0a      	ldr	r3, [pc, #40]	; (8006fb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	3304      	adds	r3, #4
 8006f90:	4619      	mov	r1, r3
 8006f92:	4610      	mov	r0, r2
 8006f94:	f7fd ff04 	bl	8004da0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006f98:	4b0a      	ldr	r3, [pc, #40]	; (8006fc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68ba      	ldr	r2, [r7, #8]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d202      	bcs.n	8006fa8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006fa2:	4a08      	ldr	r2, [pc, #32]	; (8006fc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	6013      	str	r3, [r2, #0]
}
 8006fa8:	bf00      	nop
 8006faa:	3710      	adds	r7, #16
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	20000f70 	.word	0x20000f70
 8006fb4:	20000a98 	.word	0x20000a98
 8006fb8:	20000f58 	.word	0x20000f58
 8006fbc:	20000f28 	.word	0x20000f28
 8006fc0:	20000f24 	.word	0x20000f24
 8006fc4:	20000f8c 	.word	0x20000f8c

08006fc8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b08a      	sub	sp, #40	; 0x28
 8006fcc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006fd2:	f000 facb 	bl	800756c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006fd6:	4b1c      	ldr	r3, [pc, #112]	; (8007048 <xTimerCreateTimerTask+0x80>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d021      	beq.n	8007022 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006fe6:	1d3a      	adds	r2, r7, #4
 8006fe8:	f107 0108 	add.w	r1, r7, #8
 8006fec:	f107 030c 	add.w	r3, r7, #12
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7fd fc7f 	bl	80048f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006ff6:	6879      	ldr	r1, [r7, #4]
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	9202      	str	r2, [sp, #8]
 8006ffe:	9301      	str	r3, [sp, #4]
 8007000:	2302      	movs	r3, #2
 8007002:	9300      	str	r3, [sp, #0]
 8007004:	2300      	movs	r3, #0
 8007006:	460a      	mov	r2, r1
 8007008:	4910      	ldr	r1, [pc, #64]	; (800704c <xTimerCreateTimerTask+0x84>)
 800700a:	4811      	ldr	r0, [pc, #68]	; (8007050 <xTimerCreateTimerTask+0x88>)
 800700c:	f7fe fe28 	bl	8005c60 <xTaskCreateStatic>
 8007010:	4603      	mov	r3, r0
 8007012:	4a10      	ldr	r2, [pc, #64]	; (8007054 <xTimerCreateTimerTask+0x8c>)
 8007014:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007016:	4b0f      	ldr	r3, [pc, #60]	; (8007054 <xTimerCreateTimerTask+0x8c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800701e:	2301      	movs	r3, #1
 8007020:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d10a      	bne.n	800703e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702c:	f383 8811 	msr	BASEPRI, r3
 8007030:	f3bf 8f6f 	isb	sy
 8007034:	f3bf 8f4f 	dsb	sy
 8007038:	613b      	str	r3, [r7, #16]
}
 800703a:	bf00      	nop
 800703c:	e7fe      	b.n	800703c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800703e:	697b      	ldr	r3, [r7, #20]
}
 8007040:	4618      	mov	r0, r3
 8007042:	3718      	adds	r7, #24
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	20000fd0 	.word	0x20000fd0
 800704c:	08007e9c 	.word	0x08007e9c
 8007050:	08007175 	.word	0x08007175
 8007054:	20000fd4 	.word	0x20000fd4

08007058 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b08a      	sub	sp, #40	; 0x28
 800705c:	af00      	add	r7, sp, #0
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	607a      	str	r2, [r7, #4]
 8007064:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007066:	2300      	movs	r3, #0
 8007068:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d10a      	bne.n	8007086 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007074:	f383 8811 	msr	BASEPRI, r3
 8007078:	f3bf 8f6f 	isb	sy
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	623b      	str	r3, [r7, #32]
}
 8007082:	bf00      	nop
 8007084:	e7fe      	b.n	8007084 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007086:	4b1a      	ldr	r3, [pc, #104]	; (80070f0 <xTimerGenericCommand+0x98>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d02a      	beq.n	80070e4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2b05      	cmp	r3, #5
 800709e:	dc18      	bgt.n	80070d2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80070a0:	f7ff fd92 	bl	8006bc8 <xTaskGetSchedulerState>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b02      	cmp	r3, #2
 80070a8:	d109      	bne.n	80070be <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80070aa:	4b11      	ldr	r3, [pc, #68]	; (80070f0 <xTimerGenericCommand+0x98>)
 80070ac:	6818      	ldr	r0, [r3, #0]
 80070ae:	f107 0110 	add.w	r1, r7, #16
 80070b2:	2300      	movs	r3, #0
 80070b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070b6:	f7fe f8cd 	bl	8005254 <xQueueGenericSend>
 80070ba:	6278      	str	r0, [r7, #36]	; 0x24
 80070bc:	e012      	b.n	80070e4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80070be:	4b0c      	ldr	r3, [pc, #48]	; (80070f0 <xTimerGenericCommand+0x98>)
 80070c0:	6818      	ldr	r0, [r3, #0]
 80070c2:	f107 0110 	add.w	r1, r7, #16
 80070c6:	2300      	movs	r3, #0
 80070c8:	2200      	movs	r2, #0
 80070ca:	f7fe f8c3 	bl	8005254 <xQueueGenericSend>
 80070ce:	6278      	str	r0, [r7, #36]	; 0x24
 80070d0:	e008      	b.n	80070e4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80070d2:	4b07      	ldr	r3, [pc, #28]	; (80070f0 <xTimerGenericCommand+0x98>)
 80070d4:	6818      	ldr	r0, [r3, #0]
 80070d6:	f107 0110 	add.w	r1, r7, #16
 80070da:	2300      	movs	r3, #0
 80070dc:	683a      	ldr	r2, [r7, #0]
 80070de:	f7fe f9b7 	bl	8005450 <xQueueGenericSendFromISR>
 80070e2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80070e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3728      	adds	r7, #40	; 0x28
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	20000fd0 	.word	0x20000fd0

080070f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b088      	sub	sp, #32
 80070f8:	af02      	add	r7, sp, #8
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80070fe:	4b1c      	ldr	r3, [pc, #112]	; (8007170 <prvProcessExpiredTimer+0x7c>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	3304      	adds	r3, #4
 800710c:	4618      	mov	r0, r3
 800710e:	f7fd fe7f 	bl	8004e10 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	69db      	ldr	r3, [r3, #28]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d122      	bne.n	8007160 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	699a      	ldr	r2, [r3, #24]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	18d1      	adds	r1, r2, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	683a      	ldr	r2, [r7, #0]
 8007126:	6978      	ldr	r0, [r7, #20]
 8007128:	f000 f8c8 	bl	80072bc <prvInsertTimerInActiveList>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d016      	beq.n	8007160 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007132:	2300      	movs	r3, #0
 8007134:	9300      	str	r3, [sp, #0]
 8007136:	2300      	movs	r3, #0
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	2100      	movs	r1, #0
 800713c:	6978      	ldr	r0, [r7, #20]
 800713e:	f7ff ff8b 	bl	8007058 <xTimerGenericCommand>
 8007142:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d10a      	bne.n	8007160 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800714a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714e:	f383 8811 	msr	BASEPRI, r3
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	60fb      	str	r3, [r7, #12]
}
 800715c:	bf00      	nop
 800715e:	e7fe      	b.n	800715e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007164:	6978      	ldr	r0, [r7, #20]
 8007166:	4798      	blx	r3
}
 8007168:	bf00      	nop
 800716a:	3718      	adds	r7, #24
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}
 8007170:	20000fc8 	.word	0x20000fc8

08007174 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800717c:	f107 0308 	add.w	r3, r7, #8
 8007180:	4618      	mov	r0, r3
 8007182:	f000 f857 	bl	8007234 <prvGetNextExpireTime>
 8007186:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	4619      	mov	r1, r3
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f000 f803 	bl	8007198 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007192:	f000 f8d5 	bl	8007340 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007196:	e7f1      	b.n	800717c <prvTimerTask+0x8>

08007198 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80071a2:	f7ff f863 	bl	800626c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80071a6:	f107 0308 	add.w	r3, r7, #8
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 f866 	bl	800727c <prvSampleTimeNow>
 80071b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d130      	bne.n	800721a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d10a      	bne.n	80071d4 <prvProcessTimerOrBlockTask+0x3c>
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d806      	bhi.n	80071d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80071c6:	f7ff f85f 	bl	8006288 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80071ca:	68f9      	ldr	r1, [r7, #12]
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f7ff ff91 	bl	80070f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80071d2:	e024      	b.n	800721e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d008      	beq.n	80071ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80071da:	4b13      	ldr	r3, [pc, #76]	; (8007228 <prvProcessTimerOrBlockTask+0x90>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	bf0c      	ite	eq
 80071e4:	2301      	moveq	r3, #1
 80071e6:	2300      	movne	r3, #0
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80071ec:	4b0f      	ldr	r3, [pc, #60]	; (800722c <prvProcessTimerOrBlockTask+0x94>)
 80071ee:	6818      	ldr	r0, [r3, #0]
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	1ad3      	subs	r3, r2, r3
 80071f6:	683a      	ldr	r2, [r7, #0]
 80071f8:	4619      	mov	r1, r3
 80071fa:	f7fe fcfd 	bl	8005bf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80071fe:	f7ff f843 	bl	8006288 <xTaskResumeAll>
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10a      	bne.n	800721e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007208:	4b09      	ldr	r3, [pc, #36]	; (8007230 <prvProcessTimerOrBlockTask+0x98>)
 800720a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800720e:	601a      	str	r2, [r3, #0]
 8007210:	f3bf 8f4f 	dsb	sy
 8007214:	f3bf 8f6f 	isb	sy
}
 8007218:	e001      	b.n	800721e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800721a:	f7ff f835 	bl	8006288 <xTaskResumeAll>
}
 800721e:	bf00      	nop
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	20000fcc 	.word	0x20000fcc
 800722c:	20000fd0 	.word	0x20000fd0
 8007230:	e000ed04 	.word	0xe000ed04

08007234 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800723c:	4b0e      	ldr	r3, [pc, #56]	; (8007278 <prvGetNextExpireTime+0x44>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	2b00      	cmp	r3, #0
 8007244:	bf0c      	ite	eq
 8007246:	2301      	moveq	r3, #1
 8007248:	2300      	movne	r3, #0
 800724a:	b2db      	uxtb	r3, r3
 800724c:	461a      	mov	r2, r3
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d105      	bne.n	8007266 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800725a:	4b07      	ldr	r3, [pc, #28]	; (8007278 <prvGetNextExpireTime+0x44>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	60fb      	str	r3, [r7, #12]
 8007264:	e001      	b.n	800726a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007266:	2300      	movs	r3, #0
 8007268:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800726a:	68fb      	ldr	r3, [r7, #12]
}
 800726c:	4618      	mov	r0, r3
 800726e:	3714      	adds	r7, #20
 8007270:	46bd      	mov	sp, r7
 8007272:	bc80      	pop	{r7}
 8007274:	4770      	bx	lr
 8007276:	bf00      	nop
 8007278:	20000fc8 	.word	0x20000fc8

0800727c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007284:	f7ff f89e 	bl	80063c4 <xTaskGetTickCount>
 8007288:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800728a:	4b0b      	ldr	r3, [pc, #44]	; (80072b8 <prvSampleTimeNow+0x3c>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	429a      	cmp	r2, r3
 8007292:	d205      	bcs.n	80072a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007294:	f000 f908 	bl	80074a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	601a      	str	r2, [r3, #0]
 800729e:	e002      	b.n	80072a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80072a6:	4a04      	ldr	r2, [pc, #16]	; (80072b8 <prvSampleTimeNow+0x3c>)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80072ac:	68fb      	ldr	r3, [r7, #12]
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	20000fd8 	.word	0x20000fd8

080072bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b086      	sub	sp, #24
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	607a      	str	r2, [r7, #4]
 80072c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80072ca:	2300      	movs	r3, #0
 80072cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	68ba      	ldr	r2, [r7, #8]
 80072d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80072da:	68ba      	ldr	r2, [r7, #8]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	429a      	cmp	r2, r3
 80072e0:	d812      	bhi.n	8007308 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	1ad2      	subs	r2, r2, r3
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	699b      	ldr	r3, [r3, #24]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d302      	bcc.n	80072f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80072f0:	2301      	movs	r3, #1
 80072f2:	617b      	str	r3, [r7, #20]
 80072f4:	e01b      	b.n	800732e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80072f6:	4b10      	ldr	r3, [pc, #64]	; (8007338 <prvInsertTimerInActiveList+0x7c>)
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	3304      	adds	r3, #4
 80072fe:	4619      	mov	r1, r3
 8007300:	4610      	mov	r0, r2
 8007302:	f7fd fd4d 	bl	8004da0 <vListInsert>
 8007306:	e012      	b.n	800732e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	429a      	cmp	r2, r3
 800730e:	d206      	bcs.n	800731e <prvInsertTimerInActiveList+0x62>
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	429a      	cmp	r2, r3
 8007316:	d302      	bcc.n	800731e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007318:	2301      	movs	r3, #1
 800731a:	617b      	str	r3, [r7, #20]
 800731c:	e007      	b.n	800732e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800731e:	4b07      	ldr	r3, [pc, #28]	; (800733c <prvInsertTimerInActiveList+0x80>)
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	3304      	adds	r3, #4
 8007326:	4619      	mov	r1, r3
 8007328:	4610      	mov	r0, r2
 800732a:	f7fd fd39 	bl	8004da0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800732e:	697b      	ldr	r3, [r7, #20]
}
 8007330:	4618      	mov	r0, r3
 8007332:	3718      	adds	r7, #24
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	20000fcc 	.word	0x20000fcc
 800733c:	20000fc8 	.word	0x20000fc8

08007340 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b08e      	sub	sp, #56	; 0x38
 8007344:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007346:	e09d      	b.n	8007484 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2b00      	cmp	r3, #0
 800734c:	da18      	bge.n	8007380 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800734e:	1d3b      	adds	r3, r7, #4
 8007350:	3304      	adds	r3, #4
 8007352:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10a      	bne.n	8007370 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800735a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800735e:	f383 8811 	msr	BASEPRI, r3
 8007362:	f3bf 8f6f 	isb	sy
 8007366:	f3bf 8f4f 	dsb	sy
 800736a:	61fb      	str	r3, [r7, #28]
}
 800736c:	bf00      	nop
 800736e:	e7fe      	b.n	800736e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007376:	6850      	ldr	r0, [r2, #4]
 8007378:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800737a:	6892      	ldr	r2, [r2, #8]
 800737c:	4611      	mov	r1, r2
 800737e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	db7e      	blt.n	8007484 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800738a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d004      	beq.n	800739c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007394:	3304      	adds	r3, #4
 8007396:	4618      	mov	r0, r3
 8007398:	f7fd fd3a 	bl	8004e10 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800739c:	463b      	mov	r3, r7
 800739e:	4618      	mov	r0, r3
 80073a0:	f7ff ff6c 	bl	800727c <prvSampleTimeNow>
 80073a4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2b09      	cmp	r3, #9
 80073aa:	d86a      	bhi.n	8007482 <prvProcessReceivedCommands+0x142>
 80073ac:	a201      	add	r2, pc, #4	; (adr r2, 80073b4 <prvProcessReceivedCommands+0x74>)
 80073ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b2:	bf00      	nop
 80073b4:	080073dd 	.word	0x080073dd
 80073b8:	080073dd 	.word	0x080073dd
 80073bc:	080073dd 	.word	0x080073dd
 80073c0:	08007485 	.word	0x08007485
 80073c4:	08007439 	.word	0x08007439
 80073c8:	08007471 	.word	0x08007471
 80073cc:	080073dd 	.word	0x080073dd
 80073d0:	080073dd 	.word	0x080073dd
 80073d4:	08007485 	.word	0x08007485
 80073d8:	08007439 	.word	0x08007439
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80073dc:	68ba      	ldr	r2, [r7, #8]
 80073de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073e0:	699b      	ldr	r3, [r3, #24]
 80073e2:	18d1      	adds	r1, r2, r3
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073ea:	f7ff ff67 	bl	80072bc <prvInsertTimerInActiveList>
 80073ee:	4603      	mov	r3, r0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d047      	beq.n	8007484 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80073f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073fa:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80073fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073fe:	69db      	ldr	r3, [r3, #28]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d13f      	bne.n	8007484 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	441a      	add	r2, r3
 800740c:	2300      	movs	r3, #0
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	2300      	movs	r3, #0
 8007412:	2100      	movs	r1, #0
 8007414:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007416:	f7ff fe1f 	bl	8007058 <xTimerGenericCommand>
 800741a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800741c:	6a3b      	ldr	r3, [r7, #32]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d130      	bne.n	8007484 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8007422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007426:	f383 8811 	msr	BASEPRI, r3
 800742a:	f3bf 8f6f 	isb	sy
 800742e:	f3bf 8f4f 	dsb	sy
 8007432:	61bb      	str	r3, [r7, #24]
}
 8007434:	bf00      	nop
 8007436:	e7fe      	b.n	8007436 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800743e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10a      	bne.n	800745c <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8007446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800744a:	f383 8811 	msr	BASEPRI, r3
 800744e:	f3bf 8f6f 	isb	sy
 8007452:	f3bf 8f4f 	dsb	sy
 8007456:	617b      	str	r3, [r7, #20]
}
 8007458:	bf00      	nop
 800745a:	e7fe      	b.n	800745a <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800745c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800745e:	699a      	ldr	r2, [r3, #24]
 8007460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007462:	18d1      	adds	r1, r2, r3
 8007464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007468:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800746a:	f7ff ff27 	bl	80072bc <prvInsertTimerInActiveList>
					break;
 800746e:	e009      	b.n	8007484 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007472:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007476:	2b00      	cmp	r3, #0
 8007478:	d104      	bne.n	8007484 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800747a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800747c:	f000 fb8a 	bl	8007b94 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007480:	e000      	b.n	8007484 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 8007482:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007484:	4b07      	ldr	r3, [pc, #28]	; (80074a4 <prvProcessReceivedCommands+0x164>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	1d39      	adds	r1, r7, #4
 800748a:	2200      	movs	r2, #0
 800748c:	4618      	mov	r0, r3
 800748e:	f7fe f877 	bl	8005580 <xQueueReceive>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	f47f af57 	bne.w	8007348 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800749a:	bf00      	nop
 800749c:	bf00      	nop
 800749e:	3730      	adds	r7, #48	; 0x30
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}
 80074a4:	20000fd0 	.word	0x20000fd0

080074a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b088      	sub	sp, #32
 80074ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80074ae:	e045      	b.n	800753c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80074b0:	4b2c      	ldr	r3, [pc, #176]	; (8007564 <prvSwitchTimerLists+0xbc>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80074ba:	4b2a      	ldr	r3, [pc, #168]	; (8007564 <prvSwitchTimerLists+0xbc>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	3304      	adds	r3, #4
 80074c8:	4618      	mov	r0, r3
 80074ca:	f7fd fca1 	bl	8004e10 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d12e      	bne.n	800753c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	699b      	ldr	r3, [r3, #24]
 80074e2:	693a      	ldr	r2, [r7, #16]
 80074e4:	4413      	add	r3, r2
 80074e6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d90e      	bls.n	800750e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	68ba      	ldr	r2, [r7, #8]
 80074f4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80074fc:	4b19      	ldr	r3, [pc, #100]	; (8007564 <prvSwitchTimerLists+0xbc>)
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	3304      	adds	r3, #4
 8007504:	4619      	mov	r1, r3
 8007506:	4610      	mov	r0, r2
 8007508:	f7fd fc4a 	bl	8004da0 <vListInsert>
 800750c:	e016      	b.n	800753c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800750e:	2300      	movs	r3, #0
 8007510:	9300      	str	r3, [sp, #0]
 8007512:	2300      	movs	r3, #0
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	2100      	movs	r1, #0
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f7ff fd9d 	bl	8007058 <xTimerGenericCommand>
 800751e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d10a      	bne.n	800753c <prvSwitchTimerLists+0x94>
	__asm volatile
 8007526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800752a:	f383 8811 	msr	BASEPRI, r3
 800752e:	f3bf 8f6f 	isb	sy
 8007532:	f3bf 8f4f 	dsb	sy
 8007536:	603b      	str	r3, [r7, #0]
}
 8007538:	bf00      	nop
 800753a:	e7fe      	b.n	800753a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800753c:	4b09      	ldr	r3, [pc, #36]	; (8007564 <prvSwitchTimerLists+0xbc>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d1b4      	bne.n	80074b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007546:	4b07      	ldr	r3, [pc, #28]	; (8007564 <prvSwitchTimerLists+0xbc>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800754c:	4b06      	ldr	r3, [pc, #24]	; (8007568 <prvSwitchTimerLists+0xc0>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a04      	ldr	r2, [pc, #16]	; (8007564 <prvSwitchTimerLists+0xbc>)
 8007552:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007554:	4a04      	ldr	r2, [pc, #16]	; (8007568 <prvSwitchTimerLists+0xc0>)
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	6013      	str	r3, [r2, #0]
}
 800755a:	bf00      	nop
 800755c:	3718      	adds	r7, #24
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	20000fc8 	.word	0x20000fc8
 8007568:	20000fcc 	.word	0x20000fcc

0800756c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b082      	sub	sp, #8
 8007570:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007572:	f000 f94b 	bl	800780c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007576:	4b15      	ldr	r3, [pc, #84]	; (80075cc <prvCheckForValidListAndQueue+0x60>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d120      	bne.n	80075c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800757e:	4814      	ldr	r0, [pc, #80]	; (80075d0 <prvCheckForValidListAndQueue+0x64>)
 8007580:	f7fd fbc0 	bl	8004d04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007584:	4813      	ldr	r0, [pc, #76]	; (80075d4 <prvCheckForValidListAndQueue+0x68>)
 8007586:	f7fd fbbd 	bl	8004d04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800758a:	4b13      	ldr	r3, [pc, #76]	; (80075d8 <prvCheckForValidListAndQueue+0x6c>)
 800758c:	4a10      	ldr	r2, [pc, #64]	; (80075d0 <prvCheckForValidListAndQueue+0x64>)
 800758e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007590:	4b12      	ldr	r3, [pc, #72]	; (80075dc <prvCheckForValidListAndQueue+0x70>)
 8007592:	4a10      	ldr	r2, [pc, #64]	; (80075d4 <prvCheckForValidListAndQueue+0x68>)
 8007594:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007596:	2300      	movs	r3, #0
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	4b11      	ldr	r3, [pc, #68]	; (80075e0 <prvCheckForValidListAndQueue+0x74>)
 800759c:	4a11      	ldr	r2, [pc, #68]	; (80075e4 <prvCheckForValidListAndQueue+0x78>)
 800759e:	2110      	movs	r1, #16
 80075a0:	200a      	movs	r0, #10
 80075a2:	f7fd fcc7 	bl	8004f34 <xQueueGenericCreateStatic>
 80075a6:	4603      	mov	r3, r0
 80075a8:	4a08      	ldr	r2, [pc, #32]	; (80075cc <prvCheckForValidListAndQueue+0x60>)
 80075aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80075ac:	4b07      	ldr	r3, [pc, #28]	; (80075cc <prvCheckForValidListAndQueue+0x60>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d005      	beq.n	80075c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80075b4:	4b05      	ldr	r3, [pc, #20]	; (80075cc <prvCheckForValidListAndQueue+0x60>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	490b      	ldr	r1, [pc, #44]	; (80075e8 <prvCheckForValidListAndQueue+0x7c>)
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7fe faf4 	bl	8005ba8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075c0:	f000 f954 	bl	800786c <vPortExitCritical>
}
 80075c4:	bf00      	nop
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	20000fd0 	.word	0x20000fd0
 80075d0:	20000fa0 	.word	0x20000fa0
 80075d4:	20000fb4 	.word	0x20000fb4
 80075d8:	20000fc8 	.word	0x20000fc8
 80075dc:	20000fcc 	.word	0x20000fcc
 80075e0:	2000107c 	.word	0x2000107c
 80075e4:	20000fdc 	.word	0x20000fdc
 80075e8:	08007ea4 	.word	0x08007ea4

080075ec <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b08a      	sub	sp, #40	; 0x28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
 80075f8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80075fa:	f06f 0301 	mvn.w	r3, #1
 80075fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800760c:	4b06      	ldr	r3, [pc, #24]	; (8007628 <xTimerPendFunctionCallFromISR+0x3c>)
 800760e:	6818      	ldr	r0, [r3, #0]
 8007610:	f107 0114 	add.w	r1, r7, #20
 8007614:	2300      	movs	r3, #0
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	f7fd ff1a 	bl	8005450 <xQueueGenericSendFromISR>
 800761c:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800761e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8007620:	4618      	mov	r0, r3
 8007622:	3728      	adds	r7, #40	; 0x28
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}
 8007628:	20000fd0 	.word	0x20000fd0

0800762c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	3b04      	subs	r3, #4
 800763c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007644:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	3b04      	subs	r3, #4
 800764a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	f023 0201 	bic.w	r2, r3, #1
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	3b04      	subs	r3, #4
 800765a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800765c:	4a08      	ldr	r2, [pc, #32]	; (8007680 <pxPortInitialiseStack+0x54>)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	3b14      	subs	r3, #20
 8007666:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	3b20      	subs	r3, #32
 8007672:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007674:	68fb      	ldr	r3, [r7, #12]
}
 8007676:	4618      	mov	r0, r3
 8007678:	3714      	adds	r7, #20
 800767a:	46bd      	mov	sp, r7
 800767c:	bc80      	pop	{r7}
 800767e:	4770      	bx	lr
 8007680:	08007685 	.word	0x08007685

08007684 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800768a:	2300      	movs	r3, #0
 800768c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800768e:	4b12      	ldr	r3, [pc, #72]	; (80076d8 <prvTaskExitError+0x54>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007696:	d00a      	beq.n	80076ae <prvTaskExitError+0x2a>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	60fb      	str	r3, [r7, #12]
}
 80076aa:	bf00      	nop
 80076ac:	e7fe      	b.n	80076ac <prvTaskExitError+0x28>
	__asm volatile
 80076ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b2:	f383 8811 	msr	BASEPRI, r3
 80076b6:	f3bf 8f6f 	isb	sy
 80076ba:	f3bf 8f4f 	dsb	sy
 80076be:	60bb      	str	r3, [r7, #8]
}
 80076c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076c2:	bf00      	nop
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d0fc      	beq.n	80076c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80076ca:	bf00      	nop
 80076cc:	bf00      	nop
 80076ce:	3714      	adds	r7, #20
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bc80      	pop	{r7}
 80076d4:	4770      	bx	lr
 80076d6:	bf00      	nop
 80076d8:	20000034 	.word	0x20000034
 80076dc:	00000000 	.word	0x00000000

080076e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80076e0:	4b07      	ldr	r3, [pc, #28]	; (8007700 <pxCurrentTCBConst2>)
 80076e2:	6819      	ldr	r1, [r3, #0]
 80076e4:	6808      	ldr	r0, [r1, #0]
 80076e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80076ea:	f380 8809 	msr	PSP, r0
 80076ee:	f3bf 8f6f 	isb	sy
 80076f2:	f04f 0000 	mov.w	r0, #0
 80076f6:	f380 8811 	msr	BASEPRI, r0
 80076fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80076fe:	4770      	bx	lr

08007700 <pxCurrentTCBConst2>:
 8007700:	20000a98 	.word	0x20000a98
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007704:	bf00      	nop
 8007706:	bf00      	nop

08007708 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007708:	4806      	ldr	r0, [pc, #24]	; (8007724 <prvPortStartFirstTask+0x1c>)
 800770a:	6800      	ldr	r0, [r0, #0]
 800770c:	6800      	ldr	r0, [r0, #0]
 800770e:	f380 8808 	msr	MSP, r0
 8007712:	b662      	cpsie	i
 8007714:	b661      	cpsie	f
 8007716:	f3bf 8f4f 	dsb	sy
 800771a:	f3bf 8f6f 	isb	sy
 800771e:	df00      	svc	0
 8007720:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007722:	bf00      	nop
 8007724:	e000ed08 	.word	0xe000ed08

08007728 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800772e:	4b32      	ldr	r3, [pc, #200]	; (80077f8 <xPortStartScheduler+0xd0>)
 8007730:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	b2db      	uxtb	r3, r3
 8007738:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	22ff      	movs	r2, #255	; 0xff
 800773e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	b2db      	uxtb	r3, r3
 8007746:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007748:	78fb      	ldrb	r3, [r7, #3]
 800774a:	b2db      	uxtb	r3, r3
 800774c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007750:	b2da      	uxtb	r2, r3
 8007752:	4b2a      	ldr	r3, [pc, #168]	; (80077fc <xPortStartScheduler+0xd4>)
 8007754:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007756:	4b2a      	ldr	r3, [pc, #168]	; (8007800 <xPortStartScheduler+0xd8>)
 8007758:	2207      	movs	r2, #7
 800775a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800775c:	e009      	b.n	8007772 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800775e:	4b28      	ldr	r3, [pc, #160]	; (8007800 <xPortStartScheduler+0xd8>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3b01      	subs	r3, #1
 8007764:	4a26      	ldr	r2, [pc, #152]	; (8007800 <xPortStartScheduler+0xd8>)
 8007766:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007768:	78fb      	ldrb	r3, [r7, #3]
 800776a:	b2db      	uxtb	r3, r3
 800776c:	005b      	lsls	r3, r3, #1
 800776e:	b2db      	uxtb	r3, r3
 8007770:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007772:	78fb      	ldrb	r3, [r7, #3]
 8007774:	b2db      	uxtb	r3, r3
 8007776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800777a:	2b80      	cmp	r3, #128	; 0x80
 800777c:	d0ef      	beq.n	800775e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800777e:	4b20      	ldr	r3, [pc, #128]	; (8007800 <xPortStartScheduler+0xd8>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f1c3 0307 	rsb	r3, r3, #7
 8007786:	2b04      	cmp	r3, #4
 8007788:	d00a      	beq.n	80077a0 <xPortStartScheduler+0x78>
	__asm volatile
 800778a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778e:	f383 8811 	msr	BASEPRI, r3
 8007792:	f3bf 8f6f 	isb	sy
 8007796:	f3bf 8f4f 	dsb	sy
 800779a:	60bb      	str	r3, [r7, #8]
}
 800779c:	bf00      	nop
 800779e:	e7fe      	b.n	800779e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80077a0:	4b17      	ldr	r3, [pc, #92]	; (8007800 <xPortStartScheduler+0xd8>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	021b      	lsls	r3, r3, #8
 80077a6:	4a16      	ldr	r2, [pc, #88]	; (8007800 <xPortStartScheduler+0xd8>)
 80077a8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80077aa:	4b15      	ldr	r3, [pc, #84]	; (8007800 <xPortStartScheduler+0xd8>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80077b2:	4a13      	ldr	r2, [pc, #76]	; (8007800 <xPortStartScheduler+0xd8>)
 80077b4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	b2da      	uxtb	r2, r3
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80077be:	4b11      	ldr	r3, [pc, #68]	; (8007804 <xPortStartScheduler+0xdc>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a10      	ldr	r2, [pc, #64]	; (8007804 <xPortStartScheduler+0xdc>)
 80077c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80077c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80077ca:	4b0e      	ldr	r3, [pc, #56]	; (8007804 <xPortStartScheduler+0xdc>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a0d      	ldr	r2, [pc, #52]	; (8007804 <xPortStartScheduler+0xdc>)
 80077d0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80077d4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80077d6:	f000 f8b9 	bl	800794c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80077da:	4b0b      	ldr	r3, [pc, #44]	; (8007808 <xPortStartScheduler+0xe0>)
 80077dc:	2200      	movs	r2, #0
 80077de:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80077e0:	f7ff ff92 	bl	8007708 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80077e4:	f7fe feba 	bl	800655c <vTaskSwitchContext>
	prvTaskExitError();
 80077e8:	f7ff ff4c 	bl	8007684 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	e000e400 	.word	0xe000e400
 80077fc:	200010cc 	.word	0x200010cc
 8007800:	200010d0 	.word	0x200010d0
 8007804:	e000ed20 	.word	0xe000ed20
 8007808:	20000034 	.word	0x20000034

0800780c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
	__asm volatile
 8007812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007816:	f383 8811 	msr	BASEPRI, r3
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	607b      	str	r3, [r7, #4]
}
 8007824:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007826:	4b0f      	ldr	r3, [pc, #60]	; (8007864 <vPortEnterCritical+0x58>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	3301      	adds	r3, #1
 800782c:	4a0d      	ldr	r2, [pc, #52]	; (8007864 <vPortEnterCritical+0x58>)
 800782e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007830:	4b0c      	ldr	r3, [pc, #48]	; (8007864 <vPortEnterCritical+0x58>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2b01      	cmp	r3, #1
 8007836:	d10f      	bne.n	8007858 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007838:	4b0b      	ldr	r3, [pc, #44]	; (8007868 <vPortEnterCritical+0x5c>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	b2db      	uxtb	r3, r3
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00a      	beq.n	8007858 <vPortEnterCritical+0x4c>
	__asm volatile
 8007842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007846:	f383 8811 	msr	BASEPRI, r3
 800784a:	f3bf 8f6f 	isb	sy
 800784e:	f3bf 8f4f 	dsb	sy
 8007852:	603b      	str	r3, [r7, #0]
}
 8007854:	bf00      	nop
 8007856:	e7fe      	b.n	8007856 <vPortEnterCritical+0x4a>
	}
}
 8007858:	bf00      	nop
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	bc80      	pop	{r7}
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	20000034 	.word	0x20000034
 8007868:	e000ed04 	.word	0xe000ed04

0800786c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007872:	4b11      	ldr	r3, [pc, #68]	; (80078b8 <vPortExitCritical+0x4c>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d10a      	bne.n	8007890 <vPortExitCritical+0x24>
	__asm volatile
 800787a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800787e:	f383 8811 	msr	BASEPRI, r3
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	f3bf 8f4f 	dsb	sy
 800788a:	607b      	str	r3, [r7, #4]
}
 800788c:	bf00      	nop
 800788e:	e7fe      	b.n	800788e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007890:	4b09      	ldr	r3, [pc, #36]	; (80078b8 <vPortExitCritical+0x4c>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	3b01      	subs	r3, #1
 8007896:	4a08      	ldr	r2, [pc, #32]	; (80078b8 <vPortExitCritical+0x4c>)
 8007898:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800789a:	4b07      	ldr	r3, [pc, #28]	; (80078b8 <vPortExitCritical+0x4c>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d105      	bne.n	80078ae <vPortExitCritical+0x42>
 80078a2:	2300      	movs	r3, #0
 80078a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	f383 8811 	msr	BASEPRI, r3
}
 80078ac:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80078ae:	bf00      	nop
 80078b0:	370c      	adds	r7, #12
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bc80      	pop	{r7}
 80078b6:	4770      	bx	lr
 80078b8:	20000034 	.word	0x20000034
 80078bc:	00000000 	.word	0x00000000

080078c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80078c0:	f3ef 8009 	mrs	r0, PSP
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	4b0d      	ldr	r3, [pc, #52]	; (8007900 <pxCurrentTCBConst>)
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80078d0:	6010      	str	r0, [r2, #0]
 80078d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80078d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80078da:	f380 8811 	msr	BASEPRI, r0
 80078de:	f7fe fe3d 	bl	800655c <vTaskSwitchContext>
 80078e2:	f04f 0000 	mov.w	r0, #0
 80078e6:	f380 8811 	msr	BASEPRI, r0
 80078ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80078ee:	6819      	ldr	r1, [r3, #0]
 80078f0:	6808      	ldr	r0, [r1, #0]
 80078f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80078f6:	f380 8809 	msr	PSP, r0
 80078fa:	f3bf 8f6f 	isb	sy
 80078fe:	4770      	bx	lr

08007900 <pxCurrentTCBConst>:
 8007900:	20000a98 	.word	0x20000a98
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007904:	bf00      	nop
 8007906:	bf00      	nop

08007908 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
	__asm volatile
 800790e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007912:	f383 8811 	msr	BASEPRI, r3
 8007916:	f3bf 8f6f 	isb	sy
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	607b      	str	r3, [r7, #4]
}
 8007920:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007922:	f7fe fd5d 	bl	80063e0 <xTaskIncrementTick>
 8007926:	4603      	mov	r3, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d003      	beq.n	8007934 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800792c:	4b06      	ldr	r3, [pc, #24]	; (8007948 <SysTick_Handler+0x40>)
 800792e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007932:	601a      	str	r2, [r3, #0]
 8007934:	2300      	movs	r3, #0
 8007936:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	f383 8811 	msr	BASEPRI, r3
}
 800793e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007940:	bf00      	nop
 8007942:	3708      	adds	r7, #8
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	e000ed04 	.word	0xe000ed04

0800794c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800794c:	b480      	push	{r7}
 800794e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007950:	4b0a      	ldr	r3, [pc, #40]	; (800797c <vPortSetupTimerInterrupt+0x30>)
 8007952:	2200      	movs	r2, #0
 8007954:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007956:	4b0a      	ldr	r3, [pc, #40]	; (8007980 <vPortSetupTimerInterrupt+0x34>)
 8007958:	2200      	movs	r2, #0
 800795a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800795c:	4b09      	ldr	r3, [pc, #36]	; (8007984 <vPortSetupTimerInterrupt+0x38>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a09      	ldr	r2, [pc, #36]	; (8007988 <vPortSetupTimerInterrupt+0x3c>)
 8007962:	fba2 2303 	umull	r2, r3, r2, r3
 8007966:	099b      	lsrs	r3, r3, #6
 8007968:	4a08      	ldr	r2, [pc, #32]	; (800798c <vPortSetupTimerInterrupt+0x40>)
 800796a:	3b01      	subs	r3, #1
 800796c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800796e:	4b03      	ldr	r3, [pc, #12]	; (800797c <vPortSetupTimerInterrupt+0x30>)
 8007970:	2207      	movs	r2, #7
 8007972:	601a      	str	r2, [r3, #0]
}
 8007974:	bf00      	nop
 8007976:	46bd      	mov	sp, r7
 8007978:	bc80      	pop	{r7}
 800797a:	4770      	bx	lr
 800797c:	e000e010 	.word	0xe000e010
 8007980:	e000e018 	.word	0xe000e018
 8007984:	20000028 	.word	0x20000028
 8007988:	10624dd3 	.word	0x10624dd3
 800798c:	e000e014 	.word	0xe000e014

08007990 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007996:	f3ef 8305 	mrs	r3, IPSR
 800799a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2b0f      	cmp	r3, #15
 80079a0:	d914      	bls.n	80079cc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80079a2:	4a16      	ldr	r2, [pc, #88]	; (80079fc <vPortValidateInterruptPriority+0x6c>)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	4413      	add	r3, r2
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80079ac:	4b14      	ldr	r3, [pc, #80]	; (8007a00 <vPortValidateInterruptPriority+0x70>)
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	7afa      	ldrb	r2, [r7, #11]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d20a      	bcs.n	80079cc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80079b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
 80079c6:	607b      	str	r3, [r7, #4]
}
 80079c8:	bf00      	nop
 80079ca:	e7fe      	b.n	80079ca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80079cc:	4b0d      	ldr	r3, [pc, #52]	; (8007a04 <vPortValidateInterruptPriority+0x74>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80079d4:	4b0c      	ldr	r3, [pc, #48]	; (8007a08 <vPortValidateInterruptPriority+0x78>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	429a      	cmp	r2, r3
 80079da:	d90a      	bls.n	80079f2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80079dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e0:	f383 8811 	msr	BASEPRI, r3
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	603b      	str	r3, [r7, #0]
}
 80079ee:	bf00      	nop
 80079f0:	e7fe      	b.n	80079f0 <vPortValidateInterruptPriority+0x60>
	}
 80079f2:	bf00      	nop
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bc80      	pop	{r7}
 80079fa:	4770      	bx	lr
 80079fc:	e000e3f0 	.word	0xe000e3f0
 8007a00:	200010cc 	.word	0x200010cc
 8007a04:	e000ed0c 	.word	0xe000ed0c
 8007a08:	200010d0 	.word	0x200010d0

08007a0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b08a      	sub	sp, #40	; 0x28
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007a14:	2300      	movs	r3, #0
 8007a16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007a18:	f7fe fc28 	bl	800626c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007a1c:	4b58      	ldr	r3, [pc, #352]	; (8007b80 <pvPortMalloc+0x174>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d101      	bne.n	8007a28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007a24:	f000 f910 	bl	8007c48 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007a28:	4b56      	ldr	r3, [pc, #344]	; (8007b84 <pvPortMalloc+0x178>)
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4013      	ands	r3, r2
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	f040 808e 	bne.w	8007b52 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d01d      	beq.n	8007a78 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007a3c:	2208      	movs	r2, #8
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4413      	add	r3, r2
 8007a42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f003 0307 	and.w	r3, r3, #7
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d014      	beq.n	8007a78 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f023 0307 	bic.w	r3, r3, #7
 8007a54:	3308      	adds	r3, #8
 8007a56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f003 0307 	and.w	r3, r3, #7
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00a      	beq.n	8007a78 <pvPortMalloc+0x6c>
	__asm volatile
 8007a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a66:	f383 8811 	msr	BASEPRI, r3
 8007a6a:	f3bf 8f6f 	isb	sy
 8007a6e:	f3bf 8f4f 	dsb	sy
 8007a72:	617b      	str	r3, [r7, #20]
}
 8007a74:	bf00      	nop
 8007a76:	e7fe      	b.n	8007a76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d069      	beq.n	8007b52 <pvPortMalloc+0x146>
 8007a7e:	4b42      	ldr	r3, [pc, #264]	; (8007b88 <pvPortMalloc+0x17c>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d864      	bhi.n	8007b52 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007a88:	4b40      	ldr	r3, [pc, #256]	; (8007b8c <pvPortMalloc+0x180>)
 8007a8a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007a8c:	4b3f      	ldr	r3, [pc, #252]	; (8007b8c <pvPortMalloc+0x180>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a92:	e004      	b.n	8007a9e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a96:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d903      	bls.n	8007ab0 <pvPortMalloc+0xa4>
 8007aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1f1      	bne.n	8007a94 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ab0:	4b33      	ldr	r3, [pc, #204]	; (8007b80 <pvPortMalloc+0x174>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d04b      	beq.n	8007b52 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007aba:	6a3b      	ldr	r3, [r7, #32]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2208      	movs	r2, #8
 8007ac0:	4413      	add	r3, r2
 8007ac2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	6a3b      	ldr	r3, [r7, #32]
 8007aca:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ace:	685a      	ldr	r2, [r3, #4]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	1ad2      	subs	r2, r2, r3
 8007ad4:	2308      	movs	r3, #8
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d91f      	bls.n	8007b1c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007adc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ae4:	69bb      	ldr	r3, [r7, #24]
 8007ae6:	f003 0307 	and.w	r3, r3, #7
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d00a      	beq.n	8007b04 <pvPortMalloc+0xf8>
	__asm volatile
 8007aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	613b      	str	r3, [r7, #16]
}
 8007b00:	bf00      	nop
 8007b02:	e7fe      	b.n	8007b02 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b06:	685a      	ldr	r2, [r3, #4]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	1ad2      	subs	r2, r2, r3
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007b16:	69b8      	ldr	r0, [r7, #24]
 8007b18:	f000 f8f8 	bl	8007d0c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007b1c:	4b1a      	ldr	r3, [pc, #104]	; (8007b88 <pvPortMalloc+0x17c>)
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	1ad3      	subs	r3, r2, r3
 8007b26:	4a18      	ldr	r2, [pc, #96]	; (8007b88 <pvPortMalloc+0x17c>)
 8007b28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007b2a:	4b17      	ldr	r3, [pc, #92]	; (8007b88 <pvPortMalloc+0x17c>)
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	4b18      	ldr	r3, [pc, #96]	; (8007b90 <pvPortMalloc+0x184>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d203      	bcs.n	8007b3e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007b36:	4b14      	ldr	r3, [pc, #80]	; (8007b88 <pvPortMalloc+0x17c>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a15      	ldr	r2, [pc, #84]	; (8007b90 <pvPortMalloc+0x184>)
 8007b3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b40:	685a      	ldr	r2, [r3, #4]
 8007b42:	4b10      	ldr	r3, [pc, #64]	; (8007b84 <pvPortMalloc+0x178>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	431a      	orrs	r2, r3
 8007b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4e:	2200      	movs	r2, #0
 8007b50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007b52:	f7fe fb99 	bl	8006288 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	f003 0307 	and.w	r3, r3, #7
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00a      	beq.n	8007b76 <pvPortMalloc+0x16a>
	__asm volatile
 8007b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	60fb      	str	r3, [r7, #12]
}
 8007b72:	bf00      	nop
 8007b74:	e7fe      	b.n	8007b74 <pvPortMalloc+0x168>
	return pvReturn;
 8007b76:	69fb      	ldr	r3, [r7, #28]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3728      	adds	r7, #40	; 0x28
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	20001cdc 	.word	0x20001cdc
 8007b84:	20001ce8 	.word	0x20001ce8
 8007b88:	20001ce0 	.word	0x20001ce0
 8007b8c:	20001cd4 	.word	0x20001cd4
 8007b90:	20001ce4 	.word	0x20001ce4

08007b94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b086      	sub	sp, #24
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d048      	beq.n	8007c38 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007ba6:	2308      	movs	r3, #8
 8007ba8:	425b      	negs	r3, r3
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	4413      	add	r3, r2
 8007bae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	685a      	ldr	r2, [r3, #4]
 8007bb8:	4b21      	ldr	r3, [pc, #132]	; (8007c40 <vPortFree+0xac>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d10a      	bne.n	8007bd8 <vPortFree+0x44>
	__asm volatile
 8007bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	60fb      	str	r3, [r7, #12]
}
 8007bd4:	bf00      	nop
 8007bd6:	e7fe      	b.n	8007bd6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d00a      	beq.n	8007bf6 <vPortFree+0x62>
	__asm volatile
 8007be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be4:	f383 8811 	msr	BASEPRI, r3
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	f3bf 8f4f 	dsb	sy
 8007bf0:	60bb      	str	r3, [r7, #8]
}
 8007bf2:	bf00      	nop
 8007bf4:	e7fe      	b.n	8007bf4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	685a      	ldr	r2, [r3, #4]
 8007bfa:	4b11      	ldr	r3, [pc, #68]	; (8007c40 <vPortFree+0xac>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4013      	ands	r3, r2
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d019      	beq.n	8007c38 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d115      	bne.n	8007c38 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	685a      	ldr	r2, [r3, #4]
 8007c10:	4b0b      	ldr	r3, [pc, #44]	; (8007c40 <vPortFree+0xac>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	43db      	mvns	r3, r3
 8007c16:	401a      	ands	r2, r3
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007c1c:	f7fe fb26 	bl	800626c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	685a      	ldr	r2, [r3, #4]
 8007c24:	4b07      	ldr	r3, [pc, #28]	; (8007c44 <vPortFree+0xb0>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4413      	add	r3, r2
 8007c2a:	4a06      	ldr	r2, [pc, #24]	; (8007c44 <vPortFree+0xb0>)
 8007c2c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007c2e:	6938      	ldr	r0, [r7, #16]
 8007c30:	f000 f86c 	bl	8007d0c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007c34:	f7fe fb28 	bl	8006288 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007c38:	bf00      	nop
 8007c3a:	3718      	adds	r7, #24
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	20001ce8 	.word	0x20001ce8
 8007c44:	20001ce0 	.word	0x20001ce0

08007c48 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007c4e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007c52:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007c54:	4b27      	ldr	r3, [pc, #156]	; (8007cf4 <prvHeapInit+0xac>)
 8007c56:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f003 0307 	and.w	r3, r3, #7
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00c      	beq.n	8007c7c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	3307      	adds	r3, #7
 8007c66:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f023 0307 	bic.w	r3, r3, #7
 8007c6e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	1ad3      	subs	r3, r2, r3
 8007c76:	4a1f      	ldr	r2, [pc, #124]	; (8007cf4 <prvHeapInit+0xac>)
 8007c78:	4413      	add	r3, r2
 8007c7a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007c80:	4a1d      	ldr	r2, [pc, #116]	; (8007cf8 <prvHeapInit+0xb0>)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007c86:	4b1c      	ldr	r3, [pc, #112]	; (8007cf8 <prvHeapInit+0xb0>)
 8007c88:	2200      	movs	r2, #0
 8007c8a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	68ba      	ldr	r2, [r7, #8]
 8007c90:	4413      	add	r3, r2
 8007c92:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007c94:	2208      	movs	r2, #8
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	1a9b      	subs	r3, r3, r2
 8007c9a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f023 0307 	bic.w	r3, r3, #7
 8007ca2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	4a15      	ldr	r2, [pc, #84]	; (8007cfc <prvHeapInit+0xb4>)
 8007ca8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007caa:	4b14      	ldr	r3, [pc, #80]	; (8007cfc <prvHeapInit+0xb4>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007cb2:	4b12      	ldr	r3, [pc, #72]	; (8007cfc <prvHeapInit+0xb4>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	1ad2      	subs	r2, r2, r3
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007cc8:	4b0c      	ldr	r3, [pc, #48]	; (8007cfc <prvHeapInit+0xb4>)
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	4a0a      	ldr	r2, [pc, #40]	; (8007d00 <prvHeapInit+0xb8>)
 8007cd6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	4a09      	ldr	r2, [pc, #36]	; (8007d04 <prvHeapInit+0xbc>)
 8007cde:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007ce0:	4b09      	ldr	r3, [pc, #36]	; (8007d08 <prvHeapInit+0xc0>)
 8007ce2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007ce6:	601a      	str	r2, [r3, #0]
}
 8007ce8:	bf00      	nop
 8007cea:	3714      	adds	r7, #20
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bc80      	pop	{r7}
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	200010d4 	.word	0x200010d4
 8007cf8:	20001cd4 	.word	0x20001cd4
 8007cfc:	20001cdc 	.word	0x20001cdc
 8007d00:	20001ce4 	.word	0x20001ce4
 8007d04:	20001ce0 	.word	0x20001ce0
 8007d08:	20001ce8 	.word	0x20001ce8

08007d0c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007d14:	4b27      	ldr	r3, [pc, #156]	; (8007db4 <prvInsertBlockIntoFreeList+0xa8>)
 8007d16:	60fb      	str	r3, [r7, #12]
 8007d18:	e002      	b.n	8007d20 <prvInsertBlockIntoFreeList+0x14>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	60fb      	str	r3, [r7, #12]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d8f7      	bhi.n	8007d1a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	68ba      	ldr	r2, [r7, #8]
 8007d34:	4413      	add	r3, r2
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d108      	bne.n	8007d4e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	685a      	ldr	r2, [r3, #4]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	441a      	add	r2, r3
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	68ba      	ldr	r2, [r7, #8]
 8007d58:	441a      	add	r2, r3
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d118      	bne.n	8007d94 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	4b14      	ldr	r3, [pc, #80]	; (8007db8 <prvInsertBlockIntoFreeList+0xac>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d00d      	beq.n	8007d8a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	685a      	ldr	r2, [r3, #4]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	441a      	add	r2, r3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	601a      	str	r2, [r3, #0]
 8007d88:	e008      	b.n	8007d9c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007d8a:	4b0b      	ldr	r3, [pc, #44]	; (8007db8 <prvInsertBlockIntoFreeList+0xac>)
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	601a      	str	r2, [r3, #0]
 8007d92:	e003      	b.n	8007d9c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d002      	beq.n	8007daa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	687a      	ldr	r2, [r7, #4]
 8007da8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007daa:	bf00      	nop
 8007dac:	3714      	adds	r7, #20
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bc80      	pop	{r7}
 8007db2:	4770      	bx	lr
 8007db4:	20001cd4 	.word	0x20001cd4
 8007db8:	20001cdc 	.word	0x20001cdc

08007dbc <memset>:
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	4402      	add	r2, r0
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d100      	bne.n	8007dc6 <memset+0xa>
 8007dc4:	4770      	bx	lr
 8007dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8007dca:	e7f9      	b.n	8007dc0 <memset+0x4>

08007dcc <__libc_init_array>:
 8007dcc:	b570      	push	{r4, r5, r6, lr}
 8007dce:	2600      	movs	r6, #0
 8007dd0:	4d0c      	ldr	r5, [pc, #48]	; (8007e04 <__libc_init_array+0x38>)
 8007dd2:	4c0d      	ldr	r4, [pc, #52]	; (8007e08 <__libc_init_array+0x3c>)
 8007dd4:	1b64      	subs	r4, r4, r5
 8007dd6:	10a4      	asrs	r4, r4, #2
 8007dd8:	42a6      	cmp	r6, r4
 8007dda:	d109      	bne.n	8007df0 <__libc_init_array+0x24>
 8007ddc:	f000 f828 	bl	8007e30 <_init>
 8007de0:	2600      	movs	r6, #0
 8007de2:	4d0a      	ldr	r5, [pc, #40]	; (8007e0c <__libc_init_array+0x40>)
 8007de4:	4c0a      	ldr	r4, [pc, #40]	; (8007e10 <__libc_init_array+0x44>)
 8007de6:	1b64      	subs	r4, r4, r5
 8007de8:	10a4      	asrs	r4, r4, #2
 8007dea:	42a6      	cmp	r6, r4
 8007dec:	d105      	bne.n	8007dfa <__libc_init_array+0x2e>
 8007dee:	bd70      	pop	{r4, r5, r6, pc}
 8007df0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007df4:	4798      	blx	r3
 8007df6:	3601      	adds	r6, #1
 8007df8:	e7ee      	b.n	8007dd8 <__libc_init_array+0xc>
 8007dfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dfe:	4798      	blx	r3
 8007e00:	3601      	adds	r6, #1
 8007e02:	e7f2      	b.n	8007dea <__libc_init_array+0x1e>
 8007e04:	08007f98 	.word	0x08007f98
 8007e08:	08007f98 	.word	0x08007f98
 8007e0c:	08007f98 	.word	0x08007f98
 8007e10:	08007f9c 	.word	0x08007f9c

08007e14 <memcpy>:
 8007e14:	440a      	add	r2, r1
 8007e16:	4291      	cmp	r1, r2
 8007e18:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e1c:	d100      	bne.n	8007e20 <memcpy+0xc>
 8007e1e:	4770      	bx	lr
 8007e20:	b510      	push	{r4, lr}
 8007e22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e26:	4291      	cmp	r1, r2
 8007e28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e2c:	d1f9      	bne.n	8007e22 <memcpy+0xe>
 8007e2e:	bd10      	pop	{r4, pc}

08007e30 <_init>:
 8007e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e32:	bf00      	nop
 8007e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e36:	bc08      	pop	{r3}
 8007e38:	469e      	mov	lr, r3
 8007e3a:	4770      	bx	lr

08007e3c <_fini>:
 8007e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3e:	bf00      	nop
 8007e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e42:	bc08      	pop	{r3}
 8007e44:	469e      	mov	lr, r3
 8007e46:	4770      	bx	lr
