{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732723087391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732723087391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 22:58:07 2024 " "Processing started: Wed Nov 27 22:58:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732723087391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732723087391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732723087391 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732723087863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i\$.sv 1 1 " "Found 1 design units, including 1 entities, in source file i\$.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I\$ " "Found entity 1: I\$" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insn_vld.sv 1 1 " "Found 1 design units, including 1 entities, in source file insn_vld.sv" { { "Info" "ISGN_ENTITY_NAME" "1 insn_vld " "Found entity 1: insn_vld" {  } { { "insn_vld.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/insn_vld.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_debug " "Found entity 1: pc_debug" {  } { { "pc_debug.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc Pc single_cycle.sv(32) " "Verilog HDL Declaration information at single_cycle.sv(32): object \"pc\" differs only in case from object \"Pc\" in the same scope" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732723087939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732723087940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732723087940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p lsu.sv(109) " "Verilog HDL Implicit Net warning at lsu.sv(109): created implicit net for \"p\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732723087940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t single_cycle.sv(48) " "Verilog HDL Implicit Net warning at single_cycle.sv(48): created implicit net for \"t\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732723087940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "l single_cycle.sv(49) " "Verilog HDL Implicit Net warning at single_cycle.sv(49): created implicit net for \"l\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732723087940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle " "Elaborating entity \"single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732723087965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t single_cycle.sv(48) " "Verilog HDL or VHDL warning at single_cycle.sv(48): object \"t\" assigned a value but never read" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732723087966 "|single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l single_cycle.sv(49) " "Verilog HDL or VHDL warning at single_cycle.sv(49): object \"l\" assigned a value but never read" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732723087966 "|single_cycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 single_cycle.sv(48) " "Verilog HDL assignment warning at single_cycle.sv(48): truncated value with size 2 to match size of target (1)" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732723087966 "|single_cycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 single_cycle.sv(49) " "Verilog HDL assignment warning at single_cycle.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732723087966 "|single_cycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux211 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux211\"" {  } { { "single_cycle.sv" "mux211" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723087982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:Pc " "Elaborating entity \"pc\" for hierarchy \"pc:Pc\"" {  } { { "single_cycle.sv" "Pc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723087992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder pc_adder:adder " "Elaborating entity \"pc_adder\" for hierarchy \"pc_adder:adder\"" {  } { { "single_cycle.sv" "adder" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I\$ I\$:i\$ " "Elaborating entity \"I\$\" for hierarchy \"I\$:i\$\"" {  } { { "single_cycle.sv" "i\$" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088009 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 2048 I\$.sv(8) " "Verilog HDL warning at I\$.sv(8): number of words (4) in memory file does not match the number of elements in the address range \[0:2048\]" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1732723088016 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.data_a 0 I\$.sv(5) " "Net \"instructions_value.data_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1732723088144 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.waddr_a 0 I\$.sv(5) " "Net \"instructions_value.waddr_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1732723088144 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.we_a 0 I\$.sv(5) " "Net \"instructions_value.we_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1732723088144 "|single_cycle|I$:i$"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"regfile:regf\"" {  } { { "single_cycle.sv" "regf" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:immgen\"" {  } { { "single_cycle.sv" "immgen" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc brc:Brc " "Elaborating entity \"brc\" for hierarchy \"brc:Brc\"" {  } { { "single_cycle.sv" "Brc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "single_cycle.sv" "Alu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:Lsu " "Elaborating entity \"lsu\" for hierarchy \"lsu:Lsu\"" {  } { { "single_cycle.sv" "Lsu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p lsu.sv(109) " "Verilog HDL or VHDL warning at lsu.sv(109): object \"p\" assigned a value but never read" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 lsu.sv(109) " "Verilog HDL assignment warning at lsu.sv(109): truncated value with size 4 to match size of target (1)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lsu.sv(167) " "Verilog HDL Case Statement warning at lsu.sv(167): incomplete case statement has no default case item" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 167 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lsu.sv(167) " "Verilog HDL Case Statement information at lsu.sv(167): all case item expressions in this case statement are onehot" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 167 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_control\[15..4\] 0 lsu.sv(62) " "Net \"lcd_control\[15..4\]\" at lsu.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green_leds\[15..4\] 0 lsu.sv(66) " "Net \"green_leds\[15..4\]\" at lsu.sv(66) has no driver or initial value, using a default initial value '0'" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_leds\[15..4\] 0 lsu.sv(68) " "Net \"red_leds\[15..4\]\" at lsu.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "switches\[15..4\] 0 lsu.sv(75) " "Net \"switches\[15..4\]\" at lsu.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buttons\[15..1\] 0 lsu.sv(76) " "Net \"buttons\[15..1\]\" at lsu.sv(76) has no driver or initial value, using a default initial value '0'" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1732723088293 "|single_cycle|lsu:Lsu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 mux_3to1:mux31 " "Elaborating entity \"mux_3to1\" for hierarchy \"mux_3to1:mux31\"" {  } { { "single_cycle.sv" "mux31" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_debug pc_debug:pc_de " "Elaborating entity \"pc_debug\" for hierarchy \"pc_debug:pc_de\"" {  } { { "single_cycle.sv" "pc_de" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insn_vld insn_vld:ins_vld " "Elaborating entity \"insn_vld\" for hierarchy \"insn_vld:ins_vld\"" {  } { { "single_cycle.sv" "ins_vld" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:ctrl " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:ctrl\"" {  } { { "single_cycle.sv" "ctrl" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088323 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit.sv(37) " "Verilog HDL Case Statement warning at ctrl_unit.sv(37): incomplete case statement has no default case item" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1732723088331 "|single_cycle|ctrl_unit:ctrl"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "alu_data_check Alu " "Port \"alu_data_check\" does not exist in macrofunction \"Alu\"" {  } { { "single_cycle.sv" "Alu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 123 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732723088450 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1732723088456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1732723088486 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732723088791 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 27 22:58:08 2024 " "Processing ended: Wed Nov 27 22:58:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732723088791 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732723088791 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732723088791 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732723088791 ""}
