
*** Running vivado
    with args -log complex_mult_16x16.vds -m64 -mode batch -messageDb vivado.pb -notrace -source complex_mult_16x16.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source complex_mult_16x16.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'complex_mult_16x16' generated file not found 'd:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_mult_16x16' generated file not found 'd:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_mult_16x16' generated file not found 'd:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_mult_16x16' generated file not found 'd:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_mult_16x16' generated file not found 'd:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top complex_mult_16x16 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 289.016 ; gain = 116.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'complex_mult_16x16' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/synth/complex_mult_16x16.vhd:71]
INFO: [Synth 8-3491] module 'cmpy_v6_0_10' declared at 'd:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0.vhd:119' bound to instance 'U0' of component 'cmpy_v6_0_10' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/synth/complex_mult_16x16.vhd:150]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0.vhd:183]
INFO: [Synth 8-3491] module 'cmpy_v6_0_10_viv' declared at 'd:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:12048' bound to instance 'i_synth' of component 'cmpy_v6_0_10_viv' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0.vhd:190]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_viv' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:12123]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:907]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:911]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:915]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:919]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:923]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:927]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:936]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:944]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:948]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:952]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:956]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:961]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1019]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1206]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1239]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1240]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3863]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3738]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3740]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3748]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1239]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1240]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3863]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1377]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1378]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1380]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1395]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1396]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1410]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1411]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1412]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1414]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1415]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1428]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1239]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1240]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:3863]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1441]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1059]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1097]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1156]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1157]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:12436]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1755]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1782]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line' (1#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:780]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1206]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1239]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1240]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (2#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized0' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized0' (2#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized1' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized1' (2#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized2' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1812]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized2' (2#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized3' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized3' (2#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (3#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line' (4#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized0' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4385]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized0' (4#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:11052]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized1' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized1' (4#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (5#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-506] null port 'C' ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4592]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized2' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized2' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized3' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized3' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:11052]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized4' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized4' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized4' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized4' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized5' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized5' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized6' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized6' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized5' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized5' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:11052]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized6' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized6' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized7' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized7' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized8' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized8' (6#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (7#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth' (8#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_viv' (9#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:12123]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10' (10#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'complex_mult_16x16' (11#1) [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/synth/complex_mult_16x16.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 348.914 ; gain = 175.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 348.914 ; gain = 175.988
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.runs/complex_mult_16x16_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.runs/complex_mult_16x16_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 547.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 547.914 ; gain = 374.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 547.914 ; gain = 374.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 547.914 ; gain = 374.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 547.914 ; gain = 374.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 547.914 ; gain = 374.988
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 547.914 ; gain = 374.988
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 547.914 ; gain = 374.988

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][15] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][16] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][15] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][16] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][15] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][16] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][16] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][15] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][16] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][17] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][20] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][21] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][22] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][15] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][16] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][16] ' (FD) to 'U0/i_synth/\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17] '
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][22] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][21] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][20] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][17] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][16] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][15] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][16] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][15] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][16] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][15] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][16] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][15] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][16] ) is unused and will be removed from module cmpy_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][15] ) is unused and will be removed from module cmpy_v6_0_10_viv.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 547.914 ; gain = 374.988
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 547.914 ; gain = 374.988

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 628.645 ; gain = 455.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 629.633 ; gain = 456.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 649.945 ; gain = 477.020

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     1|
|3     |LUT2      |     1|
|4     |SRL16E    |     1|
|5     |FDRE      |   114|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 649.945 ; gain = 477.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 649.945 ; gain = 238.813
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 649.945 ; gain = 477.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/complex_mult_16x16_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 649.945 ; gain = 442.082
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 649.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 15:41:01 2018...
