
MotorControlwithMicroROS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d05c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010c0  0800d230  0800d230  0000e230  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e2f0  0800e2f0  000132e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e2f0  0800e2f0  0000f2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e2f8  0800e2f8  000132e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0800e2f8  0800e2f8  0000f2f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e308  0800e308  0000f308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000032e0  20000000  0800e30c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010a4  200032e0  080115ec  000132e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004384  080115ec  00013384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000132e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fa21  00000000  00000000  00013310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b0a  00000000  00000000  00032d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  00037840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014ff  00000000  00000000  00039368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000067aa  00000000  00000000  0003a867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024b8a  00000000  00000000  00041011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105c55  00000000  00000000  00065b9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  0016b7f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008128  00000000  00000000  0016b85c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00173984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200032e0 	.word	0x200032e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d214 	.word	0x0800d214

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200032e4 	.word	0x200032e4
 800020c:	0800d214 	.word	0x0800d214

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b988 	b.w	8000f30 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	468e      	mov	lr, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	4688      	mov	r8, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4617      	mov	r7, r2
 8000c4c:	d962      	bls.n	8000d14 <__udivmoddi4+0xdc>
 8000c4e:	fab2 f682 	clz	r6, r2
 8000c52:	b14e      	cbz	r6, 8000c68 <__udivmoddi4+0x30>
 8000c54:	f1c6 0320 	rsb	r3, r6, #32
 8000c58:	fa01 f806 	lsl.w	r8, r1, r6
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	40b7      	lsls	r7, r6
 8000c62:	ea43 0808 	orr.w	r8, r3, r8
 8000c66:	40b4      	lsls	r4, r6
 8000c68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c74:	0c23      	lsrs	r3, r4, #16
 8000c76:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c7e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c8c:	f080 80ea 	bcs.w	8000e64 <__udivmoddi4+0x22c>
 8000c90:	429a      	cmp	r2, r3
 8000c92:	f240 80e7 	bls.w	8000e64 <__udivmoddi4+0x22c>
 8000c96:	3902      	subs	r1, #2
 8000c98:	443b      	add	r3, r7
 8000c9a:	1a9a      	subs	r2, r3, r2
 8000c9c:	b2a3      	uxth	r3, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000caa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cae:	459c      	cmp	ip, r3
 8000cb0:	d909      	bls.n	8000cc6 <__udivmoddi4+0x8e>
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cb8:	f080 80d6 	bcs.w	8000e68 <__udivmoddi4+0x230>
 8000cbc:	459c      	cmp	ip, r3
 8000cbe:	f240 80d3 	bls.w	8000e68 <__udivmoddi4+0x230>
 8000cc2:	443b      	add	r3, r7
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cca:	eba3 030c 	sub.w	r3, r3, ip
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11d      	cbz	r5, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40f3      	lsrs	r3, r6
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d905      	bls.n	8000cee <__udivmoddi4+0xb6>
 8000ce2:	b10d      	cbz	r5, 8000ce8 <__udivmoddi4+0xb0>
 8000ce4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4608      	mov	r0, r1
 8000cec:	e7f5      	b.n	8000cda <__udivmoddi4+0xa2>
 8000cee:	fab3 f183 	clz	r1, r3
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	d146      	bne.n	8000d84 <__udivmoddi4+0x14c>
 8000cf6:	4573      	cmp	r3, lr
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0xc8>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 8105 	bhi.w	8000f0a <__udivmoddi4+0x2d2>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	4690      	mov	r8, r2
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0e5      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d0e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d12:	e7e2      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f000 8090 	beq.w	8000e3a <__udivmoddi4+0x202>
 8000d1a:	fab2 f682 	clz	r6, r2
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	f040 80a4 	bne.w	8000e6c <__udivmoddi4+0x234>
 8000d24:	1a8a      	subs	r2, r1, r2
 8000d26:	0c03      	lsrs	r3, r0, #16
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	b280      	uxth	r0, r0
 8000d2e:	b2bc      	uxth	r4, r7
 8000d30:	2101      	movs	r1, #1
 8000d32:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d36:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d907      	bls.n	8000d56 <__udivmoddi4+0x11e>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x11c>
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	f200 80e0 	bhi.w	8000f14 <__udivmoddi4+0x2dc>
 8000d54:	46c4      	mov	ip, r8
 8000d56:	1a9b      	subs	r3, r3, r2
 8000d58:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d5c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d60:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d64:	fb02 f404 	mul.w	r4, r2, r4
 8000d68:	429c      	cmp	r4, r3
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x144>
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x142>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f200 80ca 	bhi.w	8000f0e <__udivmoddi4+0x2d6>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	1b1b      	subs	r3, r3, r4
 8000d7e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d82:	e7a5      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d84:	f1c1 0620 	rsb	r6, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d8e:	431f      	orrs	r7, r3
 8000d90:	fa0e f401 	lsl.w	r4, lr, r1
 8000d94:	fa20 f306 	lsr.w	r3, r0, r6
 8000d98:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d9c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	fa1f fc87 	uxth.w	ip, r7
 8000daa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000db4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000db8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x1a0>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dca:	f080 809c 	bcs.w	8000f06 <__udivmoddi4+0x2ce>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f240 8099 	bls.w	8000f06 <__udivmoddi4+0x2ce>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	443c      	add	r4, r7
 8000dd8:	eba4 040e 	sub.w	r4, r4, lr
 8000ddc:	fa1f fe83 	uxth.w	lr, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dec:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1ce>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dfa:	f080 8082 	bcs.w	8000f02 <__udivmoddi4+0x2ca>
 8000dfe:	45a4      	cmp	ip, r4
 8000e00:	d97f      	bls.n	8000f02 <__udivmoddi4+0x2ca>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	443c      	add	r4, r7
 8000e06:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e0a:	eba4 040c 	sub.w	r4, r4, ip
 8000e0e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e12:	4564      	cmp	r4, ip
 8000e14:	4673      	mov	r3, lr
 8000e16:	46e1      	mov	r9, ip
 8000e18:	d362      	bcc.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e1a:	d05f      	beq.n	8000edc <__udivmoddi4+0x2a4>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x1fe>
 8000e1e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e22:	eb64 0409 	sbc.w	r4, r4, r9
 8000e26:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e2e:	431e      	orrs	r6, r3
 8000e30:	40cc      	lsrs	r4, r1
 8000e32:	e9c5 6400 	strd	r6, r4, [r5]
 8000e36:	2100      	movs	r1, #0
 8000e38:	e74f      	b.n	8000cda <__udivmoddi4+0xa2>
 8000e3a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e3e:	0c01      	lsrs	r1, r0, #16
 8000e40:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e44:	b280      	uxth	r0, r0
 8000e46:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	4638      	mov	r0, r7
 8000e4e:	463c      	mov	r4, r7
 8000e50:	46b8      	mov	r8, r7
 8000e52:	46be      	mov	lr, r7
 8000e54:	2620      	movs	r6, #32
 8000e56:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e5a:	eba2 0208 	sub.w	r2, r2, r8
 8000e5e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e62:	e766      	b.n	8000d32 <__udivmoddi4+0xfa>
 8000e64:	4601      	mov	r1, r0
 8000e66:	e718      	b.n	8000c9a <__udivmoddi4+0x62>
 8000e68:	4610      	mov	r0, r2
 8000e6a:	e72c      	b.n	8000cc6 <__udivmoddi4+0x8e>
 8000e6c:	f1c6 0220 	rsb	r2, r6, #32
 8000e70:	fa2e f302 	lsr.w	r3, lr, r2
 8000e74:	40b7      	lsls	r7, r6
 8000e76:	40b1      	lsls	r1, r6
 8000e78:	fa20 f202 	lsr.w	r2, r0, r2
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	430a      	orrs	r2, r1
 8000e82:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e86:	b2bc      	uxth	r4, r7
 8000e88:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb08 f904 	mul.w	r9, r8, r4
 8000e96:	40b0      	lsls	r0, r6
 8000e98:	4589      	cmp	r9, r1
 8000e9a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e9e:	b280      	uxth	r0, r0
 8000ea0:	d93e      	bls.n	8000f20 <__udivmoddi4+0x2e8>
 8000ea2:	1879      	adds	r1, r7, r1
 8000ea4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ea8:	d201      	bcs.n	8000eae <__udivmoddi4+0x276>
 8000eaa:	4589      	cmp	r9, r1
 8000eac:	d81f      	bhi.n	8000eee <__udivmoddi4+0x2b6>
 8000eae:	eba1 0109 	sub.w	r1, r1, r9
 8000eb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb6:	fb09 f804 	mul.w	r8, r9, r4
 8000eba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ebe:	b292      	uxth	r2, r2
 8000ec0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec4:	4542      	cmp	r2, r8
 8000ec6:	d229      	bcs.n	8000f1c <__udivmoddi4+0x2e4>
 8000ec8:	18ba      	adds	r2, r7, r2
 8000eca:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ece:	d2c4      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed0:	4542      	cmp	r2, r8
 8000ed2:	d2c2      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ed8:	443a      	add	r2, r7
 8000eda:	e7be      	b.n	8000e5a <__udivmoddi4+0x222>
 8000edc:	45f0      	cmp	r8, lr
 8000ede:	d29d      	bcs.n	8000e1c <__udivmoddi4+0x1e4>
 8000ee0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ee4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ee8:	3801      	subs	r0, #1
 8000eea:	46e1      	mov	r9, ip
 8000eec:	e796      	b.n	8000e1c <__udivmoddi4+0x1e4>
 8000eee:	eba7 0909 	sub.w	r9, r7, r9
 8000ef2:	4449      	add	r1, r9
 8000ef4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ef8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efc:	fb09 f804 	mul.w	r8, r9, r4
 8000f00:	e7db      	b.n	8000eba <__udivmoddi4+0x282>
 8000f02:	4673      	mov	r3, lr
 8000f04:	e77f      	b.n	8000e06 <__udivmoddi4+0x1ce>
 8000f06:	4650      	mov	r0, sl
 8000f08:	e766      	b.n	8000dd8 <__udivmoddi4+0x1a0>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e6fd      	b.n	8000d0a <__udivmoddi4+0xd2>
 8000f0e:	443b      	add	r3, r7
 8000f10:	3a02      	subs	r2, #2
 8000f12:	e733      	b.n	8000d7c <__udivmoddi4+0x144>
 8000f14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f18:	443b      	add	r3, r7
 8000f1a:	e71c      	b.n	8000d56 <__udivmoddi4+0x11e>
 8000f1c:	4649      	mov	r1, r9
 8000f1e:	e79c      	b.n	8000e5a <__udivmoddi4+0x222>
 8000f20:	eba1 0109 	sub.w	r1, r1, r9
 8000f24:	46c4      	mov	ip, r8
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	e7c4      	b.n	8000eba <__udivmoddi4+0x282>

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <Encoder_Init>:

static int32_t acc_count_1 = 0;
static int32_t acc_count_2 = 0;

void Encoder_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000f38:	213c      	movs	r1, #60	@ 0x3c
 8000f3a:	4811      	ldr	r0, [pc, #68]	@ (8000f80 <Encoder_Init+0x4c>)
 8000f3c:	f004 f99e 	bl	800527c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8000f40:	213c      	movs	r1, #60	@ 0x3c
 8000f42:	4810      	ldr	r0, [pc, #64]	@ (8000f84 <Encoder_Init+0x50>)
 8000f44:	f004 f99a 	bl	800527c <HAL_TIM_Encoder_Start>

    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8000f48:	4b0d      	ldr	r3, [pc, #52]	@ (8000f80 <Encoder_Init+0x4c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim5, 0);
 8000f50:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <Encoder_Init+0x50>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2200      	movs	r2, #0
 8000f56:	625a      	str	r2, [r3, #36]	@ 0x24

    prev_raw_1  = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 8000f58:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <Encoder_Init+0x4c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f5e:	b21a      	sxth	r2, r3
 8000f60:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <Encoder_Init+0x54>)
 8000f62:	801a      	strh	r2, [r3, #0]
    prev_raw_2  = (int16_t)__HAL_TIM_GET_COUNTER(&htim5);
 8000f64:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <Encoder_Init+0x50>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f6a:	b21a      	sxth	r2, r3
 8000f6c:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <Encoder_Init+0x58>)
 8000f6e:	801a      	strh	r2, [r3, #0]

    acc_count_1 = 0;
 8000f70:	4b07      	ldr	r3, [pc, #28]	@ (8000f90 <Encoder_Init+0x5c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
    acc_count_2 = 0;
 8000f76:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <Encoder_Init+0x60>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	2000369c 	.word	0x2000369c
 8000f84:	200036e8 	.word	0x200036e8
 8000f88:	200032fc 	.word	0x200032fc
 8000f8c:	200032fe 	.word	0x200032fe
 8000f90:	20003300 	.word	0x20003300
 8000f94:	20003304 	.word	0x20003304

08000f98 <Encoder_GetCount>:

int32_t Encoder_GetCount(EncoderId id)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b089      	sub	sp, #36	@ 0x24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	71fb      	strb	r3, [r7, #7]
    TIM_HandleTypeDef *htim;
    int16_t *prev_raw;
    int32_t *acc;
    int8_t  sign;

    if (id == ENCODER_1) {
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d108      	bne.n	8000fba <Encoder_GetCount+0x22>
        htim     = &htim3;
 8000fa8:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <Encoder_GetCount+0x78>)
 8000faa:	61fb      	str	r3, [r7, #28]
        prev_raw = &prev_raw_1;
 8000fac:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <Encoder_GetCount+0x7c>)
 8000fae:	61bb      	str	r3, [r7, #24]
        acc      = &acc_count_1;
 8000fb0:	4b19      	ldr	r3, [pc, #100]	@ (8001018 <Encoder_GetCount+0x80>)
 8000fb2:	617b      	str	r3, [r7, #20]
        sign     = ENC1_SIGN;
 8000fb4:	23ff      	movs	r3, #255	@ 0xff
 8000fb6:	74fb      	strb	r3, [r7, #19]
 8000fb8:	e007      	b.n	8000fca <Encoder_GetCount+0x32>
    } else {
        htim     = &htim5;
 8000fba:	4b18      	ldr	r3, [pc, #96]	@ (800101c <Encoder_GetCount+0x84>)
 8000fbc:	61fb      	str	r3, [r7, #28]
        prev_raw = &prev_raw_2;
 8000fbe:	4b18      	ldr	r3, [pc, #96]	@ (8001020 <Encoder_GetCount+0x88>)
 8000fc0:	61bb      	str	r3, [r7, #24]
        acc      = &acc_count_2;
 8000fc2:	4b18      	ldr	r3, [pc, #96]	@ (8001024 <Encoder_GetCount+0x8c>)
 8000fc4:	617b      	str	r3, [r7, #20]
        sign     = ENC2_SIGN;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	74fb      	strb	r3, [r7, #19]
    }

    int16_t now    = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd0:	823b      	strh	r3, [r7, #16]
    int16_t diff16 = now - *prev_raw;   //  x l overflow nh 2's complement
 8000fd2:	8a3a      	ldrh	r2, [r7, #16]
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	81fb      	strh	r3, [r7, #14]

    *acc      += (int32_t)(sign * diff16);
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000fea:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8000fee:	fb01 f303 	mul.w	r3, r1, r3
 8000ff2:	441a      	add	r2, r3
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	601a      	str	r2, [r3, #0]
    *prev_raw  = now;
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	8a3a      	ldrh	r2, [r7, #16]
 8000ffc:	801a      	strh	r2, [r3, #0]

    return *acc;
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	681b      	ldr	r3, [r3, #0]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3724      	adds	r7, #36	@ 0x24
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	2000369c 	.word	0x2000369c
 8001014:	200032fc 	.word	0x200032fc
 8001018:	20003300 	.word	0x20003300
 800101c:	200036e8 	.word	0x200036e8
 8001020:	200032fe 	.word	0x200032fe
 8001024:	20003304 	.word	0x20003304

08001028 <Encoder_Reset>:

void Encoder_Reset(EncoderId id)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
    if (id == ENCODER_1) {
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d10a      	bne.n	800104e <Encoder_Reset+0x26>
        __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001038:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <Encoder_Reset+0x48>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2200      	movs	r2, #0
 800103e:	625a      	str	r2, [r3, #36]	@ 0x24
        prev_raw_1  = 0;
 8001040:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <Encoder_Reset+0x4c>)
 8001042:	2200      	movs	r2, #0
 8001044:	801a      	strh	r2, [r3, #0]
        acc_count_1 = 0;
 8001046:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <Encoder_Reset+0x50>)
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
    } else {
        __HAL_TIM_SET_COUNTER(&htim5, 0);
        prev_raw_2  = 0;
        acc_count_2 = 0;
    }
}
 800104c:	e009      	b.n	8001062 <Encoder_Reset+0x3a>
        __HAL_TIM_SET_COUNTER(&htim5, 0);
 800104e:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <Encoder_Reset+0x54>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
        prev_raw_2  = 0;
 8001056:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <Encoder_Reset+0x58>)
 8001058:	2200      	movs	r2, #0
 800105a:	801a      	strh	r2, [r3, #0]
        acc_count_2 = 0;
 800105c:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <Encoder_Reset+0x5c>)
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	2000369c 	.word	0x2000369c
 8001074:	200032fc 	.word	0x200032fc
 8001078:	20003300 	.word	0x20003300
 800107c:	200036e8 	.word	0x200036e8
 8001080:	200032fe 	.word	0x200032fe
 8001084:	20003304 	.word	0x20003304

08001088 <EncoderSpeed_Init>:
// ===== Local variables =====
static int32_t prev_ext_1 = 0;
static int32_t prev_ext_2 = 0;

void EncoderSpeed_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
    prev_ext_1 = Encoder_GetCount(ENCODER_1);
 800108c:	2000      	movs	r0, #0
 800108e:	f7ff ff83 	bl	8000f98 <Encoder_GetCount>
 8001092:	4603      	mov	r3, r0
 8001094:	4a04      	ldr	r2, [pc, #16]	@ (80010a8 <EncoderSpeed_Init+0x20>)
 8001096:	6013      	str	r3, [r2, #0]
    prev_ext_2 = Encoder_GetCount(ENCODER_2);
 8001098:	2001      	movs	r0, #1
 800109a:	f7ff ff7d 	bl	8000f98 <Encoder_GetCount>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a02      	ldr	r2, [pc, #8]	@ (80010ac <EncoderSpeed_Init+0x24>)
 80010a2:	6013      	str	r3, [r2, #0]
}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20003308 	.word	0x20003308
 80010ac:	2000330c 	.word	0x2000330c

080010b0 <MX_FMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
 80010c4:	615a      	str	r2, [r3, #20]
 80010c6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80010c8:	4b28      	ldr	r3, [pc, #160]	@ (800116c <MX_FMC_Init+0xbc>)
 80010ca:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80010ce:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80010d0:	4b26      	ldr	r3, [pc, #152]	@ (800116c <MX_FMC_Init+0xbc>)
 80010d2:	4a27      	ldr	r2, [pc, #156]	@ (8001170 <MX_FMC_Init+0xc0>)
 80010d4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80010d6:	4b25      	ldr	r3, [pc, #148]	@ (800116c <MX_FMC_Init+0xbc>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80010dc:	4b23      	ldr	r3, [pc, #140]	@ (800116c <MX_FMC_Init+0xbc>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80010e2:	4b22      	ldr	r3, [pc, #136]	@ (800116c <MX_FMC_Init+0xbc>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80010e8:	4b20      	ldr	r3, [pc, #128]	@ (800116c <MX_FMC_Init+0xbc>)
 80010ea:	2210      	movs	r2, #16
 80010ec:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80010ee:	4b1f      	ldr	r3, [pc, #124]	@ (800116c <MX_FMC_Init+0xbc>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80010f4:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <MX_FMC_Init+0xbc>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80010fa:	4b1c      	ldr	r3, [pc, #112]	@ (800116c <MX_FMC_Init+0xbc>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001100:	4b1a      	ldr	r3, [pc, #104]	@ (800116c <MX_FMC_Init+0xbc>)
 8001102:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001106:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001108:	4b18      	ldr	r3, [pc, #96]	@ (800116c <MX_FMC_Init+0xbc>)
 800110a:	2200      	movs	r2, #0
 800110c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800110e:	4b17      	ldr	r3, [pc, #92]	@ (800116c <MX_FMC_Init+0xbc>)
 8001110:	2200      	movs	r2, #0
 8001112:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001114:	4b15      	ldr	r3, [pc, #84]	@ (800116c <MX_FMC_Init+0xbc>)
 8001116:	2200      	movs	r2, #0
 8001118:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <MX_FMC_Init+0xbc>)
 800111c:	2200      	movs	r2, #0
 800111e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <MX_FMC_Init+0xbc>)
 8001122:	2200      	movs	r2, #0
 8001124:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <MX_FMC_Init+0xbc>)
 8001128:	2200      	movs	r2, #0
 800112a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800112c:	4b0f      	ldr	r3, [pc, #60]	@ (800116c <MX_FMC_Init+0xbc>)
 800112e:	2200      	movs	r2, #0
 8001130:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001132:	2301      	movs	r3, #1
 8001134:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001136:	230f      	movs	r3, #15
 8001138:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 800113a:	2305      	movs	r3, #5
 800113c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001142:	2310      	movs	r3, #16
 8001144:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001146:	2311      	movs	r3, #17
 8001148:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 800114a:	2300      	movs	r3, #0
 800114c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	2200      	movs	r2, #0
 8001152:	4619      	mov	r1, r3
 8001154:	4805      	ldr	r0, [pc, #20]	@ (800116c <MX_FMC_Init+0xbc>)
 8001156:	f003 fd78 	bl	8004c4a <HAL_SRAM_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_FMC_Init+0xb4>
  {
    Error_Handler( );
 8001160:	f000 fe88 	bl	8001e74 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001164:	bf00      	nop
 8001166:	3720      	adds	r7, #32
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20003310 	.word	0x20003310
 8001170:	a0000104 	.word	0xa0000104

08001174 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001188:	4b23      	ldr	r3, [pc, #140]	@ (8001218 <HAL_FMC_MspInit+0xa4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d13e      	bne.n	800120e <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 8001190:	4b21      	ldr	r3, [pc, #132]	@ (8001218 <HAL_FMC_MspInit+0xa4>)
 8001192:	2201      	movs	r2, #1
 8001194:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001196:	4b21      	ldr	r3, [pc, #132]	@ (800121c <HAL_FMC_MspInit+0xa8>)
 8001198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800119a:	4a20      	ldr	r2, [pc, #128]	@ (800121c <HAL_FMC_MspInit+0xa8>)
 800119c:	f043 0301 	orr.w	r3, r3, #1
 80011a0:	6393      	str	r3, [r2, #56]	@ 0x38
 80011a2:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <HAL_FMC_MspInit+0xa8>)
 80011a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011ae:	2301      	movs	r3, #1
 80011b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b2:	2302      	movs	r3, #2
 80011b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ba:	2303      	movs	r3, #3
 80011bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011be:	230c      	movs	r3, #12
 80011c0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	4619      	mov	r1, r3
 80011c6:	4816      	ldr	r0, [pc, #88]	@ (8001220 <HAL_FMC_MspInit+0xac>)
 80011c8:	f002 f886 	bl	80032d8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80011cc:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80011d0:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	2302      	movs	r3, #2
 80011d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011da:	2303      	movs	r3, #3
 80011dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011de:	230c      	movs	r3, #12
 80011e0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	4619      	mov	r1, r3
 80011e6:	480f      	ldr	r0, [pc, #60]	@ (8001224 <HAL_FMC_MspInit+0xb0>)
 80011e8:	f002 f876 	bl	80032d8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80011ec:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80011f0:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f2:	2302      	movs	r3, #2
 80011f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fa:	2303      	movs	r3, #3
 80011fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011fe:	230c      	movs	r3, #12
 8001200:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	4619      	mov	r1, r3
 8001206:	4808      	ldr	r0, [pc, #32]	@ (8001228 <HAL_FMC_MspInit+0xb4>)
 8001208:	f002 f866 	bl	80032d8 <HAL_GPIO_Init>
 800120c:	e000      	b.n	8001210 <HAL_FMC_MspInit+0x9c>
    return;
 800120e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000335c 	.word	0x2000335c
 800121c:	40023800 	.word	0x40023800
 8001220:	40021400 	.word	0x40021400
 8001224:	40021000 	.word	0x40021000
 8001228:	40020c00 	.word	0x40020c00

0800122c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001234:	f7ff ff9e 	bl	8001174 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <MX_GPIO_Init>:
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
*/
void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08e      	sub	sp, #56	@ 0x38
 8001244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001256:	4ba5      	ldr	r3, [pc, #660]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4aa4      	ldr	r2, [pc, #656]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 800125c:	f043 0310 	orr.w	r3, r3, #16
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4ba2      	ldr	r3, [pc, #648]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f003 0310 	and.w	r3, r3, #16
 800126a:	623b      	str	r3, [r7, #32]
 800126c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800126e:	4b9f      	ldr	r3, [pc, #636]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	4a9e      	ldr	r2, [pc, #632]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	6313      	str	r3, [r2, #48]	@ 0x30
 800127a:	4b9c      	ldr	r3, [pc, #624]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	61fb      	str	r3, [r7, #28]
 8001284:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001286:	4b99      	ldr	r3, [pc, #612]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a98      	ldr	r2, [pc, #608]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 800128c:	f043 0320 	orr.w	r3, r3, #32
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b96      	ldr	r3, [pc, #600]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0320 	and.w	r3, r3, #32
 800129a:	61bb      	str	r3, [r7, #24]
 800129c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129e:	4b93      	ldr	r3, [pc, #588]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a92      	ldr	r2, [pc, #584]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b90      	ldr	r3, [pc, #576]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b2:	617b      	str	r3, [r7, #20]
 80012b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b6:	4b8d      	ldr	r3, [pc, #564]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a8c      	ldr	r2, [pc, #560]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b8a      	ldr	r3, [pc, #552]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ce:	4b87      	ldr	r3, [pc, #540]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a86      	ldr	r2, [pc, #536]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012d4:	f043 0302 	orr.w	r3, r3, #2
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b84      	ldr	r3, [pc, #528]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e6:	4b81      	ldr	r3, [pc, #516]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a80      	ldr	r2, [pc, #512]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012ec:	f043 0308 	orr.w	r3, r3, #8
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b7e      	ldr	r3, [pc, #504]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0308 	and.w	r3, r3, #8
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012fe:	4b7b      	ldr	r3, [pc, #492]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001302:	4a7a      	ldr	r2, [pc, #488]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 8001304:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001308:	6313      	str	r3, [r2, #48]	@ 0x30
 800130a:	4b78      	ldr	r3, [pc, #480]	@ (80014ec <MX_GPIO_Init+0x2ac>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001316:	2200      	movs	r2, #0
 8001318:	f244 0181 	movw	r1, #16513	@ 0x4081
 800131c:	4874      	ldr	r0, [pc, #464]	@ (80014f0 <MX_GPIO_Init+0x2b0>)
 800131e:	f002 f987 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001328:	4872      	ldr	r0, [pc, #456]	@ (80014f4 <MX_GPIO_Init+0x2b4>)
 800132a:	f002 f981 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_SET);
 800132e:	2201      	movs	r2, #1
 8001330:	2104      	movs	r1, #4
 8001332:	4871      	ldr	r0, [pc, #452]	@ (80014f8 <MX_GPIO_Init+0x2b8>)
 8001334:	f002 f97c 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	2140      	movs	r1, #64	@ 0x40
 800133c:	486e      	ldr	r0, [pc, #440]	@ (80014f8 <MX_GPIO_Init+0x2b8>)
 800133e:	f002 f977 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001348:	486c      	ldr	r0, [pc, #432]	@ (80014fc <MX_GPIO_Init+0x2bc>)
 800134a:	f002 f971 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800134e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001352:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001354:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001358:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001362:	4619      	mov	r1, r3
 8001364:	4865      	ldr	r0, [pc, #404]	@ (80014fc <MX_GPIO_Init+0x2bc>)
 8001366:	f001 ffb7 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800136a:	2332      	movs	r3, #50	@ 0x32
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136e:	2302      	movs	r3, #2
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001376:	2302      	movs	r3, #2
 8001378:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800137a:	230b      	movs	r3, #11
 800137c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001382:	4619      	mov	r1, r3
 8001384:	485d      	ldr	r0, [pc, #372]	@ (80014fc <MX_GPIO_Init+0x2bc>)
 8001386:	f001 ffa7 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_CRS_DV_Pin;
 800138a:	2380      	movs	r3, #128	@ 0x80
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001396:	2302      	movs	r3, #2
 8001398:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800139a:	230b      	movs	r3, #11
 800139c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_CRS_DV_GPIO_Port, &GPIO_InitStruct);
 800139e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013a2:	4619      	mov	r1, r3
 80013a4:	4856      	ldr	r0, [pc, #344]	@ (8001500 <MX_GPIO_Init+0x2c0>)
 80013a6:	f001 ff97 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80013aa:	f244 0381 	movw	r3, #16513	@ 0x4081
 80013ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b0:	2301      	movs	r3, #1
 80013b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b8:	2300      	movs	r3, #0
 80013ba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c0:	4619      	mov	r1, r3
 80013c2:	484b      	ldr	r0, [pc, #300]	@ (80014f0 <MX_GPIO_Init+0x2b0>)
 80013c4:	f001 ff88 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80013c8:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80013cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ce:	2301      	movs	r3, #1
 80013d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2300      	movs	r3, #0
 80013d8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013de:	4619      	mov	r1, r3
 80013e0:	4844      	ldr	r0, [pc, #272]	@ (80014f4 <MX_GPIO_Init+0x2b4>)
 80013e2:	f001 ff79 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80013e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013f4:	2302      	movs	r3, #2
 80013f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013f8:	230b      	movs	r3, #11
 80013fa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80013fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001400:	4619      	mov	r1, r3
 8001402:	483b      	ldr	r0, [pc, #236]	@ (80014f0 <MX_GPIO_Init+0x2b0>)
 8001404:	f001 ff68 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|USB_PowerSwitchOn_Pin;
 8001408:	2344      	movs	r3, #68	@ 0x44
 800140a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140c:	2301      	movs	r3, #1
 800140e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001414:	2300      	movs	r3, #0
 8001416:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001418:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800141c:	4619      	mov	r1, r3
 800141e:	4836      	ldr	r0, [pc, #216]	@ (80014f8 <MX_GPIO_Init+0x2b8>)
 8001420:	f001 ff5a 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001424:	2308      	movs	r3, #8
 8001426:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001428:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800142c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800142e:	2301      	movs	r3, #1
 8001430:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001432:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001436:	4619      	mov	r1, r3
 8001438:	482f      	ldr	r0, [pc, #188]	@ (80014f8 <MX_GPIO_Init+0x2b8>)
 800143a:	f001 ff4d 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800143e:	2380      	movs	r3, #128	@ 0x80
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001442:	2300      	movs	r3, #0
 8001444:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800144a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800144e:	4619      	mov	r1, r3
 8001450:	4829      	ldr	r0, [pc, #164]	@ (80014f8 <MX_GPIO_Init+0x2b8>)
 8001452:	f001 ff41 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001456:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800145a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145c:	2301      	movs	r3, #1
 800145e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001464:	2300      	movs	r3, #0
 8001466:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001468:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800146c:	4619      	mov	r1, r3
 800146e:	4823      	ldr	r0, [pc, #140]	@ (80014fc <MX_GPIO_Init+0x2bc>)
 8001470:	f001 ff32 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001474:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001486:	230a      	movs	r3, #10
 8001488:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800148e:	4619      	mov	r1, r3
 8001490:	481b      	ldr	r0, [pc, #108]	@ (8001500 <MX_GPIO_Init+0x2c0>)
 8001492:	f001 ff21 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001496:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800149a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149c:	2300      	movs	r3, #0
 800149e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80014a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014a8:	4619      	mov	r1, r3
 80014aa:	4815      	ldr	r0, [pc, #84]	@ (8001500 <MX_GPIO_Init+0x2c0>)
 80014ac:	f001 ff14 	bl	80032d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin;
 80014b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80014b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014be:	2302      	movs	r3, #2
 80014c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014c2:	230b      	movs	r3, #11
 80014c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TX_EN_GPIO_Port, &GPIO_InitStruct);
 80014c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ca:	4619      	mov	r1, r3
 80014cc:	480a      	ldr	r0, [pc, #40]	@ (80014f8 <MX_GPIO_Init+0x2b8>)
 80014ce:	f001 ff03 	bl	80032d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2105      	movs	r1, #5
 80014d6:	2009      	movs	r0, #9
 80014d8:	f001 fe5c 	bl	8003194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80014dc:	2009      	movs	r0, #9
 80014de:	f001 fe75 	bl	80031cc <HAL_NVIC_EnableIRQ>

}
 80014e2:	bf00      	nop
 80014e4:	3738      	adds	r7, #56	@ 0x38
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800
 80014f0:	40020400 	.word	0x40020400
 80014f4:	40021400 	.word	0x40021400
 80014f8:	40021800 	.word	0x40021800
 80014fc:	40020800 	.word	0x40020800
 8001500:	40020000 	.word	0x40020000

08001504 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001508:	4b1b      	ldr	r3, [pc, #108]	@ (8001578 <MX_I2C1_Init+0x74>)
 800150a:	4a1c      	ldr	r2, [pc, #112]	@ (800157c <MX_I2C1_Init+0x78>)
 800150c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 800150e:	4b1a      	ldr	r3, [pc, #104]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001510:	4a1b      	ldr	r2, [pc, #108]	@ (8001580 <MX_I2C1_Init+0x7c>)
 8001512:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001514:	4b18      	ldr	r3, [pc, #96]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800151a:	4b17      	ldr	r3, [pc, #92]	@ (8001578 <MX_I2C1_Init+0x74>)
 800151c:	2201      	movs	r2, #1
 800151e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001520:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001526:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001528:	2200      	movs	r2, #0
 800152a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800152c:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <MX_I2C1_Init+0x74>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001532:	4b11      	ldr	r3, [pc, #68]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001534:	2200      	movs	r2, #0
 8001536:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001538:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <MX_I2C1_Init+0x74>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800153e:	480e      	ldr	r0, [pc, #56]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001540:	f002 f8a8 	bl	8003694 <HAL_I2C_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800154a:	f000 fc93 	bl	8001e74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800154e:	2100      	movs	r1, #0
 8001550:	4809      	ldr	r0, [pc, #36]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001552:	f002 f93b 	bl	80037cc <HAL_I2CEx_ConfigAnalogFilter>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800155c:	f000 fc8a 	bl	8001e74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001560:	2100      	movs	r1, #0
 8001562:	4805      	ldr	r0, [pc, #20]	@ (8001578 <MX_I2C1_Init+0x74>)
 8001564:	f002 f97d 	bl	8003862 <HAL_I2CEx_ConfigDigitalFilter>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800156e:	f000 fc81 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20003360 	.word	0x20003360
 800157c:	40005400 	.word	0x40005400
 8001580:	00808cd2 	.word	0x00808cd2

08001584 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b0aa      	sub	sp, #168	@ 0xa8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	2284      	movs	r2, #132	@ 0x84
 80015a2:	2100      	movs	r1, #0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f00a f865 	bl	800b674 <memset>
  if(i2cHandle->Instance==I2C1)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a22      	ldr	r2, [pc, #136]	@ (8001638 <HAL_I2C_MspInit+0xb4>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d13c      	bne.n	800162e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80015b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015b8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80015ba:	2300      	movs	r3, #0
 80015bc:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015be:	f107 0310 	add.w	r3, r7, #16
 80015c2:	4618      	mov	r0, r3
 80015c4:	f002 fea6 	bl	8004314 <HAL_RCCEx_PeriphCLKConfig>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80015ce:	f000 fc51 	bl	8001e74 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d2:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <HAL_I2C_MspInit+0xb8>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	4a19      	ldr	r2, [pc, #100]	@ (800163c <HAL_I2C_MspInit+0xb8>)
 80015d8:	f043 0302 	orr.w	r3, r3, #2
 80015dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015de:	4b17      	ldr	r3, [pc, #92]	@ (800163c <HAL_I2C_MspInit+0xb8>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f2:	2312      	movs	r3, #18
 80015f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fe:	2303      	movs	r3, #3
 8001600:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001604:	2304      	movs	r3, #4
 8001606:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800160e:	4619      	mov	r1, r3
 8001610:	480b      	ldr	r0, [pc, #44]	@ (8001640 <HAL_I2C_MspInit+0xbc>)
 8001612:	f001 fe61 	bl	80032d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001616:	4b09      	ldr	r3, [pc, #36]	@ (800163c <HAL_I2C_MspInit+0xb8>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	4a08      	ldr	r2, [pc, #32]	@ (800163c <HAL_I2C_MspInit+0xb8>)
 800161c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001620:	6413      	str	r3, [r2, #64]	@ 0x40
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_I2C_MspInit+0xb8>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001626:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800162e:	bf00      	nop
 8001630:	37a8      	adds	r7, #168	@ 0xa8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40005400 	.word	0x40005400
 800163c:	40023800 	.word	0x40023800
 8001640:	40020400 	.word	0x40020400

08001644 <lcdInit>:
                                bool colorOrder,
                                bool horizontalRefreshOrder);


void lcdInit(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af02      	add	r7, sp, #8
  lcdPortraitConfig = lcdBuildMemoryAccessControlConfig(
 800164a:	2300      	movs	r3, #0
 800164c:	9301      	str	r3, [sp, #4]
 800164e:	2301      	movs	r3, #1
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	2300      	movs	r3, #0
 8001654:	2200      	movs	r2, #0
 8001656:	2101      	movs	r1, #1
 8001658:	2000      	movs	r0, #0
 800165a:	f000 f991 	bl	8001980 <lcdBuildMemoryAccessControlConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	461a      	mov	r2, r3
 8001662:	4bae      	ldr	r3, [pc, #696]	@ (800191c <lcdInit+0x2d8>)
 8001664:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlNormalOrder,		// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeConfig = lcdBuildMemoryAccessControlConfig(
 8001666:	2300      	movs	r3, #0
 8001668:	9301      	str	r3, [sp, #4]
 800166a:	2301      	movs	r3, #1
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	2300      	movs	r3, #0
 8001670:	2201      	movs	r2, #1
 8001672:	2100      	movs	r1, #0
 8001674:	2000      	movs	r0, #0
 8001676:	f000 f983 	bl	8001980 <lcdBuildMemoryAccessControlConfig>
 800167a:	4603      	mov	r3, r0
 800167c:	461a      	mov	r2, r3
 800167e:	4ba8      	ldr	r3, [pc, #672]	@ (8001920 <lcdInit+0x2dc>)
 8001680:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdPortraitMirrorConfig = lcdBuildMemoryAccessControlConfig(
 8001682:	2300      	movs	r3, #0
 8001684:	9301      	str	r3, [sp, #4]
 8001686:	2301      	movs	r3, #1
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	2300      	movs	r3, #0
 800168c:	2200      	movs	r2, #0
 800168e:	2100      	movs	r1, #0
 8001690:	2001      	movs	r0, #1
 8001692:	f000 f975 	bl	8001980 <lcdBuildMemoryAccessControlConfig>
 8001696:	4603      	mov	r3, r0
 8001698:	461a      	mov	r2, r3
 800169a:	4ba2      	ldr	r3, [pc, #648]	@ (8001924 <lcdInit+0x2e0>)
 800169c:	701a      	strb	r2, [r3, #0]
		                                            MemoryAccessControlNormalOrder,		// rowColumnExchange
		                                            MemoryAccessControlNormalOrder,		// verticalRefreshOrder
		                                            MemoryAccessControlColorOrderBGR,	// colorOrder
		                                            MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeMirrorConfig = lcdBuildMemoryAccessControlConfig(
 800169e:	2300      	movs	r3, #0
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	2301      	movs	r3, #1
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	2300      	movs	r3, #0
 80016a8:	2201      	movs	r2, #1
 80016aa:	2101      	movs	r1, #1
 80016ac:	2001      	movs	r0, #1
 80016ae:	f000 f967 	bl	8001980 <lcdBuildMemoryAccessControlConfig>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b9c      	ldr	r3, [pc, #624]	@ (8001928 <lcdInit+0x2e4>)
 80016b8:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdReset();
 80016ba:	f000 f937 	bl	800192c <lcdReset>

  lcdWriteCommand(ILI9341_DISPLAYOFF);
 80016be:	2028      	movs	r0, #40	@ 0x28
 80016c0:	f000 f93e 	bl	8001940 <lcdWriteCommand>

  lcdWriteCommand(0xCF);
 80016c4:	20cf      	movs	r0, #207	@ 0xcf
 80016c6:	f000 f93b 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x00);
 80016ca:	2000      	movs	r0, #0
 80016cc:	f000 f948 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x83);
 80016d0:	2083      	movs	r0, #131	@ 0x83
 80016d2:	f000 f945 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x30);
 80016d6:	2030      	movs	r0, #48	@ 0x30
 80016d8:	f000 f942 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(0xED);
 80016dc:	20ed      	movs	r0, #237	@ 0xed
 80016de:	f000 f92f 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x64);
 80016e2:	2064      	movs	r0, #100	@ 0x64
 80016e4:	f000 f93c 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x03);
 80016e8:	2003      	movs	r0, #3
 80016ea:	f000 f939 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x12);
 80016ee:	2012      	movs	r0, #18
 80016f0:	f000 f936 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x81);
 80016f4:	2081      	movs	r0, #129	@ 0x81
 80016f6:	f000 f933 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(0xE8);
 80016fa:	20e8      	movs	r0, #232	@ 0xe8
 80016fc:	f000 f920 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x85);
 8001700:	2085      	movs	r0, #133	@ 0x85
 8001702:	f000 f92d 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x01);
 8001706:	2001      	movs	r0, #1
 8001708:	f000 f92a 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x79);
 800170c:	2079      	movs	r0, #121	@ 0x79
 800170e:	f000 f927 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(0xCB);
 8001712:	20cb      	movs	r0, #203	@ 0xcb
 8001714:	f000 f914 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x39);
 8001718:	2039      	movs	r0, #57	@ 0x39
 800171a:	f000 f921 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x2C);
 800171e:	202c      	movs	r0, #44	@ 0x2c
 8001720:	f000 f91e 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x00);
 8001724:	2000      	movs	r0, #0
 8001726:	f000 f91b 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x34);
 800172a:	2034      	movs	r0, #52	@ 0x34
 800172c:	f000 f918 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x02);
 8001730:	2002      	movs	r0, #2
 8001732:	f000 f915 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(0xF7);
 8001736:	20f7      	movs	r0, #247	@ 0xf7
 8001738:	f000 f902 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x20);
 800173c:	2020      	movs	r0, #32
 800173e:	f000 f90f 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(0xEA);
 8001742:	20ea      	movs	r0, #234	@ 0xea
 8001744:	f000 f8fc 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x00);
 8001748:	2000      	movs	r0, #0
 800174a:	f000 f909 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x00);
 800174e:	2000      	movs	r0, #0
 8001750:	f000 f906 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_POWERCONTROL1);
 8001754:	20c0      	movs	r0, #192	@ 0xc0
 8001756:	f000 f8f3 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x26);
 800175a:	2026      	movs	r0, #38	@ 0x26
 800175c:	f000 f900 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_POWERCONTROL2);
 8001760:	20c1      	movs	r0, #193	@ 0xc1
 8001762:	f000 f8ed 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x11);
 8001766:	2011      	movs	r0, #17
 8001768:	f000 f8fa 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_VCOMCONTROL1);
 800176c:	20c5      	movs	r0, #197	@ 0xc5
 800176e:	f000 f8e7 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x35);
 8001772:	2035      	movs	r0, #53	@ 0x35
 8001774:	f000 f8f4 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x3E);
 8001778:	203e      	movs	r0, #62	@ 0x3e
 800177a:	f000 f8f1 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_VCOMCONTROL2);
 800177e:	20c7      	movs	r0, #199	@ 0xc7
 8001780:	f000 f8de 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0xBE);
 8001784:	20be      	movs	r0, #190	@ 0xbe
 8001786:	f000 f8eb 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_MEMCONTROL);
 800178a:	2036      	movs	r0, #54	@ 0x36
 800178c:	f000 f8d8 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(lcdPortraitConfig);
 8001790:	4b62      	ldr	r3, [pc, #392]	@ (800191c <lcdInit+0x2d8>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f000 f8e3 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_PIXELFORMAT);
 800179a:	203a      	movs	r0, #58	@ 0x3a
 800179c:	f000 f8d0 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x55);
 80017a0:	2055      	movs	r0, #85	@ 0x55
 80017a2:	f000 f8dd 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_FRAMECONTROLNORMAL);
 80017a6:	20b1      	movs	r0, #177	@ 0xb1
 80017a8:	f000 f8ca 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x00);
 80017ac:	2000      	movs	r0, #0
 80017ae:	f000 f8d7 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x1B);
 80017b2:	201b      	movs	r0, #27
 80017b4:	f000 f8d4 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(0xF2);
 80017b8:	20f2      	movs	r0, #242	@ 0xf2
 80017ba:	f000 f8c1 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x08);
 80017be:	2008      	movs	r0, #8
 80017c0:	f000 f8ce 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_GAMMASET);
 80017c4:	2026      	movs	r0, #38	@ 0x26
 80017c6:	f000 f8bb 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x01);
 80017ca:	2001      	movs	r0, #1
 80017cc:	f000 f8c8 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_POSITIVEGAMMCORR);
 80017d0:	20e0      	movs	r0, #224	@ 0xe0
 80017d2:	f000 f8b5 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x1F);
 80017d6:	201f      	movs	r0, #31
 80017d8:	f000 f8c2 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x1A);
 80017dc:	201a      	movs	r0, #26
 80017de:	f000 f8bf 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x18);
 80017e2:	2018      	movs	r0, #24
 80017e4:	f000 f8bc 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x0A);
 80017e8:	200a      	movs	r0, #10
 80017ea:	f000 f8b9 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x0F);
 80017ee:	200f      	movs	r0, #15
 80017f0:	f000 f8b6 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x06);
 80017f4:	2006      	movs	r0, #6
 80017f6:	f000 f8b3 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x45);
 80017fa:	2045      	movs	r0, #69	@ 0x45
 80017fc:	f000 f8b0 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x87);
 8001800:	2087      	movs	r0, #135	@ 0x87
 8001802:	f000 f8ad 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x32);
 8001806:	2032      	movs	r0, #50	@ 0x32
 8001808:	f000 f8aa 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x0A);
 800180c:	200a      	movs	r0, #10
 800180e:	f000 f8a7 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x07);
 8001812:	2007      	movs	r0, #7
 8001814:	f000 f8a4 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x02);
 8001818:	2002      	movs	r0, #2
 800181a:	f000 f8a1 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x07);
 800181e:	2007      	movs	r0, #7
 8001820:	f000 f89e 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x05);
 8001824:	2005      	movs	r0, #5
 8001826:	f000 f89b 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x00);
 800182a:	2000      	movs	r0, #0
 800182c:	f000 f898 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_NEGATIVEGAMMCORR);
 8001830:	20e1      	movs	r0, #225	@ 0xe1
 8001832:	f000 f885 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x00);
 8001836:	2000      	movs	r0, #0
 8001838:	f000 f892 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x25);
 800183c:	2025      	movs	r0, #37	@ 0x25
 800183e:	f000 f88f 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x27);
 8001842:	2027      	movs	r0, #39	@ 0x27
 8001844:	f000 f88c 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x05);
 8001848:	2005      	movs	r0, #5
 800184a:	f000 f889 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x10);
 800184e:	2010      	movs	r0, #16
 8001850:	f000 f886 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x09);
 8001854:	2009      	movs	r0, #9
 8001856:	f000 f883 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x3A);
 800185a:	203a      	movs	r0, #58	@ 0x3a
 800185c:	f000 f880 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x78);
 8001860:	2078      	movs	r0, #120	@ 0x78
 8001862:	f000 f87d 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x4D);
 8001866:	204d      	movs	r0, #77	@ 0x4d
 8001868:	f000 f87a 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x05);
 800186c:	2005      	movs	r0, #5
 800186e:	f000 f877 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x18);
 8001872:	2018      	movs	r0, #24
 8001874:	f000 f874 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x0D);
 8001878:	200d      	movs	r0, #13
 800187a:	f000 f871 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x38);
 800187e:	2038      	movs	r0, #56	@ 0x38
 8001880:	f000 f86e 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x3A);
 8001884:	203a      	movs	r0, #58	@ 0x3a
 8001886:	f000 f86b 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x1F);
 800188a:	201f      	movs	r0, #31
 800188c:	f000 f868 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_COLADDRSET);
 8001890:	202a      	movs	r0, #42	@ 0x2a
 8001892:	f000 f855 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x00);
 8001896:	2000      	movs	r0, #0
 8001898:	f000 f862 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x00);
 800189c:	2000      	movs	r0, #0
 800189e:	f000 f85f 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x00);
 80018a2:	2000      	movs	r0, #0
 80018a4:	f000 f85c 	bl	8001960 <lcdWriteData>
  lcdWriteData(0xEF);
 80018a8:	20ef      	movs	r0, #239	@ 0xef
 80018aa:	f000 f859 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_PAGEADDRSET);
 80018ae:	202b      	movs	r0, #43	@ 0x2b
 80018b0:	f000 f846 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x00);
 80018b4:	2000      	movs	r0, #0
 80018b6:	f000 f853 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x00);
 80018ba:	2000      	movs	r0, #0
 80018bc:	f000 f850 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x01);
 80018c0:	2001      	movs	r0, #1
 80018c2:	f000 f84d 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x3F);
 80018c6:	203f      	movs	r0, #63	@ 0x3f
 80018c8:	f000 f84a 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_ENTRYMODE);
 80018cc:	20b7      	movs	r0, #183	@ 0xb7
 80018ce:	f000 f837 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x07);
 80018d2:	2007      	movs	r0, #7
 80018d4:	f000 f844 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_DISPLAYFUNC);
 80018d8:	20b6      	movs	r0, #182	@ 0xb6
 80018da:	f000 f831 	bl	8001940 <lcdWriteCommand>
  lcdWriteData(0x0A);
 80018de:	200a      	movs	r0, #10
 80018e0:	f000 f83e 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x82);
 80018e4:	2082      	movs	r0, #130	@ 0x82
 80018e6:	f000 f83b 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x27);
 80018ea:	2027      	movs	r0, #39	@ 0x27
 80018ec:	f000 f838 	bl	8001960 <lcdWriteData>
  lcdWriteData(0x00);
 80018f0:	2000      	movs	r0, #0
 80018f2:	f000 f835 	bl	8001960 <lcdWriteData>

  lcdWriteCommand(ILI9341_SLEEPOUT);
 80018f6:	2011      	movs	r0, #17
 80018f8:	f000 f822 	bl	8001940 <lcdWriteCommand>
  HAL_Delay(100);
 80018fc:	2064      	movs	r0, #100	@ 0x64
 80018fe:	f001 fb6d 	bl	8002fdc <HAL_Delay>
  lcdWriteCommand(ILI9341_DISPLAYON);
 8001902:	2029      	movs	r0, #41	@ 0x29
 8001904:	f000 f81c 	bl	8001940 <lcdWriteCommand>
  HAL_Delay(100);
 8001908:	2064      	movs	r0, #100	@ 0x64
 800190a:	f001 fb67 	bl	8002fdc <HAL_Delay>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 800190e:	202c      	movs	r0, #44	@ 0x2c
 8001910:	f000 f816 	bl	8001940 <lcdWriteCommand>
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200033b4 	.word	0x200033b4
 8001920:	200033b5 	.word	0x200033b5
 8001924:	200033b6 	.word	0x200033b6
 8001928:	200033b7 	.word	0x200033b7

0800192c <lcdReset>:
  }
  while (i < dataLength);
}

static void lcdReset(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	lcdWriteCommand(ILI9341_SOFTRESET);
 8001930:	2001      	movs	r0, #1
 8001932:	f000 f805 	bl	8001940 <lcdWriteCommand>
	HAL_Delay(50);
 8001936:	2032      	movs	r0, #50	@ 0x32
 8001938:	f001 fb50 	bl	8002fdc <HAL_Delay>
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}

08001940 <lcdWriteCommand>:

// Write an 8 bit command to the IC driver
static void lcdWriteCommand(unsigned char command)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
	LCD_CmdWrite(command);
 800194a:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800194e:	79fa      	ldrb	r2, [r7, #7]
 8001950:	b292      	uxth	r2, r2
 8001952:	801a      	strh	r2, [r3, #0]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <lcdWriteData>:

// Write an 16 bit data word to the IC driver
static void lcdWriteData(unsigned short data)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	80fb      	strh	r3, [r7, #6]
	LCD_DataWrite(data);
 800196a:	4a04      	ldr	r2, [pc, #16]	@ (800197c <lcdWriteData+0x1c>)
 800196c:	88fb      	ldrh	r3, [r7, #6]
 800196e:	8013      	strh	r3, [r2, #0]
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	60000002 	.word	0x60000002

08001980 <lcdBuildMemoryAccessControlConfig>:
                        bool columnAddressOrder,
                        bool rowColumnExchange,
                        bool verticalRefreshOrder,
                        bool colorOrder,
                        bool horizontalRefreshOrder)
{
 8001980:	b490      	push	{r4, r7}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	4604      	mov	r4, r0
 8001988:	4608      	mov	r0, r1
 800198a:	4611      	mov	r1, r2
 800198c:	461a      	mov	r2, r3
 800198e:	4623      	mov	r3, r4
 8001990:	71fb      	strb	r3, [r7, #7]
 8001992:	4603      	mov	r3, r0
 8001994:	71bb      	strb	r3, [r7, #6]
 8001996:	460b      	mov	r3, r1
 8001998:	717b      	strb	r3, [r7, #5]
 800199a:	4613      	mov	r3, r2
 800199c:	713b      	strb	r3, [r7, #4]
  unsigned char value 				= 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	73fb      	strb	r3, [r7, #15]
  if(horizontalRefreshOrder) value 	|= ILI9341_MADCTL_MH;
 80019a2:	7f3b      	ldrb	r3, [r7, #28]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <lcdBuildMemoryAccessControlConfig+0x30>
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	f043 0304 	orr.w	r3, r3, #4
 80019ae:	73fb      	strb	r3, [r7, #15]
  if(colorOrder) value 				|= ILI9341_MADCTL_BGR;
 80019b0:	7e3b      	ldrb	r3, [r7, #24]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <lcdBuildMemoryAccessControlConfig+0x3e>
 80019b6:	7bfb      	ldrb	r3, [r7, #15]
 80019b8:	f043 0308 	orr.w	r3, r3, #8
 80019bc:	73fb      	strb	r3, [r7, #15]
  if(verticalRefreshOrder) value 	|= ILI9341_MADCTL_ML;
 80019be:	793b      	ldrb	r3, [r7, #4]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <lcdBuildMemoryAccessControlConfig+0x4c>
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	f043 0310 	orr.w	r3, r3, #16
 80019ca:	73fb      	strb	r3, [r7, #15]
  if(rowColumnExchange) value 		|= ILI9341_MADCTL_MV;
 80019cc:	797b      	ldrb	r3, [r7, #5]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <lcdBuildMemoryAccessControlConfig+0x5a>
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	f043 0320 	orr.w	r3, r3, #32
 80019d8:	73fb      	strb	r3, [r7, #15]
  if(columnAddressOrder) value 		|= ILI9341_MADCTL_MX;
 80019da:	79bb      	ldrb	r3, [r7, #6]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d003      	beq.n	80019e8 <lcdBuildMemoryAccessControlConfig+0x68>
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019e6:	73fb      	strb	r3, [r7, #15]
  if(rowAddressOrder) value 		|= ILI9341_MADCTL_MY;
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <lcdBuildMemoryAccessControlConfig+0x76>
 80019ee:	7bfb      	ldrb	r3, [r7, #15]
 80019f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019f4:	73fb      	strb	r3, [r7, #15]
  return value;
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc90      	pop	{r4, r7}
 8001a00:	4770      	bx	lr
 8001a02:	0000      	movs	r0, r0
 8001a04:	0000      	movs	r0, r0
	...

08001a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a08:	b590      	push	{r4, r7, lr}
 8001a0a:	b089      	sub	sp, #36	@ 0x24
 8001a0c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001a0e:	f000 f9bd 	bl	8001d8c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a12:	f001 fab6 	bl	8002f82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a16:	f000 f951 	bl	8001cbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a1a:	f7ff fc11 	bl	8001240 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001a1e:	f7ff fd71 	bl	8001504 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001a22:	f001 f9b1 	bl	8002d88 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001a26:	f000 ff97 	bl	8002958 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001a2a:	f000 ffeb 	bl	8002a04 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001a2e:	f001 f83f 	bl	8002ab0 <MX_TIM9_Init>
  MX_FMC_Init();
 8001a32:	f7ff fb3d 	bl	80010b0 <MX_FMC_Init>
  MX_SPI1_Init();
 8001a36:	f000 fd1f 	bl	8002478 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001a3a:	f001 f975 	bl	8002d28 <MX_USART2_UART_Init>
  //HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);  //tam dung ngat timer 6 de setup
  //MX_USB_OTG_FS_HCD_Init();
  //MX_USB_HOST_Init();
  //HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);   //bat lai ngat timer 6

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET); // RESET = 0
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a44:	4884      	ldr	r0, [pc, #528]	@ (8001c58 <main+0x250>)
 8001a46:	f001 fdf3 	bl	8003630 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001a4a:	200a      	movs	r0, #10
 8001a4c:	f001 fac6 	bl	8002fdc <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);   // RESET = 1
 8001a50:	2201      	movs	r2, #1
 8001a52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a56:	4880      	ldr	r0, [pc, #512]	@ (8001c58 <main+0x250>)
 8001a58:	f001 fdea 	bl	8003630 <HAL_GPIO_WritePin>
  HAL_Delay(120);
 8001a5c:	2078      	movs	r0, #120	@ 0x78
 8001a5e:	f001 fabd 	bl	8002fdc <HAL_Delay>

  //Initialize touch event
  //Touch_Init_Lib();

  Encoder_Reset(ENCODER_1);
 8001a62:	2000      	movs	r0, #0
 8001a64:	f7ff fae0 	bl	8001028 <Encoder_Reset>
  Encoder_Reset(ENCODER_2);
 8001a68:	2001      	movs	r0, #1
 8001a6a:	f7ff fadd 	bl	8001028 <Encoder_Reset>
  Encoder_Init();
 8001a6e:	f7ff fa61 	bl	8000f34 <Encoder_Init>
  EncoderSpeed_Init();
 8001a72:	f7ff fb09 	bl	8001088 <EncoderSpeed_Init>
  Motor_Init();
 8001a76:	f000 fa2b 	bl	8001ed0 <Motor_Init>

  //int32_t PID_sampletime = 5;

  PID(&PosPID1, &CurPos1, &PosPIDOut1, &DesiredPos1, Kp1, Ki1, Kd1, _PID_P_ON_E, _PID_CD_DIRECT);
 8001a7a:	4b78      	ldr	r3, [pc, #480]	@ (8001c5c <main+0x254>)
 8001a7c:	ed93 7b00 	vldr	d7, [r3]
 8001a80:	4b77      	ldr	r3, [pc, #476]	@ (8001c60 <main+0x258>)
 8001a82:	ed93 6b00 	vldr	d6, [r3]
 8001a86:	4b77      	ldr	r3, [pc, #476]	@ (8001c64 <main+0x25c>)
 8001a88:	ed93 5b00 	vldr	d5, [r3]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	9301      	str	r3, [sp, #4]
 8001a90:	2301      	movs	r3, #1
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	eeb0 2a45 	vmov.f32	s4, s10
 8001a98:	eef0 2a65 	vmov.f32	s5, s11
 8001a9c:	eeb0 1a46 	vmov.f32	s2, s12
 8001aa0:	eef0 1a66 	vmov.f32	s3, s13
 8001aa4:	eeb0 0a47 	vmov.f32	s0, s14
 8001aa8:	eef0 0a67 	vmov.f32	s1, s15
 8001aac:	4b6e      	ldr	r3, [pc, #440]	@ (8001c68 <main+0x260>)
 8001aae:	4a6f      	ldr	r2, [pc, #444]	@ (8001c6c <main+0x264>)
 8001ab0:	496f      	ldr	r1, [pc, #444]	@ (8001c70 <main+0x268>)
 8001ab2:	4870      	ldr	r0, [pc, #448]	@ (8001c74 <main+0x26c>)
 8001ab4:	f000 fae4 	bl	8002080 <PID>
  PID_SetMode(&PosPID1, _PID_MODE_AUTOMATIC);
 8001ab8:	2101      	movs	r1, #1
 8001aba:	486e      	ldr	r0, [pc, #440]	@ (8001c74 <main+0x26c>)
 8001abc:	f000 fb2c 	bl	8002118 <PID_SetMode>
  PID_SetSampleTime(&PosPID1, MOTORCONTROL_PERIOD_MS);
 8001ac0:	2105      	movs	r1, #5
 8001ac2:	486c      	ldr	r0, [pc, #432]	@ (8001c74 <main+0x26c>)
 8001ac4:	f000 fc9c 	bl	8002400 <PID_SetSampleTime>
  PID_SetOutputLimits(&PosPID1, -MOTOR_SPEED_MAX, MOTOR_SPEED_MAX);
 8001ac8:	ed9f 1b5f 	vldr	d1, [pc, #380]	@ 8001c48 <main+0x240>
 8001acc:	ed9f 0b60 	vldr	d0, [pc, #384]	@ 8001c50 <main+0x248>
 8001ad0:	4868      	ldr	r0, [pc, #416]	@ (8001c74 <main+0x26c>)
 8001ad2:	f000 fb3f 	bl	8002154 <PID_SetOutputLimits>

  PID(&PosPID2, &CurPos2, &PosPIDOut2, &DesiredPos2, Kp2, Ki2, Kd2, _PID_P_ON_E, _PID_CD_DIRECT);
 8001ad6:	4b68      	ldr	r3, [pc, #416]	@ (8001c78 <main+0x270>)
 8001ad8:	ed93 7b00 	vldr	d7, [r3]
 8001adc:	4b67      	ldr	r3, [pc, #412]	@ (8001c7c <main+0x274>)
 8001ade:	ed93 6b00 	vldr	d6, [r3]
 8001ae2:	4b67      	ldr	r3, [pc, #412]	@ (8001c80 <main+0x278>)
 8001ae4:	ed93 5b00 	vldr	d5, [r3]
 8001ae8:	2300      	movs	r3, #0
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	2301      	movs	r3, #1
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	eeb0 2a45 	vmov.f32	s4, s10
 8001af4:	eef0 2a65 	vmov.f32	s5, s11
 8001af8:	eeb0 1a46 	vmov.f32	s2, s12
 8001afc:	eef0 1a66 	vmov.f32	s3, s13
 8001b00:	eeb0 0a47 	vmov.f32	s0, s14
 8001b04:	eef0 0a67 	vmov.f32	s1, s15
 8001b08:	4b5e      	ldr	r3, [pc, #376]	@ (8001c84 <main+0x27c>)
 8001b0a:	4a5f      	ldr	r2, [pc, #380]	@ (8001c88 <main+0x280>)
 8001b0c:	495f      	ldr	r1, [pc, #380]	@ (8001c8c <main+0x284>)
 8001b0e:	4860      	ldr	r0, [pc, #384]	@ (8001c90 <main+0x288>)
 8001b10:	f000 fab6 	bl	8002080 <PID>
  PID_SetMode(&PosPID2, _PID_MODE_AUTOMATIC);
 8001b14:	2101      	movs	r1, #1
 8001b16:	485e      	ldr	r0, [pc, #376]	@ (8001c90 <main+0x288>)
 8001b18:	f000 fafe 	bl	8002118 <PID_SetMode>
  PID_SetSampleTime(&PosPID2, MOTORCONTROL_PERIOD_MS);
 8001b1c:	2105      	movs	r1, #5
 8001b1e:	485c      	ldr	r0, [pc, #368]	@ (8001c90 <main+0x288>)
 8001b20:	f000 fc6e 	bl	8002400 <PID_SetSampleTime>
  PID_SetOutputLimits(&PosPID2, -MOTOR_SPEED_MAX, MOTOR_SPEED_MAX);
 8001b24:	ed9f 1b48 	vldr	d1, [pc, #288]	@ 8001c48 <main+0x240>
 8001b28:	ed9f 0b49 	vldr	d0, [pc, #292]	@ 8001c50 <main+0x248>
 8001b2c:	4858      	ldr	r0, [pc, #352]	@ (8001c90 <main+0x288>)
 8001b2e:	f000 fb11 	bl	8002154 <PID_SetOutputLimits>

  PID(&SpeedPID1, &CurSpeed1, &SpeedPIDOut1, &DesiredSpeed1, Kp1, Ki1, Kd1, _PID_P_ON_E, _PID_CD_DIRECT);
 8001b32:	4b4a      	ldr	r3, [pc, #296]	@ (8001c5c <main+0x254>)
 8001b34:	ed93 7b00 	vldr	d7, [r3]
 8001b38:	4b49      	ldr	r3, [pc, #292]	@ (8001c60 <main+0x258>)
 8001b3a:	ed93 6b00 	vldr	d6, [r3]
 8001b3e:	4b49      	ldr	r3, [pc, #292]	@ (8001c64 <main+0x25c>)
 8001b40:	ed93 5b00 	vldr	d5, [r3]
 8001b44:	2300      	movs	r3, #0
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	2301      	movs	r3, #1
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	eeb0 2a45 	vmov.f32	s4, s10
 8001b50:	eef0 2a65 	vmov.f32	s5, s11
 8001b54:	eeb0 1a46 	vmov.f32	s2, s12
 8001b58:	eef0 1a66 	vmov.f32	s3, s13
 8001b5c:	eeb0 0a47 	vmov.f32	s0, s14
 8001b60:	eef0 0a67 	vmov.f32	s1, s15
 8001b64:	4b4b      	ldr	r3, [pc, #300]	@ (8001c94 <main+0x28c>)
 8001b66:	4a4c      	ldr	r2, [pc, #304]	@ (8001c98 <main+0x290>)
 8001b68:	494c      	ldr	r1, [pc, #304]	@ (8001c9c <main+0x294>)
 8001b6a:	484d      	ldr	r0, [pc, #308]	@ (8001ca0 <main+0x298>)
 8001b6c:	f000 fa88 	bl	8002080 <PID>
  PID_SetMode(&SpeedPID1, _PID_MODE_AUTOMATIC);
 8001b70:	2101      	movs	r1, #1
 8001b72:	484b      	ldr	r0, [pc, #300]	@ (8001ca0 <main+0x298>)
 8001b74:	f000 fad0 	bl	8002118 <PID_SetMode>
  PID_SetSampleTime(&SpeedPID1, MOTORCONTROL_PERIOD_MS);
 8001b78:	2105      	movs	r1, #5
 8001b7a:	4849      	ldr	r0, [pc, #292]	@ (8001ca0 <main+0x298>)
 8001b7c:	f000 fc40 	bl	8002400 <PID_SetSampleTime>
  PID_SetOutputLimits(&SpeedPID1, -MOTOR_SPEED_MAX, MOTOR_SPEED_MAX);
 8001b80:	ed9f 1b31 	vldr	d1, [pc, #196]	@ 8001c48 <main+0x240>
 8001b84:	ed9f 0b32 	vldr	d0, [pc, #200]	@ 8001c50 <main+0x248>
 8001b88:	4845      	ldr	r0, [pc, #276]	@ (8001ca0 <main+0x298>)
 8001b8a:	f000 fae3 	bl	8002154 <PID_SetOutputLimits>

  PID(&SpeedPID2, &CurSpeed2, &SpeedPIDOut2, &DesiredSpeed2, Kp2, Ki2, Kd2, _PID_P_ON_E, _PID_CD_DIRECT);
 8001b8e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c78 <main+0x270>)
 8001b90:	ed93 7b00 	vldr	d7, [r3]
 8001b94:	4b39      	ldr	r3, [pc, #228]	@ (8001c7c <main+0x274>)
 8001b96:	ed93 6b00 	vldr	d6, [r3]
 8001b9a:	4b39      	ldr	r3, [pc, #228]	@ (8001c80 <main+0x278>)
 8001b9c:	ed93 5b00 	vldr	d5, [r3]
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	9301      	str	r3, [sp, #4]
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	eeb0 2a45 	vmov.f32	s4, s10
 8001bac:	eef0 2a65 	vmov.f32	s5, s11
 8001bb0:	eeb0 1a46 	vmov.f32	s2, s12
 8001bb4:	eef0 1a66 	vmov.f32	s3, s13
 8001bb8:	eeb0 0a47 	vmov.f32	s0, s14
 8001bbc:	eef0 0a67 	vmov.f32	s1, s15
 8001bc0:	4b38      	ldr	r3, [pc, #224]	@ (8001ca4 <main+0x29c>)
 8001bc2:	4a39      	ldr	r2, [pc, #228]	@ (8001ca8 <main+0x2a0>)
 8001bc4:	4939      	ldr	r1, [pc, #228]	@ (8001cac <main+0x2a4>)
 8001bc6:	483a      	ldr	r0, [pc, #232]	@ (8001cb0 <main+0x2a8>)
 8001bc8:	f000 fa5a 	bl	8002080 <PID>
  PID_SetMode(&SpeedPID2, _PID_MODE_AUTOMATIC);
 8001bcc:	2101      	movs	r1, #1
 8001bce:	4838      	ldr	r0, [pc, #224]	@ (8001cb0 <main+0x2a8>)
 8001bd0:	f000 faa2 	bl	8002118 <PID_SetMode>
  PID_SetSampleTime(&SpeedPID2, MOTORCONTROL_PERIOD_MS);
 8001bd4:	2105      	movs	r1, #5
 8001bd6:	4836      	ldr	r0, [pc, #216]	@ (8001cb0 <main+0x2a8>)
 8001bd8:	f000 fc12 	bl	8002400 <PID_SetSampleTime>
  PID_SetOutputLimits(&SpeedPID2, -MOTOR_SPEED_MAX, MOTOR_SPEED_MAX);
 8001bdc:	ed9f 1b1a 	vldr	d1, [pc, #104]	@ 8001c48 <main+0x240>
 8001be0:	ed9f 0b1b 	vldr	d0, [pc, #108]	@ 8001c50 <main+0x248>
 8001be4:	4832      	ldr	r0, [pc, #200]	@ (8001cb0 <main+0x2a8>)
 8001be6:	f000 fab5 	bl	8002154 <PID_SetOutputLimits>

  PID_Init(&PosPID1); PID_Init(&PosPID2);
 8001bea:	4822      	ldr	r0, [pc, #136]	@ (8001c74 <main+0x26c>)
 8001bec:	f000 fa0c 	bl	8002008 <PID_Init>
 8001bf0:	4827      	ldr	r0, [pc, #156]	@ (8001c90 <main+0x288>)
 8001bf2:	f000 fa09 	bl	8002008 <PID_Init>
  PID_Init(&SpeedPID1); PID_Init(&SpeedPID2);
 8001bf6:	482a      	ldr	r0, [pc, #168]	@ (8001ca0 <main+0x298>)
 8001bf8:	f000 fa06 	bl	8002008 <PID_Init>
 8001bfc:	482c      	ldr	r0, [pc, #176]	@ (8001cb0 <main+0x2a8>)
 8001bfe:	f000 fa03 	bl	8002008 <PID_Init>

  //Here start to display LCD
  lcdInit();
 8001c02:	f7ff fd1f 	bl	8001644 <lcdInit>
  int i = 1;
 8001c06:	2301      	movs	r3, #1
 8001c08:	617b      	str	r3, [r7, #20]
  for (i=0;i<=0;i++)
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	e002      	b.n	8001c16 <main+0x20e>
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	3301      	adds	r3, #1
 8001c14:	617b      	str	r3, [r7, #20]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	ddf9      	ble.n	8001c10 <main+0x208>
  {
	  //demoLCD(i);
  }

  const char test_msg[] = "USART2 VCP OK\r\n";
 8001c1c:	4b25      	ldr	r3, [pc, #148]	@ (8001cb4 <main+0x2ac>)
 8001c1e:	463c      	mov	r4, r7
 8001c20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  while (1)
  {
	  HAL_StatusTypeDef st = HAL_UART_Transmit(&huart2,
 8001c26:	4639      	mov	r1, r7
 8001c28:	230a      	movs	r3, #10
 8001c2a:	220f      	movs	r2, #15
 8001c2c:	4822      	ldr	r0, [pc, #136]	@ (8001cb8 <main+0x2b0>)
 8001c2e:	f004 fb7f 	bl	8006330 <HAL_UART_Transmit>
 8001c32:	4603      	mov	r3, r0
 8001c34:	74fb      	strb	r3, [r7, #19]
	                                           (uint8_t*)test_msg,
	                                           sizeof(test_msg)-1,
	                                           10);

    HAL_Delay(500);   // gi mi 500 ms
 8001c36:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c3a:	f001 f9cf 	bl	8002fdc <HAL_Delay>
  {
 8001c3e:	bf00      	nop
 8001c40:	e7f1      	b.n	8001c26 <main+0x21e>
 8001c42:	bf00      	nop
 8001c44:	f3af 8000 	nop.w
 8001c48:	00000000 	.word	0x00000000
 8001c4c:	4092c000 	.word	0x4092c000
 8001c50:	00000000 	.word	0x00000000
 8001c54:	c092c000 	.word	0xc092c000
 8001c58:	40020800 	.word	0x40020800
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000008 	.word	0x20000008
 8001c64:	200035d8 	.word	0x200035d8
 8001c68:	20003598 	.word	0x20003598
 8001c6c:	20003588 	.word	0x20003588
 8001c70:	20003578 	.word	0x20003578
 8001c74:	200033b8 	.word	0x200033b8
 8001c78:	20000010 	.word	0x20000010
 8001c7c:	20000018 	.word	0x20000018
 8001c80:	200035e0 	.word	0x200035e0
 8001c84:	200035c8 	.word	0x200035c8
 8001c88:	200035b8 	.word	0x200035b8
 8001c8c:	200035a8 	.word	0x200035a8
 8001c90:	20003428 	.word	0x20003428
 8001c94:	200035a0 	.word	0x200035a0
 8001c98:	20003590 	.word	0x20003590
 8001c9c:	20003580 	.word	0x20003580
 8001ca0:	20003498 	.word	0x20003498
 8001ca4:	200035d0 	.word	0x200035d0
 8001ca8:	200035c0 	.word	0x200035c0
 8001cac:	200035b0 	.word	0x200035b0
 8001cb0:	20003508 	.word	0x20003508
 8001cb4:	0800d230 	.word	0x0800d230
 8001cb8:	20003784 	.word	0x20003784

08001cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b094      	sub	sp, #80	@ 0x50
 8001cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cc2:	f107 0320 	add.w	r3, r7, #32
 8001cc6:	2230      	movs	r2, #48	@ 0x30
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f009 fcd2 	bl	800b674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cd0:	f107 030c 	add.w	r3, r7, #12
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001ce0:	f001 fe0c 	bl	80038fc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce4:	4b27      	ldr	r3, [pc, #156]	@ (8001d84 <SystemClock_Config+0xc8>)
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce8:	4a26      	ldr	r2, [pc, #152]	@ (8001d84 <SystemClock_Config+0xc8>)
 8001cea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cee:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cf0:	4b24      	ldr	r3, [pc, #144]	@ (8001d84 <SystemClock_Config+0xc8>)
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001cfc:	4b22      	ldr	r3, [pc, #136]	@ (8001d88 <SystemClock_Config+0xcc>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001d04:	4a20      	ldr	r2, [pc, #128]	@ (8001d88 <SystemClock_Config+0xcc>)
 8001d06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d0a:	6013      	str	r3, [r2, #0]
 8001d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d88 <SystemClock_Config+0xcc>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d14:	607b      	str	r3, [r7, #4]
 8001d16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d20:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d22:	2302      	movs	r3, #2
 8001d24:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d26:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001d30:	2348      	movs	r3, #72	@ 0x48
 8001d32:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d34:	2302      	movs	r3, #2
 8001d36:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d3c:	f107 0320 	add.w	r3, r7, #32
 8001d40:	4618      	mov	r0, r3
 8001d42:	f001 fdeb 	bl	800391c <HAL_RCC_OscConfig>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d4c:	f000 f892 	bl	8001e74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d50:	230f      	movs	r3, #15
 8001d52:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d54:	2302      	movs	r3, #2
 8001d56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d60:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d66:	f107 030c 	add.w	r3, r7, #12
 8001d6a:	2102      	movs	r1, #2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f002 f879 	bl	8003e64 <HAL_RCC_ClockConfig>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001d78:	f000 f87c 	bl	8001e74 <Error_Handler>
  }
}
 8001d7c:	bf00      	nop
 8001d7e:	3750      	adds	r7, #80	@ 0x50
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40007000 	.word	0x40007000

08001d8c <MPU_Config>:

/* USER CODE BEGIN 4 */
void MPU_Config(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001d92:	463b      	mov	r3, r7
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]

  HAL_MPU_Disable();
 8001d9e:	f001 fa23 	bl	80031e8 <HAL_MPU_Disable>

  // -------- Region0: default deny (gi ging bn) --------
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8001da2:	2301      	movs	r3, #1
 8001da4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 8001da6:	2300      	movs	r3, #0
 8001da8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0x00000000;
 8001daa:	2300      	movs	r3, #0
 8001dac:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_4GB;
 8001dae:	231f      	movs	r3, #31
 8001db0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87; // nh bn
 8001db2:	2387      	movs	r3, #135	@ 0x87
 8001db4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001dce:	463b      	mov	r3, r7
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f001 fa41 	bl	8003258 <HAL_MPU_ConfigRegion>

  // -------- Region1: allow FMC registers @0xA0000000 --------
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0xA0000000;
 8001dde:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 8001de2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_1MB;   //  cho FMC regs
 8001de4:	2313      	movs	r3, #19
 8001de6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001de8:	2300      	movs	r3, #0
 8001dea:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001df0:	2303      	movs	r3, #3
 8001df2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001df4:	2301      	movs	r3, #1
 8001df6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE; // peripheral/device
 8001e00:	2301      	movs	r3, #1
 8001e02:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e04:	463b      	mov	r3, r7
 8001e06:	4618      	mov	r0, r3
 8001e08:	f001 fa26 	bl	8003258 <HAL_MPU_ConfigRegion>

  // -------- Region2: allow FMC Bank1 mapped @0x60000000 (LCD) --------
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER2;
 8001e10:	2302      	movs	r3, #2
 8001e12:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0x60000000;
 8001e14:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8001e18:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_64MB;  // Bank1 window (thng dng)
 8001e1a:	2319      	movs	r3, #25
 8001e1c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001e26:	2303      	movs	r3, #3
 8001e28:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 8001e36:	2301      	movs	r3, #1
 8001e38:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f001 fa0b 	bl	8003258 <HAL_MPU_ConfigRegion>

  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001e42:	2004      	movs	r0, #4
 8001e44:	f001 f9e8 	bl	8003218 <HAL_MPU_Enable>
}
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a04      	ldr	r2, [pc, #16]	@ (8001e70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d101      	bne.n	8001e66 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001e62:	f001 f89b 	bl	8002f9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40001000 	.word	0x40001000

08001e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e78:	b672      	cpsid	i
}
 8001e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <Error_Handler+0x8>

08001e80 <Motor_SetDir>:

// Dng TIM1 Channel 1 & 2
extern TIM_HandleTypeDef htim9;

static void Motor_SetDir(MotorId id, uint8_t dir)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	460a      	mov	r2, r1
 8001e8a:	71fb      	strb	r3, [r7, #7]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	71bb      	strb	r3, [r7, #6]
    GPIO_TypeDef *port;
    uint16_t pin;

    if (id == MOTOR_1) {
 8001e90:	79fb      	ldrb	r3, [r7, #7]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d105      	bne.n	8001ea2 <Motor_SetDir+0x22>
        port = MOTOR1_DIR_GPIO_Port;
 8001e96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ecc <Motor_SetDir+0x4c>)
 8001e98:	60fb      	str	r3, [r7, #12]
        pin  = MOTOR1_DIR_Pin;
 8001e9a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e9e:	817b      	strh	r3, [r7, #10]
 8001ea0:	e004      	b.n	8001eac <Motor_SetDir+0x2c>
    } else {
        port = MOTOR2_DIR_GPIO_Port;
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ecc <Motor_SetDir+0x4c>)
 8001ea4:	60fb      	str	r3, [r7, #12]
        pin  = MOTOR2_DIR_Pin;
 8001ea6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001eaa:	817b      	strh	r3, [r7, #10]
    }

    HAL_GPIO_WritePin(port, pin, dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001eac:	79bb      	ldrb	r3, [r7, #6]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf14      	ite	ne
 8001eb2:	2301      	movne	r3, #1
 8001eb4:	2300      	moveq	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	461a      	mov	r2, r3
 8001eba:	897b      	ldrh	r3, [r7, #10]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f001 fbb6 	bl	8003630 <HAL_GPIO_WritePin>
}
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40021400 	.word	0x40021400

08001ed0 <Motor_Init>:

void Motor_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
    // Start PWM cho 2 knh TIM1
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4808      	ldr	r0, [pc, #32]	@ (8001ef8 <Motor_Init+0x28>)
 8001ed8:	f003 f830 	bl	8004f3c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8001edc:	2104      	movs	r1, #4
 8001ede:	4806      	ldr	r0, [pc, #24]	@ (8001ef8 <Motor_Init+0x28>)
 8001ee0:	f003 f82c 	bl	8004f3c <HAL_TIM_PWM_Start>

    // Mc nh: Motor dng
    Motor_SetSpeed(MOTOR_1, 0);
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f000 f808 	bl	8001efc <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_2, 0);
 8001eec:	2100      	movs	r1, #0
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f000 f804 	bl	8001efc <Motor_SetSpeed>
}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20003734 	.word	0x20003734

08001efc <Motor_SetSpeed>:

void Motor_SetSpeed(MotorId id, int16_t speed)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	460a      	mov	r2, r1
 8001f06:	71fb      	strb	r3, [r7, #7]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	80bb      	strh	r3, [r7, #4]
    // p dng SIGN cho tng motor trc khi x l
    if (id == MOTOR_1) {
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d103      	bne.n	8001f1a <Motor_SetSpeed+0x1e>
        speed = (int16_t)(MOTOR1_SIGN * speed);
 8001f12:	88bb      	ldrh	r3, [r7, #4]
 8001f14:	425b      	negs	r3, r3
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	80bb      	strh	r3, [r7, #4]
    } else {
        speed = (int16_t)(MOTOR2_SIGN * speed);
    }

    // Clamp speed vo [-MOTOR_SPEED_MAX .. MOTOR_SPEED_MAX]
    if (speed >  MOTOR_SPEED_MAX) speed =  MOTOR_SPEED_MAX;
 8001f1a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f1e:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001f22:	dd02      	ble.n	8001f2a <Motor_SetSpeed+0x2e>
 8001f24:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8001f28:	80bb      	strh	r3, [r7, #4]
    if (speed < -MOTOR_SPEED_MAX) speed = -MOTOR_SPEED_MAX;
 8001f2a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f2e:	f513 6f96 	cmn.w	r3, #1200	@ 0x4b0
 8001f32:	da02      	bge.n	8001f3a <Motor_SetSpeed+0x3e>
 8001f34:	f64f 3350 	movw	r3, #64336	@ 0xfb50
 8001f38:	80bb      	strh	r3, [r7, #4]

    // Xc nh chiu
    uint8_t dir = (speed >= 0) ? 1 : 0;
 8001f3a:	88bb      	ldrh	r3, [r7, #4]
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	0bdb      	lsrs	r3, r3, #15
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	75fb      	strb	r3, [r7, #23]
    int16_t mag = (speed >= 0) ? speed : -speed;   //  ln tuyt i
 8001f46:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	bfb8      	it	lt
 8001f4e:	425b      	neglt	r3, r3
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	82bb      	strh	r3, [r7, #20]

    Motor_SetDir(id, dir);
 8001f54:	7dfa      	ldrb	r2, [r7, #23]
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	4611      	mov	r1, r2
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff ff90 	bl	8001e80 <Motor_SetDir>

    // Ly ARR thc t ca TIM1 (v d 1199  1200 mc)
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim9); // = 1199
 8001f60:	4b27      	ldr	r3, [pc, #156]	@ (8002000 <Motor_SetSpeed+0x104>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f66:	613b      	str	r3, [r7, #16]
    uint32_t max_counts = arr + 1U;                  // = 1200
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	60fb      	str	r3, [r7, #12]

    // Scale t [0..MOTOR_SPEED_MAX]  [0..ARR]
    uint32_t duty_counts = (uint32_t)mag * max_counts / MOTOR_SPEED_MAX;
 8001f6e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	fb02 f303 	mul.w	r3, r2, r3
 8001f78:	4a22      	ldr	r2, [pc, #136]	@ (8002004 <Motor_SetSpeed+0x108>)
 8001f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7e:	09db      	lsrs	r3, r3, #7
 8001f80:	61fb      	str	r3, [r7, #28]
    if (duty_counts > arr) {
 8001f82:	69fa      	ldr	r2, [r7, #28]
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d901      	bls.n	8001f8e <Motor_SetSpeed+0x92>
        duty_counts = arr;   // m bo khng vt ARR
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	61fb      	str	r3, [r7, #28]
    }

    uint32_t channel;
    if (id == MOTOR_1) {
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d102      	bne.n	8001f9a <Motor_SetSpeed+0x9e>
        channel = TIM_CHANNEL_1;   // PE9
 8001f94:	2300      	movs	r3, #0
 8001f96:	61bb      	str	r3, [r7, #24]
 8001f98:	e001      	b.n	8001f9e <Motor_SetSpeed+0xa2>
    } else {
        channel = TIM_CHANNEL_2;   // PE11
 8001f9a:	2304      	movs	r3, #4
 8001f9c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d104      	bne.n	8001fae <Motor_SetSpeed+0xb2>
 8001fa4:	4b16      	ldr	r3, [pc, #88]	@ (8002000 <Motor_SetSpeed+0x104>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	69fa      	ldr	r2, [r7, #28]
 8001faa:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001fac:	e023      	b.n	8001ff6 <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d104      	bne.n	8001fbe <Motor_SetSpeed+0xc2>
 8001fb4:	4b12      	ldr	r3, [pc, #72]	@ (8002000 <Motor_SetSpeed+0x104>)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001fbc:	e01b      	b.n	8001ff6 <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	d104      	bne.n	8001fce <Motor_SetSpeed+0xd2>
 8001fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002000 <Motor_SetSpeed+0x104>)
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001fcc:	e013      	b.n	8001ff6 <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	2b0c      	cmp	r3, #12
 8001fd2:	d104      	bne.n	8001fde <Motor_SetSpeed+0xe2>
 8001fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <Motor_SetSpeed+0x104>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001fdc:	e00b      	b.n	8001ff6 <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	2b10      	cmp	r3, #16
 8001fe2:	d104      	bne.n	8001fee <Motor_SetSpeed+0xf2>
 8001fe4:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <Motor_SetSpeed+0x104>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8001fec:	e003      	b.n	8001ff6 <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 8001fee:	4b04      	ldr	r3, [pc, #16]	@ (8002000 <Motor_SetSpeed+0x104>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8001ff6:	bf00      	nop
 8001ff8:	3720      	adds	r7, #32
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20003734 	.word	0x20003734
 8002004:	1b4e81b5 	.word	0x1b4e81b5

08002008 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002026:	6879      	ldr	r1, [r7, #4]
 8002028:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
	
	if (uPID->OutputSum > uPID->OutMax)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002038:	f7fe fd9e 	bl	8000b78 <__aeabi_dcmpgt>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d006      	beq.n	8002050 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002048:	6879      	ldr	r1, [r7, #4]
 800204a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }
	
}
 800204e:	e011      	b.n	8002074 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800205c:	f7fe fd6e 	bl	8000b3c <__aeabi_dcmplt>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d100      	bne.n	8002068 <PID_Init+0x60>
}
 8002066:	e005      	b.n	8002074 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800206e:	6879      	ldr	r1, [r7, #4]
 8002070:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	0000      	movs	r0, r0
	...

08002080 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08a      	sub	sp, #40	@ 0x28
 8002084:	af00      	add	r7, sp, #0
 8002086:	6278      	str	r0, [r7, #36]	@ 0x24
 8002088:	6239      	str	r1, [r7, #32]
 800208a:	61fa      	str	r2, [r7, #28]
 800208c:	61bb      	str	r3, [r7, #24]
 800208e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002092:	ed87 1b02 	vstr	d1, [r7, #8]
 8002096:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800209a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209c:	69fa      	ldr	r2, [r7, #28]
 800209e:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 80020a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a2:	6a3a      	ldr	r2, [r7, #32]
 80020a4:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 80020a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 80020ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ae:	2200      	movs	r2, #0
 80020b0:	705a      	strb	r2, [r3, #1]
	
	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 80020b2:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8002108 <PID+0x88>
 80020b6:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8002110 <PID+0x90>
 80020ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020bc:	f000 f84a 	bl	8002154 <PID_SetOutputLimits>
	
	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 80020c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c2:	2264      	movs	r2, #100	@ 0x64
 80020c4:	609a      	str	r2, [r3, #8]
	
	PID_SetControllerDirection(uPID, ControllerDirection);
 80020c6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80020ca:	4619      	mov	r1, r3
 80020cc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020ce:	f000 f957 	bl	8002380 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 80020d2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80020d6:	4619      	mov	r1, r3
 80020d8:	ed97 2b00 	vldr	d2, [r7]
 80020dc:	ed97 1b02 	vldr	d1, [r7, #8]
 80020e0:	ed97 0b04 	vldr	d0, [r7, #16]
 80020e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020e6:	f000 f8a3 	bl	8002230 <PID_SetTunings2>
	
	uPID->LastTime = GetTime() - uPID->SampleTime;
 80020ea:	f000 ff6b 	bl	8002fc4 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	1ad2      	subs	r2, r2, r3
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	605a      	str	r2, [r3, #4]
	
}
 80020fa:	bf00      	nop
 80020fc:	3728      	adds	r7, #40	@ 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	f3af 8000 	nop.w
 8002108:	00000000 	.word	0x00000000
 800210c:	406fe000 	.word	0x406fe000
	...

08002118 <PID_SetMode>:
	
}

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	460b      	mov	r3, r1
 8002122:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002124:	78fb      	ldrb	r3, [r7, #3]
 8002126:	2b01      	cmp	r3, #1
 8002128:	bf0c      	ite	eq
 800212a:	2301      	moveq	r3, #1
 800212c:	2300      	movne	r3, #0
 800212e:	b2db      	uxtb	r3, r3
 8002130:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d006      	beq.n	8002146 <PID_SetMode+0x2e>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	785b      	ldrb	r3, [r3, #1]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d102      	bne.n	8002146 <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f7ff ff61 	bl	8002008 <PID_Init>
	}
	
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	7bfa      	ldrb	r2, [r7, #15]
 800214a:	705a      	strb	r2, [r3, #1]
	
}
 800214c:	bf00      	nop
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6178      	str	r0, [r7, #20]
 800215c:	ed87 0b02 	vstr	d0, [r7, #8]
 8002160:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002164:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002168:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800216c:	f7fe fcfa 	bl	8000b64 <__aeabi_dcmpge>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d158      	bne.n	8002228 <PID_SetOutputLimits+0xd4>
	{
		return;
	}
	
	uPID->OutMin = Min;
 8002176:	6979      	ldr	r1, [r7, #20]
 8002178:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800217c:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 8002180:	6979      	ldr	r1, [r7, #20]
 8002182:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002186:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	785b      	ldrb	r3, [r3, #1]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d04b      	beq.n	800222a <PID_SetOutputLimits+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002196:	e9d3 0100 	ldrd	r0, r1, [r3]
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80021a0:	f7fe fcea 	bl	8000b78 <__aeabi_dcmpgt>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d007      	beq.n	80021ba <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80021b4:	e9c1 2300 	strd	r2, r3, [r1]
 80021b8:	e012      	b.n	80021e0 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80021c8:	f7fe fcb8 	bl	8000b3c <__aeabi_dcmplt>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d006      	beq.n	80021e0 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80021dc:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80021ec:	f7fe fcc4 	bl	8000b78 <__aeabi_dcmpgt>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d006      	beq.n	8002204 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80021fc:	6979      	ldr	r1, [r7, #20]
 80021fe:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002202:	e012      	b.n	800222a <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002210:	f7fe fc94 	bl	8000b3c <__aeabi_dcmplt>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d007      	beq.n	800222a <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002220:	6979      	ldr	r1, [r7, #20]
 8002222:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002226:	e000      	b.n	800222a <PID_SetOutputLimits+0xd6>
		return;
 8002228:	bf00      	nop
		}
		else { }
		
	}
	
}
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	@ 0x28
 8002234:	af00      	add	r7, sp, #0
 8002236:	61f8      	str	r0, [r7, #28]
 8002238:	ed87 0b04 	vstr	d0, [r7, #16]
 800223c:	ed87 1b02 	vstr	d1, [r7, #8]
 8002240:	ed87 2b00 	vstr	d2, [r7]
 8002244:	460b      	mov	r3, r1
 8002246:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002248:	f04f 0200 	mov.w	r2, #0
 800224c:	f04f 0300 	mov.w	r3, #0
 8002250:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002254:	f7fe fc72 	bl	8000b3c <__aeabi_dcmplt>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	f040 8089 	bne.w	8002372 <PID_SetTunings2+0x142>
 8002260:	f04f 0200 	mov.w	r2, #0
 8002264:	f04f 0300 	mov.w	r3, #0
 8002268:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800226c:	f7fe fc66 	bl	8000b3c <__aeabi_dcmplt>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d17d      	bne.n	8002372 <PID_SetTunings2+0x142>
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	f04f 0300 	mov.w	r3, #0
 800227e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002282:	f7fe fc5b 	bl	8000b3c <__aeabi_dcmplt>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d172      	bne.n	8002372 <PID_SetTunings2+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	7efa      	ldrb	r2, [r7, #27]
 8002290:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8002292:	7efb      	ldrb	r3, [r7, #27]
 8002294:	2b01      	cmp	r3, #1
 8002296:	bf0c      	ite	eq
 8002298:	2301      	moveq	r3, #1
 800229a:	2300      	movne	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	461a      	mov	r2, r3
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 80022a4:	69f9      	ldr	r1, [r7, #28]
 80022a6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80022aa:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 80022ae:	69f9      	ldr	r1, [r7, #28]
 80022b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022b4:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 80022b8:	69f9      	ldr	r1, [r7, #28]
 80022ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022be:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe f94c 	bl	8000564 <__aeabi_ui2d>
 80022cc:	f04f 0200 	mov.w	r2, #0
 80022d0:	4b2a      	ldr	r3, [pc, #168]	@ (800237c <PID_SetTunings2+0x14c>)
 80022d2:	f7fe faeb 	bl	80008ac <__aeabi_ddiv>
 80022d6:	4602      	mov	r2, r0
 80022d8:	460b      	mov	r3, r1
 80022da:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	uPID->Kp = Kp;
 80022de:	69f9      	ldr	r1, [r7, #28]
 80022e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80022e4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 80022e8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80022f0:	f7fe f9b2 	bl	8000658 <__aeabi_dmul>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	69f9      	ldr	r1, [r7, #28]
 80022fa:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 80022fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002302:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002306:	f7fe fad1 	bl	80008ac <__aeabi_ddiv>
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	69f9      	ldr	r1, [r7, #28]
 8002310:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	78db      	ldrb	r3, [r3, #3]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d12b      	bne.n	8002374 <PID_SetTunings2+0x144>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002322:	f04f 0000 	mov.w	r0, #0
 8002326:	f04f 0100 	mov.w	r1, #0
 800232a:	f7fd ffdd 	bl	80002e8 <__aeabi_dsub>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	69f9      	ldr	r1, [r7, #28]
 8002334:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800233e:	f04f 0000 	mov.w	r0, #0
 8002342:	f04f 0100 	mov.w	r1, #0
 8002346:	f7fd ffcf 	bl	80002e8 <__aeabi_dsub>
 800234a:	4602      	mov	r2, r0
 800234c:	460b      	mov	r3, r1
 800234e:	69f9      	ldr	r1, [r7, #28]
 8002350:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800235a:	f04f 0000 	mov.w	r0, #0
 800235e:	f04f 0100 	mov.w	r1, #0
 8002362:	f7fd ffc1 	bl	80002e8 <__aeabi_dsub>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	69f9      	ldr	r1, [r7, #28]
 800236c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 8002370:	e000      	b.n	8002374 <PID_SetTunings2+0x144>
		return;
 8002372:	bf00      	nop
		
	}
	
}
 8002374:	3728      	adds	r7, #40	@ 0x28
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	408f4000 	.word	0x408f4000

08002380 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	785b      	ldrb	r3, [r3, #1]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d02e      	beq.n	80023f2 <PID_SetControllerDirection+0x72>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	78db      	ldrb	r3, [r3, #3]
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	429a      	cmp	r2, r3
 800239c:	d029      	beq.n	80023f2 <PID_SetControllerDirection+0x72>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80023a4:	f04f 0000 	mov.w	r0, #0
 80023a8:	f04f 0100 	mov.w	r1, #0
 80023ac:	f7fd ff9c 	bl	80002e8 <__aeabi_dsub>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	6879      	ldr	r1, [r7, #4]
 80023b6:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80023c0:	f04f 0000 	mov.w	r0, #0
 80023c4:	f04f 0100 	mov.w	r1, #0
 80023c8:	f7fd ff8e 	bl	80002e8 <__aeabi_dsub>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80023dc:	f04f 0000 	mov.w	r0, #0
 80023e0:	f04f 0100 	mov.w	r1, #0
 80023e4:	f7fd ff80 	bl	80002e8 <__aeabi_dsub>
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		
	}
	
	uPID->ControllerDirection = Direction;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	78fa      	ldrb	r2, [r7, #3]
 80023f6:	70da      	strb	r2, [r3, #3]
	
}
 80023f8:	bf00      	nop
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8002400:	b5b0      	push	{r4, r5, r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
	
	double ratio;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	dd2e      	ble.n	800246e <PID_SetSampleTime+0x6e>
	{
		
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8002410:	6838      	ldr	r0, [r7, #0]
 8002412:	f7fe f8b7 	bl	8000584 <__aeabi_i2d>
 8002416:	4604      	mov	r4, r0
 8002418:	460d      	mov	r5, r1
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe f8a0 	bl	8000564 <__aeabi_ui2d>
 8002424:	4602      	mov	r2, r0
 8002426:	460b      	mov	r3, r1
 8002428:	4620      	mov	r0, r4
 800242a:	4629      	mov	r1, r5
 800242c:	f7fe fa3e 	bl	80008ac <__aeabi_ddiv>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->Ki *= ratio;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800243e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002442:	f7fe f909 	bl	8000658 <__aeabi_dmul>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002456:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800245a:	f7fe fa27 	bl	80008ac <__aeabi_ddiv>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	609a      	str	r2, [r3, #8]
		
	}
	
}
 800246e:	bf00      	nop
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002478 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800247c:	4b1b      	ldr	r3, [pc, #108]	@ (80024ec <MX_SPI1_Init+0x74>)
 800247e:	4a1c      	ldr	r2, [pc, #112]	@ (80024f0 <MX_SPI1_Init+0x78>)
 8002480:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002482:	4b1a      	ldr	r3, [pc, #104]	@ (80024ec <MX_SPI1_Init+0x74>)
 8002484:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002488:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800248a:	4b18      	ldr	r3, [pc, #96]	@ (80024ec <MX_SPI1_Init+0x74>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002490:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <MX_SPI1_Init+0x74>)
 8002492:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002496:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002498:	4b14      	ldr	r3, [pc, #80]	@ (80024ec <MX_SPI1_Init+0x74>)
 800249a:	2200      	movs	r2, #0
 800249c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800249e:	4b13      	ldr	r3, [pc, #76]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024a4:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024aa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80024ac:	4b0f      	ldr	r3, [pc, #60]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024ae:	2228      	movs	r2, #40	@ 0x28
 80024b0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024b2:	4b0e      	ldr	r3, [pc, #56]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024b8:	4b0c      	ldr	r3, [pc, #48]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024be:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80024c4:	4b09      	ldr	r3, [pc, #36]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024c6:	2207      	movs	r2, #7
 80024c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024ca:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024d2:	2208      	movs	r2, #8
 80024d4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024d6:	4805      	ldr	r0, [pc, #20]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024d8:	f002 fb0c 	bl	8004af4 <HAL_SPI_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80024e2:	f7ff fcc7 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	200035e8 	.word	0x200035e8
 80024f0:	40013000 	.word	0x40013000

080024f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08a      	sub	sp, #40	@ 0x28
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024fc:	f107 0314 	add.w	r3, r7, #20
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a25      	ldr	r2, [pc, #148]	@ (80025a8 <HAL_SPI_MspInit+0xb4>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d143      	bne.n	800259e <HAL_SPI_MspInit+0xaa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002516:	4b25      	ldr	r3, [pc, #148]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 8002518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251a:	4a24      	ldr	r2, [pc, #144]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 800251c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002520:	6453      	str	r3, [r2, #68]	@ 0x44
 8002522:	4b22      	ldr	r3, [pc, #136]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 8002524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002526:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800252a:	613b      	str	r3, [r7, #16]
 800252c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800252e:	4b1f      	ldr	r3, [pc, #124]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	4a1e      	ldr	r2, [pc, #120]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 8002534:	f043 0301 	orr.w	r3, r3, #1
 8002538:	6313      	str	r3, [r2, #48]	@ 0x30
 800253a:	4b1c      	ldr	r3, [pc, #112]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002546:	4b19      	ldr	r3, [pc, #100]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	4a18      	ldr	r2, [pc, #96]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 800254c:	f043 0302 	orr.w	r3, r3, #2
 8002550:	6313      	str	r3, [r2, #48]	@ 0x30
 8002552:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <HAL_SPI_MspInit+0xb8>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	60bb      	str	r3, [r7, #8]
 800255c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800255e:	2360      	movs	r3, #96	@ 0x60
 8002560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002562:	2302      	movs	r3, #2
 8002564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800256a:	2303      	movs	r3, #3
 800256c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800256e:	2305      	movs	r3, #5
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002572:	f107 0314 	add.w	r3, r7, #20
 8002576:	4619      	mov	r1, r3
 8002578:	480d      	ldr	r0, [pc, #52]	@ (80025b0 <HAL_SPI_MspInit+0xbc>)
 800257a:	f000 fead 	bl	80032d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800257e:	2320      	movs	r3, #32
 8002580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002582:	2302      	movs	r3, #2
 8002584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258a:	2303      	movs	r3, #3
 800258c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800258e:	2305      	movs	r3, #5
 8002590:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002592:	f107 0314 	add.w	r3, r7, #20
 8002596:	4619      	mov	r1, r3
 8002598:	4806      	ldr	r0, [pc, #24]	@ (80025b4 <HAL_SPI_MspInit+0xc0>)
 800259a:	f000 fe9d 	bl	80032d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800259e:	bf00      	nop
 80025a0:	3728      	adds	r7, #40	@ 0x28
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40013000 	.word	0x40013000
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40020000 	.word	0x40020000
 80025b4:	40020400 	.word	0x40020400

080025b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80025be:	4b11      	ldr	r3, [pc, #68]	@ (8002604 <HAL_MspInit+0x4c>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	4a10      	ldr	r2, [pc, #64]	@ (8002604 <HAL_MspInit+0x4c>)
 80025c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002604 <HAL_MspInit+0x4c>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d2:	607b      	str	r3, [r7, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002604 <HAL_MspInit+0x4c>)
 80025d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025da:	4a0a      	ldr	r2, [pc, #40]	@ (8002604 <HAL_MspInit+0x4c>)
 80025dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80025e2:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <HAL_MspInit+0x4c>)
 80025e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80025ee:	2200      	movs	r2, #0
 80025f0:	210f      	movs	r1, #15
 80025f2:	f06f 0001 	mvn.w	r0, #1
 80025f6:	f000 fdcd 	bl	8003194 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40023800 	.word	0x40023800

08002608 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08e      	sub	sp, #56	@ 0x38
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002618:	4b33      	ldr	r3, [pc, #204]	@ (80026e8 <HAL_InitTick+0xe0>)
 800261a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261c:	4a32      	ldr	r2, [pc, #200]	@ (80026e8 <HAL_InitTick+0xe0>)
 800261e:	f043 0310 	orr.w	r3, r3, #16
 8002622:	6413      	str	r3, [r2, #64]	@ 0x40
 8002624:	4b30      	ldr	r3, [pc, #192]	@ (80026e8 <HAL_InitTick+0xe0>)
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	f003 0310 	and.w	r3, r3, #16
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002630:	f107 0210 	add.w	r2, r7, #16
 8002634:	f107 0314 	add.w	r3, r7, #20
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f001 fe38 	bl	80042b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002646:	2b00      	cmp	r3, #0
 8002648:	d103      	bne.n	8002652 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800264a:	f001 fe09 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 800264e:	6378      	str	r0, [r7, #52]	@ 0x34
 8002650:	e004      	b.n	800265c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002652:	f001 fe05 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 8002656:	4603      	mov	r3, r0
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800265c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800265e:	4a23      	ldr	r2, [pc, #140]	@ (80026ec <HAL_InitTick+0xe4>)
 8002660:	fba2 2303 	umull	r2, r3, r2, r3
 8002664:	0c9b      	lsrs	r3, r3, #18
 8002666:	3b01      	subs	r3, #1
 8002668:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800266a:	4b21      	ldr	r3, [pc, #132]	@ (80026f0 <HAL_InitTick+0xe8>)
 800266c:	4a21      	ldr	r2, [pc, #132]	@ (80026f4 <HAL_InitTick+0xec>)
 800266e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002670:	4b1f      	ldr	r3, [pc, #124]	@ (80026f0 <HAL_InitTick+0xe8>)
 8002672:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002676:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002678:	4a1d      	ldr	r2, [pc, #116]	@ (80026f0 <HAL_InitTick+0xe8>)
 800267a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800267e:	4b1c      	ldr	r3, [pc, #112]	@ (80026f0 <HAL_InitTick+0xe8>)
 8002680:	2200      	movs	r2, #0
 8002682:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002684:	4b1a      	ldr	r3, [pc, #104]	@ (80026f0 <HAL_InitTick+0xe8>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800268a:	4b19      	ldr	r3, [pc, #100]	@ (80026f0 <HAL_InitTick+0xe8>)
 800268c:	2200      	movs	r2, #0
 800268e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002690:	4817      	ldr	r0, [pc, #92]	@ (80026f0 <HAL_InitTick+0xe8>)
 8002692:	f002 fb22 	bl	8004cda <HAL_TIM_Base_Init>
 8002696:	4603      	mov	r3, r0
 8002698:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800269c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d11b      	bne.n	80026dc <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80026a4:	4812      	ldr	r0, [pc, #72]	@ (80026f0 <HAL_InitTick+0xe8>)
 80026a6:	f002 fb6f 	bl	8004d88 <HAL_TIM_Base_Start_IT>
 80026aa:	4603      	mov	r3, r0
 80026ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80026b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d111      	bne.n	80026dc <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80026b8:	2036      	movs	r0, #54	@ 0x36
 80026ba:	f000 fd87 	bl	80031cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b0f      	cmp	r3, #15
 80026c2:	d808      	bhi.n	80026d6 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80026c4:	2200      	movs	r2, #0
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	2036      	movs	r0, #54	@ 0x36
 80026ca:	f000 fd63 	bl	8003194 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026ce:	4a0a      	ldr	r2, [pc, #40]	@ (80026f8 <HAL_InitTick+0xf0>)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6013      	str	r3, [r2, #0]
 80026d4:	e002      	b.n	80026dc <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80026dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3738      	adds	r7, #56	@ 0x38
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40023800 	.word	0x40023800
 80026ec:	431bde83 	.word	0x431bde83
 80026f0:	2000364c 	.word	0x2000364c
 80026f4:	40001000 	.word	0x40001000
 80026f8:	20000024 	.word	0x20000024

080026fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002700:	bf00      	nop
 8002702:	e7fd      	b.n	8002700 <NMI_Handler+0x4>

08002704 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002708:	bf00      	nop
 800270a:	e7fd      	b.n	8002708 <HardFault_Handler+0x4>

0800270c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002710:	bf00      	nop
 8002712:	e7fd      	b.n	8002710 <MemManage_Handler+0x4>

08002714 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002718:	bf00      	nop
 800271a:	e7fd      	b.n	8002718 <BusFault_Handler+0x4>

0800271c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002720:	bf00      	nop
 8002722:	e7fd      	b.n	8002720 <UsageFault_Handler+0x4>

08002724 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002728:	bf00      	nop
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002736:	2008      	movs	r0, #8
 8002738:	f000 ff94 	bl	8003664 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800273c:	bf00      	nop
 800273e:	bd80      	pop	{r7, pc}

08002740 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002744:	4802      	ldr	r0, [pc, #8]	@ (8002750 <TIM6_DAC_IRQHandler+0x10>)
 8002746:	f002 fe27 	bl	8005398 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	2000364c 	.word	0x2000364c

08002754 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_3) // PG3 -- this is for touch pen
 800275e:	88fb      	ldrh	r3, [r7, #6]
 8002760:	2b08      	cmp	r3, #8
 8002762:	d118      	bne.n	8002796 <HAL_GPIO_EXTI_Callback+0x42>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002764:	2300      	movs	r3, #0
 8002766:	60fb      	str	r3, [r7, #12]

        if (g_touchTaskHandle != NULL) {
 8002768:	4b0d      	ldr	r3, [pc, #52]	@ (80027a0 <HAL_GPIO_EXTI_Callback+0x4c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d007      	beq.n	8002780 <HAL_GPIO_EXTI_Callback+0x2c>
            vTaskNotifyGiveFromISR(g_touchTaskHandle, &xHigherPriorityTaskWoken);
 8002770:	4b0b      	ldr	r3, [pc, #44]	@ (80027a0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f107 020c 	add.w	r2, r7, #12
 8002778:	4611      	mov	r1, r2
 800277a:	4618      	mov	r0, r3
 800277c:	f004 fd2c 	bl	80071d8 <vTaskNotifyGiveFromISR>
        }

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d007      	beq.n	8002796 <HAL_GPIO_EXTI_Callback+0x42>
 8002786:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <HAL_GPIO_EXTI_Callback+0x50>)
 8002788:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	f3bf 8f4f 	dsb	sy
 8002792:	f3bf 8f6f 	isb	sy
    }
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20003780 	.word	0x20003780
 80027a4:	e000ed04 	.word	0xe000ed04

080027a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  return 1;
 80027ac:	2301      	movs	r3, #1
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <_kill>:

int _kill(int pid, int sig)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027c2:	f008 ffb9 	bl	800b738 <__errno>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2216      	movs	r2, #22
 80027ca:	601a      	str	r2, [r3, #0]
  return -1;
 80027cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <_exit>:

void _exit (int status)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027e0:	f04f 31ff 	mov.w	r1, #4294967295
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f7ff ffe7 	bl	80027b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027ea:	bf00      	nop
 80027ec:	e7fd      	b.n	80027ea <_exit+0x12>

080027ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b086      	sub	sp, #24
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	60f8      	str	r0, [r7, #12]
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027fa:	2300      	movs	r3, #0
 80027fc:	617b      	str	r3, [r7, #20]
 80027fe:	e00a      	b.n	8002816 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002800:	f3af 8000 	nop.w
 8002804:	4601      	mov	r1, r0
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	1c5a      	adds	r2, r3, #1
 800280a:	60ba      	str	r2, [r7, #8]
 800280c:	b2ca      	uxtb	r2, r1
 800280e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	3301      	adds	r3, #1
 8002814:	617b      	str	r3, [r7, #20]
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	429a      	cmp	r2, r3
 800281c:	dbf0      	blt.n	8002800 <_read+0x12>
  }

  return len;
 800281e:	687b      	ldr	r3, [r7, #4]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3718      	adds	r7, #24
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002834:	2300      	movs	r3, #0
 8002836:	617b      	str	r3, [r7, #20]
 8002838:	e009      	b.n	800284e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	1c5a      	adds	r2, r3, #1
 800283e:	60ba      	str	r2, [r7, #8]
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	3301      	adds	r3, #1
 800284c:	617b      	str	r3, [r7, #20]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	429a      	cmp	r2, r3
 8002854:	dbf1      	blt.n	800283a <_write+0x12>
  }
  return len;
 8002856:	687b      	ldr	r3, [r7, #4]
}
 8002858:	4618      	mov	r0, r3
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <_close>:

int _close(int file)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002868:	f04f 33ff 	mov.w	r3, #4294967295
}
 800286c:	4618      	mov	r0, r3
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002888:	605a      	str	r2, [r3, #4]
  return 0;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <_isatty>:

int _isatty(int file)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80028a0:	2301      	movs	r3, #1
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b085      	sub	sp, #20
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	60f8      	str	r0, [r7, #12]
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3714      	adds	r7, #20
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028d0:	4a14      	ldr	r2, [pc, #80]	@ (8002924 <_sbrk+0x5c>)
 80028d2:	4b15      	ldr	r3, [pc, #84]	@ (8002928 <_sbrk+0x60>)
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028dc:	4b13      	ldr	r3, [pc, #76]	@ (800292c <_sbrk+0x64>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d102      	bne.n	80028ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028e4:	4b11      	ldr	r3, [pc, #68]	@ (800292c <_sbrk+0x64>)
 80028e6:	4a12      	ldr	r2, [pc, #72]	@ (8002930 <_sbrk+0x68>)
 80028e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028ea:	4b10      	ldr	r3, [pc, #64]	@ (800292c <_sbrk+0x64>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d207      	bcs.n	8002908 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028f8:	f008 ff1e 	bl	800b738 <__errno>
 80028fc:	4603      	mov	r3, r0
 80028fe:	220c      	movs	r2, #12
 8002900:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002902:	f04f 33ff 	mov.w	r3, #4294967295
 8002906:	e009      	b.n	800291c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002908:	4b08      	ldr	r3, [pc, #32]	@ (800292c <_sbrk+0x64>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800290e:	4b07      	ldr	r3, [pc, #28]	@ (800292c <_sbrk+0x64>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4413      	add	r3, r2
 8002916:	4a05      	ldr	r2, [pc, #20]	@ (800292c <_sbrk+0x64>)
 8002918:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800291a:	68fb      	ldr	r3, [r7, #12]
}
 800291c:	4618      	mov	r0, r3
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20050000 	.word	0x20050000
 8002928:	00000400 	.word	0x00000400
 800292c:	20003698 	.word	0x20003698
 8002930:	20004388 	.word	0x20004388

08002934 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002938:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <SystemInit+0x20>)
 800293a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800293e:	4a05      	ldr	r2, [pc, #20]	@ (8002954 <SystemInit+0x20>)
 8002940:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002944:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim9;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08c      	sub	sp, #48	@ 0x30
 800295c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800295e:	f107 030c 	add.w	r3, r7, #12
 8002962:	2224      	movs	r2, #36	@ 0x24
 8002964:	2100      	movs	r1, #0
 8002966:	4618      	mov	r0, r3
 8002968:	f008 fe84 	bl	800b674 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296c:	463b      	mov	r3, r7
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	605a      	str	r2, [r3, #4]
 8002974:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002976:	4b21      	ldr	r3, [pc, #132]	@ (80029fc <MX_TIM3_Init+0xa4>)
 8002978:	4a21      	ldr	r2, [pc, #132]	@ (8002a00 <MX_TIM3_Init+0xa8>)
 800297a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800297c:	4b1f      	ldr	r3, [pc, #124]	@ (80029fc <MX_TIM3_Init+0xa4>)
 800297e:	2200      	movs	r2, #0
 8002980:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002982:	4b1e      	ldr	r3, [pc, #120]	@ (80029fc <MX_TIM3_Init+0xa4>)
 8002984:	2200      	movs	r2, #0
 8002986:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002988:	4b1c      	ldr	r3, [pc, #112]	@ (80029fc <MX_TIM3_Init+0xa4>)
 800298a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800298e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002990:	4b1a      	ldr	r3, [pc, #104]	@ (80029fc <MX_TIM3_Init+0xa4>)
 8002992:	2200      	movs	r2, #0
 8002994:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002996:	4b19      	ldr	r3, [pc, #100]	@ (80029fc <MX_TIM3_Init+0xa4>)
 8002998:	2280      	movs	r2, #128	@ 0x80
 800299a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800299c:	2303      	movs	r3, #3
 800299e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029a0:	2300      	movs	r3, #0
 80029a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029a4:	2301      	movs	r3, #1
 80029a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029a8:	2300      	movs	r3, #0
 80029aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 6;
 80029ac:	2306      	movs	r3, #6
 80029ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029b0:	2300      	movs	r3, #0
 80029b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029b4:	2301      	movs	r3, #1
 80029b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029b8:	2300      	movs	r3, #0
 80029ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 6;
 80029bc:	2306      	movs	r3, #6
 80029be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80029c0:	f107 030c 	add.w	r3, r7, #12
 80029c4:	4619      	mov	r1, r3
 80029c6:	480d      	ldr	r0, [pc, #52]	@ (80029fc <MX_TIM3_Init+0xa4>)
 80029c8:	f002 fbb2 	bl	8005130 <HAL_TIM_Encoder_Init>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80029d2:	f7ff fa4f 	bl	8001e74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029d6:	2300      	movs	r3, #0
 80029d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029da:	2300      	movs	r3, #0
 80029dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029de:	463b      	mov	r3, r7
 80029e0:	4619      	mov	r1, r3
 80029e2:	4806      	ldr	r0, [pc, #24]	@ (80029fc <MX_TIM3_Init+0xa4>)
 80029e4:	f003 fbaa 	bl	800613c <HAL_TIMEx_MasterConfigSynchronization>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80029ee:	f7ff fa41 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80029f2:	bf00      	nop
 80029f4:	3730      	adds	r7, #48	@ 0x30
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	2000369c 	.word	0x2000369c
 8002a00:	40000400 	.word	0x40000400

08002a04 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08c      	sub	sp, #48	@ 0x30
 8002a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a0a:	f107 030c 	add.w	r3, r7, #12
 8002a0e:	2224      	movs	r2, #36	@ 0x24
 8002a10:	2100      	movs	r1, #0
 8002a12:	4618      	mov	r0, r3
 8002a14:	f008 fe2e 	bl	800b674 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a18:	463b      	mov	r3, r7
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
 8002a20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002a22:	4b21      	ldr	r3, [pc, #132]	@ (8002aa8 <MX_TIM5_Init+0xa4>)
 8002a24:	4a21      	ldr	r2, [pc, #132]	@ (8002aac <MX_TIM5_Init+0xa8>)
 8002a26:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002a28:	4b1f      	ldr	r3, [pc, #124]	@ (8002aa8 <MX_TIM5_Init+0xa4>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa8 <MX_TIM5_Init+0xa4>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002a34:	4b1c      	ldr	r3, [pc, #112]	@ (8002aa8 <MX_TIM5_Init+0xa4>)
 8002a36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a3a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa8 <MX_TIM5_Init+0xa4>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a42:	4b19      	ldr	r3, [pc, #100]	@ (8002aa8 <MX_TIM5_Init+0xa4>)
 8002a44:	2280      	movs	r2, #128	@ 0x80
 8002a46:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a50:	2301      	movs	r3, #1
 8002a52:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 6;
 8002a58:	2306      	movs	r3, #6
 8002a5a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a60:	2301      	movs	r3, #1
 8002a62:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a64:	2300      	movs	r3, #0
 8002a66:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 6;
 8002a68:	2306      	movs	r3, #6
 8002a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002a6c:	f107 030c 	add.w	r3, r7, #12
 8002a70:	4619      	mov	r1, r3
 8002a72:	480d      	ldr	r0, [pc, #52]	@ (8002aa8 <MX_TIM5_Init+0xa4>)
 8002a74:	f002 fb5c 	bl	8005130 <HAL_TIM_Encoder_Init>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8002a7e:	f7ff f9f9 	bl	8001e74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a82:	2300      	movs	r3, #0
 8002a84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a86:	2300      	movs	r3, #0
 8002a88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002a8a:	463b      	mov	r3, r7
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4806      	ldr	r0, [pc, #24]	@ (8002aa8 <MX_TIM5_Init+0xa4>)
 8002a90:	f003 fb54 	bl	800613c <HAL_TIMEx_MasterConfigSynchronization>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8002a9a:	f7ff f9eb 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002a9e:	bf00      	nop
 8002aa0:	3730      	adds	r7, #48	@ 0x30
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	200036e8 	.word	0x200036e8
 8002aac:	40000c00 	.word	0x40000c00

08002ab0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08c      	sub	sp, #48	@ 0x30
 8002ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ab6:	f107 0320 	add.w	r3, r7, #32
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	605a      	str	r2, [r3, #4]
 8002ac0:	609a      	str	r2, [r3, #8]
 8002ac2:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ac4:	1d3b      	adds	r3, r7, #4
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	601a      	str	r2, [r3, #0]
 8002aca:	605a      	str	r2, [r3, #4]
 8002acc:	609a      	str	r2, [r3, #8]
 8002ace:	60da      	str	r2, [r3, #12]
 8002ad0:	611a      	str	r2, [r3, #16]
 8002ad2:	615a      	str	r2, [r3, #20]
 8002ad4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002ad6:	4b2b      	ldr	r3, [pc, #172]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002ad8:	4a2b      	ldr	r2, [pc, #172]	@ (8002b88 <MX_TIM9_Init+0xd8>)
 8002ada:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 8;
 8002adc:	4b29      	ldr	r3, [pc, #164]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002ade:	2208      	movs	r2, #8
 8002ae0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae2:	4b28      	ldr	r3, [pc, #160]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1199;
 8002ae8:	4b26      	ldr	r3, [pc, #152]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002aea:	f240 42af 	movw	r2, #1199	@ 0x4af
 8002aee:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002af0:	4b24      	ldr	r3, [pc, #144]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002af6:	4b23      	ldr	r3, [pc, #140]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002afc:	4821      	ldr	r0, [pc, #132]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002afe:	f002 f8ec 	bl	8004cda <HAL_TIM_Base_Init>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8002b08:	f7ff f9b4 	bl	8001e74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b10:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002b12:	f107 0320 	add.w	r3, r7, #32
 8002b16:	4619      	mov	r1, r3
 8002b18:	481a      	ldr	r0, [pc, #104]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002b1a:	f002 fe59 	bl	80057d0 <HAL_TIM_ConfigClockSource>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8002b24:	f7ff f9a6 	bl	8001e74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002b28:	4816      	ldr	r0, [pc, #88]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002b2a:	f002 f9a5 	bl	8004e78 <HAL_TIM_PWM_Init>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8002b34:	f7ff f99e 	bl	8001e74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b38:	2360      	movs	r3, #96	@ 0x60
 8002b3a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b48:	1d3b      	adds	r3, r7, #4
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	480d      	ldr	r0, [pc, #52]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002b50:	f002 fd2a 	bl	80055a8 <HAL_TIM_PWM_ConfigChannel>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8002b5a:	f7ff f98b 	bl	8001e74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b5e:	1d3b      	adds	r3, r7, #4
 8002b60:	2204      	movs	r2, #4
 8002b62:	4619      	mov	r1, r3
 8002b64:	4807      	ldr	r0, [pc, #28]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002b66:	f002 fd1f 	bl	80055a8 <HAL_TIM_PWM_ConfigChannel>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8002b70:	f7ff f980 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002b74:	4803      	ldr	r0, [pc, #12]	@ (8002b84 <MX_TIM9_Init+0xd4>)
 8002b76:	f000 f89f 	bl	8002cb8 <HAL_TIM_MspPostInit>

}
 8002b7a:	bf00      	nop
 8002b7c:	3730      	adds	r7, #48	@ 0x30
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20003734 	.word	0x20003734
 8002b88:	40014000 	.word	0x40014000

08002b8c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08c      	sub	sp, #48	@ 0x30
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b94:	f107 031c 	add.w	r3, r7, #28
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	605a      	str	r2, [r3, #4]
 8002b9e:	609a      	str	r2, [r3, #8]
 8002ba0:	60da      	str	r2, [r3, #12]
 8002ba2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a2e      	ldr	r2, [pc, #184]	@ (8002c64 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d128      	bne.n	8002c00 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bae:	4b2e      	ldr	r3, [pc, #184]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	4a2d      	ldr	r2, [pc, #180]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bb4:	f043 0302 	orr.w	r3, r3, #2
 8002bb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bba:	4b2b      	ldr	r3, [pc, #172]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	61bb      	str	r3, [r7, #24]
 8002bc4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc6:	4b28      	ldr	r3, [pc, #160]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	4a27      	ldr	r2, [pc, #156]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bcc:	f043 0304 	orr.w	r3, r3, #4
 8002bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bd2:	4b25      	ldr	r3, [pc, #148]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	f003 0304 	and.w	r3, r3, #4
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002bde:	23c0      	movs	r3, #192	@ 0xc0
 8002be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be2:	2302      	movs	r3, #2
 8002be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bea:	2300      	movs	r3, #0
 8002bec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bf2:	f107 031c 	add.w	r3, r7, #28
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	481c      	ldr	r0, [pc, #112]	@ (8002c6c <HAL_TIM_Encoder_MspInit+0xe0>)
 8002bfa:	f000 fb6d 	bl	80032d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002bfe:	e02c      	b.n	8002c5a <HAL_TIM_Encoder_MspInit+0xce>
  else if(tim_encoderHandle->Instance==TIM5)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a1a      	ldr	r2, [pc, #104]	@ (8002c70 <HAL_TIM_Encoder_MspInit+0xe4>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d127      	bne.n	8002c5a <HAL_TIM_Encoder_MspInit+0xce>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002c0a:	4b17      	ldr	r3, [pc, #92]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	4a16      	ldr	r2, [pc, #88]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c10:	f043 0308 	orr.w	r3, r3, #8
 8002c14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c16:	4b14      	ldr	r3, [pc, #80]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	613b      	str	r3, [r7, #16]
 8002c20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c22:	4b11      	ldr	r3, [pc, #68]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c26:	4a10      	ldr	r2, [pc, #64]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c68 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c42:	2300      	movs	r3, #0
 8002c44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c46:	2300      	movs	r3, #0
 8002c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c4e:	f107 031c 	add.w	r3, r7, #28
 8002c52:	4619      	mov	r1, r3
 8002c54:	4807      	ldr	r0, [pc, #28]	@ (8002c74 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002c56:	f000 fb3f 	bl	80032d8 <HAL_GPIO_Init>
}
 8002c5a:	bf00      	nop
 8002c5c:	3730      	adds	r7, #48	@ 0x30
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40000400 	.word	0x40000400
 8002c68:	40023800 	.word	0x40023800
 8002c6c:	40020800 	.word	0x40020800
 8002c70:	40000c00 	.word	0x40000c00
 8002c74:	40020000 	.word	0x40020000

08002c78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM9)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x38>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d10b      	bne.n	8002ca2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb4 <HAL_TIM_Base_MspInit+0x3c>)
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8e:	4a09      	ldr	r2, [pc, #36]	@ (8002cb4 <HAL_TIM_Base_MspInit+0x3c>)
 8002c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c96:	4b07      	ldr	r3, [pc, #28]	@ (8002cb4 <HAL_TIM_Base_MspInit+0x3c>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002ca2:	bf00      	nop
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40014000 	.word	0x40014000
 8002cb4:	40023800 	.word	0x40023800

08002cb8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b088      	sub	sp, #32
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc0:	f107 030c 	add.w	r3, r7, #12
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	60da      	str	r2, [r3, #12]
 8002cce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a11      	ldr	r2, [pc, #68]	@ (8002d1c <HAL_TIM_MspPostInit+0x64>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d11b      	bne.n	8002d12 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cda:	4b11      	ldr	r3, [pc, #68]	@ (8002d20 <HAL_TIM_MspPostInit+0x68>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cde:	4a10      	ldr	r2, [pc, #64]	@ (8002d20 <HAL_TIM_MspPostInit+0x68>)
 8002ce0:	f043 0310 	orr.w	r3, r3, #16
 8002ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d20 <HAL_TIM_MspPostInit+0x68>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cea:	f003 0310 	and.w	r3, r3, #16
 8002cee:	60bb      	str	r3, [r7, #8]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002cf2:	2360      	movs	r3, #96	@ 0x60
 8002cf4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002d02:	2303      	movs	r3, #3
 8002d04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d06:	f107 030c 	add.w	r3, r7, #12
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4805      	ldr	r0, [pc, #20]	@ (8002d24 <HAL_TIM_MspPostInit+0x6c>)
 8002d0e:	f000 fae3 	bl	80032d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8002d12:	bf00      	nop
 8002d14:	3720      	adds	r7, #32
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40014000 	.word	0x40014000
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40021000 	.word	0x40021000

08002d28 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d2c:	4b14      	ldr	r3, [pc, #80]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d2e:	4a15      	ldr	r2, [pc, #84]	@ (8002d84 <MX_USART2_UART_Init+0x5c>)
 8002d30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d32:	4b13      	ldr	r3, [pc, #76]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d3a:	4b11      	ldr	r3, [pc, #68]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d40:	4b0f      	ldr	r3, [pc, #60]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d46:	4b0e      	ldr	r3, [pc, #56]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d4e:	220c      	movs	r2, #12
 8002d50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d52:	4b0b      	ldr	r3, [pc, #44]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d58:	4b09      	ldr	r3, [pc, #36]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d5e:	4b08      	ldr	r3, [pc, #32]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d64:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d6a:	4805      	ldr	r0, [pc, #20]	@ (8002d80 <MX_USART2_UART_Init+0x58>)
 8002d6c:	f003 fa92 	bl	8006294 <HAL_UART_Init>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002d76:	f7ff f87d 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20003784 	.word	0x20003784
 8002d84:	40004400 	.word	0x40004400

08002d88 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d8c:	4b14      	ldr	r3, [pc, #80]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002d8e:	4a15      	ldr	r2, [pc, #84]	@ (8002de4 <MX_USART3_UART_Init+0x5c>)
 8002d90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002d92:	4b13      	ldr	r3, [pc, #76]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002d94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d9a:	4b11      	ldr	r3, [pc, #68]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002da0:	4b0f      	ldr	r3, [pc, #60]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002da6:	4b0e      	ldr	r3, [pc, #56]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002dac:	4b0c      	ldr	r3, [pc, #48]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002dae:	220c      	movs	r2, #12
 8002db0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002db2:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002db8:	4b09      	ldr	r3, [pc, #36]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dbe:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dc4:	4b06      	ldr	r3, [pc, #24]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002dca:	4805      	ldr	r0, [pc, #20]	@ (8002de0 <MX_USART3_UART_Init+0x58>)
 8002dcc:	f003 fa62 	bl	8006294 <HAL_UART_Init>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002dd6:	f7ff f84d 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002dda:	bf00      	nop
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	2000380c 	.word	0x2000380c
 8002de4:	40004800 	.word	0x40004800

08002de8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b0ac      	sub	sp, #176	@ 0xb0
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	609a      	str	r2, [r3, #8]
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e00:	f107 0318 	add.w	r3, r7, #24
 8002e04:	2284      	movs	r2, #132	@ 0x84
 8002e06:	2100      	movs	r1, #0
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f008 fc33 	bl	800b674 <memset>
  if(uartHandle->Instance==USART2)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a42      	ldr	r2, [pc, #264]	@ (8002f1c <HAL_UART_MspInit+0x134>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d13b      	bne.n	8002e90 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002e18:	2380      	movs	r3, #128	@ 0x80
 8002e1a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e20:	f107 0318 	add.w	r3, r7, #24
 8002e24:	4618      	mov	r0, r3
 8002e26:	f001 fa75 	bl	8004314 <HAL_RCCEx_PeriphCLKConfig>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002e30:	f7ff f820 	bl	8001e74 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e34:	4b3a      	ldr	r3, [pc, #232]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e38:	4a39      	ldr	r2, [pc, #228]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e40:	4b37      	ldr	r3, [pc, #220]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e48:	617b      	str	r3, [r7, #20]
 8002e4a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4c:	4b34      	ldr	r3, [pc, #208]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e50:	4a33      	ldr	r2, [pc, #204]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e58:	4b31      	ldr	r3, [pc, #196]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	613b      	str	r3, [r7, #16]
 8002e62:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e64:	230c      	movs	r3, #12
 8002e66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e76:	2303      	movs	r3, #3
 8002e78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e7c:	2307      	movs	r3, #7
 8002e7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e82:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002e86:	4619      	mov	r1, r3
 8002e88:	4826      	ldr	r0, [pc, #152]	@ (8002f24 <HAL_UART_MspInit+0x13c>)
 8002e8a:	f000 fa25 	bl	80032d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002e8e:	e041      	b.n	8002f14 <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART3)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a24      	ldr	r2, [pc, #144]	@ (8002f28 <HAL_UART_MspInit+0x140>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d13c      	bne.n	8002f14 <HAL_UART_MspInit+0x12c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002e9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e9e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ea4:	f107 0318 	add.w	r3, r7, #24
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f001 fa33 	bl	8004314 <HAL_RCCEx_PeriphCLKConfig>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8002eb4:	f7fe ffde 	bl	8001e74 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002eb8:	4b19      	ldr	r3, [pc, #100]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebc:	4a18      	ldr	r2, [pc, #96]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002ebe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ec2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ec4:	4b16      	ldr	r3, [pc, #88]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed0:	4b13      	ldr	r3, [pc, #76]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	4a12      	ldr	r2, [pc, #72]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002ed6:	f043 0302 	orr.w	r3, r3, #2
 8002eda:	6313      	str	r3, [r2, #48]	@ 0x30
 8002edc:	4b10      	ldr	r3, [pc, #64]	@ (8002f20 <HAL_UART_MspInit+0x138>)
 8002ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ee8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002eec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efc:	2303      	movs	r3, #3
 8002efe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f02:	2307      	movs	r3, #7
 8002f04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f08:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4807      	ldr	r0, [pc, #28]	@ (8002f2c <HAL_UART_MspInit+0x144>)
 8002f10:	f000 f9e2 	bl	80032d8 <HAL_GPIO_Init>
}
 8002f14:	bf00      	nop
 8002f16:	37b0      	adds	r7, #176	@ 0xb0
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40004400 	.word	0x40004400
 8002f20:	40023800 	.word	0x40023800
 8002f24:	40020000 	.word	0x40020000
 8002f28:	40004800 	.word	0x40004800
 8002f2c:	40020400 	.word	0x40020400

08002f30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f68 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f34:	f7ff fcfe 	bl	8002934 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f38:	480c      	ldr	r0, [pc, #48]	@ (8002f6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f3a:	490d      	ldr	r1, [pc, #52]	@ (8002f70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f3c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f40:	e002      	b.n	8002f48 <LoopCopyDataInit>

08002f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f46:	3304      	adds	r3, #4

08002f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f4c:	d3f9      	bcc.n	8002f42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f50:	4c0a      	ldr	r4, [pc, #40]	@ (8002f7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f54:	e001      	b.n	8002f5a <LoopFillZerobss>

08002f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f58:	3204      	adds	r2, #4

08002f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f5c:	d3fb      	bcc.n	8002f56 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8002f5e:	f008 fbf1 	bl	800b744 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f62:	f7fe fd51 	bl	8001a08 <main>
  bx  lr    
 8002f66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f68:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f70:	200032e0 	.word	0x200032e0
  ldr r2, =_sidata
 8002f74:	0800e30c 	.word	0x0800e30c
  ldr r2, =_sbss
 8002f78:	200032e0 	.word	0x200032e0
  ldr r4, =_ebss
 8002f7c:	20004384 	.word	0x20004384

08002f80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f80:	e7fe      	b.n	8002f80 <ADC_IRQHandler>

08002f82 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f86:	2003      	movs	r0, #3
 8002f88:	f000 f8f9 	bl	800317e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f8c:	200f      	movs	r0, #15
 8002f8e:	f7ff fb3b 	bl	8002608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f92:	f7ff fb11 	bl	80025b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fa0:	4b06      	ldr	r3, [pc, #24]	@ (8002fbc <HAL_IncTick+0x20>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <HAL_IncTick+0x24>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4413      	add	r3, r2
 8002fac:	4a04      	ldr	r2, [pc, #16]	@ (8002fc0 <HAL_IncTick+0x24>)
 8002fae:	6013      	str	r3, [r2, #0]
}
 8002fb0:	bf00      	nop
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	20000028 	.word	0x20000028
 8002fc0:	20003894 	.word	0x20003894

08002fc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002fc8:	4b03      	ldr	r3, [pc, #12]	@ (8002fd8 <HAL_GetTick+0x14>)
 8002fca:	681b      	ldr	r3, [r3, #0]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	20003894 	.word	0x20003894

08002fdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fe4:	f7ff ffee 	bl	8002fc4 <HAL_GetTick>
 8002fe8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff4:	d005      	beq.n	8003002 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8003020 <HAL_Delay+0x44>)
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	4413      	add	r3, r2
 8003000:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003002:	bf00      	nop
 8003004:	f7ff ffde 	bl	8002fc4 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	429a      	cmp	r2, r3
 8003012:	d8f7      	bhi.n	8003004 <HAL_Delay+0x28>
  {
  }
}
 8003014:	bf00      	nop
 8003016:	bf00      	nop
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000028 	.word	0x20000028

08003024 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f003 0307 	and.w	r3, r3, #7
 8003032:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003034:	4b0b      	ldr	r3, [pc, #44]	@ (8003064 <__NVIC_SetPriorityGrouping+0x40>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800303a:	68ba      	ldr	r2, [r7, #8]
 800303c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003040:	4013      	ands	r3, r2
 8003042:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800304c:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <__NVIC_SetPriorityGrouping+0x44>)
 800304e:	4313      	orrs	r3, r2
 8003050:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003052:	4a04      	ldr	r2, [pc, #16]	@ (8003064 <__NVIC_SetPriorityGrouping+0x40>)
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	60d3      	str	r3, [r2, #12]
}
 8003058:	bf00      	nop
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	e000ed00 	.word	0xe000ed00
 8003068:	05fa0000 	.word	0x05fa0000

0800306c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003070:	4b04      	ldr	r3, [pc, #16]	@ (8003084 <__NVIC_GetPriorityGrouping+0x18>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	0a1b      	lsrs	r3, r3, #8
 8003076:	f003 0307 	and.w	r3, r3, #7
}
 800307a:	4618      	mov	r0, r3
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr
 8003084:	e000ed00 	.word	0xe000ed00

08003088 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	4603      	mov	r3, r0
 8003090:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003096:	2b00      	cmp	r3, #0
 8003098:	db0b      	blt.n	80030b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800309a:	79fb      	ldrb	r3, [r7, #7]
 800309c:	f003 021f 	and.w	r2, r3, #31
 80030a0:	4907      	ldr	r1, [pc, #28]	@ (80030c0 <__NVIC_EnableIRQ+0x38>)
 80030a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a6:	095b      	lsrs	r3, r3, #5
 80030a8:	2001      	movs	r0, #1
 80030aa:	fa00 f202 	lsl.w	r2, r0, r2
 80030ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030b2:	bf00      	nop
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	e000e100 	.word	0xe000e100

080030c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4603      	mov	r3, r0
 80030cc:	6039      	str	r1, [r7, #0]
 80030ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	db0a      	blt.n	80030ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	b2da      	uxtb	r2, r3
 80030dc:	490c      	ldr	r1, [pc, #48]	@ (8003110 <__NVIC_SetPriority+0x4c>)
 80030de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e2:	0112      	lsls	r2, r2, #4
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	440b      	add	r3, r1
 80030e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030ec:	e00a      	b.n	8003104 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	4908      	ldr	r1, [pc, #32]	@ (8003114 <__NVIC_SetPriority+0x50>)
 80030f4:	79fb      	ldrb	r3, [r7, #7]
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	3b04      	subs	r3, #4
 80030fc:	0112      	lsls	r2, r2, #4
 80030fe:	b2d2      	uxtb	r2, r2
 8003100:	440b      	add	r3, r1
 8003102:	761a      	strb	r2, [r3, #24]
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	e000e100 	.word	0xe000e100
 8003114:	e000ed00 	.word	0xe000ed00

08003118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003118:	b480      	push	{r7}
 800311a:	b089      	sub	sp, #36	@ 0x24
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f003 0307 	and.w	r3, r3, #7
 800312a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	f1c3 0307 	rsb	r3, r3, #7
 8003132:	2b04      	cmp	r3, #4
 8003134:	bf28      	it	cs
 8003136:	2304      	movcs	r3, #4
 8003138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	3304      	adds	r3, #4
 800313e:	2b06      	cmp	r3, #6
 8003140:	d902      	bls.n	8003148 <NVIC_EncodePriority+0x30>
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	3b03      	subs	r3, #3
 8003146:	e000      	b.n	800314a <NVIC_EncodePriority+0x32>
 8003148:	2300      	movs	r3, #0
 800314a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800314c:	f04f 32ff 	mov.w	r2, #4294967295
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	43da      	mvns	r2, r3
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	401a      	ands	r2, r3
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003160:	f04f 31ff 	mov.w	r1, #4294967295
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	fa01 f303 	lsl.w	r3, r1, r3
 800316a:	43d9      	mvns	r1, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003170:	4313      	orrs	r3, r2
         );
}
 8003172:	4618      	mov	r0, r3
 8003174:	3724      	adds	r7, #36	@ 0x24
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b082      	sub	sp, #8
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff ff4c 	bl	8003024 <__NVIC_SetPriorityGrouping>
}
 800318c:	bf00      	nop
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
 80031a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031a2:	2300      	movs	r3, #0
 80031a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031a6:	f7ff ff61 	bl	800306c <__NVIC_GetPriorityGrouping>
 80031aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	68b9      	ldr	r1, [r7, #8]
 80031b0:	6978      	ldr	r0, [r7, #20]
 80031b2:	f7ff ffb1 	bl	8003118 <NVIC_EncodePriority>
 80031b6:	4602      	mov	r2, r0
 80031b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031bc:	4611      	mov	r1, r2
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff ff80 	bl	80030c4 <__NVIC_SetPriority>
}
 80031c4:	bf00      	nop
 80031c6:	3718      	adds	r7, #24
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	4603      	mov	r3, r0
 80031d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031da:	4618      	mov	r0, r3
 80031dc:	f7ff ff54 	bl	8003088 <__NVIC_EnableIRQ>
}
 80031e0:	bf00      	nop
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80031ec:	f3bf 8f5f 	dmb	sy
}
 80031f0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80031f2:	4b07      	ldr	r3, [pc, #28]	@ (8003210 <HAL_MPU_Disable+0x28>)
 80031f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f6:	4a06      	ldr	r2, [pc, #24]	@ (8003210 <HAL_MPU_Disable+0x28>)
 80031f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031fc:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80031fe:	4b05      	ldr	r3, [pc, #20]	@ (8003214 <HAL_MPU_Disable+0x2c>)
 8003200:	2200      	movs	r2, #0
 8003202:	605a      	str	r2, [r3, #4]
}
 8003204:	bf00      	nop
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	e000ed00 	.word	0xe000ed00
 8003214:	e000ed90 	.word	0xe000ed90

08003218 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003220:	4a0b      	ldr	r2, [pc, #44]	@ (8003250 <HAL_MPU_Enable+0x38>)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f043 0301 	orr.w	r3, r3, #1
 8003228:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800322a:	4b0a      	ldr	r3, [pc, #40]	@ (8003254 <HAL_MPU_Enable+0x3c>)
 800322c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322e:	4a09      	ldr	r2, [pc, #36]	@ (8003254 <HAL_MPU_Enable+0x3c>)
 8003230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003234:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003236:	f3bf 8f4f 	dsb	sy
}
 800323a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800323c:	f3bf 8f6f 	isb	sy
}
 8003240:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003242:	bf00      	nop
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	e000ed90 	.word	0xe000ed90
 8003254:	e000ed00 	.word	0xe000ed00

08003258 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	785a      	ldrb	r2, [r3, #1]
 8003264:	4b1b      	ldr	r3, [pc, #108]	@ (80032d4 <HAL_MPU_ConfigRegion+0x7c>)
 8003266:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003268:	4b1a      	ldr	r3, [pc, #104]	@ (80032d4 <HAL_MPU_ConfigRegion+0x7c>)
 800326a:	691b      	ldr	r3, [r3, #16]
 800326c:	4a19      	ldr	r2, [pc, #100]	@ (80032d4 <HAL_MPU_ConfigRegion+0x7c>)
 800326e:	f023 0301 	bic.w	r3, r3, #1
 8003272:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003274:	4a17      	ldr	r2, [pc, #92]	@ (80032d4 <HAL_MPU_ConfigRegion+0x7c>)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	7b1b      	ldrb	r3, [r3, #12]
 8003280:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	7adb      	ldrb	r3, [r3, #11]
 8003286:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003288:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	7a9b      	ldrb	r3, [r3, #10]
 800328e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003290:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	7b5b      	ldrb	r3, [r3, #13]
 8003296:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003298:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	7b9b      	ldrb	r3, [r3, #14]
 800329e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80032a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	7bdb      	ldrb	r3, [r3, #15]
 80032a6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80032a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	7a5b      	ldrb	r3, [r3, #9]
 80032ae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80032b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	7a1b      	ldrb	r3, [r3, #8]
 80032b6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80032b8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	7812      	ldrb	r2, [r2, #0]
 80032be:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80032c0:	4a04      	ldr	r2, [pc, #16]	@ (80032d4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80032c2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80032c4:	6113      	str	r3, [r2, #16]
}
 80032c6:	bf00      	nop
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	e000ed90 	.word	0xe000ed90

080032d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032d8:	b480      	push	{r7}
 80032da:	b089      	sub	sp, #36	@ 0x24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80032e2:	2300      	movs	r3, #0
 80032e4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80032ea:	2300      	movs	r3, #0
 80032ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	e175      	b.n	80035e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80032f8:	2201      	movs	r2, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	4013      	ands	r3, r2
 800330a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	429a      	cmp	r2, r3
 8003312:	f040 8164 	bne.w	80035de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	2b01      	cmp	r3, #1
 8003320:	d005      	beq.n	800332e <HAL_GPIO_Init+0x56>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f003 0303 	and.w	r3, r3, #3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d130      	bne.n	8003390 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	2203      	movs	r2, #3
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	4013      	ands	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68da      	ldr	r2, [r3, #12]
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4313      	orrs	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003364:	2201      	movs	r2, #1
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4013      	ands	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	091b      	lsrs	r3, r3, #4
 800337a:	f003 0201 	and.w	r2, r3, #1
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4313      	orrs	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	2b03      	cmp	r3, #3
 800339a:	d017      	beq.n	80033cc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	2203      	movs	r2, #3
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d123      	bne.n	8003420 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	08da      	lsrs	r2, r3, #3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3208      	adds	r2, #8
 80033e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	220f      	movs	r2, #15
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4313      	orrs	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	08da      	lsrs	r2, r3, #3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	3208      	adds	r2, #8
 800341a:	69b9      	ldr	r1, [r7, #24]
 800341c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	2203      	movs	r2, #3
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	4013      	ands	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f003 0203 	and.w	r2, r3, #3
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4313      	orrs	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800345c:	2b00      	cmp	r3, #0
 800345e:	f000 80be 	beq.w	80035de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003462:	4b66      	ldr	r3, [pc, #408]	@ (80035fc <HAL_GPIO_Init+0x324>)
 8003464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003466:	4a65      	ldr	r2, [pc, #404]	@ (80035fc <HAL_GPIO_Init+0x324>)
 8003468:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800346c:	6453      	str	r3, [r2, #68]	@ 0x44
 800346e:	4b63      	ldr	r3, [pc, #396]	@ (80035fc <HAL_GPIO_Init+0x324>)
 8003470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003472:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800347a:	4a61      	ldr	r2, [pc, #388]	@ (8003600 <HAL_GPIO_Init+0x328>)
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	089b      	lsrs	r3, r3, #2
 8003480:	3302      	adds	r3, #2
 8003482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003486:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	220f      	movs	r2, #15
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43db      	mvns	r3, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4013      	ands	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a58      	ldr	r2, [pc, #352]	@ (8003604 <HAL_GPIO_Init+0x32c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d037      	beq.n	8003516 <HAL_GPIO_Init+0x23e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a57      	ldr	r2, [pc, #348]	@ (8003608 <HAL_GPIO_Init+0x330>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d031      	beq.n	8003512 <HAL_GPIO_Init+0x23a>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a56      	ldr	r2, [pc, #344]	@ (800360c <HAL_GPIO_Init+0x334>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d02b      	beq.n	800350e <HAL_GPIO_Init+0x236>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a55      	ldr	r2, [pc, #340]	@ (8003610 <HAL_GPIO_Init+0x338>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d025      	beq.n	800350a <HAL_GPIO_Init+0x232>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a54      	ldr	r2, [pc, #336]	@ (8003614 <HAL_GPIO_Init+0x33c>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d01f      	beq.n	8003506 <HAL_GPIO_Init+0x22e>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a53      	ldr	r2, [pc, #332]	@ (8003618 <HAL_GPIO_Init+0x340>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d019      	beq.n	8003502 <HAL_GPIO_Init+0x22a>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a52      	ldr	r2, [pc, #328]	@ (800361c <HAL_GPIO_Init+0x344>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d013      	beq.n	80034fe <HAL_GPIO_Init+0x226>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a51      	ldr	r2, [pc, #324]	@ (8003620 <HAL_GPIO_Init+0x348>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d00d      	beq.n	80034fa <HAL_GPIO_Init+0x222>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a50      	ldr	r2, [pc, #320]	@ (8003624 <HAL_GPIO_Init+0x34c>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d007      	beq.n	80034f6 <HAL_GPIO_Init+0x21e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a4f      	ldr	r2, [pc, #316]	@ (8003628 <HAL_GPIO_Init+0x350>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d101      	bne.n	80034f2 <HAL_GPIO_Init+0x21a>
 80034ee:	2309      	movs	r3, #9
 80034f0:	e012      	b.n	8003518 <HAL_GPIO_Init+0x240>
 80034f2:	230a      	movs	r3, #10
 80034f4:	e010      	b.n	8003518 <HAL_GPIO_Init+0x240>
 80034f6:	2308      	movs	r3, #8
 80034f8:	e00e      	b.n	8003518 <HAL_GPIO_Init+0x240>
 80034fa:	2307      	movs	r3, #7
 80034fc:	e00c      	b.n	8003518 <HAL_GPIO_Init+0x240>
 80034fe:	2306      	movs	r3, #6
 8003500:	e00a      	b.n	8003518 <HAL_GPIO_Init+0x240>
 8003502:	2305      	movs	r3, #5
 8003504:	e008      	b.n	8003518 <HAL_GPIO_Init+0x240>
 8003506:	2304      	movs	r3, #4
 8003508:	e006      	b.n	8003518 <HAL_GPIO_Init+0x240>
 800350a:	2303      	movs	r3, #3
 800350c:	e004      	b.n	8003518 <HAL_GPIO_Init+0x240>
 800350e:	2302      	movs	r3, #2
 8003510:	e002      	b.n	8003518 <HAL_GPIO_Init+0x240>
 8003512:	2301      	movs	r3, #1
 8003514:	e000      	b.n	8003518 <HAL_GPIO_Init+0x240>
 8003516:	2300      	movs	r3, #0
 8003518:	69fa      	ldr	r2, [r7, #28]
 800351a:	f002 0203 	and.w	r2, r2, #3
 800351e:	0092      	lsls	r2, r2, #2
 8003520:	4093      	lsls	r3, r2
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	4313      	orrs	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003528:	4935      	ldr	r1, [pc, #212]	@ (8003600 <HAL_GPIO_Init+0x328>)
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	089b      	lsrs	r3, r3, #2
 800352e:	3302      	adds	r3, #2
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003536:	4b3d      	ldr	r3, [pc, #244]	@ (800362c <HAL_GPIO_Init+0x354>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	43db      	mvns	r3, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	4313      	orrs	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800355a:	4a34      	ldr	r2, [pc, #208]	@ (800362c <HAL_GPIO_Init+0x354>)
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003560:	4b32      	ldr	r3, [pc, #200]	@ (800362c <HAL_GPIO_Init+0x354>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003584:	4a29      	ldr	r2, [pc, #164]	@ (800362c <HAL_GPIO_Init+0x354>)
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800358a:	4b28      	ldr	r3, [pc, #160]	@ (800362c <HAL_GPIO_Init+0x354>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	43db      	mvns	r3, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4013      	ands	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035ae:	4a1f      	ldr	r2, [pc, #124]	@ (800362c <HAL_GPIO_Init+0x354>)
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035b4:	4b1d      	ldr	r3, [pc, #116]	@ (800362c <HAL_GPIO_Init+0x354>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	43db      	mvns	r3, r3
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	4013      	ands	r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035d8:	4a14      	ldr	r2, [pc, #80]	@ (800362c <HAL_GPIO_Init+0x354>)
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	3301      	adds	r3, #1
 80035e2:	61fb      	str	r3, [r7, #28]
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	2b0f      	cmp	r3, #15
 80035e8:	f67f ae86 	bls.w	80032f8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80035ec:	bf00      	nop
 80035ee:	bf00      	nop
 80035f0:	3724      	adds	r7, #36	@ 0x24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40023800 	.word	0x40023800
 8003600:	40013800 	.word	0x40013800
 8003604:	40020000 	.word	0x40020000
 8003608:	40020400 	.word	0x40020400
 800360c:	40020800 	.word	0x40020800
 8003610:	40020c00 	.word	0x40020c00
 8003614:	40021000 	.word	0x40021000
 8003618:	40021400 	.word	0x40021400
 800361c:	40021800 	.word	0x40021800
 8003620:	40021c00 	.word	0x40021c00
 8003624:	40022000 	.word	0x40022000
 8003628:	40022400 	.word	0x40022400
 800362c:	40013c00 	.word	0x40013c00

08003630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	807b      	strh	r3, [r7, #2]
 800363c:	4613      	mov	r3, r2
 800363e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003640:	787b      	ldrb	r3, [r7, #1]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003646:	887a      	ldrh	r2, [r7, #2]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800364c:	e003      	b.n	8003656 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800364e:	887b      	ldrh	r3, [r7, #2]
 8003650:	041a      	lsls	r2, r3, #16
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	619a      	str	r2, [r3, #24]
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
	...

08003664 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	4603      	mov	r3, r0
 800366c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800366e:	4b08      	ldr	r3, [pc, #32]	@ (8003690 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003670:	695a      	ldr	r2, [r3, #20]
 8003672:	88fb      	ldrh	r3, [r7, #6]
 8003674:	4013      	ands	r3, r2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d006      	beq.n	8003688 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800367a:	4a05      	ldr	r2, [pc, #20]	@ (8003690 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800367c:	88fb      	ldrh	r3, [r7, #6]
 800367e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003680:	88fb      	ldrh	r3, [r7, #6]
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff f866 	bl	8002754 <HAL_GPIO_EXTI_Callback>
  }
}
 8003688:	bf00      	nop
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40013c00 	.word	0x40013c00

08003694 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e08b      	b.n	80037be <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d106      	bne.n	80036c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f7fd ff62 	bl	8001584 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2224      	movs	r2, #36	@ 0x24
 80036c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 0201 	bic.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d107      	bne.n	800370e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	689a      	ldr	r2, [r3, #8]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800370a:	609a      	str	r2, [r3, #8]
 800370c:	e006      	b.n	800371c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800371a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b02      	cmp	r3, #2
 8003722:	d108      	bne.n	8003736 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003732:	605a      	str	r2, [r3, #4]
 8003734:	e007      	b.n	8003746 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003744:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	6859      	ldr	r1, [r3, #4]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4b1d      	ldr	r3, [pc, #116]	@ (80037c8 <HAL_I2C_Init+0x134>)
 8003752:	430b      	orrs	r3, r1
 8003754:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	68da      	ldr	r2, [r3, #12]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003764:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	691a      	ldr	r2, [r3, #16]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	430a      	orrs	r2, r1
 800377e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	69d9      	ldr	r1, [r3, #28]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a1a      	ldr	r2, [r3, #32]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	430a      	orrs	r2, r1
 800378e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2220      	movs	r2, #32
 80037aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	02008000 	.word	0x02008000

080037cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b20      	cmp	r3, #32
 80037e0:	d138      	bne.n	8003854 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d101      	bne.n	80037f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80037ec:	2302      	movs	r3, #2
 80037ee:	e032      	b.n	8003856 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2224      	movs	r2, #36	@ 0x24
 80037fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 0201 	bic.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800381e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6819      	ldr	r1, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 0201 	orr.w	r2, r2, #1
 800383e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2220      	movs	r2, #32
 8003844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003850:	2300      	movs	r3, #0
 8003852:	e000      	b.n	8003856 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003854:	2302      	movs	r3, #2
  }
}
 8003856:	4618      	mov	r0, r3
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003862:	b480      	push	{r7}
 8003864:	b085      	sub	sp, #20
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b20      	cmp	r3, #32
 8003876:	d139      	bne.n	80038ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800387e:	2b01      	cmp	r3, #1
 8003880:	d101      	bne.n	8003886 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003882:	2302      	movs	r3, #2
 8003884:	e033      	b.n	80038ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2224      	movs	r2, #36	@ 0x24
 8003892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0201 	bic.w	r2, r2, #1
 80038a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	021b      	lsls	r3, r3, #8
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	4313      	orrs	r3, r2
 80038be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f042 0201 	orr.w	r2, r2, #1
 80038d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2220      	movs	r2, #32
 80038dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	e000      	b.n	80038ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80038ec:	2302      	movs	r3, #2
  }
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003900:	4b05      	ldr	r3, [pc, #20]	@ (8003918 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a04      	ldr	r2, [pc, #16]	@ (8003918 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003906:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800390a:	6013      	str	r3, [r2, #0]
}
 800390c:	bf00      	nop
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	40007000 	.word	0x40007000

0800391c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b086      	sub	sp, #24
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003924:	2300      	movs	r3, #0
 8003926:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e291      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	f000 8087 	beq.w	8003a4e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003940:	4b96      	ldr	r3, [pc, #600]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f003 030c 	and.w	r3, r3, #12
 8003948:	2b04      	cmp	r3, #4
 800394a:	d00c      	beq.n	8003966 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800394c:	4b93      	ldr	r3, [pc, #588]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f003 030c 	and.w	r3, r3, #12
 8003954:	2b08      	cmp	r3, #8
 8003956:	d112      	bne.n	800397e <HAL_RCC_OscConfig+0x62>
 8003958:	4b90      	ldr	r3, [pc, #576]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003960:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003964:	d10b      	bne.n	800397e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003966:	4b8d      	ldr	r3, [pc, #564]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d06c      	beq.n	8003a4c <HAL_RCC_OscConfig+0x130>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d168      	bne.n	8003a4c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e26b      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003986:	d106      	bne.n	8003996 <HAL_RCC_OscConfig+0x7a>
 8003988:	4b84      	ldr	r3, [pc, #528]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a83      	ldr	r2, [pc, #524]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 800398e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003992:	6013      	str	r3, [r2, #0]
 8003994:	e02e      	b.n	80039f4 <HAL_RCC_OscConfig+0xd8>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10c      	bne.n	80039b8 <HAL_RCC_OscConfig+0x9c>
 800399e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a7e      	ldr	r2, [pc, #504]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039a8:	6013      	str	r3, [r2, #0]
 80039aa:	4b7c      	ldr	r3, [pc, #496]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a7b      	ldr	r2, [pc, #492]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039b4:	6013      	str	r3, [r2, #0]
 80039b6:	e01d      	b.n	80039f4 <HAL_RCC_OscConfig+0xd8>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039c0:	d10c      	bne.n	80039dc <HAL_RCC_OscConfig+0xc0>
 80039c2:	4b76      	ldr	r3, [pc, #472]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a75      	ldr	r2, [pc, #468]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	4b73      	ldr	r3, [pc, #460]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a72      	ldr	r2, [pc, #456]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039d8:	6013      	str	r3, [r2, #0]
 80039da:	e00b      	b.n	80039f4 <HAL_RCC_OscConfig+0xd8>
 80039dc:	4b6f      	ldr	r3, [pc, #444]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a6e      	ldr	r2, [pc, #440]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039e6:	6013      	str	r3, [r2, #0]
 80039e8:	4b6c      	ldr	r3, [pc, #432]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a6b      	ldr	r2, [pc, #428]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 80039ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d013      	beq.n	8003a24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fc:	f7ff fae2 	bl	8002fc4 <HAL_GetTick>
 8003a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a02:	e008      	b.n	8003a16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a04:	f7ff fade 	bl	8002fc4 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b64      	cmp	r3, #100	@ 0x64
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e21f      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a16:	4b61      	ldr	r3, [pc, #388]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d0f0      	beq.n	8003a04 <HAL_RCC_OscConfig+0xe8>
 8003a22:	e014      	b.n	8003a4e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a24:	f7ff face 	bl	8002fc4 <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a2c:	f7ff faca 	bl	8002fc4 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b64      	cmp	r3, #100	@ 0x64
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e20b      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a3e:	4b57      	ldr	r3, [pc, #348]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1f0      	bne.n	8003a2c <HAL_RCC_OscConfig+0x110>
 8003a4a:	e000      	b.n	8003a4e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d069      	beq.n	8003b2e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a5a:	4b50      	ldr	r3, [pc, #320]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 030c 	and.w	r3, r3, #12
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00b      	beq.n	8003a7e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a66:	4b4d      	ldr	r3, [pc, #308]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f003 030c 	and.w	r3, r3, #12
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d11c      	bne.n	8003aac <HAL_RCC_OscConfig+0x190>
 8003a72:	4b4a      	ldr	r3, [pc, #296]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d116      	bne.n	8003aac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a7e:	4b47      	ldr	r3, [pc, #284]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d005      	beq.n	8003a96 <HAL_RCC_OscConfig+0x17a>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d001      	beq.n	8003a96 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e1df      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a96:	4b41      	ldr	r3, [pc, #260]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	493d      	ldr	r1, [pc, #244]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aaa:	e040      	b.n	8003b2e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d023      	beq.n	8003afc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ab4:	4b39      	ldr	r3, [pc, #228]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a38      	ldr	r2, [pc, #224]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003aba:	f043 0301 	orr.w	r3, r3, #1
 8003abe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac0:	f7ff fa80 	bl	8002fc4 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ac8:	f7ff fa7c 	bl	8002fc4 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e1bd      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ada:	4b30      	ldr	r3, [pc, #192]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0f0      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	4929      	ldr	r1, [pc, #164]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	600b      	str	r3, [r1, #0]
 8003afa:	e018      	b.n	8003b2e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003afc:	4b27      	ldr	r3, [pc, #156]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a26      	ldr	r2, [pc, #152]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003b02:	f023 0301 	bic.w	r3, r3, #1
 8003b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b08:	f7ff fa5c 	bl	8002fc4 <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b10:	f7ff fa58 	bl	8002fc4 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e199      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b22:	4b1e      	ldr	r3, [pc, #120]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1f0      	bne.n	8003b10 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0308 	and.w	r3, r3, #8
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d038      	beq.n	8003bac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d019      	beq.n	8003b76 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b42:	4b16      	ldr	r3, [pc, #88]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003b44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b46:	4a15      	ldr	r2, [pc, #84]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003b48:	f043 0301 	orr.w	r3, r3, #1
 8003b4c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b4e:	f7ff fa39 	bl	8002fc4 <HAL_GetTick>
 8003b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b56:	f7ff fa35 	bl	8002fc4 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e176      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b68:	4b0c      	ldr	r3, [pc, #48]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003b6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCC_OscConfig+0x23a>
 8003b74:	e01a      	b.n	8003bac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b76:	4b09      	ldr	r3, [pc, #36]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b7a:	4a08      	ldr	r2, [pc, #32]	@ (8003b9c <HAL_RCC_OscConfig+0x280>)
 8003b7c:	f023 0301 	bic.w	r3, r3, #1
 8003b80:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b82:	f7ff fa1f 	bl	8002fc4 <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b88:	e00a      	b.n	8003ba0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b8a:	f7ff fa1b 	bl	8002fc4 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d903      	bls.n	8003ba0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e15c      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
 8003b9c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba0:	4b91      	ldr	r3, [pc, #580]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003ba2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d1ee      	bne.n	8003b8a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 80a4 	beq.w	8003d02 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bba:	4b8b      	ldr	r3, [pc, #556]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10d      	bne.n	8003be2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bc6:	4b88      	ldr	r3, [pc, #544]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bca:	4a87      	ldr	r2, [pc, #540]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bd2:	4b85      	ldr	r3, [pc, #532]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bda:	60bb      	str	r3, [r7, #8]
 8003bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bde:	2301      	movs	r3, #1
 8003be0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003be2:	4b82      	ldr	r3, [pc, #520]	@ (8003dec <HAL_RCC_OscConfig+0x4d0>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d118      	bne.n	8003c20 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003bee:	4b7f      	ldr	r3, [pc, #508]	@ (8003dec <HAL_RCC_OscConfig+0x4d0>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a7e      	ldr	r2, [pc, #504]	@ (8003dec <HAL_RCC_OscConfig+0x4d0>)
 8003bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bfa:	f7ff f9e3 	bl	8002fc4 <HAL_GetTick>
 8003bfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c00:	e008      	b.n	8003c14 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c02:	f7ff f9df 	bl	8002fc4 <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b64      	cmp	r3, #100	@ 0x64
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e120      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c14:	4b75      	ldr	r3, [pc, #468]	@ (8003dec <HAL_RCC_OscConfig+0x4d0>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0f0      	beq.n	8003c02 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d106      	bne.n	8003c36 <HAL_RCC_OscConfig+0x31a>
 8003c28:	4b6f      	ldr	r3, [pc, #444]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c2c:	4a6e      	ldr	r2, [pc, #440]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c2e:	f043 0301 	orr.w	r3, r3, #1
 8003c32:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c34:	e02d      	b.n	8003c92 <HAL_RCC_OscConfig+0x376>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10c      	bne.n	8003c58 <HAL_RCC_OscConfig+0x33c>
 8003c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c42:	4a69      	ldr	r2, [pc, #420]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c44:	f023 0301 	bic.w	r3, r3, #1
 8003c48:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c4a:	4b67      	ldr	r3, [pc, #412]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4e:	4a66      	ldr	r2, [pc, #408]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c50:	f023 0304 	bic.w	r3, r3, #4
 8003c54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c56:	e01c      	b.n	8003c92 <HAL_RCC_OscConfig+0x376>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	2b05      	cmp	r3, #5
 8003c5e:	d10c      	bne.n	8003c7a <HAL_RCC_OscConfig+0x35e>
 8003c60:	4b61      	ldr	r3, [pc, #388]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c64:	4a60      	ldr	r2, [pc, #384]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c66:	f043 0304 	orr.w	r3, r3, #4
 8003c6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c6c:	4b5e      	ldr	r3, [pc, #376]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c70:	4a5d      	ldr	r2, [pc, #372]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c72:	f043 0301 	orr.w	r3, r3, #1
 8003c76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c78:	e00b      	b.n	8003c92 <HAL_RCC_OscConfig+0x376>
 8003c7a:	4b5b      	ldr	r3, [pc, #364]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c7e:	4a5a      	ldr	r2, [pc, #360]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c80:	f023 0301 	bic.w	r3, r3, #1
 8003c84:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c86:	4b58      	ldr	r3, [pc, #352]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8a:	4a57      	ldr	r2, [pc, #348]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003c8c:	f023 0304 	bic.w	r3, r3, #4
 8003c90:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d015      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9a:	f7ff f993 	bl	8002fc4 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca0:	e00a      	b.n	8003cb8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ca2:	f7ff f98f 	bl	8002fc4 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e0ce      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb8:	4b4b      	ldr	r3, [pc, #300]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0ee      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x386>
 8003cc4:	e014      	b.n	8003cf0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc6:	f7ff f97d 	bl	8002fc4 <HAL_GetTick>
 8003cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ccc:	e00a      	b.n	8003ce4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cce:	f7ff f979 	bl	8002fc4 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d901      	bls.n	8003ce4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e0b8      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ce4:	4b40      	ldr	r3, [pc, #256]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1ee      	bne.n	8003cce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cf0:	7dfb      	ldrb	r3, [r7, #23]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d105      	bne.n	8003d02 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cf6:	4b3c      	ldr	r3, [pc, #240]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfa:	4a3b      	ldr	r2, [pc, #236]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003cfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d00:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f000 80a4 	beq.w	8003e54 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d0c:	4b36      	ldr	r3, [pc, #216]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f003 030c 	and.w	r3, r3, #12
 8003d14:	2b08      	cmp	r3, #8
 8003d16:	d06b      	beq.n	8003df0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d149      	bne.n	8003db4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d20:	4b31      	ldr	r3, [pc, #196]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a30      	ldr	r2, [pc, #192]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003d26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2c:	f7ff f94a 	bl	8002fc4 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d34:	f7ff f946 	bl	8002fc4 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e087      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d46:	4b28      	ldr	r3, [pc, #160]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1f0      	bne.n	8003d34 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69da      	ldr	r2, [r3, #28]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d60:	019b      	lsls	r3, r3, #6
 8003d62:	431a      	orrs	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d68:	085b      	lsrs	r3, r3, #1
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	041b      	lsls	r3, r3, #16
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d74:	061b      	lsls	r3, r3, #24
 8003d76:	4313      	orrs	r3, r2
 8003d78:	4a1b      	ldr	r2, [pc, #108]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003d7a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003d7e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d80:	4b19      	ldr	r3, [pc, #100]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a18      	ldr	r2, [pc, #96]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003d86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8c:	f7ff f91a 	bl	8002fc4 <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d94:	f7ff f916 	bl	8002fc4 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e057      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003da6:	4b10      	ldr	r3, [pc, #64]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0f0      	beq.n	8003d94 <HAL_RCC_OscConfig+0x478>
 8003db2:	e04f      	b.n	8003e54 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003db4:	4b0c      	ldr	r3, [pc, #48]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a0b      	ldr	r2, [pc, #44]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003dba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc0:	f7ff f900 	bl	8002fc4 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc8:	f7ff f8fc 	bl	8002fc4 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e03d      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dda:	4b03      	ldr	r3, [pc, #12]	@ (8003de8 <HAL_RCC_OscConfig+0x4cc>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x4ac>
 8003de6:	e035      	b.n	8003e54 <HAL_RCC_OscConfig+0x538>
 8003de8:	40023800 	.word	0x40023800
 8003dec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003df0:	4b1b      	ldr	r3, [pc, #108]	@ (8003e60 <HAL_RCC_OscConfig+0x544>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d028      	beq.n	8003e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d121      	bne.n	8003e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d11a      	bne.n	8003e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e20:	4013      	ands	r3, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e26:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d111      	bne.n	8003e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e36:	085b      	lsrs	r3, r3, #1
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d107      	bne.n	8003e50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e4a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d001      	beq.n	8003e54 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	40023800 	.word	0x40023800

08003e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e0d0      	b.n	800401e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e7c:	4b6a      	ldr	r3, [pc, #424]	@ (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 030f 	and.w	r3, r3, #15
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d910      	bls.n	8003eac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8a:	4b67      	ldr	r3, [pc, #412]	@ (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f023 020f 	bic.w	r2, r3, #15
 8003e92:	4965      	ldr	r1, [pc, #404]	@ (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9a:	4b63      	ldr	r3, [pc, #396]	@ (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d001      	beq.n	8003eac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0b8      	b.n	800401e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d020      	beq.n	8003efa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d005      	beq.n	8003ed0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ec4:	4b59      	ldr	r3, [pc, #356]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	4a58      	ldr	r2, [pc, #352]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003eca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ece:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0308 	and.w	r3, r3, #8
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d005      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003edc:	4b53      	ldr	r3, [pc, #332]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	4a52      	ldr	r2, [pc, #328]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003ee2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ee6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ee8:	4b50      	ldr	r3, [pc, #320]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	494d      	ldr	r1, [pc, #308]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d040      	beq.n	8003f88 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d107      	bne.n	8003f1e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0e:	4b47      	ldr	r3, [pc, #284]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d115      	bne.n	8003f46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e07f      	b.n	800401e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d107      	bne.n	8003f36 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f26:	4b41      	ldr	r3, [pc, #260]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d109      	bne.n	8003f46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e073      	b.n	800401e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f36:	4b3d      	ldr	r3, [pc, #244]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e06b      	b.n	800401e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f46:	4b39      	ldr	r3, [pc, #228]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f023 0203 	bic.w	r2, r3, #3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	4936      	ldr	r1, [pc, #216]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f58:	f7ff f834 	bl	8002fc4 <HAL_GetTick>
 8003f5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f5e:	e00a      	b.n	8003f76 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f60:	f7ff f830 	bl	8002fc4 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e053      	b.n	800401e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f76:	4b2d      	ldr	r3, [pc, #180]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f003 020c 	and.w	r2, r3, #12
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d1eb      	bne.n	8003f60 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f88:	4b27      	ldr	r3, [pc, #156]	@ (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 030f 	and.w	r3, r3, #15
 8003f90:	683a      	ldr	r2, [r7, #0]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d210      	bcs.n	8003fb8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f96:	4b24      	ldr	r3, [pc, #144]	@ (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f023 020f 	bic.w	r2, r3, #15
 8003f9e:	4922      	ldr	r1, [pc, #136]	@ (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa6:	4b20      	ldr	r3, [pc, #128]	@ (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 030f 	and.w	r3, r3, #15
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d001      	beq.n	8003fb8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e032      	b.n	800401e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d008      	beq.n	8003fd6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fc4:	4b19      	ldr	r3, [pc, #100]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	4916      	ldr	r1, [pc, #88]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0308 	and.w	r3, r3, #8
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d009      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fe2:	4b12      	ldr	r3, [pc, #72]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	490e      	ldr	r1, [pc, #56]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ff6:	f000 f821 	bl	800403c <HAL_RCC_GetSysClockFreq>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	091b      	lsrs	r3, r3, #4
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	490a      	ldr	r1, [pc, #40]	@ (8004030 <HAL_RCC_ClockConfig+0x1cc>)
 8004008:	5ccb      	ldrb	r3, [r1, r3]
 800400a:	fa22 f303 	lsr.w	r3, r2, r3
 800400e:	4a09      	ldr	r2, [pc, #36]	@ (8004034 <HAL_RCC_ClockConfig+0x1d0>)
 8004010:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004012:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <HAL_RCC_ClockConfig+0x1d4>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4618      	mov	r0, r3
 8004018:	f7fe faf6 	bl	8002608 <HAL_InitTick>

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40023c00 	.word	0x40023c00
 800402c:	40023800 	.word	0x40023800
 8004030:	0800d36c 	.word	0x0800d36c
 8004034:	20000020 	.word	0x20000020
 8004038:	20000024 	.word	0x20000024

0800403c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800403c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004040:	b094      	sub	sp, #80	@ 0x50
 8004042:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004044:	2300      	movs	r3, #0
 8004046:	647b      	str	r3, [r7, #68]	@ 0x44
 8004048:	2300      	movs	r3, #0
 800404a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800404c:	2300      	movs	r3, #0
 800404e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004050:	2300      	movs	r3, #0
 8004052:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004054:	4b79      	ldr	r3, [pc, #484]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f003 030c 	and.w	r3, r3, #12
 800405c:	2b08      	cmp	r3, #8
 800405e:	d00d      	beq.n	800407c <HAL_RCC_GetSysClockFreq+0x40>
 8004060:	2b08      	cmp	r3, #8
 8004062:	f200 80e1 	bhi.w	8004228 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d002      	beq.n	8004070 <HAL_RCC_GetSysClockFreq+0x34>
 800406a:	2b04      	cmp	r3, #4
 800406c:	d003      	beq.n	8004076 <HAL_RCC_GetSysClockFreq+0x3a>
 800406e:	e0db      	b.n	8004228 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004070:	4b73      	ldr	r3, [pc, #460]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x204>)
 8004072:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004074:	e0db      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004076:	4b73      	ldr	r3, [pc, #460]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x208>)
 8004078:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800407a:	e0d8      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800407c:	4b6f      	ldr	r3, [pc, #444]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004084:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004086:	4b6d      	ldr	r3, [pc, #436]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d063      	beq.n	800415a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004092:	4b6a      	ldr	r3, [pc, #424]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	099b      	lsrs	r3, r3, #6
 8004098:	2200      	movs	r2, #0
 800409a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800409c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800409e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80040a6:	2300      	movs	r3, #0
 80040a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80040aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040ae:	4622      	mov	r2, r4
 80040b0:	462b      	mov	r3, r5
 80040b2:	f04f 0000 	mov.w	r0, #0
 80040b6:	f04f 0100 	mov.w	r1, #0
 80040ba:	0159      	lsls	r1, r3, #5
 80040bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040c0:	0150      	lsls	r0, r2, #5
 80040c2:	4602      	mov	r2, r0
 80040c4:	460b      	mov	r3, r1
 80040c6:	4621      	mov	r1, r4
 80040c8:	1a51      	subs	r1, r2, r1
 80040ca:	6139      	str	r1, [r7, #16]
 80040cc:	4629      	mov	r1, r5
 80040ce:	eb63 0301 	sbc.w	r3, r3, r1
 80040d2:	617b      	str	r3, [r7, #20]
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040e0:	4659      	mov	r1, fp
 80040e2:	018b      	lsls	r3, r1, #6
 80040e4:	4651      	mov	r1, sl
 80040e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040ea:	4651      	mov	r1, sl
 80040ec:	018a      	lsls	r2, r1, #6
 80040ee:	4651      	mov	r1, sl
 80040f0:	ebb2 0801 	subs.w	r8, r2, r1
 80040f4:	4659      	mov	r1, fp
 80040f6:	eb63 0901 	sbc.w	r9, r3, r1
 80040fa:	f04f 0200 	mov.w	r2, #0
 80040fe:	f04f 0300 	mov.w	r3, #0
 8004102:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004106:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800410a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800410e:	4690      	mov	r8, r2
 8004110:	4699      	mov	r9, r3
 8004112:	4623      	mov	r3, r4
 8004114:	eb18 0303 	adds.w	r3, r8, r3
 8004118:	60bb      	str	r3, [r7, #8]
 800411a:	462b      	mov	r3, r5
 800411c:	eb49 0303 	adc.w	r3, r9, r3
 8004120:	60fb      	str	r3, [r7, #12]
 8004122:	f04f 0200 	mov.w	r2, #0
 8004126:	f04f 0300 	mov.w	r3, #0
 800412a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800412e:	4629      	mov	r1, r5
 8004130:	024b      	lsls	r3, r1, #9
 8004132:	4621      	mov	r1, r4
 8004134:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004138:	4621      	mov	r1, r4
 800413a:	024a      	lsls	r2, r1, #9
 800413c:	4610      	mov	r0, r2
 800413e:	4619      	mov	r1, r3
 8004140:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004142:	2200      	movs	r2, #0
 8004144:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004146:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004148:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800414c:	f7fc fd5c 	bl	8000c08 <__aeabi_uldivmod>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4613      	mov	r3, r2
 8004156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004158:	e058      	b.n	800420c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800415a:	4b38      	ldr	r3, [pc, #224]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	099b      	lsrs	r3, r3, #6
 8004160:	2200      	movs	r2, #0
 8004162:	4618      	mov	r0, r3
 8004164:	4611      	mov	r1, r2
 8004166:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800416a:	623b      	str	r3, [r7, #32]
 800416c:	2300      	movs	r3, #0
 800416e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004170:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004174:	4642      	mov	r2, r8
 8004176:	464b      	mov	r3, r9
 8004178:	f04f 0000 	mov.w	r0, #0
 800417c:	f04f 0100 	mov.w	r1, #0
 8004180:	0159      	lsls	r1, r3, #5
 8004182:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004186:	0150      	lsls	r0, r2, #5
 8004188:	4602      	mov	r2, r0
 800418a:	460b      	mov	r3, r1
 800418c:	4641      	mov	r1, r8
 800418e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004192:	4649      	mov	r1, r9
 8004194:	eb63 0b01 	sbc.w	fp, r3, r1
 8004198:	f04f 0200 	mov.w	r2, #0
 800419c:	f04f 0300 	mov.w	r3, #0
 80041a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041ac:	ebb2 040a 	subs.w	r4, r2, sl
 80041b0:	eb63 050b 	sbc.w	r5, r3, fp
 80041b4:	f04f 0200 	mov.w	r2, #0
 80041b8:	f04f 0300 	mov.w	r3, #0
 80041bc:	00eb      	lsls	r3, r5, #3
 80041be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041c2:	00e2      	lsls	r2, r4, #3
 80041c4:	4614      	mov	r4, r2
 80041c6:	461d      	mov	r5, r3
 80041c8:	4643      	mov	r3, r8
 80041ca:	18e3      	adds	r3, r4, r3
 80041cc:	603b      	str	r3, [r7, #0]
 80041ce:	464b      	mov	r3, r9
 80041d0:	eb45 0303 	adc.w	r3, r5, r3
 80041d4:	607b      	str	r3, [r7, #4]
 80041d6:	f04f 0200 	mov.w	r2, #0
 80041da:	f04f 0300 	mov.w	r3, #0
 80041de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041e2:	4629      	mov	r1, r5
 80041e4:	028b      	lsls	r3, r1, #10
 80041e6:	4621      	mov	r1, r4
 80041e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041ec:	4621      	mov	r1, r4
 80041ee:	028a      	lsls	r2, r1, #10
 80041f0:	4610      	mov	r0, r2
 80041f2:	4619      	mov	r1, r3
 80041f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041f6:	2200      	movs	r2, #0
 80041f8:	61bb      	str	r3, [r7, #24]
 80041fa:	61fa      	str	r2, [r7, #28]
 80041fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004200:	f7fc fd02 	bl	8000c08 <__aeabi_uldivmod>
 8004204:	4602      	mov	r2, r0
 8004206:	460b      	mov	r3, r1
 8004208:	4613      	mov	r3, r2
 800420a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800420c:	4b0b      	ldr	r3, [pc, #44]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	0c1b      	lsrs	r3, r3, #16
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	3301      	adds	r3, #1
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800421c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800421e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004220:	fbb2 f3f3 	udiv	r3, r2, r3
 8004224:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004226:	e002      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004228:	4b05      	ldr	r3, [pc, #20]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x204>)
 800422a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800422c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800422e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004230:	4618      	mov	r0, r3
 8004232:	3750      	adds	r7, #80	@ 0x50
 8004234:	46bd      	mov	sp, r7
 8004236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800423a:	bf00      	nop
 800423c:	40023800 	.word	0x40023800
 8004240:	00f42400 	.word	0x00f42400
 8004244:	007a1200 	.word	0x007a1200

08004248 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800424c:	4b03      	ldr	r3, [pc, #12]	@ (800425c <HAL_RCC_GetHCLKFreq+0x14>)
 800424e:	681b      	ldr	r3, [r3, #0]
}
 8004250:	4618      	mov	r0, r3
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	20000020 	.word	0x20000020

08004260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004264:	f7ff fff0 	bl	8004248 <HAL_RCC_GetHCLKFreq>
 8004268:	4602      	mov	r2, r0
 800426a:	4b05      	ldr	r3, [pc, #20]	@ (8004280 <HAL_RCC_GetPCLK1Freq+0x20>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	0a9b      	lsrs	r3, r3, #10
 8004270:	f003 0307 	and.w	r3, r3, #7
 8004274:	4903      	ldr	r1, [pc, #12]	@ (8004284 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004276:	5ccb      	ldrb	r3, [r1, r3]
 8004278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800427c:	4618      	mov	r0, r3
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40023800 	.word	0x40023800
 8004284:	0800d37c 	.word	0x0800d37c

08004288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800428c:	f7ff ffdc 	bl	8004248 <HAL_RCC_GetHCLKFreq>
 8004290:	4602      	mov	r2, r0
 8004292:	4b05      	ldr	r3, [pc, #20]	@ (80042a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	0b5b      	lsrs	r3, r3, #13
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	4903      	ldr	r1, [pc, #12]	@ (80042ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800429e:	5ccb      	ldrb	r3, [r1, r3]
 80042a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	40023800 	.word	0x40023800
 80042ac:	0800d37c 	.word	0x0800d37c

080042b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	220f      	movs	r2, #15
 80042be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042c0:	4b12      	ldr	r3, [pc, #72]	@ (800430c <HAL_RCC_GetClockConfig+0x5c>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f003 0203 	and.w	r2, r3, #3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042cc:	4b0f      	ldr	r3, [pc, #60]	@ (800430c <HAL_RCC_GetClockConfig+0x5c>)
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80042d8:	4b0c      	ldr	r3, [pc, #48]	@ (800430c <HAL_RCC_GetClockConfig+0x5c>)
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80042e4:	4b09      	ldr	r3, [pc, #36]	@ (800430c <HAL_RCC_GetClockConfig+0x5c>)
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	08db      	lsrs	r3, r3, #3
 80042ea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042f2:	4b07      	ldr	r3, [pc, #28]	@ (8004310 <HAL_RCC_GetClockConfig+0x60>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 020f 	and.w	r2, r3, #15
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	601a      	str	r2, [r3, #0]
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40023800 	.word	0x40023800
 8004310:	40023c00 	.word	0x40023c00

08004314 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b088      	sub	sp, #32
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800431c:	2300      	movs	r3, #0
 800431e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004320:	2300      	movs	r3, #0
 8004322:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004324:	2300      	movs	r3, #0
 8004326:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004328:	2300      	movs	r3, #0
 800432a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800432c:	2300      	movs	r3, #0
 800432e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	d012      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800433c:	4b69      	ldr	r3, [pc, #420]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	4a68      	ldr	r2, [pc, #416]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004342:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004346:	6093      	str	r3, [r2, #8]
 8004348:	4b66      	ldr	r3, [pc, #408]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800434a:	689a      	ldr	r2, [r3, #8]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004350:	4964      	ldr	r1, [pc, #400]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004352:	4313      	orrs	r3, r2
 8004354:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800435e:	2301      	movs	r3, #1
 8004360:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d017      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800436e:	4b5d      	ldr	r3, [pc, #372]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004370:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004374:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437c:	4959      	ldr	r1, [pc, #356]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800437e:	4313      	orrs	r3, r2
 8004380:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004388:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800438c:	d101      	bne.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800438e:	2301      	movs	r3, #1
 8004390:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004396:	2b00      	cmp	r3, #0
 8004398:	d101      	bne.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800439a:	2301      	movs	r3, #1
 800439c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d017      	beq.n	80043da <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043aa:	4b4e      	ldr	r3, [pc, #312]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043b0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b8:	494a      	ldr	r1, [pc, #296]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043c8:	d101      	bne.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80043ca:	2301      	movs	r3, #1
 80043cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80043d6:	2301      	movs	r3, #1
 80043d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d001      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80043e6:	2301      	movs	r3, #1
 80043e8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0320 	and.w	r3, r3, #32
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 808b 	beq.w	800450e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043f8:	4b3a      	ldr	r3, [pc, #232]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fc:	4a39      	ldr	r2, [pc, #228]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004402:	6413      	str	r3, [r2, #64]	@ 0x40
 8004404:	4b37      	ldr	r3, [pc, #220]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004410:	4b35      	ldr	r3, [pc, #212]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a34      	ldr	r2, [pc, #208]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004416:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800441a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800441c:	f7fe fdd2 	bl	8002fc4 <HAL_GetTick>
 8004420:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004422:	e008      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004424:	f7fe fdce 	bl	8002fc4 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	2b64      	cmp	r3, #100	@ 0x64
 8004430:	d901      	bls.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e357      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004436:	4b2c      	ldr	r3, [pc, #176]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800443e:	2b00      	cmp	r3, #0
 8004440:	d0f0      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004442:	4b28      	ldr	r3, [pc, #160]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800444a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d035      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004456:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	429a      	cmp	r2, r3
 800445e:	d02e      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004460:	4b20      	ldr	r3, [pc, #128]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004464:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004468:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800446a:	4b1e      	ldr	r3, [pc, #120]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800446c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446e:	4a1d      	ldr	r2, [pc, #116]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004474:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004476:	4b1b      	ldr	r3, [pc, #108]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447a:	4a1a      	ldr	r2, [pc, #104]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800447c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004480:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004482:	4a18      	ldr	r2, [pc, #96]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004488:	4b16      	ldr	r3, [pc, #88]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800448a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448c:	f003 0301 	and.w	r3, r3, #1
 8004490:	2b01      	cmp	r3, #1
 8004492:	d114      	bne.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004494:	f7fe fd96 	bl	8002fc4 <HAL_GetTick>
 8004498:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449a:	e00a      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800449c:	f7fe fd92 	bl	8002fc4 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e319      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b2:	4b0c      	ldr	r3, [pc, #48]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0ee      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044ca:	d111      	bne.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80044cc:	4b05      	ldr	r3, [pc, #20]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80044d8:	4b04      	ldr	r3, [pc, #16]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80044da:	400b      	ands	r3, r1
 80044dc:	4901      	ldr	r1, [pc, #4]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	608b      	str	r3, [r1, #8]
 80044e2:	e00b      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80044e4:	40023800 	.word	0x40023800
 80044e8:	40007000 	.word	0x40007000
 80044ec:	0ffffcff 	.word	0x0ffffcff
 80044f0:	4baa      	ldr	r3, [pc, #680]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	4aa9      	ldr	r2, [pc, #676]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044f6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80044fa:	6093      	str	r3, [r2, #8]
 80044fc:	4ba7      	ldr	r3, [pc, #668]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004508:	49a4      	ldr	r1, [pc, #656]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800450a:	4313      	orrs	r3, r2
 800450c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0310 	and.w	r3, r3, #16
 8004516:	2b00      	cmp	r3, #0
 8004518:	d010      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800451a:	4ba0      	ldr	r3, [pc, #640]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800451c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004520:	4a9e      	ldr	r2, [pc, #632]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004522:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004526:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800452a:	4b9c      	ldr	r3, [pc, #624]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800452c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004534:	4999      	ldr	r1, [pc, #612]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00a      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004548:	4b94      	ldr	r3, [pc, #592]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800454a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800454e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004556:	4991      	ldr	r1, [pc, #580]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004558:	4313      	orrs	r3, r2
 800455a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00a      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800456a:	4b8c      	ldr	r3, [pc, #560]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800456c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004570:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004578:	4988      	ldr	r1, [pc, #544]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800457a:	4313      	orrs	r3, r2
 800457c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00a      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800458c:	4b83      	ldr	r3, [pc, #524]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800458e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004592:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800459a:	4980      	ldr	r1, [pc, #512]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800459c:	4313      	orrs	r3, r2
 800459e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00a      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045ae:	4b7b      	ldr	r3, [pc, #492]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045bc:	4977      	ldr	r1, [pc, #476]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00a      	beq.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045d0:	4b72      	ldr	r3, [pc, #456]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d6:	f023 0203 	bic.w	r2, r3, #3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045de:	496f      	ldr	r1, [pc, #444]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00a      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80045f2:	4b6a      	ldr	r3, [pc, #424]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f8:	f023 020c 	bic.w	r2, r3, #12
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004600:	4966      	ldr	r1, [pc, #408]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004602:	4313      	orrs	r3, r2
 8004604:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004610:	2b00      	cmp	r3, #0
 8004612:	d00a      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004614:	4b61      	ldr	r3, [pc, #388]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800461a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004622:	495e      	ldr	r1, [pc, #376]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004624:	4313      	orrs	r3, r2
 8004626:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00a      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004636:	4b59      	ldr	r3, [pc, #356]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800463c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004644:	4955      	ldr	r1, [pc, #340]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00a      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004658:	4b50      	ldr	r3, [pc, #320]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004666:	494d      	ldr	r1, [pc, #308]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004668:	4313      	orrs	r3, r2
 800466a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00a      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800467a:	4b48      	ldr	r3, [pc, #288]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800467c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004680:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004688:	4944      	ldr	r1, [pc, #272]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800468a:	4313      	orrs	r3, r2
 800468c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00a      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800469c:	4b3f      	ldr	r3, [pc, #252]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800469e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046aa:	493c      	ldr	r1, [pc, #240]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00a      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80046be:	4b37      	ldr	r3, [pc, #220]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046cc:	4933      	ldr	r1, [pc, #204]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00a      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80046e0:	4b2e      	ldr	r3, [pc, #184]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046ee:	492b      	ldr	r1, [pc, #172]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d011      	beq.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004702:	4b26      	ldr	r3, [pc, #152]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004704:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004708:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004710:	4922      	ldr	r1, [pc, #136]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004712:	4313      	orrs	r3, r2
 8004714:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800471c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004720:	d101      	bne.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004722:	2301      	movs	r3, #1
 8004724:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0308 	and.w	r3, r3, #8
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004732:	2301      	movs	r3, #1
 8004734:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00a      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004742:	4b16      	ldr	r3, [pc, #88]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004748:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004750:	4912      	ldr	r1, [pc, #72]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004752:	4313      	orrs	r3, r2
 8004754:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00b      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004764:	4b0d      	ldr	r3, [pc, #52]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800476a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004774:	4909      	ldr	r1, [pc, #36]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004776:	4313      	orrs	r3, r2
 8004778:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d006      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 80d9 	beq.w	8004942 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004790:	4b02      	ldr	r3, [pc, #8]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a01      	ldr	r2, [pc, #4]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004796:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800479a:	e001      	b.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800479c:	40023800 	.word	0x40023800
 80047a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a2:	f7fe fc0f 	bl	8002fc4 <HAL_GetTick>
 80047a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047a8:	e008      	b.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047aa:	f7fe fc0b 	bl	8002fc4 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b64      	cmp	r3, #100	@ 0x64
 80047b6:	d901      	bls.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e194      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1f0      	bne.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0301 	and.w	r3, r3, #1
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d021      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d11d      	bne.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80047dc:	4b64      	ldr	r3, [pc, #400]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047e2:	0c1b      	lsrs	r3, r3, #16
 80047e4:	f003 0303 	and.w	r3, r3, #3
 80047e8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80047ea:	4b61      	ldr	r3, [pc, #388]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047f0:	0e1b      	lsrs	r3, r3, #24
 80047f2:	f003 030f 	and.w	r3, r3, #15
 80047f6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	019a      	lsls	r2, r3, #6
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	041b      	lsls	r3, r3, #16
 8004802:	431a      	orrs	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	061b      	lsls	r3, r3, #24
 8004808:	431a      	orrs	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	071b      	lsls	r3, r3, #28
 8004810:	4957      	ldr	r1, [pc, #348]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004812:	4313      	orrs	r3, r2
 8004814:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d004      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004828:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800482c:	d00a      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004836:	2b00      	cmp	r3, #0
 8004838:	d02e      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004842:	d129      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004844:	4b4a      	ldr	r3, [pc, #296]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004846:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800484a:	0c1b      	lsrs	r3, r3, #16
 800484c:	f003 0303 	and.w	r3, r3, #3
 8004850:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004852:	4b47      	ldr	r3, [pc, #284]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004854:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004858:	0f1b      	lsrs	r3, r3, #28
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	019a      	lsls	r2, r3, #6
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	041b      	lsls	r3, r3, #16
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	061b      	lsls	r3, r3, #24
 8004872:	431a      	orrs	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	071b      	lsls	r3, r3, #28
 8004878:	493d      	ldr	r1, [pc, #244]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800487a:	4313      	orrs	r3, r2
 800487c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004880:	4b3b      	ldr	r3, [pc, #236]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004882:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004886:	f023 021f 	bic.w	r2, r3, #31
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488e:	3b01      	subs	r3, #1
 8004890:	4937      	ldr	r1, [pc, #220]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004892:	4313      	orrs	r3, r2
 8004894:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d01d      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048a4:	4b32      	ldr	r3, [pc, #200]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048aa:	0e1b      	lsrs	r3, r3, #24
 80048ac:	f003 030f 	and.w	r3, r3, #15
 80048b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80048b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048b8:	0f1b      	lsrs	r3, r3, #28
 80048ba:	f003 0307 	and.w	r3, r3, #7
 80048be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	019a      	lsls	r2, r3, #6
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	041b      	lsls	r3, r3, #16
 80048cc:	431a      	orrs	r2, r3
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	061b      	lsls	r3, r3, #24
 80048d2:	431a      	orrs	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	071b      	lsls	r3, r3, #28
 80048d8:	4925      	ldr	r1, [pc, #148]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d011      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	019a      	lsls	r2, r3, #6
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	041b      	lsls	r3, r3, #16
 80048f8:	431a      	orrs	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	061b      	lsls	r3, r3, #24
 8004900:	431a      	orrs	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	071b      	lsls	r3, r3, #28
 8004908:	4919      	ldr	r1, [pc, #100]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800490a:	4313      	orrs	r3, r2
 800490c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004910:	4b17      	ldr	r3, [pc, #92]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a16      	ldr	r2, [pc, #88]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004916:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800491a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800491c:	f7fe fb52 	bl	8002fc4 <HAL_GetTick>
 8004920:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004922:	e008      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004924:	f7fe fb4e 	bl	8002fc4 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b64      	cmp	r3, #100	@ 0x64
 8004930:	d901      	bls.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e0d7      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004936:	4b0e      	ldr	r3, [pc, #56]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d0f0      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	2b01      	cmp	r3, #1
 8004946:	f040 80cd 	bne.w	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800494a:	4b09      	ldr	r3, [pc, #36]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a08      	ldr	r2, [pc, #32]	@ (8004970 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004950:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004954:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004956:	f7fe fb35 	bl	8002fc4 <HAL_GetTick>
 800495a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800495c:	e00a      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800495e:	f7fe fb31 	bl	8002fc4 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	2b64      	cmp	r3, #100	@ 0x64
 800496a:	d903      	bls.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e0ba      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004970:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004974:	4b5e      	ldr	r3, [pc, #376]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800497c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004980:	d0ed      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d009      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d02e      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d12a      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049aa:	4b51      	ldr	r3, [pc, #324]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b0:	0c1b      	lsrs	r3, r3, #16
 80049b2:	f003 0303 	and.w	r3, r3, #3
 80049b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80049b8:	4b4d      	ldr	r3, [pc, #308]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049be:	0f1b      	lsrs	r3, r3, #28
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	019a      	lsls	r2, r3, #6
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	041b      	lsls	r3, r3, #16
 80049d0:	431a      	orrs	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	061b      	lsls	r3, r3, #24
 80049d8:	431a      	orrs	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	071b      	lsls	r3, r3, #28
 80049de:	4944      	ldr	r1, [pc, #272]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80049e6:	4b42      	ldr	r3, [pc, #264]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049ec:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f4:	3b01      	subs	r3, #1
 80049f6:	021b      	lsls	r3, r3, #8
 80049f8:	493d      	ldr	r1, [pc, #244]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d022      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a14:	d11d      	bne.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a16:	4b36      	ldr	r3, [pc, #216]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1c:	0e1b      	lsrs	r3, r3, #24
 8004a1e:	f003 030f 	and.w	r3, r3, #15
 8004a22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a24:	4b32      	ldr	r3, [pc, #200]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2a:	0f1b      	lsrs	r3, r3, #28
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	019a      	lsls	r2, r3, #6
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	041b      	lsls	r3, r3, #16
 8004a3e:	431a      	orrs	r2, r3
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	061b      	lsls	r3, r3, #24
 8004a44:	431a      	orrs	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	071b      	lsls	r3, r3, #28
 8004a4a:	4929      	ldr	r1, [pc, #164]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d028      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a5e:	4b24      	ldr	r3, [pc, #144]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a64:	0e1b      	lsrs	r3, r3, #24
 8004a66:	f003 030f 	and.w	r3, r3, #15
 8004a6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004a6c:	4b20      	ldr	r3, [pc, #128]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a72:	0c1b      	lsrs	r3, r3, #16
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	019a      	lsls	r2, r3, #6
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	041b      	lsls	r3, r3, #16
 8004a84:	431a      	orrs	r2, r3
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	061b      	lsls	r3, r3, #24
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	69db      	ldr	r3, [r3, #28]
 8004a90:	071b      	lsls	r3, r3, #28
 8004a92:	4917      	ldr	r1, [pc, #92]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004a9a:	4b15      	ldr	r3, [pc, #84]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aa0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa8:	4911      	ldr	r1, [pc, #68]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a0e      	ldr	r2, [pc, #56]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ab6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004abc:	f7fe fa82 	bl	8002fc4 <HAL_GetTick>
 8004ac0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ac4:	f7fe fa7e 	bl	8002fc4 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b64      	cmp	r3, #100	@ 0x64
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e007      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ad6:	4b06      	ldr	r3, [pc, #24]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ade:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ae2:	d1ef      	bne.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3720      	adds	r7, #32
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	40023800 	.word	0x40023800

08004af4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e09d      	b.n	8004c42 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d108      	bne.n	8004b20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b16:	d009      	beq.n	8004b2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	61da      	str	r2, [r3, #28]
 8004b1e:	e005      	b.n	8004b2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fd fcd4 	bl	80024f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b62:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b6c:	d902      	bls.n	8004b74 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60fb      	str	r3, [r7, #12]
 8004b72:	e002      	b.n	8004b7a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004b74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b78:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004b82:	d007      	beq.n	8004b94 <HAL_SPI_Init+0xa0>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b8c:	d002      	beq.n	8004b94 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ba4:	431a      	orrs	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	695b      	ldr	r3, [r3, #20]
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	69db      	ldr	r3, [r3, #28]
 8004bc8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd6:	ea42 0103 	orr.w	r1, r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bde:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	430a      	orrs	r2, r1
 8004be8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	0c1b      	lsrs	r3, r3, #16
 8004bf0:	f003 0204 	and.w	r2, r3, #4
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf8:	f003 0310 	and.w	r3, r3, #16
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004c10:	ea42 0103 	orr.w	r1, r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	69da      	ldr	r2, [r3, #28]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	60f8      	str	r0, [r7, #12]
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d101      	bne.n	8004c60 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e038      	b.n	8004cd2 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d106      	bne.n	8004c7a <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f7fc fad9 	bl	800122c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	3308      	adds	r3, #8
 8004c82:	4619      	mov	r1, r3
 8004c84:	4610      	mov	r0, r2
 8004c86:	f002 f80b 	bl	8006ca0 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6818      	ldr	r0, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	461a      	mov	r2, r3
 8004c94:	68b9      	ldr	r1, [r7, #8]
 8004c96:	f002 f893 	bl	8006dc0 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6858      	ldr	r0, [r3, #4]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	689a      	ldr	r2, [r3, #8]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca6:	6879      	ldr	r1, [r7, #4]
 8004ca8:	f002 f8d4 	bl	8006e54 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	6892      	ldr	r2, [r2, #8]
 8004cb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	6892      	ldr	r2, [r2, #8]
 8004cc0:	f041 0101 	orr.w	r1, r1, #1
 8004cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3710      	adds	r7, #16
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b082      	sub	sp, #8
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e049      	b.n	8004d80 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d106      	bne.n	8004d06 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f7fd ffb9 	bl	8002c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2202      	movs	r2, #2
 8004d0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	3304      	adds	r3, #4
 8004d16:	4619      	mov	r1, r3
 8004d18:	4610      	mov	r0, r2
 8004d1a:	f000 fe4b 	bl	80059b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2201      	movs	r2, #1
 8004d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b085      	sub	sp, #20
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d001      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e054      	b.n	8004e4a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68da      	ldr	r2, [r3, #12]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f042 0201 	orr.w	r2, r2, #1
 8004db6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a26      	ldr	r2, [pc, #152]	@ (8004e58 <HAL_TIM_Base_Start_IT+0xd0>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d022      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dca:	d01d      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a22      	ldr	r2, [pc, #136]	@ (8004e5c <HAL_TIM_Base_Start_IT+0xd4>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d018      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a21      	ldr	r2, [pc, #132]	@ (8004e60 <HAL_TIM_Base_Start_IT+0xd8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d013      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a1f      	ldr	r2, [pc, #124]	@ (8004e64 <HAL_TIM_Base_Start_IT+0xdc>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d00e      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a1e      	ldr	r2, [pc, #120]	@ (8004e68 <HAL_TIM_Base_Start_IT+0xe0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d009      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a1c      	ldr	r2, [pc, #112]	@ (8004e6c <HAL_TIM_Base_Start_IT+0xe4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d004      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a1b      	ldr	r2, [pc, #108]	@ (8004e70 <HAL_TIM_Base_Start_IT+0xe8>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d115      	bne.n	8004e34 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	4b19      	ldr	r3, [pc, #100]	@ (8004e74 <HAL_TIM_Base_Start_IT+0xec>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b06      	cmp	r3, #6
 8004e18:	d015      	beq.n	8004e46 <HAL_TIM_Base_Start_IT+0xbe>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e20:	d011      	beq.n	8004e46 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f042 0201 	orr.w	r2, r2, #1
 8004e30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e32:	e008      	b.n	8004e46 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f042 0201 	orr.w	r2, r2, #1
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	e000      	b.n	8004e48 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3714      	adds	r7, #20
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40010000 	.word	0x40010000
 8004e5c:	40000400 	.word	0x40000400
 8004e60:	40000800 	.word	0x40000800
 8004e64:	40000c00 	.word	0x40000c00
 8004e68:	40010400 	.word	0x40010400
 8004e6c:	40014000 	.word	0x40014000
 8004e70:	40001800 	.word	0x40001800
 8004e74:	00010007 	.word	0x00010007

08004e78 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d101      	bne.n	8004e8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e049      	b.n	8004f1e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d106      	bne.n	8004ea4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f841 	bl	8004f26 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2202      	movs	r2, #2
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	3304      	adds	r3, #4
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	4610      	mov	r0, r2
 8004eb8:	f000 fd7c 	bl	80059b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3708      	adds	r7, #8
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f26:	b480      	push	{r7}
 8004f28:	b083      	sub	sp, #12
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
	...

08004f3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d109      	bne.n	8004f60 <HAL_TIM_PWM_Start+0x24>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	bf14      	ite	ne
 8004f58:	2301      	movne	r3, #1
 8004f5a:	2300      	moveq	r3, #0
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	e03c      	b.n	8004fda <HAL_TIM_PWM_Start+0x9e>
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d109      	bne.n	8004f7a <HAL_TIM_PWM_Start+0x3e>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	bf14      	ite	ne
 8004f72:	2301      	movne	r3, #1
 8004f74:	2300      	moveq	r3, #0
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	e02f      	b.n	8004fda <HAL_TIM_PWM_Start+0x9e>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b08      	cmp	r3, #8
 8004f7e:	d109      	bne.n	8004f94 <HAL_TIM_PWM_Start+0x58>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	bf14      	ite	ne
 8004f8c:	2301      	movne	r3, #1
 8004f8e:	2300      	moveq	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	e022      	b.n	8004fda <HAL_TIM_PWM_Start+0x9e>
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	2b0c      	cmp	r3, #12
 8004f98:	d109      	bne.n	8004fae <HAL_TIM_PWM_Start+0x72>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	bf14      	ite	ne
 8004fa6:	2301      	movne	r3, #1
 8004fa8:	2300      	moveq	r3, #0
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	e015      	b.n	8004fda <HAL_TIM_PWM_Start+0x9e>
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	2b10      	cmp	r3, #16
 8004fb2:	d109      	bne.n	8004fc8 <HAL_TIM_PWM_Start+0x8c>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	bf14      	ite	ne
 8004fc0:	2301      	movne	r3, #1
 8004fc2:	2300      	moveq	r3, #0
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	e008      	b.n	8004fda <HAL_TIM_PWM_Start+0x9e>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	bf14      	ite	ne
 8004fd4:	2301      	movne	r3, #1
 8004fd6:	2300      	moveq	r3, #0
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d001      	beq.n	8004fe2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e092      	b.n	8005108 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d104      	bne.n	8004ff2 <HAL_TIM_PWM_Start+0xb6>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ff0:	e023      	b.n	800503a <HAL_TIM_PWM_Start+0xfe>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d104      	bne.n	8005002 <HAL_TIM_PWM_Start+0xc6>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005000:	e01b      	b.n	800503a <HAL_TIM_PWM_Start+0xfe>
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	2b08      	cmp	r3, #8
 8005006:	d104      	bne.n	8005012 <HAL_TIM_PWM_Start+0xd6>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2202      	movs	r2, #2
 800500c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005010:	e013      	b.n	800503a <HAL_TIM_PWM_Start+0xfe>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2b0c      	cmp	r3, #12
 8005016:	d104      	bne.n	8005022 <HAL_TIM_PWM_Start+0xe6>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005020:	e00b      	b.n	800503a <HAL_TIM_PWM_Start+0xfe>
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	2b10      	cmp	r3, #16
 8005026:	d104      	bne.n	8005032 <HAL_TIM_PWM_Start+0xf6>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2202      	movs	r2, #2
 800502c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005030:	e003      	b.n	800503a <HAL_TIM_PWM_Start+0xfe>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2202      	movs	r2, #2
 8005036:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2201      	movs	r2, #1
 8005040:	6839      	ldr	r1, [r7, #0]
 8005042:	4618      	mov	r0, r3
 8005044:	f001 f854 	bl	80060f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a30      	ldr	r2, [pc, #192]	@ (8005110 <HAL_TIM_PWM_Start+0x1d4>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d004      	beq.n	800505c <HAL_TIM_PWM_Start+0x120>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a2f      	ldr	r2, [pc, #188]	@ (8005114 <HAL_TIM_PWM_Start+0x1d8>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d101      	bne.n	8005060 <HAL_TIM_PWM_Start+0x124>
 800505c:	2301      	movs	r3, #1
 800505e:	e000      	b.n	8005062 <HAL_TIM_PWM_Start+0x126>
 8005060:	2300      	movs	r3, #0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d007      	beq.n	8005076 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005074:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a25      	ldr	r2, [pc, #148]	@ (8005110 <HAL_TIM_PWM_Start+0x1d4>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d022      	beq.n	80050c6 <HAL_TIM_PWM_Start+0x18a>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005088:	d01d      	beq.n	80050c6 <HAL_TIM_PWM_Start+0x18a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a22      	ldr	r2, [pc, #136]	@ (8005118 <HAL_TIM_PWM_Start+0x1dc>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d018      	beq.n	80050c6 <HAL_TIM_PWM_Start+0x18a>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a20      	ldr	r2, [pc, #128]	@ (800511c <HAL_TIM_PWM_Start+0x1e0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d013      	beq.n	80050c6 <HAL_TIM_PWM_Start+0x18a>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a1f      	ldr	r2, [pc, #124]	@ (8005120 <HAL_TIM_PWM_Start+0x1e4>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d00e      	beq.n	80050c6 <HAL_TIM_PWM_Start+0x18a>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a19      	ldr	r2, [pc, #100]	@ (8005114 <HAL_TIM_PWM_Start+0x1d8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d009      	beq.n	80050c6 <HAL_TIM_PWM_Start+0x18a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005124 <HAL_TIM_PWM_Start+0x1e8>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d004      	beq.n	80050c6 <HAL_TIM_PWM_Start+0x18a>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a19      	ldr	r2, [pc, #100]	@ (8005128 <HAL_TIM_PWM_Start+0x1ec>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d115      	bne.n	80050f2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	689a      	ldr	r2, [r3, #8]
 80050cc:	4b17      	ldr	r3, [pc, #92]	@ (800512c <HAL_TIM_PWM_Start+0x1f0>)
 80050ce:	4013      	ands	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2b06      	cmp	r3, #6
 80050d6:	d015      	beq.n	8005104 <HAL_TIM_PWM_Start+0x1c8>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050de:	d011      	beq.n	8005104 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0201 	orr.w	r2, r2, #1
 80050ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050f0:	e008      	b.n	8005104 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 0201 	orr.w	r2, r2, #1
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	e000      	b.n	8005106 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005104:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40010000 	.word	0x40010000
 8005114:	40010400 	.word	0x40010400
 8005118:	40000400 	.word	0x40000400
 800511c:	40000800 	.word	0x40000800
 8005120:	40000c00 	.word	0x40000c00
 8005124:	40014000 	.word	0x40014000
 8005128:	40001800 	.word	0x40001800
 800512c:	00010007 	.word	0x00010007

08005130 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e08f      	b.n	8005264 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d106      	bne.n	800515e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f7fd fd17 	bl	8002b8c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2202      	movs	r2, #2
 8005162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6899      	ldr	r1, [r3, #8]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	4b3e      	ldr	r3, [pc, #248]	@ (800526c <HAL_TIM_Encoder_Init+0x13c>)
 8005172:	400b      	ands	r3, r1
 8005174:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	3304      	adds	r3, #4
 800517e:	4619      	mov	r1, r3
 8005180:	4610      	mov	r0, r2
 8005182:	f000 fc17 	bl	80059b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	4b31      	ldr	r3, [pc, #196]	@ (8005270 <HAL_TIM_Encoder_Init+0x140>)
 80051ac:	4013      	ands	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	021b      	lsls	r3, r3, #8
 80051ba:	4313      	orrs	r3, r2
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	4313      	orrs	r3, r2
 80051c0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005274 <HAL_TIM_Encoder_Init+0x144>)
 80051c6:	4013      	ands	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005278 <HAL_TIM_Encoder_Init+0x148>)
 80051ce:	4013      	ands	r3, r2
 80051d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68da      	ldr	r2, [r3, #12]
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	4313      	orrs	r3, r2
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	011a      	lsls	r2, r3, #4
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	031b      	lsls	r3, r3, #12
 80051f0:	4313      	orrs	r3, r2
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80051fe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005206:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	695b      	ldr	r3, [r3, #20]
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	4313      	orrs	r3, r2
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	4313      	orrs	r3, r2
 8005218:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68fa      	ldr	r2, [r7, #12]
 8005230:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3718      	adds	r7, #24
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}
 800526c:	fffebff8 	.word	0xfffebff8
 8005270:	fffffcfc 	.word	0xfffffcfc
 8005274:	fffff3f3 	.word	0xfffff3f3
 8005278:	ffff0f0f 	.word	0xffff0f0f

0800527c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800528c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005294:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800529c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052a4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d110      	bne.n	80052ce <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052ac:	7bfb      	ldrb	r3, [r7, #15]
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d102      	bne.n	80052b8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80052b2:	7b7b      	ldrb	r3, [r7, #13]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d001      	beq.n	80052bc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e069      	b.n	8005390 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2202      	movs	r2, #2
 80052c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2202      	movs	r2, #2
 80052c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052cc:	e031      	b.n	8005332 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b04      	cmp	r3, #4
 80052d2:	d110      	bne.n	80052f6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80052d4:	7bbb      	ldrb	r3, [r7, #14]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d102      	bne.n	80052e0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80052da:	7b3b      	ldrb	r3, [r7, #12]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d001      	beq.n	80052e4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e055      	b.n	8005390 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2202      	movs	r2, #2
 80052e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052f4:	e01d      	b.n	8005332 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052f6:	7bfb      	ldrb	r3, [r7, #15]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d108      	bne.n	800530e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80052fc:	7bbb      	ldrb	r3, [r7, #14]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d105      	bne.n	800530e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005302:	7b7b      	ldrb	r3, [r7, #13]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d102      	bne.n	800530e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005308:	7b3b      	ldrb	r3, [r7, #12]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d001      	beq.n	8005312 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e03e      	b.n	8005390 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2202      	movs	r2, #2
 8005316:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2202      	movs	r2, #2
 800531e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2202      	movs	r2, #2
 8005326:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2202      	movs	r2, #2
 800532e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d003      	beq.n	8005340 <HAL_TIM_Encoder_Start+0xc4>
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	2b04      	cmp	r3, #4
 800533c:	d008      	beq.n	8005350 <HAL_TIM_Encoder_Start+0xd4>
 800533e:	e00f      	b.n	8005360 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2201      	movs	r2, #1
 8005346:	2100      	movs	r1, #0
 8005348:	4618      	mov	r0, r3
 800534a:	f000 fed1 	bl	80060f0 <TIM_CCxChannelCmd>
      break;
 800534e:	e016      	b.n	800537e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2201      	movs	r2, #1
 8005356:	2104      	movs	r1, #4
 8005358:	4618      	mov	r0, r3
 800535a:	f000 fec9 	bl	80060f0 <TIM_CCxChannelCmd>
      break;
 800535e:	e00e      	b.n	800537e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2201      	movs	r2, #1
 8005366:	2100      	movs	r1, #0
 8005368:	4618      	mov	r0, r3
 800536a:	f000 fec1 	bl	80060f0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2201      	movs	r2, #1
 8005374:	2104      	movs	r1, #4
 8005376:	4618      	mov	r0, r3
 8005378:	f000 feba 	bl	80060f0 <TIM_CCxChannelCmd>
      break;
 800537c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f042 0201 	orr.w	r2, r2, #1
 800538c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}

08005398 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d020      	beq.n	80053fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01b      	beq.n	80053fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f06f 0202 	mvn.w	r2, #2
 80053cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	f003 0303 	and.w	r3, r3, #3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d003      	beq.n	80053ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fac8 	bl	8005978 <HAL_TIM_IC_CaptureCallback>
 80053e8:	e005      	b.n	80053f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 faba 	bl	8005964 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 facb 	bl	800598c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 0304 	and.w	r3, r3, #4
 8005402:	2b00      	cmp	r3, #0
 8005404:	d020      	beq.n	8005448 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	2b00      	cmp	r3, #0
 800540e:	d01b      	beq.n	8005448 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f06f 0204 	mvn.w	r2, #4
 8005418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 faa2 	bl	8005978 <HAL_TIM_IC_CaptureCallback>
 8005434:	e005      	b.n	8005442 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fa94 	bl	8005964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 faa5 	bl	800598c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d020      	beq.n	8005494 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f003 0308 	and.w	r3, r3, #8
 8005458:	2b00      	cmp	r3, #0
 800545a:	d01b      	beq.n	8005494 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f06f 0208 	mvn.w	r2, #8
 8005464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2204      	movs	r2, #4
 800546a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	f003 0303 	and.w	r3, r3, #3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 fa7c 	bl	8005978 <HAL_TIM_IC_CaptureCallback>
 8005480:	e005      	b.n	800548e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 fa6e 	bl	8005964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 fa7f 	bl	800598c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f003 0310 	and.w	r3, r3, #16
 800549a:	2b00      	cmp	r3, #0
 800549c:	d020      	beq.n	80054e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f003 0310 	and.w	r3, r3, #16
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01b      	beq.n	80054e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f06f 0210 	mvn.w	r2, #16
 80054b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2208      	movs	r2, #8
 80054b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d003      	beq.n	80054ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 fa56 	bl	8005978 <HAL_TIM_IC_CaptureCallback>
 80054cc:	e005      	b.n	80054da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 fa48 	bl	8005964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f000 fa59 	bl	800598c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00c      	beq.n	8005504 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d007      	beq.n	8005504 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f06f 0201 	mvn.w	r2, #1
 80054fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f7fc fca6 	bl	8001e50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800550a:	2b00      	cmp	r3, #0
 800550c:	d104      	bne.n	8005518 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00c      	beq.n	8005532 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800551e:	2b00      	cmp	r3, #0
 8005520:	d007      	beq.n	8005532 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800552a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f000 fe9d 	bl	800626c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00c      	beq.n	8005556 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005542:	2b00      	cmp	r3, #0
 8005544:	d007      	beq.n	8005556 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800554e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 fe95 	bl	8006280 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00c      	beq.n	800557a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005566:	2b00      	cmp	r3, #0
 8005568:	d007      	beq.n	800557a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 fa13 	bl	80059a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	f003 0320 	and.w	r3, r3, #32
 8005580:	2b00      	cmp	r3, #0
 8005582:	d00c      	beq.n	800559e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f003 0320 	and.w	r3, r3, #32
 800558a:	2b00      	cmp	r3, #0
 800558c:	d007      	beq.n	800559e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f06f 0220 	mvn.w	r2, #32
 8005596:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 fe5d 	bl	8006258 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800559e:	bf00      	nop
 80055a0:	3710      	adds	r7, #16
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
	...

080055a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055b4:	2300      	movs	r3, #0
 80055b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e0ff      	b.n	80057c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2b14      	cmp	r3, #20
 80055d2:	f200 80f0 	bhi.w	80057b6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80055d6:	a201      	add	r2, pc, #4	@ (adr r2, 80055dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055dc:	08005631 	.word	0x08005631
 80055e0:	080057b7 	.word	0x080057b7
 80055e4:	080057b7 	.word	0x080057b7
 80055e8:	080057b7 	.word	0x080057b7
 80055ec:	08005671 	.word	0x08005671
 80055f0:	080057b7 	.word	0x080057b7
 80055f4:	080057b7 	.word	0x080057b7
 80055f8:	080057b7 	.word	0x080057b7
 80055fc:	080056b3 	.word	0x080056b3
 8005600:	080057b7 	.word	0x080057b7
 8005604:	080057b7 	.word	0x080057b7
 8005608:	080057b7 	.word	0x080057b7
 800560c:	080056f3 	.word	0x080056f3
 8005610:	080057b7 	.word	0x080057b7
 8005614:	080057b7 	.word	0x080057b7
 8005618:	080057b7 	.word	0x080057b7
 800561c:	08005735 	.word	0x08005735
 8005620:	080057b7 	.word	0x080057b7
 8005624:	080057b7 	.word	0x080057b7
 8005628:	080057b7 	.word	0x080057b7
 800562c:	08005775 	.word	0x08005775
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68b9      	ldr	r1, [r7, #8]
 8005636:	4618      	mov	r0, r3
 8005638:	f000 fa62 	bl	8005b00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699a      	ldr	r2, [r3, #24]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0208 	orr.w	r2, r2, #8
 800564a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	699a      	ldr	r2, [r3, #24]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f022 0204 	bic.w	r2, r2, #4
 800565a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	6999      	ldr	r1, [r3, #24]
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	691a      	ldr	r2, [r3, #16]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	430a      	orrs	r2, r1
 800566c:	619a      	str	r2, [r3, #24]
      break;
 800566e:	e0a5      	b.n	80057bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68b9      	ldr	r1, [r7, #8]
 8005676:	4618      	mov	r0, r3
 8005678:	f000 fab4 	bl	8005be4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	699a      	ldr	r2, [r3, #24]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800568a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	699a      	ldr	r2, [r3, #24]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800569a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6999      	ldr	r1, [r3, #24]
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	021a      	lsls	r2, r3, #8
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	430a      	orrs	r2, r1
 80056ae:	619a      	str	r2, [r3, #24]
      break;
 80056b0:	e084      	b.n	80057bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68b9      	ldr	r1, [r7, #8]
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 fb0b 	bl	8005cd4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69da      	ldr	r2, [r3, #28]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f042 0208 	orr.w	r2, r2, #8
 80056cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69da      	ldr	r2, [r3, #28]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f022 0204 	bic.w	r2, r2, #4
 80056dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69d9      	ldr	r1, [r3, #28]
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	691a      	ldr	r2, [r3, #16]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	61da      	str	r2, [r3, #28]
      break;
 80056f0:	e064      	b.n	80057bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68b9      	ldr	r1, [r7, #8]
 80056f8:	4618      	mov	r0, r3
 80056fa:	f000 fb61 	bl	8005dc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69da      	ldr	r2, [r3, #28]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800570c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	69da      	ldr	r2, [r3, #28]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800571c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	69d9      	ldr	r1, [r3, #28]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	021a      	lsls	r2, r3, #8
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	61da      	str	r2, [r3, #28]
      break;
 8005732:	e043      	b.n	80057bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68b9      	ldr	r1, [r7, #8]
 800573a:	4618      	mov	r0, r3
 800573c:	f000 fb98 	bl	8005e70 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0208 	orr.w	r2, r2, #8
 800574e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f022 0204 	bic.w	r2, r2, #4
 800575e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	691a      	ldr	r2, [r3, #16]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	430a      	orrs	r2, r1
 8005770:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005772:	e023      	b.n	80057bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	4618      	mov	r0, r3
 800577c:	f000 fbca 	bl	8005f14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800578e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800579e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	021a      	lsls	r2, r3, #8
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	430a      	orrs	r2, r1
 80057b2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80057b4:	e002      	b.n	80057bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	75fb      	strb	r3, [r7, #23]
      break;
 80057ba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3718      	adds	r7, #24
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop

080057d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b084      	sub	sp, #16
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057da:	2300      	movs	r3, #0
 80057dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d101      	bne.n	80057ec <HAL_TIM_ConfigClockSource+0x1c>
 80057e8:	2302      	movs	r3, #2
 80057ea:	e0b4      	b.n	8005956 <HAL_TIM_ConfigClockSource+0x186>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005804:	68ba      	ldr	r2, [r7, #8]
 8005806:	4b56      	ldr	r3, [pc, #344]	@ (8005960 <HAL_TIM_ConfigClockSource+0x190>)
 8005808:	4013      	ands	r3, r2
 800580a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005812:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005824:	d03e      	beq.n	80058a4 <HAL_TIM_ConfigClockSource+0xd4>
 8005826:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800582a:	f200 8087 	bhi.w	800593c <HAL_TIM_ConfigClockSource+0x16c>
 800582e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005832:	f000 8086 	beq.w	8005942 <HAL_TIM_ConfigClockSource+0x172>
 8005836:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800583a:	d87f      	bhi.n	800593c <HAL_TIM_ConfigClockSource+0x16c>
 800583c:	2b70      	cmp	r3, #112	@ 0x70
 800583e:	d01a      	beq.n	8005876 <HAL_TIM_ConfigClockSource+0xa6>
 8005840:	2b70      	cmp	r3, #112	@ 0x70
 8005842:	d87b      	bhi.n	800593c <HAL_TIM_ConfigClockSource+0x16c>
 8005844:	2b60      	cmp	r3, #96	@ 0x60
 8005846:	d050      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x11a>
 8005848:	2b60      	cmp	r3, #96	@ 0x60
 800584a:	d877      	bhi.n	800593c <HAL_TIM_ConfigClockSource+0x16c>
 800584c:	2b50      	cmp	r3, #80	@ 0x50
 800584e:	d03c      	beq.n	80058ca <HAL_TIM_ConfigClockSource+0xfa>
 8005850:	2b50      	cmp	r3, #80	@ 0x50
 8005852:	d873      	bhi.n	800593c <HAL_TIM_ConfigClockSource+0x16c>
 8005854:	2b40      	cmp	r3, #64	@ 0x40
 8005856:	d058      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x13a>
 8005858:	2b40      	cmp	r3, #64	@ 0x40
 800585a:	d86f      	bhi.n	800593c <HAL_TIM_ConfigClockSource+0x16c>
 800585c:	2b30      	cmp	r3, #48	@ 0x30
 800585e:	d064      	beq.n	800592a <HAL_TIM_ConfigClockSource+0x15a>
 8005860:	2b30      	cmp	r3, #48	@ 0x30
 8005862:	d86b      	bhi.n	800593c <HAL_TIM_ConfigClockSource+0x16c>
 8005864:	2b20      	cmp	r3, #32
 8005866:	d060      	beq.n	800592a <HAL_TIM_ConfigClockSource+0x15a>
 8005868:	2b20      	cmp	r3, #32
 800586a:	d867      	bhi.n	800593c <HAL_TIM_ConfigClockSource+0x16c>
 800586c:	2b00      	cmp	r3, #0
 800586e:	d05c      	beq.n	800592a <HAL_TIM_ConfigClockSource+0x15a>
 8005870:	2b10      	cmp	r3, #16
 8005872:	d05a      	beq.n	800592a <HAL_TIM_ConfigClockSource+0x15a>
 8005874:	e062      	b.n	800593c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005886:	f000 fc13 	bl	80060b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005898:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68ba      	ldr	r2, [r7, #8]
 80058a0:	609a      	str	r2, [r3, #8]
      break;
 80058a2:	e04f      	b.n	8005944 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058b4:	f000 fbfc 	bl	80060b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689a      	ldr	r2, [r3, #8]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058c6:	609a      	str	r2, [r3, #8]
      break;
 80058c8:	e03c      	b.n	8005944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058d6:	461a      	mov	r2, r3
 80058d8:	f000 fb70 	bl	8005fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2150      	movs	r1, #80	@ 0x50
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fbc9 	bl	800607a <TIM_ITRx_SetConfig>
      break;
 80058e8:	e02c      	b.n	8005944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058f6:	461a      	mov	r2, r3
 80058f8:	f000 fb8f 	bl	800601a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2160      	movs	r1, #96	@ 0x60
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fbb9 	bl	800607a <TIM_ITRx_SetConfig>
      break;
 8005908:	e01c      	b.n	8005944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005916:	461a      	mov	r2, r3
 8005918:	f000 fb50 	bl	8005fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2140      	movs	r1, #64	@ 0x40
 8005922:	4618      	mov	r0, r3
 8005924:	f000 fba9 	bl	800607a <TIM_ITRx_SetConfig>
      break;
 8005928:	e00c      	b.n	8005944 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4619      	mov	r1, r3
 8005934:	4610      	mov	r0, r2
 8005936:	f000 fba0 	bl	800607a <TIM_ITRx_SetConfig>
      break;
 800593a:	e003      	b.n	8005944 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	73fb      	strb	r3, [r7, #15]
      break;
 8005940:	e000      	b.n	8005944 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005942:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005954:	7bfb      	ldrb	r3, [r7, #15]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	fffeff88 	.word	0xfffeff88

08005964 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a43      	ldr	r2, [pc, #268]	@ (8005ad4 <TIM_Base_SetConfig+0x120>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d013      	beq.n	80059f4 <TIM_Base_SetConfig+0x40>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d2:	d00f      	beq.n	80059f4 <TIM_Base_SetConfig+0x40>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a40      	ldr	r2, [pc, #256]	@ (8005ad8 <TIM_Base_SetConfig+0x124>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d00b      	beq.n	80059f4 <TIM_Base_SetConfig+0x40>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a3f      	ldr	r2, [pc, #252]	@ (8005adc <TIM_Base_SetConfig+0x128>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d007      	beq.n	80059f4 <TIM_Base_SetConfig+0x40>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a3e      	ldr	r2, [pc, #248]	@ (8005ae0 <TIM_Base_SetConfig+0x12c>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d003      	beq.n	80059f4 <TIM_Base_SetConfig+0x40>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a3d      	ldr	r2, [pc, #244]	@ (8005ae4 <TIM_Base_SetConfig+0x130>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d108      	bne.n	8005a06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a32      	ldr	r2, [pc, #200]	@ (8005ad4 <TIM_Base_SetConfig+0x120>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d02b      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a14:	d027      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a2f      	ldr	r2, [pc, #188]	@ (8005ad8 <TIM_Base_SetConfig+0x124>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d023      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a2e      	ldr	r2, [pc, #184]	@ (8005adc <TIM_Base_SetConfig+0x128>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d01f      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a2d      	ldr	r2, [pc, #180]	@ (8005ae0 <TIM_Base_SetConfig+0x12c>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d01b      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a2c      	ldr	r2, [pc, #176]	@ (8005ae4 <TIM_Base_SetConfig+0x130>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d017      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a2b      	ldr	r2, [pc, #172]	@ (8005ae8 <TIM_Base_SetConfig+0x134>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d013      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a2a      	ldr	r2, [pc, #168]	@ (8005aec <TIM_Base_SetConfig+0x138>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00f      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a29      	ldr	r2, [pc, #164]	@ (8005af0 <TIM_Base_SetConfig+0x13c>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d00b      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a28      	ldr	r2, [pc, #160]	@ (8005af4 <TIM_Base_SetConfig+0x140>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d007      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a27      	ldr	r2, [pc, #156]	@ (8005af8 <TIM_Base_SetConfig+0x144>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d003      	beq.n	8005a66 <TIM_Base_SetConfig+0xb2>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a26      	ldr	r2, [pc, #152]	@ (8005afc <TIM_Base_SetConfig+0x148>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d108      	bne.n	8005a78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	689a      	ldr	r2, [r3, #8]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a0e      	ldr	r2, [pc, #56]	@ (8005ad4 <TIM_Base_SetConfig+0x120>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d003      	beq.n	8005aa6 <TIM_Base_SetConfig+0xf2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a10      	ldr	r2, [pc, #64]	@ (8005ae4 <TIM_Base_SetConfig+0x130>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d103      	bne.n	8005aae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	691a      	ldr	r2, [r3, #16]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f043 0204 	orr.w	r2, r3, #4
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	601a      	str	r2, [r3, #0]
}
 8005ac6:	bf00      	nop
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	40010000 	.word	0x40010000
 8005ad8:	40000400 	.word	0x40000400
 8005adc:	40000800 	.word	0x40000800
 8005ae0:	40000c00 	.word	0x40000c00
 8005ae4:	40010400 	.word	0x40010400
 8005ae8:	40014000 	.word	0x40014000
 8005aec:	40014400 	.word	0x40014400
 8005af0:	40014800 	.word	0x40014800
 8005af4:	40001800 	.word	0x40001800
 8005af8:	40001c00 	.word	0x40001c00
 8005afc:	40002000 	.word	0x40002000

08005b00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	f023 0201 	bic.w	r2, r3, #1
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005bd8 <TIM_OC1_SetConfig+0xd8>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f023 0303 	bic.w	r3, r3, #3
 8005b36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f023 0302 	bic.w	r3, r3, #2
 8005b48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a21      	ldr	r2, [pc, #132]	@ (8005bdc <TIM_OC1_SetConfig+0xdc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d003      	beq.n	8005b64 <TIM_OC1_SetConfig+0x64>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a20      	ldr	r2, [pc, #128]	@ (8005be0 <TIM_OC1_SetConfig+0xe0>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d10c      	bne.n	8005b7e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f023 0308 	bic.w	r3, r3, #8
 8005b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f023 0304 	bic.w	r3, r3, #4
 8005b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a16      	ldr	r2, [pc, #88]	@ (8005bdc <TIM_OC1_SetConfig+0xdc>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d003      	beq.n	8005b8e <TIM_OC1_SetConfig+0x8e>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a15      	ldr	r2, [pc, #84]	@ (8005be0 <TIM_OC1_SetConfig+0xe0>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d111      	bne.n	8005bb2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	621a      	str	r2, [r3, #32]
}
 8005bcc:	bf00      	nop
 8005bce:	371c      	adds	r7, #28
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	fffeff8f 	.word	0xfffeff8f
 8005bdc:	40010000 	.word	0x40010000
 8005be0:	40010400 	.word	0x40010400

08005be4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	f023 0210 	bic.w	r2, r3, #16
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	4b2e      	ldr	r3, [pc, #184]	@ (8005cc8 <TIM_OC2_SetConfig+0xe4>)
 8005c10:	4013      	ands	r3, r2
 8005c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	021b      	lsls	r3, r3, #8
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f023 0320 	bic.w	r3, r3, #32
 8005c2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	011b      	lsls	r3, r3, #4
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a23      	ldr	r2, [pc, #140]	@ (8005ccc <TIM_OC2_SetConfig+0xe8>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d003      	beq.n	8005c4c <TIM_OC2_SetConfig+0x68>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a22      	ldr	r2, [pc, #136]	@ (8005cd0 <TIM_OC2_SetConfig+0xec>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d10d      	bne.n	8005c68 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	011b      	lsls	r3, r3, #4
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a18      	ldr	r2, [pc, #96]	@ (8005ccc <TIM_OC2_SetConfig+0xe8>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d003      	beq.n	8005c78 <TIM_OC2_SetConfig+0x94>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a17      	ldr	r2, [pc, #92]	@ (8005cd0 <TIM_OC2_SetConfig+0xec>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d113      	bne.n	8005ca0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	693a      	ldr	r2, [r7, #16]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	685a      	ldr	r2, [r3, #4]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	621a      	str	r2, [r3, #32]
}
 8005cba:	bf00      	nop
 8005cbc:	371c      	adds	r7, #28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr
 8005cc6:	bf00      	nop
 8005cc8:	feff8fff 	.word	0xfeff8fff
 8005ccc:	40010000 	.word	0x40010000
 8005cd0:	40010400 	.word	0x40010400

08005cd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b087      	sub	sp, #28
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8005db4 <TIM_OC3_SetConfig+0xe0>)
 8005d00:	4013      	ands	r3, r2
 8005d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f023 0303 	bic.w	r3, r3, #3
 8005d0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	021b      	lsls	r3, r3, #8
 8005d24:	697a      	ldr	r2, [r7, #20]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a22      	ldr	r2, [pc, #136]	@ (8005db8 <TIM_OC3_SetConfig+0xe4>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d003      	beq.n	8005d3a <TIM_OC3_SetConfig+0x66>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a21      	ldr	r2, [pc, #132]	@ (8005dbc <TIM_OC3_SetConfig+0xe8>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d10d      	bne.n	8005d56 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	021b      	lsls	r3, r3, #8
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a17      	ldr	r2, [pc, #92]	@ (8005db8 <TIM_OC3_SetConfig+0xe4>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d003      	beq.n	8005d66 <TIM_OC3_SetConfig+0x92>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a16      	ldr	r2, [pc, #88]	@ (8005dbc <TIM_OC3_SetConfig+0xe8>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d113      	bne.n	8005d8e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	011b      	lsls	r3, r3, #4
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	011b      	lsls	r3, r3, #4
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	685a      	ldr	r2, [r3, #4]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	621a      	str	r2, [r3, #32]
}
 8005da8:	bf00      	nop
 8005daa:	371c      	adds	r7, #28
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr
 8005db4:	fffeff8f 	.word	0xfffeff8f
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	40010400 	.word	0x40010400

08005dc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
 8005dd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	4b1e      	ldr	r3, [pc, #120]	@ (8005e64 <TIM_OC4_SetConfig+0xa4>)
 8005dec:	4013      	ands	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	021b      	lsls	r3, r3, #8
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	031b      	lsls	r3, r3, #12
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a13      	ldr	r2, [pc, #76]	@ (8005e68 <TIM_OC4_SetConfig+0xa8>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d003      	beq.n	8005e28 <TIM_OC4_SetConfig+0x68>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a12      	ldr	r2, [pc, #72]	@ (8005e6c <TIM_OC4_SetConfig+0xac>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d109      	bne.n	8005e3c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	695b      	ldr	r3, [r3, #20]
 8005e34:	019b      	lsls	r3, r3, #6
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	621a      	str	r2, [r3, #32]
}
 8005e56:	bf00      	nop
 8005e58:	371c      	adds	r7, #28
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	feff8fff 	.word	0xfeff8fff
 8005e68:	40010000 	.word	0x40010000
 8005e6c:	40010400 	.word	0x40010400

08005e70 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b087      	sub	sp, #28
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
 8005e7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a1b      	ldr	r3, [r3, #32]
 8005e84:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e98:	68fa      	ldr	r2, [r7, #12]
 8005e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8005f08 <TIM_OC5_SetConfig+0x98>)
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005eb0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	041b      	lsls	r3, r3, #16
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a12      	ldr	r2, [pc, #72]	@ (8005f0c <TIM_OC5_SetConfig+0x9c>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d003      	beq.n	8005ece <TIM_OC5_SetConfig+0x5e>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a11      	ldr	r2, [pc, #68]	@ (8005f10 <TIM_OC5_SetConfig+0xa0>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d109      	bne.n	8005ee2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ed4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	021b      	lsls	r3, r3, #8
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	621a      	str	r2, [r3, #32]
}
 8005efc:	bf00      	nop
 8005efe:	371c      	adds	r7, #28
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr
 8005f08:	fffeff8f 	.word	0xfffeff8f
 8005f0c:	40010000 	.word	0x40010000
 8005f10:	40010400 	.word	0x40010400

08005f14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b087      	sub	sp, #28
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6a1b      	ldr	r3, [r3, #32]
 8005f28:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	4b1c      	ldr	r3, [pc, #112]	@ (8005fb0 <TIM_OC6_SetConfig+0x9c>)
 8005f40:	4013      	ands	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	021b      	lsls	r3, r3, #8
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	051b      	lsls	r3, r3, #20
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a13      	ldr	r2, [pc, #76]	@ (8005fb4 <TIM_OC6_SetConfig+0xa0>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d003      	beq.n	8005f74 <TIM_OC6_SetConfig+0x60>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a12      	ldr	r2, [pc, #72]	@ (8005fb8 <TIM_OC6_SetConfig+0xa4>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d109      	bne.n	8005f88 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f7a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	029b      	lsls	r3, r3, #10
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	697a      	ldr	r2, [r7, #20]
 8005f8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685a      	ldr	r2, [r3, #4]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	621a      	str	r2, [r3, #32]
}
 8005fa2:	bf00      	nop
 8005fa4:	371c      	adds	r7, #28
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	feff8fff 	.word	0xfeff8fff
 8005fb4:	40010000 	.word	0x40010000
 8005fb8:	40010400 	.word	0x40010400

08005fbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6a1b      	ldr	r3, [r3, #32]
 8005fcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	f023 0201 	bic.w	r2, r3, #1
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	011b      	lsls	r3, r3, #4
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	f023 030a 	bic.w	r3, r3, #10
 8005ff8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	621a      	str	r2, [r3, #32]
}
 800600e:	bf00      	nop
 8006010:	371c      	adds	r7, #28
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr

0800601a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800601a:	b480      	push	{r7}
 800601c:	b087      	sub	sp, #28
 800601e:	af00      	add	r7, sp, #0
 8006020:	60f8      	str	r0, [r7, #12]
 8006022:	60b9      	str	r1, [r7, #8]
 8006024:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	f023 0210 	bic.w	r2, r3, #16
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006044:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	031b      	lsls	r3, r3, #12
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	4313      	orrs	r3, r2
 800604e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006056:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	697a      	ldr	r2, [r7, #20]
 800605e:	4313      	orrs	r3, r2
 8006060:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	621a      	str	r2, [r3, #32]
}
 800606e:	bf00      	nop
 8006070:	371c      	adds	r7, #28
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800607a:	b480      	push	{r7}
 800607c:	b085      	sub	sp, #20
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006090:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006092:	683a      	ldr	r2, [r7, #0]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	4313      	orrs	r3, r2
 8006098:	f043 0307 	orr.w	r3, r3, #7
 800609c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	609a      	str	r2, [r3, #8]
}
 80060a4:	bf00      	nop
 80060a6:	3714      	adds	r7, #20
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b087      	sub	sp, #28
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
 80060bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	021a      	lsls	r2, r3, #8
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	431a      	orrs	r2, r3
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	4313      	orrs	r3, r2
 80060dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	609a      	str	r2, [r3, #8]
}
 80060e4:	bf00      	nop
 80060e6:	371c      	adds	r7, #28
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	f003 031f 	and.w	r3, r3, #31
 8006102:	2201      	movs	r2, #1
 8006104:	fa02 f303 	lsl.w	r3, r2, r3
 8006108:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a1a      	ldr	r2, [r3, #32]
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	43db      	mvns	r3, r3
 8006112:	401a      	ands	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6a1a      	ldr	r2, [r3, #32]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	f003 031f 	and.w	r3, r3, #31
 8006122:	6879      	ldr	r1, [r7, #4]
 8006124:	fa01 f303 	lsl.w	r3, r1, r3
 8006128:	431a      	orrs	r2, r3
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	621a      	str	r2, [r3, #32]
}
 800612e:	bf00      	nop
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
	...

0800613c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800614c:	2b01      	cmp	r3, #1
 800614e:	d101      	bne.n	8006154 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006150:	2302      	movs	r3, #2
 8006152:	e06d      	b.n	8006230 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2202      	movs	r2, #2
 8006160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a30      	ldr	r2, [pc, #192]	@ (800623c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d004      	beq.n	8006188 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a2f      	ldr	r2, [pc, #188]	@ (8006240 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d108      	bne.n	800619a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800618e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	4313      	orrs	r3, r2
 8006198:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a20      	ldr	r2, [pc, #128]	@ (800623c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d022      	beq.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061c6:	d01d      	beq.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a1d      	ldr	r2, [pc, #116]	@ (8006244 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d018      	beq.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006248 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d013      	beq.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a1a      	ldr	r2, [pc, #104]	@ (800624c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d00e      	beq.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a15      	ldr	r2, [pc, #84]	@ (8006240 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d009      	beq.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a16      	ldr	r2, [pc, #88]	@ (8006250 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d004      	beq.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a15      	ldr	r2, [pc, #84]	@ (8006254 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d10c      	bne.n	800621e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800620a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	68ba      	ldr	r2, [r7, #8]
 8006212:	4313      	orrs	r3, r2
 8006214:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68ba      	ldr	r2, [r7, #8]
 800621c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3714      	adds	r7, #20
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr
 800623c:	40010000 	.word	0x40010000
 8006240:	40010400 	.word	0x40010400
 8006244:	40000400 	.word	0x40000400
 8006248:	40000800 	.word	0x40000800
 800624c:	40000c00 	.word	0x40000c00
 8006250:	40014000 	.word	0x40014000
 8006254:	40001800 	.word	0x40001800

08006258 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d101      	bne.n	80062a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e040      	b.n	8006328 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d106      	bne.n	80062bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f7fc fd96 	bl	8002de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2224      	movs	r2, #36	@ 0x24
 80062c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f022 0201 	bic.w	r2, r2, #1
 80062d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d002      	beq.n	80062e0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 fb16 	bl	800690c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 f8af 	bl	8006444 <UART_SetConfig>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d101      	bne.n	80062f0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e01b      	b.n	8006328 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689a      	ldr	r2, [r3, #8]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800630e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f042 0201 	orr.w	r2, r2, #1
 800631e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 fb95 	bl	8006a50 <UART_CheckIdleState>
 8006326:	4603      	mov	r3, r0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3708      	adds	r7, #8
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b08a      	sub	sp, #40	@ 0x28
 8006334:	af02      	add	r7, sp, #8
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	603b      	str	r3, [r7, #0]
 800633c:	4613      	mov	r3, r2
 800633e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006344:	2b20      	cmp	r3, #32
 8006346:	d177      	bne.n	8006438 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d002      	beq.n	8006354 <HAL_UART_Transmit+0x24>
 800634e:	88fb      	ldrh	r3, [r7, #6]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d101      	bne.n	8006358 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e070      	b.n	800643a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2221      	movs	r2, #33	@ 0x21
 8006364:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006366:	f7fc fe2d 	bl	8002fc4 <HAL_GetTick>
 800636a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	88fa      	ldrh	r2, [r7, #6]
 8006370:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	88fa      	ldrh	r2, [r7, #6]
 8006378:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006384:	d108      	bne.n	8006398 <HAL_UART_Transmit+0x68>
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d104      	bne.n	8006398 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800638e:	2300      	movs	r3, #0
 8006390:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	61bb      	str	r3, [r7, #24]
 8006396:	e003      	b.n	80063a0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800639c:	2300      	movs	r3, #0
 800639e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80063a0:	e02f      	b.n	8006402 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	2200      	movs	r2, #0
 80063aa:	2180      	movs	r1, #128	@ 0x80
 80063ac:	68f8      	ldr	r0, [r7, #12]
 80063ae:	f000 fba6 	bl	8006afe <UART_WaitOnFlagUntilTimeout>
 80063b2:	4603      	mov	r3, r0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d004      	beq.n	80063c2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2220      	movs	r2, #32
 80063bc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e03b      	b.n	800643a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d10b      	bne.n	80063e0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	881b      	ldrh	r3, [r3, #0]
 80063cc:	461a      	mov	r2, r3
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	3302      	adds	r3, #2
 80063dc:	61bb      	str	r3, [r7, #24]
 80063de:	e007      	b.n	80063f0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	781a      	ldrb	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	3301      	adds	r3, #1
 80063ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	3b01      	subs	r3, #1
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006408:	b29b      	uxth	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1c9      	bne.n	80063a2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	9300      	str	r3, [sp, #0]
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	2200      	movs	r2, #0
 8006416:	2140      	movs	r1, #64	@ 0x40
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f000 fb70 	bl	8006afe <UART_WaitOnFlagUntilTimeout>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d004      	beq.n	800642e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2220      	movs	r2, #32
 8006428:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800642a:	2303      	movs	r3, #3
 800642c:	e005      	b.n	800643a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2220      	movs	r2, #32
 8006432:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006434:	2300      	movs	r3, #0
 8006436:	e000      	b.n	800643a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006438:	2302      	movs	r3, #2
  }
}
 800643a:	4618      	mov	r0, r3
 800643c:	3720      	adds	r7, #32
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
	...

08006444 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b088      	sub	sp, #32
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800644c:	2300      	movs	r3, #0
 800644e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	689a      	ldr	r2, [r3, #8]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	431a      	orrs	r2, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	69db      	ldr	r3, [r3, #28]
 8006464:	4313      	orrs	r3, r2
 8006466:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	4ba6      	ldr	r3, [pc, #664]	@ (8006708 <UART_SetConfig+0x2c4>)
 8006470:	4013      	ands	r3, r2
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	6812      	ldr	r2, [r2, #0]
 8006476:	6979      	ldr	r1, [r7, #20]
 8006478:	430b      	orrs	r3, r1
 800647a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	430a      	orrs	r2, r1
 8006490:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a1b      	ldr	r3, [r3, #32]
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	4313      	orrs	r3, r2
 80064a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	697a      	ldr	r2, [r7, #20]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a94      	ldr	r2, [pc, #592]	@ (800670c <UART_SetConfig+0x2c8>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d120      	bne.n	8006502 <UART_SetConfig+0xbe>
 80064c0:	4b93      	ldr	r3, [pc, #588]	@ (8006710 <UART_SetConfig+0x2cc>)
 80064c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064c6:	f003 0303 	and.w	r3, r3, #3
 80064ca:	2b03      	cmp	r3, #3
 80064cc:	d816      	bhi.n	80064fc <UART_SetConfig+0xb8>
 80064ce:	a201      	add	r2, pc, #4	@ (adr r2, 80064d4 <UART_SetConfig+0x90>)
 80064d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d4:	080064e5 	.word	0x080064e5
 80064d8:	080064f1 	.word	0x080064f1
 80064dc:	080064eb 	.word	0x080064eb
 80064e0:	080064f7 	.word	0x080064f7
 80064e4:	2301      	movs	r3, #1
 80064e6:	77fb      	strb	r3, [r7, #31]
 80064e8:	e150      	b.n	800678c <UART_SetConfig+0x348>
 80064ea:	2302      	movs	r3, #2
 80064ec:	77fb      	strb	r3, [r7, #31]
 80064ee:	e14d      	b.n	800678c <UART_SetConfig+0x348>
 80064f0:	2304      	movs	r3, #4
 80064f2:	77fb      	strb	r3, [r7, #31]
 80064f4:	e14a      	b.n	800678c <UART_SetConfig+0x348>
 80064f6:	2308      	movs	r3, #8
 80064f8:	77fb      	strb	r3, [r7, #31]
 80064fa:	e147      	b.n	800678c <UART_SetConfig+0x348>
 80064fc:	2310      	movs	r3, #16
 80064fe:	77fb      	strb	r3, [r7, #31]
 8006500:	e144      	b.n	800678c <UART_SetConfig+0x348>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a83      	ldr	r2, [pc, #524]	@ (8006714 <UART_SetConfig+0x2d0>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d132      	bne.n	8006572 <UART_SetConfig+0x12e>
 800650c:	4b80      	ldr	r3, [pc, #512]	@ (8006710 <UART_SetConfig+0x2cc>)
 800650e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006512:	f003 030c 	and.w	r3, r3, #12
 8006516:	2b0c      	cmp	r3, #12
 8006518:	d828      	bhi.n	800656c <UART_SetConfig+0x128>
 800651a:	a201      	add	r2, pc, #4	@ (adr r2, 8006520 <UART_SetConfig+0xdc>)
 800651c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006520:	08006555 	.word	0x08006555
 8006524:	0800656d 	.word	0x0800656d
 8006528:	0800656d 	.word	0x0800656d
 800652c:	0800656d 	.word	0x0800656d
 8006530:	08006561 	.word	0x08006561
 8006534:	0800656d 	.word	0x0800656d
 8006538:	0800656d 	.word	0x0800656d
 800653c:	0800656d 	.word	0x0800656d
 8006540:	0800655b 	.word	0x0800655b
 8006544:	0800656d 	.word	0x0800656d
 8006548:	0800656d 	.word	0x0800656d
 800654c:	0800656d 	.word	0x0800656d
 8006550:	08006567 	.word	0x08006567
 8006554:	2300      	movs	r3, #0
 8006556:	77fb      	strb	r3, [r7, #31]
 8006558:	e118      	b.n	800678c <UART_SetConfig+0x348>
 800655a:	2302      	movs	r3, #2
 800655c:	77fb      	strb	r3, [r7, #31]
 800655e:	e115      	b.n	800678c <UART_SetConfig+0x348>
 8006560:	2304      	movs	r3, #4
 8006562:	77fb      	strb	r3, [r7, #31]
 8006564:	e112      	b.n	800678c <UART_SetConfig+0x348>
 8006566:	2308      	movs	r3, #8
 8006568:	77fb      	strb	r3, [r7, #31]
 800656a:	e10f      	b.n	800678c <UART_SetConfig+0x348>
 800656c:	2310      	movs	r3, #16
 800656e:	77fb      	strb	r3, [r7, #31]
 8006570:	e10c      	b.n	800678c <UART_SetConfig+0x348>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a68      	ldr	r2, [pc, #416]	@ (8006718 <UART_SetConfig+0x2d4>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d120      	bne.n	80065be <UART_SetConfig+0x17a>
 800657c:	4b64      	ldr	r3, [pc, #400]	@ (8006710 <UART_SetConfig+0x2cc>)
 800657e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006582:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006586:	2b30      	cmp	r3, #48	@ 0x30
 8006588:	d013      	beq.n	80065b2 <UART_SetConfig+0x16e>
 800658a:	2b30      	cmp	r3, #48	@ 0x30
 800658c:	d814      	bhi.n	80065b8 <UART_SetConfig+0x174>
 800658e:	2b20      	cmp	r3, #32
 8006590:	d009      	beq.n	80065a6 <UART_SetConfig+0x162>
 8006592:	2b20      	cmp	r3, #32
 8006594:	d810      	bhi.n	80065b8 <UART_SetConfig+0x174>
 8006596:	2b00      	cmp	r3, #0
 8006598:	d002      	beq.n	80065a0 <UART_SetConfig+0x15c>
 800659a:	2b10      	cmp	r3, #16
 800659c:	d006      	beq.n	80065ac <UART_SetConfig+0x168>
 800659e:	e00b      	b.n	80065b8 <UART_SetConfig+0x174>
 80065a0:	2300      	movs	r3, #0
 80065a2:	77fb      	strb	r3, [r7, #31]
 80065a4:	e0f2      	b.n	800678c <UART_SetConfig+0x348>
 80065a6:	2302      	movs	r3, #2
 80065a8:	77fb      	strb	r3, [r7, #31]
 80065aa:	e0ef      	b.n	800678c <UART_SetConfig+0x348>
 80065ac:	2304      	movs	r3, #4
 80065ae:	77fb      	strb	r3, [r7, #31]
 80065b0:	e0ec      	b.n	800678c <UART_SetConfig+0x348>
 80065b2:	2308      	movs	r3, #8
 80065b4:	77fb      	strb	r3, [r7, #31]
 80065b6:	e0e9      	b.n	800678c <UART_SetConfig+0x348>
 80065b8:	2310      	movs	r3, #16
 80065ba:	77fb      	strb	r3, [r7, #31]
 80065bc:	e0e6      	b.n	800678c <UART_SetConfig+0x348>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a56      	ldr	r2, [pc, #344]	@ (800671c <UART_SetConfig+0x2d8>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d120      	bne.n	800660a <UART_SetConfig+0x1c6>
 80065c8:	4b51      	ldr	r3, [pc, #324]	@ (8006710 <UART_SetConfig+0x2cc>)
 80065ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80065d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80065d4:	d013      	beq.n	80065fe <UART_SetConfig+0x1ba>
 80065d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80065d8:	d814      	bhi.n	8006604 <UART_SetConfig+0x1c0>
 80065da:	2b80      	cmp	r3, #128	@ 0x80
 80065dc:	d009      	beq.n	80065f2 <UART_SetConfig+0x1ae>
 80065de:	2b80      	cmp	r3, #128	@ 0x80
 80065e0:	d810      	bhi.n	8006604 <UART_SetConfig+0x1c0>
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d002      	beq.n	80065ec <UART_SetConfig+0x1a8>
 80065e6:	2b40      	cmp	r3, #64	@ 0x40
 80065e8:	d006      	beq.n	80065f8 <UART_SetConfig+0x1b4>
 80065ea:	e00b      	b.n	8006604 <UART_SetConfig+0x1c0>
 80065ec:	2300      	movs	r3, #0
 80065ee:	77fb      	strb	r3, [r7, #31]
 80065f0:	e0cc      	b.n	800678c <UART_SetConfig+0x348>
 80065f2:	2302      	movs	r3, #2
 80065f4:	77fb      	strb	r3, [r7, #31]
 80065f6:	e0c9      	b.n	800678c <UART_SetConfig+0x348>
 80065f8:	2304      	movs	r3, #4
 80065fa:	77fb      	strb	r3, [r7, #31]
 80065fc:	e0c6      	b.n	800678c <UART_SetConfig+0x348>
 80065fe:	2308      	movs	r3, #8
 8006600:	77fb      	strb	r3, [r7, #31]
 8006602:	e0c3      	b.n	800678c <UART_SetConfig+0x348>
 8006604:	2310      	movs	r3, #16
 8006606:	77fb      	strb	r3, [r7, #31]
 8006608:	e0c0      	b.n	800678c <UART_SetConfig+0x348>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a44      	ldr	r2, [pc, #272]	@ (8006720 <UART_SetConfig+0x2dc>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d125      	bne.n	8006660 <UART_SetConfig+0x21c>
 8006614:	4b3e      	ldr	r3, [pc, #248]	@ (8006710 <UART_SetConfig+0x2cc>)
 8006616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800661a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800661e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006622:	d017      	beq.n	8006654 <UART_SetConfig+0x210>
 8006624:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006628:	d817      	bhi.n	800665a <UART_SetConfig+0x216>
 800662a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800662e:	d00b      	beq.n	8006648 <UART_SetConfig+0x204>
 8006630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006634:	d811      	bhi.n	800665a <UART_SetConfig+0x216>
 8006636:	2b00      	cmp	r3, #0
 8006638:	d003      	beq.n	8006642 <UART_SetConfig+0x1fe>
 800663a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800663e:	d006      	beq.n	800664e <UART_SetConfig+0x20a>
 8006640:	e00b      	b.n	800665a <UART_SetConfig+0x216>
 8006642:	2300      	movs	r3, #0
 8006644:	77fb      	strb	r3, [r7, #31]
 8006646:	e0a1      	b.n	800678c <UART_SetConfig+0x348>
 8006648:	2302      	movs	r3, #2
 800664a:	77fb      	strb	r3, [r7, #31]
 800664c:	e09e      	b.n	800678c <UART_SetConfig+0x348>
 800664e:	2304      	movs	r3, #4
 8006650:	77fb      	strb	r3, [r7, #31]
 8006652:	e09b      	b.n	800678c <UART_SetConfig+0x348>
 8006654:	2308      	movs	r3, #8
 8006656:	77fb      	strb	r3, [r7, #31]
 8006658:	e098      	b.n	800678c <UART_SetConfig+0x348>
 800665a:	2310      	movs	r3, #16
 800665c:	77fb      	strb	r3, [r7, #31]
 800665e:	e095      	b.n	800678c <UART_SetConfig+0x348>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a2f      	ldr	r2, [pc, #188]	@ (8006724 <UART_SetConfig+0x2e0>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d125      	bne.n	80066b6 <UART_SetConfig+0x272>
 800666a:	4b29      	ldr	r3, [pc, #164]	@ (8006710 <UART_SetConfig+0x2cc>)
 800666c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006670:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006674:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006678:	d017      	beq.n	80066aa <UART_SetConfig+0x266>
 800667a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800667e:	d817      	bhi.n	80066b0 <UART_SetConfig+0x26c>
 8006680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006684:	d00b      	beq.n	800669e <UART_SetConfig+0x25a>
 8006686:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800668a:	d811      	bhi.n	80066b0 <UART_SetConfig+0x26c>
 800668c:	2b00      	cmp	r3, #0
 800668e:	d003      	beq.n	8006698 <UART_SetConfig+0x254>
 8006690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006694:	d006      	beq.n	80066a4 <UART_SetConfig+0x260>
 8006696:	e00b      	b.n	80066b0 <UART_SetConfig+0x26c>
 8006698:	2301      	movs	r3, #1
 800669a:	77fb      	strb	r3, [r7, #31]
 800669c:	e076      	b.n	800678c <UART_SetConfig+0x348>
 800669e:	2302      	movs	r3, #2
 80066a0:	77fb      	strb	r3, [r7, #31]
 80066a2:	e073      	b.n	800678c <UART_SetConfig+0x348>
 80066a4:	2304      	movs	r3, #4
 80066a6:	77fb      	strb	r3, [r7, #31]
 80066a8:	e070      	b.n	800678c <UART_SetConfig+0x348>
 80066aa:	2308      	movs	r3, #8
 80066ac:	77fb      	strb	r3, [r7, #31]
 80066ae:	e06d      	b.n	800678c <UART_SetConfig+0x348>
 80066b0:	2310      	movs	r3, #16
 80066b2:	77fb      	strb	r3, [r7, #31]
 80066b4:	e06a      	b.n	800678c <UART_SetConfig+0x348>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006728 <UART_SetConfig+0x2e4>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d138      	bne.n	8006732 <UART_SetConfig+0x2ee>
 80066c0:	4b13      	ldr	r3, [pc, #76]	@ (8006710 <UART_SetConfig+0x2cc>)
 80066c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066c6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80066ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066ce:	d017      	beq.n	8006700 <UART_SetConfig+0x2bc>
 80066d0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066d4:	d82a      	bhi.n	800672c <UART_SetConfig+0x2e8>
 80066d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066da:	d00b      	beq.n	80066f4 <UART_SetConfig+0x2b0>
 80066dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066e0:	d824      	bhi.n	800672c <UART_SetConfig+0x2e8>
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d003      	beq.n	80066ee <UART_SetConfig+0x2aa>
 80066e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ea:	d006      	beq.n	80066fa <UART_SetConfig+0x2b6>
 80066ec:	e01e      	b.n	800672c <UART_SetConfig+0x2e8>
 80066ee:	2300      	movs	r3, #0
 80066f0:	77fb      	strb	r3, [r7, #31]
 80066f2:	e04b      	b.n	800678c <UART_SetConfig+0x348>
 80066f4:	2302      	movs	r3, #2
 80066f6:	77fb      	strb	r3, [r7, #31]
 80066f8:	e048      	b.n	800678c <UART_SetConfig+0x348>
 80066fa:	2304      	movs	r3, #4
 80066fc:	77fb      	strb	r3, [r7, #31]
 80066fe:	e045      	b.n	800678c <UART_SetConfig+0x348>
 8006700:	2308      	movs	r3, #8
 8006702:	77fb      	strb	r3, [r7, #31]
 8006704:	e042      	b.n	800678c <UART_SetConfig+0x348>
 8006706:	bf00      	nop
 8006708:	efff69f3 	.word	0xefff69f3
 800670c:	40011000 	.word	0x40011000
 8006710:	40023800 	.word	0x40023800
 8006714:	40004400 	.word	0x40004400
 8006718:	40004800 	.word	0x40004800
 800671c:	40004c00 	.word	0x40004c00
 8006720:	40005000 	.word	0x40005000
 8006724:	40011400 	.word	0x40011400
 8006728:	40007800 	.word	0x40007800
 800672c:	2310      	movs	r3, #16
 800672e:	77fb      	strb	r3, [r7, #31]
 8006730:	e02c      	b.n	800678c <UART_SetConfig+0x348>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a72      	ldr	r2, [pc, #456]	@ (8006900 <UART_SetConfig+0x4bc>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d125      	bne.n	8006788 <UART_SetConfig+0x344>
 800673c:	4b71      	ldr	r3, [pc, #452]	@ (8006904 <UART_SetConfig+0x4c0>)
 800673e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006742:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006746:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800674a:	d017      	beq.n	800677c <UART_SetConfig+0x338>
 800674c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006750:	d817      	bhi.n	8006782 <UART_SetConfig+0x33e>
 8006752:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006756:	d00b      	beq.n	8006770 <UART_SetConfig+0x32c>
 8006758:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800675c:	d811      	bhi.n	8006782 <UART_SetConfig+0x33e>
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <UART_SetConfig+0x326>
 8006762:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006766:	d006      	beq.n	8006776 <UART_SetConfig+0x332>
 8006768:	e00b      	b.n	8006782 <UART_SetConfig+0x33e>
 800676a:	2300      	movs	r3, #0
 800676c:	77fb      	strb	r3, [r7, #31]
 800676e:	e00d      	b.n	800678c <UART_SetConfig+0x348>
 8006770:	2302      	movs	r3, #2
 8006772:	77fb      	strb	r3, [r7, #31]
 8006774:	e00a      	b.n	800678c <UART_SetConfig+0x348>
 8006776:	2304      	movs	r3, #4
 8006778:	77fb      	strb	r3, [r7, #31]
 800677a:	e007      	b.n	800678c <UART_SetConfig+0x348>
 800677c:	2308      	movs	r3, #8
 800677e:	77fb      	strb	r3, [r7, #31]
 8006780:	e004      	b.n	800678c <UART_SetConfig+0x348>
 8006782:	2310      	movs	r3, #16
 8006784:	77fb      	strb	r3, [r7, #31]
 8006786:	e001      	b.n	800678c <UART_SetConfig+0x348>
 8006788:	2310      	movs	r3, #16
 800678a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	69db      	ldr	r3, [r3, #28]
 8006790:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006794:	d15b      	bne.n	800684e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006796:	7ffb      	ldrb	r3, [r7, #31]
 8006798:	2b08      	cmp	r3, #8
 800679a:	d828      	bhi.n	80067ee <UART_SetConfig+0x3aa>
 800679c:	a201      	add	r2, pc, #4	@ (adr r2, 80067a4 <UART_SetConfig+0x360>)
 800679e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a2:	bf00      	nop
 80067a4:	080067c9 	.word	0x080067c9
 80067a8:	080067d1 	.word	0x080067d1
 80067ac:	080067d9 	.word	0x080067d9
 80067b0:	080067ef 	.word	0x080067ef
 80067b4:	080067df 	.word	0x080067df
 80067b8:	080067ef 	.word	0x080067ef
 80067bc:	080067ef 	.word	0x080067ef
 80067c0:	080067ef 	.word	0x080067ef
 80067c4:	080067e7 	.word	0x080067e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067c8:	f7fd fd4a 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 80067cc:	61b8      	str	r0, [r7, #24]
        break;
 80067ce:	e013      	b.n	80067f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067d0:	f7fd fd5a 	bl	8004288 <HAL_RCC_GetPCLK2Freq>
 80067d4:	61b8      	str	r0, [r7, #24]
        break;
 80067d6:	e00f      	b.n	80067f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067d8:	4b4b      	ldr	r3, [pc, #300]	@ (8006908 <UART_SetConfig+0x4c4>)
 80067da:	61bb      	str	r3, [r7, #24]
        break;
 80067dc:	e00c      	b.n	80067f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067de:	f7fd fc2d 	bl	800403c <HAL_RCC_GetSysClockFreq>
 80067e2:	61b8      	str	r0, [r7, #24]
        break;
 80067e4:	e008      	b.n	80067f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067ea:	61bb      	str	r3, [r7, #24]
        break;
 80067ec:	e004      	b.n	80067f8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	77bb      	strb	r3, [r7, #30]
        break;
 80067f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d074      	beq.n	80068e8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	005a      	lsls	r2, r3, #1
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	085b      	lsrs	r3, r3, #1
 8006808:	441a      	add	r2, r3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006812:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	2b0f      	cmp	r3, #15
 8006818:	d916      	bls.n	8006848 <UART_SetConfig+0x404>
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006820:	d212      	bcs.n	8006848 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	b29b      	uxth	r3, r3
 8006826:	f023 030f 	bic.w	r3, r3, #15
 800682a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	085b      	lsrs	r3, r3, #1
 8006830:	b29b      	uxth	r3, r3
 8006832:	f003 0307 	and.w	r3, r3, #7
 8006836:	b29a      	uxth	r2, r3
 8006838:	89fb      	ldrh	r3, [r7, #14]
 800683a:	4313      	orrs	r3, r2
 800683c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	89fa      	ldrh	r2, [r7, #14]
 8006844:	60da      	str	r2, [r3, #12]
 8006846:	e04f      	b.n	80068e8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	77bb      	strb	r3, [r7, #30]
 800684c:	e04c      	b.n	80068e8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800684e:	7ffb      	ldrb	r3, [r7, #31]
 8006850:	2b08      	cmp	r3, #8
 8006852:	d828      	bhi.n	80068a6 <UART_SetConfig+0x462>
 8006854:	a201      	add	r2, pc, #4	@ (adr r2, 800685c <UART_SetConfig+0x418>)
 8006856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800685a:	bf00      	nop
 800685c:	08006881 	.word	0x08006881
 8006860:	08006889 	.word	0x08006889
 8006864:	08006891 	.word	0x08006891
 8006868:	080068a7 	.word	0x080068a7
 800686c:	08006897 	.word	0x08006897
 8006870:	080068a7 	.word	0x080068a7
 8006874:	080068a7 	.word	0x080068a7
 8006878:	080068a7 	.word	0x080068a7
 800687c:	0800689f 	.word	0x0800689f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006880:	f7fd fcee 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 8006884:	61b8      	str	r0, [r7, #24]
        break;
 8006886:	e013      	b.n	80068b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006888:	f7fd fcfe 	bl	8004288 <HAL_RCC_GetPCLK2Freq>
 800688c:	61b8      	str	r0, [r7, #24]
        break;
 800688e:	e00f      	b.n	80068b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006890:	4b1d      	ldr	r3, [pc, #116]	@ (8006908 <UART_SetConfig+0x4c4>)
 8006892:	61bb      	str	r3, [r7, #24]
        break;
 8006894:	e00c      	b.n	80068b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006896:	f7fd fbd1 	bl	800403c <HAL_RCC_GetSysClockFreq>
 800689a:	61b8      	str	r0, [r7, #24]
        break;
 800689c:	e008      	b.n	80068b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800689e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068a2:	61bb      	str	r3, [r7, #24]
        break;
 80068a4:	e004      	b.n	80068b0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80068a6:	2300      	movs	r3, #0
 80068a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	77bb      	strb	r3, [r7, #30]
        break;
 80068ae:	bf00      	nop
    }

    if (pclk != 0U)
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d018      	beq.n	80068e8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	085a      	lsrs	r2, r3, #1
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	441a      	add	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	2b0f      	cmp	r3, #15
 80068ce:	d909      	bls.n	80068e4 <UART_SetConfig+0x4a0>
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068d6:	d205      	bcs.n	80068e4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	b29a      	uxth	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	60da      	str	r2, [r3, #12]
 80068e2:	e001      	b.n	80068e8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80068f4:	7fbb      	ldrb	r3, [r7, #30]
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3720      	adds	r7, #32
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	40007c00 	.word	0x40007c00
 8006904:	40023800 	.word	0x40023800
 8006908:	00f42400 	.word	0x00f42400

0800690c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00a      	beq.n	8006936 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	430a      	orrs	r2, r1
 8006934:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00a      	beq.n	8006958 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	430a      	orrs	r2, r1
 8006956:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695c:	f003 0302 	and.w	r3, r3, #2
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00a      	beq.n	800697a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	430a      	orrs	r2, r1
 8006978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800697e:	f003 0304 	and.w	r3, r3, #4
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00a      	beq.n	800699c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	430a      	orrs	r2, r1
 800699a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a0:	f003 0310 	and.w	r3, r3, #16
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00a      	beq.n	80069be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	430a      	orrs	r2, r1
 80069bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069c2:	f003 0320 	and.w	r3, r3, #32
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d00a      	beq.n	80069e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	430a      	orrs	r2, r1
 80069de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d01a      	beq.n	8006a22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	430a      	orrs	r2, r1
 8006a00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a0a:	d10a      	bne.n	8006a22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00a      	beq.n	8006a44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	430a      	orrs	r2, r1
 8006a42:	605a      	str	r2, [r3, #4]
  }
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b08c      	sub	sp, #48	@ 0x30
 8006a54:	af02      	add	r7, sp, #8
 8006a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a60:	f7fc fab0 	bl	8002fc4 <HAL_GetTick>
 8006a64:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 0308 	and.w	r3, r3, #8
 8006a70:	2b08      	cmp	r3, #8
 8006a72:	d12e      	bne.n	8006ad2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 f83b 	bl	8006afe <UART_WaitOnFlagUntilTimeout>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d021      	beq.n	8006ad2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	e853 3f00 	ldrex	r3, [r3]
 8006a9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006aa2:	623b      	str	r3, [r7, #32]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	6a3b      	ldr	r3, [r7, #32]
 8006aac:	61fb      	str	r3, [r7, #28]
 8006aae:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab0:	69b9      	ldr	r1, [r7, #24]
 8006ab2:	69fa      	ldr	r2, [r7, #28]
 8006ab4:	e841 2300 	strex	r3, r2, [r1]
 8006ab8:	617b      	str	r3, [r7, #20]
   return(result);
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d1e6      	bne.n	8006a8e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2220      	movs	r2, #32
 8006ac4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e011      	b.n	8006af6 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2220      	movs	r2, #32
 8006adc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3728      	adds	r7, #40	@ 0x28
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b084      	sub	sp, #16
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	60f8      	str	r0, [r7, #12]
 8006b06:	60b9      	str	r1, [r7, #8]
 8006b08:	603b      	str	r3, [r7, #0]
 8006b0a:	4613      	mov	r3, r2
 8006b0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b0e:	e04f      	b.n	8006bb0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b10:	69bb      	ldr	r3, [r7, #24]
 8006b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b16:	d04b      	beq.n	8006bb0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b18:	f7fc fa54 	bl	8002fc4 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	69ba      	ldr	r2, [r7, #24]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d302      	bcc.n	8006b2e <UART_WaitOnFlagUntilTimeout+0x30>
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d101      	bne.n	8006b32 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e04e      	b.n	8006bd0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0304 	and.w	r3, r3, #4
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d037      	beq.n	8006bb0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	2b80      	cmp	r3, #128	@ 0x80
 8006b44:	d034      	beq.n	8006bb0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	2b40      	cmp	r3, #64	@ 0x40
 8006b4a:	d031      	beq.n	8006bb0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	69db      	ldr	r3, [r3, #28]
 8006b52:	f003 0308 	and.w	r3, r3, #8
 8006b56:	2b08      	cmp	r3, #8
 8006b58:	d110      	bne.n	8006b7c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2208      	movs	r2, #8
 8006b60:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b62:	68f8      	ldr	r0, [r7, #12]
 8006b64:	f000 f838 	bl	8006bd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2208      	movs	r2, #8
 8006b6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e029      	b.n	8006bd0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	69db      	ldr	r3, [r3, #28]
 8006b82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b8a:	d111      	bne.n	8006bb0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b94:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f000 f81e 	bl	8006bd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2220      	movs	r2, #32
 8006ba0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006bac:	2303      	movs	r3, #3
 8006bae:	e00f      	b.n	8006bd0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	69da      	ldr	r2, [r3, #28]
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	4013      	ands	r3, r2
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	bf0c      	ite	eq
 8006bc0:	2301      	moveq	r3, #1
 8006bc2:	2300      	movne	r3, #0
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	79fb      	ldrb	r3, [r7, #7]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d0a0      	beq.n	8006b10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3710      	adds	r7, #16
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}

08006bd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b095      	sub	sp, #84	@ 0x54
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006be8:	e853 3f00 	ldrex	r3, [r3]
 8006bec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bfe:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c00:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c02:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c06:	e841 2300 	strex	r3, r2, [r1]
 8006c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1e6      	bne.n	8006be0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	3308      	adds	r3, #8
 8006c18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1a:	6a3b      	ldr	r3, [r7, #32]
 8006c1c:	e853 3f00 	ldrex	r3, [r3]
 8006c20:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c22:	69fb      	ldr	r3, [r7, #28]
 8006c24:	f023 0301 	bic.w	r3, r3, #1
 8006c28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	3308      	adds	r3, #8
 8006c30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c3a:	e841 2300 	strex	r3, r2, [r1]
 8006c3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d1e5      	bne.n	8006c12 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d118      	bne.n	8006c80 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	e853 3f00 	ldrex	r3, [r3]
 8006c5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	f023 0310 	bic.w	r3, r3, #16
 8006c62:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	461a      	mov	r2, r3
 8006c6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c6c:	61bb      	str	r3, [r7, #24]
 8006c6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c70:	6979      	ldr	r1, [r7, #20]
 8006c72:	69ba      	ldr	r2, [r7, #24]
 8006c74:	e841 2300 	strex	r3, r2, [r1]
 8006c78:	613b      	str	r3, [r7, #16]
   return(result);
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d1e6      	bne.n	8006c4e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2220      	movs	r2, #32
 8006c84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006c94:	bf00      	nop
 8006c96:	3754      	adds	r7, #84	@ 0x54
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b087      	sub	sp, #28
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb4:	683a      	ldr	r2, [r7, #0]
 8006cb6:	6812      	ldr	r2, [r2, #0]
 8006cb8:	f023 0101 	bic.w	r1, r3, #1
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	2b08      	cmp	r3, #8
 8006cc8:	d102      	bne.n	8006cd0 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006cca:	2340      	movs	r3, #64	@ 0x40
 8006ccc:	617b      	str	r3, [r7, #20]
 8006cce:	e001      	b.n	8006cd4 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8006ce0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8006ce6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8006cec:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8006cf2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8006cf8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8006cfe:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8006d04:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8006d0a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8006d10:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 8006d16:	4313      	orrs	r3, r2
 8006d18:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d28:	693a      	ldr	r2, [r7, #16]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d32:	693a      	ldr	r2, [r7, #16]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCR1_MBKEN                |
 8006d38:	4b20      	ldr	r3, [pc, #128]	@ (8006dbc <FMC_NORSRAM_Init+0x11c>)
 8006d3a:	60fb      	str	r3, [r7, #12]
          FMC_BCR1_WAITEN               |
          FMC_BCR1_EXTMOD               |
          FMC_BCR1_ASYNCWAIT            |
          FMC_BCR1_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d42:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006d4a:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_CPSIZE;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006d52:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	43db      	mvns	r3, r3
 8006d62:	ea02 0103 	and.w	r1, r2, r3
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	4319      	orrs	r1, r3
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d7c:	d10c      	bne.n	8006d98 <FMC_NORSRAM_Init+0xf8>
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d008      	beq.n	8006d98 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d92:	431a      	orrs	r2, r3
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d006      	beq.n	8006dae <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006da8:	431a      	orrs	r2, r3
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	371c      	adds	r7, #28
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr
 8006dbc:	0008fb7f 	.word	0x0008fb7f

08006dc0 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b087      	sub	sp, #28
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	60b9      	str	r1, [r7, #8]
 8006dca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTR1_ADDSET_Pos) |
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTR1_ADDHLD_Pos) |
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTR1_ADDSET_Pos) |
 8006dd6:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTR1_DATAST_Pos) |
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTR1_ADDHLD_Pos) |
 8006dde:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTR1_BUSTURN_Pos) |
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FMC_BTR1_DATAST_Pos) |
 8006de6:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTR1_CLKDIV_Pos) |
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	3b01      	subs	r3, #1
 8006dee:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTR1_BUSTURN_Pos) |
 8006df0:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTR1_DATLAT_Pos) |
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	3b02      	subs	r3, #2
 8006df8:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTR1_CLKDIV_Pos) |
 8006dfa:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTR1_DATLAT_Pos) |
 8006e06:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e1a:	d113      	bne.n	8006e44 <FMC_NORSRAM_Timing_Init+0x84>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTR1_CLKDIV_Pos));
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006e24:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTR1_CLKDIV_Pos);
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	051b      	lsls	r3, r3, #20
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTR1_CLKDIV, tmpr);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	431a      	orrs	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	371c      	adds	r7, #28
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
	...

08006e54 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b085      	sub	sp, #20
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	60b9      	str	r1, [r7, #8]
 8006e5e:	607a      	str	r2, [r7, #4]
 8006e60:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e68:	d11d      	bne.n	8006ea6 <FMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e72:	4b13      	ldr	r3, [pc, #76]	@ (8006ec0 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8006e74:	4013      	ands	r3, r2
 8006e76:	68ba      	ldr	r2, [r7, #8]
 8006e78:	6811      	ldr	r1, [r2, #0]
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	6852      	ldr	r2, [r2, #4]
 8006e7e:	0112      	lsls	r2, r2, #4
 8006e80:	4311      	orrs	r1, r2
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	6892      	ldr	r2, [r2, #8]
 8006e86:	0212      	lsls	r2, r2, #8
 8006e88:	4311      	orrs	r1, r2
 8006e8a:	68ba      	ldr	r2, [r7, #8]
 8006e8c:	6992      	ldr	r2, [r2, #24]
 8006e8e:	4311      	orrs	r1, r2
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	68d2      	ldr	r2, [r2, #12]
 8006e94:	0412      	lsls	r2, r2, #16
 8006e96:	430a      	orrs	r2, r1
 8006e98:	ea43 0102 	orr.w	r1, r3, r2
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006ea4:	e005      	b.n	8006eb2 <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8006eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3714      	adds	r7, #20
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr
 8006ec0:	cff00000 	.word	0xcff00000

08006ec4 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	689a      	ldr	r2, [r3, #8]
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	683a      	ldr	r2, [r7, #0]
 8006ee8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	683a      	ldr	r2, [r7, #0]
 8006eee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	601a      	str	r2, [r3, #0]
}
 8006f00:	bf00      	nop
 8006f02:	3714      	adds	r7, #20
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	6892      	ldr	r2, [r2, #8]
 8006f22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	6852      	ldr	r2, [r2, #4]
 8006f2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d103      	bne.n	8006f40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	689a      	ldr	r2, [r3, #8]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	1e5a      	subs	r2, r3, #1
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3714      	adds	r7, #20
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr

08006f60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006f66:	2300      	movs	r3, #0
 8006f68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f6a:	4b50      	ldr	r3, [pc, #320]	@ (80070ac <xTaskIncrementTick+0x14c>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f040 808c 	bne.w	800708c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006f74:	4b4e      	ldr	r3, [pc, #312]	@ (80070b0 <xTaskIncrementTick+0x150>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	3301      	adds	r3, #1
 8006f7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006f7c:	4a4c      	ldr	r2, [pc, #304]	@ (80070b0 <xTaskIncrementTick+0x150>)
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d123      	bne.n	8006fd0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8006f88:	4b4a      	ldr	r3, [pc, #296]	@ (80070b4 <xTaskIncrementTick+0x154>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00d      	beq.n	8006fae <xTaskIncrementTick+0x4e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f96:	b672      	cpsid	i
 8006f98:	f383 8811 	msr	BASEPRI, r3
 8006f9c:	f3bf 8f6f 	isb	sy
 8006fa0:	f3bf 8f4f 	dsb	sy
 8006fa4:	b662      	cpsie	i
 8006fa6:	603b      	str	r3, [r7, #0]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006fa8:	bf00      	nop
 8006faa:	bf00      	nop
 8006fac:	e7fd      	b.n	8006faa <xTaskIncrementTick+0x4a>
 8006fae:	4b41      	ldr	r3, [pc, #260]	@ (80070b4 <xTaskIncrementTick+0x154>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	60fb      	str	r3, [r7, #12]
 8006fb4:	4b40      	ldr	r3, [pc, #256]	@ (80070b8 <xTaskIncrementTick+0x158>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a3e      	ldr	r2, [pc, #248]	@ (80070b4 <xTaskIncrementTick+0x154>)
 8006fba:	6013      	str	r3, [r2, #0]
 8006fbc:	4a3e      	ldr	r2, [pc, #248]	@ (80070b8 <xTaskIncrementTick+0x158>)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6013      	str	r3, [r2, #0]
 8006fc2:	4b3e      	ldr	r3, [pc, #248]	@ (80070bc <xTaskIncrementTick+0x15c>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	4a3c      	ldr	r2, [pc, #240]	@ (80070bc <xTaskIncrementTick+0x15c>)
 8006fca:	6013      	str	r3, [r2, #0]
 8006fcc:	f000 f8e4 	bl	8007198 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006fd0:	4b3b      	ldr	r3, [pc, #236]	@ (80070c0 <xTaskIncrementTick+0x160>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	693a      	ldr	r2, [r7, #16]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d349      	bcc.n	800706e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fda:	4b36      	ldr	r3, [pc, #216]	@ (80070b4 <xTaskIncrementTick+0x154>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d104      	bne.n	8006fee <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fe4:	4b36      	ldr	r3, [pc, #216]	@ (80070c0 <xTaskIncrementTick+0x160>)
 8006fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8006fea:	601a      	str	r2, [r3, #0]
					break;
 8006fec:	e03f      	b.n	800706e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fee:	4b31      	ldr	r3, [pc, #196]	@ (80070b4 <xTaskIncrementTick+0x154>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	429a      	cmp	r2, r3
 8007004:	d203      	bcs.n	800700e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007006:	4a2e      	ldr	r2, [pc, #184]	@ (80070c0 <xTaskIncrementTick+0x160>)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800700c:	e02f      	b.n	800706e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	3304      	adds	r3, #4
 8007012:	4618      	mov	r0, r3
 8007014:	f7ff ff7a 	bl	8006f0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800701c:	2b00      	cmp	r3, #0
 800701e:	d004      	beq.n	800702a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	3318      	adds	r3, #24
 8007024:	4618      	mov	r0, r3
 8007026:	f7ff ff71 	bl	8006f0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800702e:	4b25      	ldr	r3, [pc, #148]	@ (80070c4 <xTaskIncrementTick+0x164>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	429a      	cmp	r2, r3
 8007034:	d903      	bls.n	800703e <xTaskIncrementTick+0xde>
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800703a:	4a22      	ldr	r2, [pc, #136]	@ (80070c4 <xTaskIncrementTick+0x164>)
 800703c:	6013      	str	r3, [r2, #0]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007042:	4613      	mov	r3, r2
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	4413      	add	r3, r2
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	4a1f      	ldr	r2, [pc, #124]	@ (80070c8 <xTaskIncrementTick+0x168>)
 800704c:	441a      	add	r2, r3
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	3304      	adds	r3, #4
 8007052:	4619      	mov	r1, r3
 8007054:	4610      	mov	r0, r2
 8007056:	f7ff ff35 	bl	8006ec4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800705e:	4b1b      	ldr	r3, [pc, #108]	@ (80070cc <xTaskIncrementTick+0x16c>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007064:	429a      	cmp	r2, r3
 8007066:	d3b8      	bcc.n	8006fda <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007068:	2301      	movs	r3, #1
 800706a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800706c:	e7b5      	b.n	8006fda <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800706e:	4b17      	ldr	r3, [pc, #92]	@ (80070cc <xTaskIncrementTick+0x16c>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007074:	4914      	ldr	r1, [pc, #80]	@ (80070c8 <xTaskIncrementTick+0x168>)
 8007076:	4613      	mov	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4413      	add	r3, r2
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	440b      	add	r3, r1
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d907      	bls.n	8007096 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007086:	2301      	movs	r3, #1
 8007088:	617b      	str	r3, [r7, #20]
 800708a:	e004      	b.n	8007096 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800708c:	4b10      	ldr	r3, [pc, #64]	@ (80070d0 <xTaskIncrementTick+0x170>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	3301      	adds	r3, #1
 8007092:	4a0f      	ldr	r2, [pc, #60]	@ (80070d0 <xTaskIncrementTick+0x170>)
 8007094:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007096:	4b0f      	ldr	r3, [pc, #60]	@ (80070d4 <xTaskIncrementTick+0x174>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d001      	beq.n	80070a2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800709e:	2301      	movs	r3, #1
 80070a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80070a2:	697b      	ldr	r3, [r7, #20]
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3718      	adds	r7, #24
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	20003d30 	.word	0x20003d30
 80070b0:	20003d18 	.word	0x20003d18
 80070b4:	20003cfc 	.word	0x20003cfc
 80070b8:	20003d00 	.word	0x20003d00
 80070bc:	20003d28 	.word	0x20003d28
 80070c0:	20003d2c 	.word	0x20003d2c
 80070c4:	20003d1c 	.word	0x20003d1c
 80070c8:	2000389c 	.word	0x2000389c
 80070cc:	20003898 	.word	0x20003898
 80070d0:	20003d20 	.word	0x20003d20
 80070d4:	20003d24 	.word	0x20003d24

080070d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80070de:	4b29      	ldr	r3, [pc, #164]	@ (8007184 <vTaskSwitchContext+0xac>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d003      	beq.n	80070ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80070e6:	4b28      	ldr	r3, [pc, #160]	@ (8007188 <vTaskSwitchContext+0xb0>)
 80070e8:	2201      	movs	r2, #1
 80070ea:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80070ec:	e044      	b.n	8007178 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80070ee:	4b26      	ldr	r3, [pc, #152]	@ (8007188 <vTaskSwitchContext+0xb0>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070f4:	4b25      	ldr	r3, [pc, #148]	@ (800718c <vTaskSwitchContext+0xb4>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	60fb      	str	r3, [r7, #12]
 80070fa:	e013      	b.n	8007124 <vTaskSwitchContext+0x4c>
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d10d      	bne.n	800711e <vTaskSwitchContext+0x46>
	__asm volatile
 8007102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007106:	b672      	cpsid	i
 8007108:	f383 8811 	msr	BASEPRI, r3
 800710c:	f3bf 8f6f 	isb	sy
 8007110:	f3bf 8f4f 	dsb	sy
 8007114:	b662      	cpsie	i
 8007116:	607b      	str	r3, [r7, #4]
}
 8007118:	bf00      	nop
 800711a:	bf00      	nop
 800711c:	e7fd      	b.n	800711a <vTaskSwitchContext+0x42>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	3b01      	subs	r3, #1
 8007122:	60fb      	str	r3, [r7, #12]
 8007124:	491a      	ldr	r1, [pc, #104]	@ (8007190 <vTaskSwitchContext+0xb8>)
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	4613      	mov	r3, r2
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	4413      	add	r3, r2
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	440b      	add	r3, r1
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d0e1      	beq.n	80070fc <vTaskSwitchContext+0x24>
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	4613      	mov	r3, r2
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	4413      	add	r3, r2
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	4a13      	ldr	r2, [pc, #76]	@ (8007190 <vTaskSwitchContext+0xb8>)
 8007144:	4413      	add	r3, r2
 8007146:	60bb      	str	r3, [r7, #8]
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	685a      	ldr	r2, [r3, #4]
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	605a      	str	r2, [r3, #4]
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	3308      	adds	r3, #8
 800715a:	429a      	cmp	r2, r3
 800715c:	d104      	bne.n	8007168 <vTaskSwitchContext+0x90>
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	685a      	ldr	r2, [r3, #4]
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	605a      	str	r2, [r3, #4]
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	4a09      	ldr	r2, [pc, #36]	@ (8007194 <vTaskSwitchContext+0xbc>)
 8007170:	6013      	str	r3, [r2, #0]
 8007172:	4a06      	ldr	r2, [pc, #24]	@ (800718c <vTaskSwitchContext+0xb4>)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6013      	str	r3, [r2, #0]
}
 8007178:	bf00      	nop
 800717a:	3714      	adds	r7, #20
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr
 8007184:	20003d30 	.word	0x20003d30
 8007188:	20003d24 	.word	0x20003d24
 800718c:	20003d1c 	.word	0x20003d1c
 8007190:	2000389c 	.word	0x2000389c
 8007194:	20003898 	.word	0x20003898

08007198 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800719e:	4b0c      	ldr	r3, [pc, #48]	@ (80071d0 <prvResetNextTaskUnblockTime+0x38>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d104      	bne.n	80071b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80071a8:	4b0a      	ldr	r3, [pc, #40]	@ (80071d4 <prvResetNextTaskUnblockTime+0x3c>)
 80071aa:	f04f 32ff 	mov.w	r2, #4294967295
 80071ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80071b0:	e008      	b.n	80071c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071b2:	4b07      	ldr	r3, [pc, #28]	@ (80071d0 <prvResetNextTaskUnblockTime+0x38>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	4a04      	ldr	r2, [pc, #16]	@ (80071d4 <prvResetNextTaskUnblockTime+0x3c>)
 80071c2:	6013      	str	r3, [r2, #0]
}
 80071c4:	bf00      	nop
 80071c6:	370c      	adds	r7, #12
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr
 80071d0:	20003cfc 	.word	0x20003cfc
 80071d4:	20003d2c 	.word	0x20003d2c

080071d8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b08a      	sub	sp, #40	@ 0x28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d10d      	bne.n	8007204 <vTaskNotifyGiveFromISR+0x2c>
	__asm volatile
 80071e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ec:	b672      	cpsid	i
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	b662      	cpsie	i
 80071fc:	61bb      	str	r3, [r7, #24]
}
 80071fe:	bf00      	nop
 8007200:	bf00      	nop
 8007202:	e7fd      	b.n	8007200 <vTaskNotifyGiveFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007204:	f000 f8f4 	bl	80073f0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800720c:	f3ef 8211 	mrs	r2, BASEPRI
 8007210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007214:	b672      	cpsid	i
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	b662      	cpsie	i
 8007224:	617a      	str	r2, [r7, #20]
 8007226:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007228:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800722a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800722c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007232:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007236:	2202      	movs	r2, #2
 8007238:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800723c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007240:	1c5a      	adds	r2, r3, #1
 8007242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007244:	655a      	str	r2, [r3, #84]	@ 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007246:	7ffb      	ldrb	r3, [r7, #31]
 8007248:	2b01      	cmp	r3, #1
 800724a:	d149      	bne.n	80072e0 <vTaskNotifyGiveFromISR+0x108>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00d      	beq.n	8007270 <vTaskNotifyGiveFromISR+0x98>
	__asm volatile
 8007254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007258:	b672      	cpsid	i
 800725a:	f383 8811 	msr	BASEPRI, r3
 800725e:	f3bf 8f6f 	isb	sy
 8007262:	f3bf 8f4f 	dsb	sy
 8007266:	b662      	cpsie	i
 8007268:	60fb      	str	r3, [r7, #12]
}
 800726a:	bf00      	nop
 800726c:	bf00      	nop
 800726e:	e7fd      	b.n	800726c <vTaskNotifyGiveFromISR+0x94>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007270:	4b20      	ldr	r3, [pc, #128]	@ (80072f4 <vTaskNotifyGiveFromISR+0x11c>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d11d      	bne.n	80072b4 <vTaskNotifyGiveFromISR+0xdc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727a:	3304      	adds	r3, #4
 800727c:	4618      	mov	r0, r3
 800727e:	f7ff fe45 	bl	8006f0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007286:	4b1c      	ldr	r3, [pc, #112]	@ (80072f8 <vTaskNotifyGiveFromISR+0x120>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	429a      	cmp	r2, r3
 800728c:	d903      	bls.n	8007296 <vTaskNotifyGiveFromISR+0xbe>
 800728e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007292:	4a19      	ldr	r2, [pc, #100]	@ (80072f8 <vTaskNotifyGiveFromISR+0x120>)
 8007294:	6013      	str	r3, [r2, #0]
 8007296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800729a:	4613      	mov	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4a16      	ldr	r2, [pc, #88]	@ (80072fc <vTaskNotifyGiveFromISR+0x124>)
 80072a4:	441a      	add	r2, r3
 80072a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a8:	3304      	adds	r3, #4
 80072aa:	4619      	mov	r1, r3
 80072ac:	4610      	mov	r0, r2
 80072ae:	f7ff fe09 	bl	8006ec4 <vListInsertEnd>
 80072b2:	e005      	b.n	80072c0 <vTaskNotifyGiveFromISR+0xe8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80072b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b6:	3318      	adds	r3, #24
 80072b8:	4619      	mov	r1, r3
 80072ba:	4811      	ldr	r0, [pc, #68]	@ (8007300 <vTaskNotifyGiveFromISR+0x128>)
 80072bc:	f7ff fe02 	bl	8006ec4 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80072c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007304 <vTaskNotifyGiveFromISR+0x12c>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d908      	bls.n	80072e0 <vTaskNotifyGiveFromISR+0x108>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d002      	beq.n	80072da <vTaskNotifyGiveFromISR+0x102>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2201      	movs	r2, #1
 80072d8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80072da:	4b0b      	ldr	r3, [pc, #44]	@ (8007308 <vTaskNotifyGiveFromISR+0x130>)
 80072dc:	2201      	movs	r2, #1
 80072de:	601a      	str	r2, [r3, #0]
 80072e0:	6a3b      	ldr	r3, [r7, #32]
 80072e2:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80072ea:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80072ec:	bf00      	nop
 80072ee:	3728      	adds	r7, #40	@ 0x28
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	20003d30 	.word	0x20003d30
 80072f8:	20003d1c 	.word	0x20003d1c
 80072fc:	2000389c 	.word	0x2000389c
 8007300:	20003d04 	.word	0x20003d04
 8007304:	20003898 	.word	0x20003898
 8007308:	20003d24 	.word	0x20003d24
 800730c:	00000000 	.word	0x00000000

08007310 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007310:	4b07      	ldr	r3, [pc, #28]	@ (8007330 <pxCurrentTCBConst2>)
 8007312:	6819      	ldr	r1, [r3, #0]
 8007314:	6808      	ldr	r0, [r1, #0]
 8007316:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800731a:	f380 8809 	msr	PSP, r0
 800731e:	f3bf 8f6f 	isb	sy
 8007322:	f04f 0000 	mov.w	r0, #0
 8007326:	f380 8811 	msr	BASEPRI, r0
 800732a:	4770      	bx	lr
 800732c:	f3af 8000 	nop.w

08007330 <pxCurrentTCBConst2>:
 8007330:	20003898 	.word	0x20003898
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007334:	bf00      	nop
 8007336:	bf00      	nop
	...

08007340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007340:	f3ef 8009 	mrs	r0, PSP
 8007344:	f3bf 8f6f 	isb	sy
 8007348:	4b15      	ldr	r3, [pc, #84]	@ (80073a0 <pxCurrentTCBConst>)
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	f01e 0f10 	tst.w	lr, #16
 8007350:	bf08      	it	eq
 8007352:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007356:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800735a:	6010      	str	r0, [r2, #0]
 800735c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007360:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007364:	b672      	cpsid	i
 8007366:	f380 8811 	msr	BASEPRI, r0
 800736a:	f3bf 8f4f 	dsb	sy
 800736e:	f3bf 8f6f 	isb	sy
 8007372:	b662      	cpsie	i
 8007374:	f7ff feb0 	bl	80070d8 <vTaskSwitchContext>
 8007378:	f04f 0000 	mov.w	r0, #0
 800737c:	f380 8811 	msr	BASEPRI, r0
 8007380:	bc09      	pop	{r0, r3}
 8007382:	6819      	ldr	r1, [r3, #0]
 8007384:	6808      	ldr	r0, [r1, #0]
 8007386:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738a:	f01e 0f10 	tst.w	lr, #16
 800738e:	bf08      	it	eq
 8007390:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007394:	f380 8809 	msr	PSP, r0
 8007398:	f3bf 8f6f 	isb	sy
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop

080073a0 <pxCurrentTCBConst>:
 80073a0:	20003898 	.word	0x20003898
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80073a4:	bf00      	nop
 80073a6:	bf00      	nop

080073a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
	__asm volatile
 80073ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b2:	b672      	cpsid	i
 80073b4:	f383 8811 	msr	BASEPRI, r3
 80073b8:	f3bf 8f6f 	isb	sy
 80073bc:	f3bf 8f4f 	dsb	sy
 80073c0:	b662      	cpsie	i
 80073c2:	607b      	str	r3, [r7, #4]
}
 80073c4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80073c6:	f7ff fdcb 	bl	8006f60 <xTaskIncrementTick>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d003      	beq.n	80073d8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80073d0:	4b06      	ldr	r3, [pc, #24]	@ (80073ec <SysTick_Handler+0x44>)
 80073d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073d6:	601a      	str	r2, [r3, #0]
 80073d8:	2300      	movs	r3, #0
 80073da:	603b      	str	r3, [r7, #0]
	__asm volatile
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	f383 8811 	msr	BASEPRI, r3
}
 80073e2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80073e4:	bf00      	nop
 80073e6:	3708      	adds	r7, #8
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	e000ed04 	.word	0xe000ed04

080073f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80073f0:	b480      	push	{r7}
 80073f2:	b085      	sub	sp, #20
 80073f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80073f6:	f3ef 8305 	mrs	r3, IPSR
 80073fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2b0f      	cmp	r3, #15
 8007400:	d917      	bls.n	8007432 <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007402:	4a1a      	ldr	r2, [pc, #104]	@ (800746c <vPortValidateInterruptPriority+0x7c>)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4413      	add	r3, r2
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800740c:	4b18      	ldr	r3, [pc, #96]	@ (8007470 <vPortValidateInterruptPriority+0x80>)
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	7afa      	ldrb	r2, [r7, #11]
 8007412:	429a      	cmp	r2, r3
 8007414:	d20d      	bcs.n	8007432 <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8007416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800741a:	b672      	cpsid	i
 800741c:	f383 8811 	msr	BASEPRI, r3
 8007420:	f3bf 8f6f 	isb	sy
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	b662      	cpsie	i
 800742a:	607b      	str	r3, [r7, #4]
}
 800742c:	bf00      	nop
 800742e:	bf00      	nop
 8007430:	e7fd      	b.n	800742e <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007432:	4b10      	ldr	r3, [pc, #64]	@ (8007474 <vPortValidateInterruptPriority+0x84>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800743a:	4b0f      	ldr	r3, [pc, #60]	@ (8007478 <vPortValidateInterruptPriority+0x88>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	429a      	cmp	r2, r3
 8007440:	d90d      	bls.n	800745e <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8007442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007446:	b672      	cpsid	i
 8007448:	f383 8811 	msr	BASEPRI, r3
 800744c:	f3bf 8f6f 	isb	sy
 8007450:	f3bf 8f4f 	dsb	sy
 8007454:	b662      	cpsie	i
 8007456:	603b      	str	r3, [r7, #0]
}
 8007458:	bf00      	nop
 800745a:	bf00      	nop
 800745c:	e7fd      	b.n	800745a <vPortValidateInterruptPriority+0x6a>
	}
 800745e:	bf00      	nop
 8007460:	3714      	adds	r7, #20
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	e000e3f0 	.word	0xe000e3f0
 8007470:	20003d34 	.word	0x20003d34
 8007474:	e000ed0c 	.word	0xe000ed0c
 8007478:	20003d38 	.word	0x20003d38

0800747c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800747c:	4a02      	ldr	r2, [pc, #8]	@ (8007488 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800747e:	4b03      	ldr	r3, [pc, #12]	@ (800748c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 8007480:	6812      	ldr	r2, [r2, #0]
 8007482:	601a      	str	r2, [r3, #0]
 8007484:	4770      	bx	lr
 8007486:	bf00      	nop
 8007488:	20000380 	.word	0x20000380
 800748c:	2000002c 	.word	0x2000002c

08007490 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 8007490:	f001 bdf6 	b.w	8009080 <geometry_msgs__msg__Twist__init>

08007494 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 8007494:	f001 be14 	b.w	80090c0 <geometry_msgs__msg__Twist__fini>

08007498 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8007498:	b510      	push	{r4, lr}
 800749a:	4c08      	ldr	r4, [pc, #32]	@ (80074bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800749c:	f000 f818 	bl	80074d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80074a0:	60e0      	str	r0, [r4, #12]
 80074a2:	f000 f815 	bl	80074d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80074a6:	4b06      	ldr	r3, [pc, #24]	@ (80074c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 80074a8:	64a0      	str	r0, [r4, #72]	@ 0x48
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	b10a      	cbz	r2, 80074b2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 80074ae:	4804      	ldr	r0, [pc, #16]	@ (80074c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 80074b0:	bd10      	pop	{r4, pc}
 80074b2:	4a04      	ldr	r2, [pc, #16]	@ (80074c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 80074b4:	4802      	ldr	r0, [pc, #8]	@ (80074c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 80074b6:	6812      	ldr	r2, [r2, #0]
 80074b8:	601a      	str	r2, [r3, #0]
 80074ba:	bd10      	pop	{r4, pc}
 80074bc:	20000064 	.word	0x20000064
 80074c0:	2000004c 	.word	0x2000004c
 80074c4:	20000384 	.word	0x20000384

080074c8 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 80074c8:	f001 be48 	b.w	800915c <geometry_msgs__msg__Vector3__init>

080074cc <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 80074cc:	f001 be4a 	b.w	8009164 <geometry_msgs__msg__Vector3__fini>

080074d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 80074d0:	4b04      	ldr	r3, [pc, #16]	@ (80074e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	b10a      	cbz	r2, 80074da <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 80074d6:	4803      	ldr	r0, [pc, #12]	@ (80074e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 80074d8:	4770      	bx	lr
 80074da:	4a03      	ldr	r2, [pc, #12]	@ (80074e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 80074dc:	4801      	ldr	r0, [pc, #4]	@ (80074e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 80074de:	6812      	ldr	r2, [r2, #0]
 80074e0:	601a      	str	r2, [r3, #0]
 80074e2:	4770      	bx	lr
 80074e4:	200000dc 	.word	0x200000dc
 80074e8:	20000384 	.word	0x20000384

080074ec <get_serialized_size_geometry_msgs__msg__Twist>:
 80074ec:	b538      	push	{r3, r4, r5, lr}
 80074ee:	4604      	mov	r4, r0
 80074f0:	b150      	cbz	r0, 8007508 <get_serialized_size_geometry_msgs__msg__Twist+0x1c>
 80074f2:	460d      	mov	r5, r1
 80074f4:	f000 f870 	bl	80075d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 80074f8:	4603      	mov	r3, r0
 80074fa:	f104 0018 	add.w	r0, r4, #24
 80074fe:	461c      	mov	r4, r3
 8007500:	18e9      	adds	r1, r5, r3
 8007502:	f000 f869 	bl	80075d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 8007506:	4420      	add	r0, r4
 8007508:	bd38      	pop	{r3, r4, r5, pc}
 800750a:	bf00      	nop

0800750c <_Twist__cdr_deserialize>:
 800750c:	b570      	push	{r4, r5, r6, lr}
 800750e:	460c      	mov	r4, r1
 8007510:	b199      	cbz	r1, 800753a <_Twist__cdr_deserialize+0x2e>
 8007512:	4605      	mov	r5, r0
 8007514:	f000 f8e8 	bl	80076e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8007518:	4603      	mov	r3, r0
 800751a:	4621      	mov	r1, r4
 800751c:	4628      	mov	r0, r5
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	4798      	blx	r3
 8007524:	f000 f8e0 	bl	80076e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8007528:	4603      	mov	r3, r0
 800752a:	f104 0118 	add.w	r1, r4, #24
 800752e:	4628      	mov	r0, r5
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	4718      	bx	r3
 800753a:	4608      	mov	r0, r1
 800753c:	bd70      	pop	{r4, r5, r6, pc}
 800753e:	bf00      	nop

08007540 <_Twist__cdr_serialize>:
 8007540:	b1a8      	cbz	r0, 800756e <_Twist__cdr_serialize+0x2e>
 8007542:	b570      	push	{r4, r5, r6, lr}
 8007544:	4604      	mov	r4, r0
 8007546:	460d      	mov	r5, r1
 8007548:	f000 f8ce 	bl	80076e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800754c:	4603      	mov	r3, r0
 800754e:	4629      	mov	r1, r5
 8007550:	4620      	mov	r0, r4
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	4798      	blx	r3
 8007558:	f000 f8c6 	bl	80076e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800755c:	4603      	mov	r3, r0
 800755e:	4629      	mov	r1, r5
 8007560:	f104 0018 	add.w	r0, r4, #24
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	4718      	bx	r3
 800756e:	4770      	bx	lr

08007570 <_Twist__get_serialized_size>:
 8007570:	b510      	push	{r4, lr}
 8007572:	4604      	mov	r4, r0
 8007574:	b148      	cbz	r0, 800758a <_Twist__get_serialized_size+0x1a>
 8007576:	2100      	movs	r1, #0
 8007578:	f000 f82e 	bl	80075d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 800757c:	4601      	mov	r1, r0
 800757e:	f104 0018 	add.w	r0, r4, #24
 8007582:	460c      	mov	r4, r1
 8007584:	f000 f828 	bl	80075d8 <get_serialized_size_geometry_msgs__msg__Vector3>
 8007588:	4420      	add	r0, r4
 800758a:	bd10      	pop	{r4, pc}

0800758c <_Twist__max_serialized_size>:
 800758c:	b510      	push	{r4, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	2301      	movs	r3, #1
 8007592:	2100      	movs	r1, #0
 8007594:	f10d 0007 	add.w	r0, sp, #7
 8007598:	f88d 3007 	strb.w	r3, [sp, #7]
 800759c:	f000 f88a 	bl	80076b4 <max_serialized_size_geometry_msgs__msg__Vector3>
 80075a0:	4604      	mov	r4, r0
 80075a2:	f10d 0007 	add.w	r0, sp, #7
 80075a6:	4621      	mov	r1, r4
 80075a8:	f000 f884 	bl	80076b4 <max_serialized_size_geometry_msgs__msg__Vector3>
 80075ac:	4420      	add	r0, r4
 80075ae:	b002      	add	sp, #8
 80075b0:	bd10      	pop	{r4, pc}
 80075b2:	bf00      	nop

080075b4 <max_serialized_size_geometry_msgs__msg__Twist>:
 80075b4:	2301      	movs	r3, #1
 80075b6:	b570      	push	{r4, r5, r6, lr}
 80075b8:	7003      	strb	r3, [r0, #0]
 80075ba:	4605      	mov	r5, r0
 80075bc:	460e      	mov	r6, r1
 80075be:	f000 f879 	bl	80076b4 <max_serialized_size_geometry_msgs__msg__Vector3>
 80075c2:	4604      	mov	r4, r0
 80075c4:	4628      	mov	r0, r5
 80075c6:	1931      	adds	r1, r6, r4
 80075c8:	f000 f874 	bl	80076b4 <max_serialized_size_geometry_msgs__msg__Vector3>
 80075cc:	4420      	add	r0, r4
 80075ce:	bd70      	pop	{r4, r5, r6, pc}

080075d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 80075d0:	4800      	ldr	r0, [pc, #0]	@ (80075d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 80075d2:	4770      	bx	lr
 80075d4:	200001a8 	.word	0x200001a8

080075d8 <get_serialized_size_geometry_msgs__msg__Vector3>:
 80075d8:	b1b8      	cbz	r0, 800760a <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 80075da:	b570      	push	{r4, r5, r6, lr}
 80075dc:	460d      	mov	r5, r1
 80075de:	2108      	movs	r1, #8
 80075e0:	f105 0608 	add.w	r6, r5, #8
 80075e4:	4628      	mov	r0, r5
 80075e6:	f000 ff43 	bl	8008470 <ucdr_alignment>
 80075ea:	2108      	movs	r1, #8
 80075ec:	4406      	add	r6, r0
 80075ee:	f1c5 0508 	rsb	r5, r5, #8
 80075f2:	4630      	mov	r0, r6
 80075f4:	f000 ff3c 	bl	8008470 <ucdr_alignment>
 80075f8:	2108      	movs	r1, #8
 80075fa:	1844      	adds	r4, r0, r1
 80075fc:	4434      	add	r4, r6
 80075fe:	4620      	mov	r0, r4
 8007600:	f000 ff36 	bl	8008470 <ucdr_alignment>
 8007604:	4405      	add	r5, r0
 8007606:	1928      	adds	r0, r5, r4
 8007608:	bd70      	pop	{r4, r5, r6, pc}
 800760a:	4770      	bx	lr

0800760c <_Vector3__cdr_deserialize>:
 800760c:	b538      	push	{r3, r4, r5, lr}
 800760e:	460c      	mov	r4, r1
 8007610:	b171      	cbz	r1, 8007630 <_Vector3__cdr_deserialize+0x24>
 8007612:	4605      	mov	r5, r0
 8007614:	f000 fd7a 	bl	800810c <ucdr_deserialize_double>
 8007618:	f104 0108 	add.w	r1, r4, #8
 800761c:	4628      	mov	r0, r5
 800761e:	f000 fd75 	bl	800810c <ucdr_deserialize_double>
 8007622:	f104 0110 	add.w	r1, r4, #16
 8007626:	4628      	mov	r0, r5
 8007628:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800762c:	f000 bd6e 	b.w	800810c <ucdr_deserialize_double>
 8007630:	4608      	mov	r0, r1
 8007632:	bd38      	pop	{r3, r4, r5, pc}

08007634 <_Vector3__cdr_serialize>:
 8007634:	b198      	cbz	r0, 800765e <_Vector3__cdr_serialize+0x2a>
 8007636:	b538      	push	{r3, r4, r5, lr}
 8007638:	460d      	mov	r5, r1
 800763a:	4604      	mov	r4, r0
 800763c:	ed90 0b00 	vldr	d0, [r0]
 8007640:	4608      	mov	r0, r1
 8007642:	f000 fbd3 	bl	8007dec <ucdr_serialize_double>
 8007646:	4628      	mov	r0, r5
 8007648:	ed94 0b02 	vldr	d0, [r4, #8]
 800764c:	f000 fbce 	bl	8007dec <ucdr_serialize_double>
 8007650:	4628      	mov	r0, r5
 8007652:	ed94 0b04 	vldr	d0, [r4, #16]
 8007656:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800765a:	f000 bbc7 	b.w	8007dec <ucdr_serialize_double>
 800765e:	4770      	bx	lr

08007660 <_Vector3__get_serialized_size>:
 8007660:	b190      	cbz	r0, 8007688 <_Vector3__get_serialized_size+0x28>
 8007662:	2108      	movs	r1, #8
 8007664:	2000      	movs	r0, #0
 8007666:	b538      	push	{r3, r4, r5, lr}
 8007668:	f000 ff02 	bl	8008470 <ucdr_alignment>
 800766c:	2108      	movs	r1, #8
 800766e:	1845      	adds	r5, r0, r1
 8007670:	4628      	mov	r0, r5
 8007672:	f000 fefd 	bl	8008470 <ucdr_alignment>
 8007676:	2108      	movs	r1, #8
 8007678:	1844      	adds	r4, r0, r1
 800767a:	442c      	add	r4, r5
 800767c:	4620      	mov	r0, r4
 800767e:	f000 fef7 	bl	8008470 <ucdr_alignment>
 8007682:	3008      	adds	r0, #8
 8007684:	4420      	add	r0, r4
 8007686:	bd38      	pop	{r3, r4, r5, pc}
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop

0800768c <_Vector3__max_serialized_size>:
 800768c:	b538      	push	{r3, r4, r5, lr}
 800768e:	2108      	movs	r1, #8
 8007690:	2000      	movs	r0, #0
 8007692:	f000 feed 	bl	8008470 <ucdr_alignment>
 8007696:	2108      	movs	r1, #8
 8007698:	1845      	adds	r5, r0, r1
 800769a:	4628      	mov	r0, r5
 800769c:	f000 fee8 	bl	8008470 <ucdr_alignment>
 80076a0:	2108      	movs	r1, #8
 80076a2:	1844      	adds	r4, r0, r1
 80076a4:	442c      	add	r4, r5
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 fee2 	bl	8008470 <ucdr_alignment>
 80076ac:	3008      	adds	r0, #8
 80076ae:	4420      	add	r0, r4
 80076b0:	bd38      	pop	{r3, r4, r5, pc}
 80076b2:	bf00      	nop

080076b4 <max_serialized_size_geometry_msgs__msg__Vector3>:
 80076b4:	b570      	push	{r4, r5, r6, lr}
 80076b6:	2301      	movs	r3, #1
 80076b8:	460c      	mov	r4, r1
 80076ba:	2108      	movs	r1, #8
 80076bc:	7003      	strb	r3, [r0, #0]
 80076be:	4620      	mov	r0, r4
 80076c0:	f000 fed6 	bl	8008470 <ucdr_alignment>
 80076c4:	f104 0308 	add.w	r3, r4, #8
 80076c8:	2108      	movs	r1, #8
 80076ca:	f1c4 0408 	rsb	r4, r4, #8
 80076ce:	18c6      	adds	r6, r0, r3
 80076d0:	4630      	mov	r0, r6
 80076d2:	f000 fecd 	bl	8008470 <ucdr_alignment>
 80076d6:	2108      	movs	r1, #8
 80076d8:	1845      	adds	r5, r0, r1
 80076da:	4435      	add	r5, r6
 80076dc:	4628      	mov	r0, r5
 80076de:	f000 fec7 	bl	8008470 <ucdr_alignment>
 80076e2:	4420      	add	r0, r4
 80076e4:	4428      	add	r0, r5
 80076e6:	bd70      	pop	{r4, r5, r6, pc}

080076e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 80076e8:	4800      	ldr	r0, [pc, #0]	@ (80076ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 80076ea:	4770      	bx	lr
 80076ec:	200001dc 	.word	0x200001dc

080076f0 <ucdr_serialize_uint32_t>:
 80076f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076f4:	b082      	sub	sp, #8
 80076f6:	4604      	mov	r4, r0
 80076f8:	9101      	str	r1, [sp, #4]
 80076fa:	2104      	movs	r1, #4
 80076fc:	f000 fec0 	bl	8008480 <ucdr_buffer_alignment>
 8007700:	4601      	mov	r1, r0
 8007702:	4620      	mov	r0, r4
 8007704:	7d67      	ldrb	r7, [r4, #21]
 8007706:	f000 feff 	bl	8008508 <ucdr_advance_buffer>
 800770a:	2104      	movs	r1, #4
 800770c:	4620      	mov	r0, r4
 800770e:	f000 fe87 	bl	8008420 <ucdr_check_buffer_available_for>
 8007712:	b300      	cbz	r0, 8007756 <ucdr_serialize_uint32_t+0x66>
 8007714:	7d22      	ldrb	r2, [r4, #20]
 8007716:	68a3      	ldr	r3, [r4, #8]
 8007718:	2a01      	cmp	r2, #1
 800771a:	d064      	beq.n	80077e6 <ucdr_serialize_uint32_t+0xf6>
 800771c:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8007720:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007724:	7018      	strb	r0, [r3, #0]
 8007726:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800772a:	68a3      	ldr	r3, [r4, #8]
 800772c:	705a      	strb	r2, [r3, #1]
 800772e:	68a3      	ldr	r3, [r4, #8]
 8007730:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007734:	7099      	strb	r1, [r3, #2]
 8007736:	68a3      	ldr	r3, [r4, #8]
 8007738:	70da      	strb	r2, [r3, #3]
 800773a:	2104      	movs	r1, #4
 800773c:	68a2      	ldr	r2, [r4, #8]
 800773e:	6923      	ldr	r3, [r4, #16]
 8007740:	440a      	add	r2, r1
 8007742:	7561      	strb	r1, [r4, #21]
 8007744:	440b      	add	r3, r1
 8007746:	60a2      	str	r2, [r4, #8]
 8007748:	6123      	str	r3, [r4, #16]
 800774a:	7da0      	ldrb	r0, [r4, #22]
 800774c:	f080 0001 	eor.w	r0, r0, #1
 8007750:	b002      	add	sp, #8
 8007752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007756:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800775a:	42ab      	cmp	r3, r5
 800775c:	d92f      	bls.n	80077be <ucdr_serialize_uint32_t+0xce>
 800775e:	1b5e      	subs	r6, r3, r5
 8007760:	60a3      	str	r3, [r4, #8]
 8007762:	6923      	ldr	r3, [r4, #16]
 8007764:	4620      	mov	r0, r4
 8007766:	f1c6 0804 	rsb	r8, r6, #4
 800776a:	4433      	add	r3, r6
 800776c:	4641      	mov	r1, r8
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	f000 fe62 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007774:	2800      	cmp	r0, #0
 8007776:	d039      	beq.n	80077ec <ucdr_serialize_uint32_t+0xfc>
 8007778:	7d23      	ldrb	r3, [r4, #20]
 800777a:	2b01      	cmp	r3, #1
 800777c:	d04c      	beq.n	8007818 <ucdr_serialize_uint32_t+0x128>
 800777e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007782:	2e01      	cmp	r6, #1
 8007784:	702b      	strb	r3, [r5, #0]
 8007786:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800778a:	706b      	strb	r3, [r5, #1]
 800778c:	d03b      	beq.n	8007806 <ucdr_serialize_uint32_t+0x116>
 800778e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007792:	2e02      	cmp	r6, #2
 8007794:	70ab      	strb	r3, [r5, #2]
 8007796:	d03a      	beq.n	800780e <ucdr_serialize_uint32_t+0x11e>
 8007798:	3503      	adds	r5, #3
 800779a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800779e:	702b      	strb	r3, [r5, #0]
 80077a0:	6923      	ldr	r3, [r4, #16]
 80077a2:	2104      	movs	r1, #4
 80077a4:	68a2      	ldr	r2, [r4, #8]
 80077a6:	7da0      	ldrb	r0, [r4, #22]
 80077a8:	3304      	adds	r3, #4
 80077aa:	4442      	add	r2, r8
 80077ac:	7561      	strb	r1, [r4, #21]
 80077ae:	1b9b      	subs	r3, r3, r6
 80077b0:	f080 0001 	eor.w	r0, r0, #1
 80077b4:	60a2      	str	r2, [r4, #8]
 80077b6:	6123      	str	r3, [r4, #16]
 80077b8:	b002      	add	sp, #8
 80077ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077be:	2104      	movs	r1, #4
 80077c0:	4620      	mov	r0, r4
 80077c2:	f000 fe39 	bl	8008438 <ucdr_check_final_buffer_behavior>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	d0bf      	beq.n	800774a <ucdr_serialize_uint32_t+0x5a>
 80077ca:	7d23      	ldrb	r3, [r4, #20]
 80077cc:	68a2      	ldr	r2, [r4, #8]
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d01f      	beq.n	8007812 <ucdr_serialize_uint32_t+0x122>
 80077d2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80077d6:	f89d 0006 	ldrb.w	r0, [sp, #6]
 80077da:	7013      	strb	r3, [r2, #0]
 80077dc:	68a3      	ldr	r3, [r4, #8]
 80077de:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80077e2:	7058      	strb	r0, [r3, #1]
 80077e4:	e7a3      	b.n	800772e <ucdr_serialize_uint32_t+0x3e>
 80077e6:	9a01      	ldr	r2, [sp, #4]
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	e7a6      	b.n	800773a <ucdr_serialize_uint32_t+0x4a>
 80077ec:	68a2      	ldr	r2, [r4, #8]
 80077ee:	6923      	ldr	r3, [r4, #16]
 80077f0:	7da0      	ldrb	r0, [r4, #22]
 80077f2:	1b92      	subs	r2, r2, r6
 80077f4:	1b9b      	subs	r3, r3, r6
 80077f6:	7567      	strb	r7, [r4, #21]
 80077f8:	f080 0001 	eor.w	r0, r0, #1
 80077fc:	60a2      	str	r2, [r4, #8]
 80077fe:	6123      	str	r3, [r4, #16]
 8007800:	b002      	add	sp, #8
 8007802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007806:	68a3      	ldr	r3, [r4, #8]
 8007808:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800780c:	701a      	strb	r2, [r3, #0]
 800780e:	68a5      	ldr	r5, [r4, #8]
 8007810:	e7c3      	b.n	800779a <ucdr_serialize_uint32_t+0xaa>
 8007812:	9b01      	ldr	r3, [sp, #4]
 8007814:	6013      	str	r3, [r2, #0]
 8007816:	e790      	b.n	800773a <ucdr_serialize_uint32_t+0x4a>
 8007818:	4628      	mov	r0, r5
 800781a:	ad01      	add	r5, sp, #4
 800781c:	4632      	mov	r2, r6
 800781e:	4629      	mov	r1, r5
 8007820:	f003 ffb7 	bl	800b792 <memcpy>
 8007824:	4642      	mov	r2, r8
 8007826:	19a9      	adds	r1, r5, r6
 8007828:	68a0      	ldr	r0, [r4, #8]
 800782a:	f003 ffb2 	bl	800b792 <memcpy>
 800782e:	e7b7      	b.n	80077a0 <ucdr_serialize_uint32_t+0xb0>

08007830 <ucdr_serialize_endian_uint32_t>:
 8007830:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007834:	4604      	mov	r4, r0
 8007836:	b083      	sub	sp, #12
 8007838:	460d      	mov	r5, r1
 800783a:	2104      	movs	r1, #4
 800783c:	9201      	str	r2, [sp, #4]
 800783e:	f000 fe1f 	bl	8008480 <ucdr_buffer_alignment>
 8007842:	4601      	mov	r1, r0
 8007844:	4620      	mov	r0, r4
 8007846:	f894 8015 	ldrb.w	r8, [r4, #21]
 800784a:	f000 fe5d 	bl	8008508 <ucdr_advance_buffer>
 800784e:	2104      	movs	r1, #4
 8007850:	4620      	mov	r0, r4
 8007852:	f000 fde5 	bl	8008420 <ucdr_check_buffer_available_for>
 8007856:	2800      	cmp	r0, #0
 8007858:	d137      	bne.n	80078ca <ucdr_serialize_endian_uint32_t+0x9a>
 800785a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800785e:	42b7      	cmp	r7, r6
 8007860:	d92e      	bls.n	80078c0 <ucdr_serialize_endian_uint32_t+0x90>
 8007862:	6923      	ldr	r3, [r4, #16]
 8007864:	4620      	mov	r0, r4
 8007866:	60a7      	str	r7, [r4, #8]
 8007868:	1bbf      	subs	r7, r7, r6
 800786a:	443b      	add	r3, r7
 800786c:	f1c7 0904 	rsb	r9, r7, #4
 8007870:	6123      	str	r3, [r4, #16]
 8007872:	4649      	mov	r1, r9
 8007874:	f000 fde0 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007878:	2800      	cmp	r0, #0
 800787a:	d049      	beq.n	8007910 <ucdr_serialize_endian_uint32_t+0xe0>
 800787c:	2d01      	cmp	r5, #1
 800787e:	d05b      	beq.n	8007938 <ucdr_serialize_endian_uint32_t+0x108>
 8007880:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007884:	2f01      	cmp	r7, #1
 8007886:	7033      	strb	r3, [r6, #0]
 8007888:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800788c:	7073      	strb	r3, [r6, #1]
 800788e:	d04d      	beq.n	800792c <ucdr_serialize_endian_uint32_t+0xfc>
 8007890:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007894:	2f02      	cmp	r7, #2
 8007896:	70b3      	strb	r3, [r6, #2]
 8007898:	d04c      	beq.n	8007934 <ucdr_serialize_endian_uint32_t+0x104>
 800789a:	3603      	adds	r6, #3
 800789c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80078a0:	7033      	strb	r3, [r6, #0]
 80078a2:	6923      	ldr	r3, [r4, #16]
 80078a4:	2104      	movs	r1, #4
 80078a6:	68a2      	ldr	r2, [r4, #8]
 80078a8:	7da0      	ldrb	r0, [r4, #22]
 80078aa:	3304      	adds	r3, #4
 80078ac:	444a      	add	r2, r9
 80078ae:	7561      	strb	r1, [r4, #21]
 80078b0:	1bdb      	subs	r3, r3, r7
 80078b2:	f080 0001 	eor.w	r0, r0, #1
 80078b6:	60a2      	str	r2, [r4, #8]
 80078b8:	6123      	str	r3, [r4, #16]
 80078ba:	b003      	add	sp, #12
 80078bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078c0:	2104      	movs	r1, #4
 80078c2:	4620      	mov	r0, r4
 80078c4:	f000 fdb8 	bl	8008438 <ucdr_check_final_buffer_behavior>
 80078c8:	b1c8      	cbz	r0, 80078fe <ucdr_serialize_endian_uint32_t+0xce>
 80078ca:	2d01      	cmp	r5, #1
 80078cc:	68a3      	ldr	r3, [r4, #8]
 80078ce:	d01c      	beq.n	800790a <ucdr_serialize_endian_uint32_t+0xda>
 80078d0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80078d4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80078d8:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80078dc:	7018      	strb	r0, [r3, #0]
 80078de:	68a3      	ldr	r3, [r4, #8]
 80078e0:	705a      	strb	r2, [r3, #1]
 80078e2:	68a3      	ldr	r3, [r4, #8]
 80078e4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80078e8:	7099      	strb	r1, [r3, #2]
 80078ea:	68a3      	ldr	r3, [r4, #8]
 80078ec:	70da      	strb	r2, [r3, #3]
 80078ee:	2104      	movs	r1, #4
 80078f0:	68a2      	ldr	r2, [r4, #8]
 80078f2:	6923      	ldr	r3, [r4, #16]
 80078f4:	440a      	add	r2, r1
 80078f6:	7561      	strb	r1, [r4, #21]
 80078f8:	440b      	add	r3, r1
 80078fa:	60a2      	str	r2, [r4, #8]
 80078fc:	6123      	str	r3, [r4, #16]
 80078fe:	7da0      	ldrb	r0, [r4, #22]
 8007900:	f080 0001 	eor.w	r0, r0, #1
 8007904:	b003      	add	sp, #12
 8007906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800790a:	9a01      	ldr	r2, [sp, #4]
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	e7ee      	b.n	80078ee <ucdr_serialize_endian_uint32_t+0xbe>
 8007910:	68a2      	ldr	r2, [r4, #8]
 8007912:	6923      	ldr	r3, [r4, #16]
 8007914:	7da0      	ldrb	r0, [r4, #22]
 8007916:	1bd2      	subs	r2, r2, r7
 8007918:	1bdb      	subs	r3, r3, r7
 800791a:	f884 8015 	strb.w	r8, [r4, #21]
 800791e:	f080 0001 	eor.w	r0, r0, #1
 8007922:	60a2      	str	r2, [r4, #8]
 8007924:	6123      	str	r3, [r4, #16]
 8007926:	b003      	add	sp, #12
 8007928:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800792c:	68a3      	ldr	r3, [r4, #8]
 800792e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007932:	701a      	strb	r2, [r3, #0]
 8007934:	68a6      	ldr	r6, [r4, #8]
 8007936:	e7b1      	b.n	800789c <ucdr_serialize_endian_uint32_t+0x6c>
 8007938:	ad01      	add	r5, sp, #4
 800793a:	463a      	mov	r2, r7
 800793c:	4630      	mov	r0, r6
 800793e:	4629      	mov	r1, r5
 8007940:	f003 ff27 	bl	800b792 <memcpy>
 8007944:	464a      	mov	r2, r9
 8007946:	19e9      	adds	r1, r5, r7
 8007948:	68a0      	ldr	r0, [r4, #8]
 800794a:	f003 ff22 	bl	800b792 <memcpy>
 800794e:	e7a8      	b.n	80078a2 <ucdr_serialize_endian_uint32_t+0x72>

08007950 <ucdr_deserialize_uint32_t>:
 8007950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007954:	4604      	mov	r4, r0
 8007956:	460d      	mov	r5, r1
 8007958:	2104      	movs	r1, #4
 800795a:	f000 fd91 	bl	8008480 <ucdr_buffer_alignment>
 800795e:	4601      	mov	r1, r0
 8007960:	4620      	mov	r0, r4
 8007962:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007966:	f000 fdcf 	bl	8008508 <ucdr_advance_buffer>
 800796a:	2104      	movs	r1, #4
 800796c:	4620      	mov	r0, r4
 800796e:	f000 fd57 	bl	8008420 <ucdr_check_buffer_available_for>
 8007972:	b1d8      	cbz	r0, 80079ac <ucdr_deserialize_uint32_t+0x5c>
 8007974:	7d22      	ldrb	r2, [r4, #20]
 8007976:	68a3      	ldr	r3, [r4, #8]
 8007978:	2a01      	cmp	r2, #1
 800797a:	d053      	beq.n	8007a24 <ucdr_deserialize_uint32_t+0xd4>
 800797c:	78db      	ldrb	r3, [r3, #3]
 800797e:	702b      	strb	r3, [r5, #0]
 8007980:	68a3      	ldr	r3, [r4, #8]
 8007982:	789b      	ldrb	r3, [r3, #2]
 8007984:	706b      	strb	r3, [r5, #1]
 8007986:	68a3      	ldr	r3, [r4, #8]
 8007988:	785b      	ldrb	r3, [r3, #1]
 800798a:	70ab      	strb	r3, [r5, #2]
 800798c:	68a3      	ldr	r3, [r4, #8]
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	70eb      	strb	r3, [r5, #3]
 8007992:	2104      	movs	r1, #4
 8007994:	68a2      	ldr	r2, [r4, #8]
 8007996:	6923      	ldr	r3, [r4, #16]
 8007998:	440a      	add	r2, r1
 800799a:	7561      	strb	r1, [r4, #21]
 800799c:	440b      	add	r3, r1
 800799e:	60a2      	str	r2, [r4, #8]
 80079a0:	6123      	str	r3, [r4, #16]
 80079a2:	7da0      	ldrb	r0, [r4, #22]
 80079a4:	f080 0001 	eor.w	r0, r0, #1
 80079a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ac:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80079b0:	42b7      	cmp	r7, r6
 80079b2:	d92b      	bls.n	8007a0c <ucdr_deserialize_uint32_t+0xbc>
 80079b4:	6923      	ldr	r3, [r4, #16]
 80079b6:	4620      	mov	r0, r4
 80079b8:	60a7      	str	r7, [r4, #8]
 80079ba:	1bbf      	subs	r7, r7, r6
 80079bc:	443b      	add	r3, r7
 80079be:	f1c7 0904 	rsb	r9, r7, #4
 80079c2:	6123      	str	r3, [r4, #16]
 80079c4:	4649      	mov	r1, r9
 80079c6:	f000 fd37 	bl	8008438 <ucdr_check_final_buffer_behavior>
 80079ca:	b370      	cbz	r0, 8007a2a <ucdr_deserialize_uint32_t+0xda>
 80079cc:	7d23      	ldrb	r3, [r4, #20]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d042      	beq.n	8007a58 <ucdr_deserialize_uint32_t+0x108>
 80079d2:	78f3      	ldrb	r3, [r6, #3]
 80079d4:	2f01      	cmp	r7, #1
 80079d6:	702b      	strb	r3, [r5, #0]
 80079d8:	78b3      	ldrb	r3, [r6, #2]
 80079da:	706b      	strb	r3, [r5, #1]
 80079dc:	d032      	beq.n	8007a44 <ucdr_deserialize_uint32_t+0xf4>
 80079de:	7873      	ldrb	r3, [r6, #1]
 80079e0:	2f02      	cmp	r7, #2
 80079e2:	f105 0503 	add.w	r5, r5, #3
 80079e6:	f805 3c01 	strb.w	r3, [r5, #-1]
 80079ea:	d030      	beq.n	8007a4e <ucdr_deserialize_uint32_t+0xfe>
 80079ec:	7833      	ldrb	r3, [r6, #0]
 80079ee:	702b      	strb	r3, [r5, #0]
 80079f0:	6923      	ldr	r3, [r4, #16]
 80079f2:	2104      	movs	r1, #4
 80079f4:	68a2      	ldr	r2, [r4, #8]
 80079f6:	3304      	adds	r3, #4
 80079f8:	7da0      	ldrb	r0, [r4, #22]
 80079fa:	444a      	add	r2, r9
 80079fc:	7561      	strb	r1, [r4, #21]
 80079fe:	1bdb      	subs	r3, r3, r7
 8007a00:	f080 0001 	eor.w	r0, r0, #1
 8007a04:	60a2      	str	r2, [r4, #8]
 8007a06:	6123      	str	r3, [r4, #16]
 8007a08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a0c:	2104      	movs	r1, #4
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f000 fd12 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	d0c4      	beq.n	80079a2 <ucdr_deserialize_uint32_t+0x52>
 8007a18:	7d23      	ldrb	r3, [r4, #20]
 8007a1a:	68a2      	ldr	r2, [r4, #8]
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d018      	beq.n	8007a52 <ucdr_deserialize_uint32_t+0x102>
 8007a20:	78d3      	ldrb	r3, [r2, #3]
 8007a22:	e7ac      	b.n	800797e <ucdr_deserialize_uint32_t+0x2e>
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	602b      	str	r3, [r5, #0]
 8007a28:	e7b3      	b.n	8007992 <ucdr_deserialize_uint32_t+0x42>
 8007a2a:	68a2      	ldr	r2, [r4, #8]
 8007a2c:	6923      	ldr	r3, [r4, #16]
 8007a2e:	1bd2      	subs	r2, r2, r7
 8007a30:	7da0      	ldrb	r0, [r4, #22]
 8007a32:	1bdb      	subs	r3, r3, r7
 8007a34:	f884 8015 	strb.w	r8, [r4, #21]
 8007a38:	f080 0001 	eor.w	r0, r0, #1
 8007a3c:	60a2      	str	r2, [r4, #8]
 8007a3e:	6123      	str	r3, [r4, #16]
 8007a40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a44:	68a3      	ldr	r3, [r4, #8]
 8007a46:	3503      	adds	r5, #3
 8007a48:	785b      	ldrb	r3, [r3, #1]
 8007a4a:	f805 3c01 	strb.w	r3, [r5, #-1]
 8007a4e:	68a6      	ldr	r6, [r4, #8]
 8007a50:	e7cc      	b.n	80079ec <ucdr_deserialize_uint32_t+0x9c>
 8007a52:	6813      	ldr	r3, [r2, #0]
 8007a54:	602b      	str	r3, [r5, #0]
 8007a56:	e79c      	b.n	8007992 <ucdr_deserialize_uint32_t+0x42>
 8007a58:	4631      	mov	r1, r6
 8007a5a:	463a      	mov	r2, r7
 8007a5c:	4628      	mov	r0, r5
 8007a5e:	f003 fe98 	bl	800b792 <memcpy>
 8007a62:	464a      	mov	r2, r9
 8007a64:	19e8      	adds	r0, r5, r7
 8007a66:	68a1      	ldr	r1, [r4, #8]
 8007a68:	f003 fe93 	bl	800b792 <memcpy>
 8007a6c:	e7c0      	b.n	80079f0 <ucdr_deserialize_uint32_t+0xa0>
 8007a6e:	bf00      	nop

08007a70 <ucdr_deserialize_endian_uint32_t>:
 8007a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a74:	4604      	mov	r4, r0
 8007a76:	460e      	mov	r6, r1
 8007a78:	2104      	movs	r1, #4
 8007a7a:	4615      	mov	r5, r2
 8007a7c:	f000 fd00 	bl	8008480 <ucdr_buffer_alignment>
 8007a80:	4601      	mov	r1, r0
 8007a82:	4620      	mov	r0, r4
 8007a84:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007a88:	f000 fd3e 	bl	8008508 <ucdr_advance_buffer>
 8007a8c:	2104      	movs	r1, #4
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f000 fcc6 	bl	8008420 <ucdr_check_buffer_available_for>
 8007a94:	2800      	cmp	r0, #0
 8007a96:	d138      	bne.n	8007b0a <ucdr_deserialize_endian_uint32_t+0x9a>
 8007a98:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 8007a9c:	42bb      	cmp	r3, r7
 8007a9e:	d92f      	bls.n	8007b00 <ucdr_deserialize_endian_uint32_t+0x90>
 8007aa0:	eba3 0907 	sub.w	r9, r3, r7
 8007aa4:	60a3      	str	r3, [r4, #8]
 8007aa6:	6923      	ldr	r3, [r4, #16]
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f1c9 0a04 	rsb	sl, r9, #4
 8007aae:	444b      	add	r3, r9
 8007ab0:	4651      	mov	r1, sl
 8007ab2:	6123      	str	r3, [r4, #16]
 8007ab4:	f000 fcc0 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d044      	beq.n	8007b46 <ucdr_deserialize_endian_uint32_t+0xd6>
 8007abc:	2e01      	cmp	r6, #1
 8007abe:	d058      	beq.n	8007b72 <ucdr_deserialize_endian_uint32_t+0x102>
 8007ac0:	78fb      	ldrb	r3, [r7, #3]
 8007ac2:	f1b9 0f01 	cmp.w	r9, #1
 8007ac6:	702b      	strb	r3, [r5, #0]
 8007ac8:	78bb      	ldrb	r3, [r7, #2]
 8007aca:	706b      	strb	r3, [r5, #1]
 8007acc:	d04a      	beq.n	8007b64 <ucdr_deserialize_endian_uint32_t+0xf4>
 8007ace:	787b      	ldrb	r3, [r7, #1]
 8007ad0:	f1b9 0f02 	cmp.w	r9, #2
 8007ad4:	f105 0503 	add.w	r5, r5, #3
 8007ad8:	f805 3c01 	strb.w	r3, [r5, #-1]
 8007adc:	d047      	beq.n	8007b6e <ucdr_deserialize_endian_uint32_t+0xfe>
 8007ade:	783b      	ldrb	r3, [r7, #0]
 8007ae0:	702b      	strb	r3, [r5, #0]
 8007ae2:	6923      	ldr	r3, [r4, #16]
 8007ae4:	2104      	movs	r1, #4
 8007ae6:	68a2      	ldr	r2, [r4, #8]
 8007ae8:	3304      	adds	r3, #4
 8007aea:	7da0      	ldrb	r0, [r4, #22]
 8007aec:	4452      	add	r2, sl
 8007aee:	7561      	strb	r1, [r4, #21]
 8007af0:	eba3 0309 	sub.w	r3, r3, r9
 8007af4:	f080 0001 	eor.w	r0, r0, #1
 8007af8:	60a2      	str	r2, [r4, #8]
 8007afa:	6123      	str	r3, [r4, #16]
 8007afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b00:	2104      	movs	r1, #4
 8007b02:	4620      	mov	r0, r4
 8007b04:	f000 fc98 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007b08:	b1a8      	cbz	r0, 8007b36 <ucdr_deserialize_endian_uint32_t+0xc6>
 8007b0a:	2e01      	cmp	r6, #1
 8007b0c:	68a3      	ldr	r3, [r4, #8]
 8007b0e:	d017      	beq.n	8007b40 <ucdr_deserialize_endian_uint32_t+0xd0>
 8007b10:	78db      	ldrb	r3, [r3, #3]
 8007b12:	702b      	strb	r3, [r5, #0]
 8007b14:	68a3      	ldr	r3, [r4, #8]
 8007b16:	789b      	ldrb	r3, [r3, #2]
 8007b18:	706b      	strb	r3, [r5, #1]
 8007b1a:	68a3      	ldr	r3, [r4, #8]
 8007b1c:	785b      	ldrb	r3, [r3, #1]
 8007b1e:	70ab      	strb	r3, [r5, #2]
 8007b20:	68a3      	ldr	r3, [r4, #8]
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	70eb      	strb	r3, [r5, #3]
 8007b26:	2104      	movs	r1, #4
 8007b28:	68a2      	ldr	r2, [r4, #8]
 8007b2a:	6923      	ldr	r3, [r4, #16]
 8007b2c:	440a      	add	r2, r1
 8007b2e:	7561      	strb	r1, [r4, #21]
 8007b30:	440b      	add	r3, r1
 8007b32:	60a2      	str	r2, [r4, #8]
 8007b34:	6123      	str	r3, [r4, #16]
 8007b36:	7da0      	ldrb	r0, [r4, #22]
 8007b38:	f080 0001 	eor.w	r0, r0, #1
 8007b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	602b      	str	r3, [r5, #0]
 8007b44:	e7ef      	b.n	8007b26 <ucdr_deserialize_endian_uint32_t+0xb6>
 8007b46:	68a2      	ldr	r2, [r4, #8]
 8007b48:	6923      	ldr	r3, [r4, #16]
 8007b4a:	eba2 0209 	sub.w	r2, r2, r9
 8007b4e:	7da0      	ldrb	r0, [r4, #22]
 8007b50:	eba3 0309 	sub.w	r3, r3, r9
 8007b54:	f884 8015 	strb.w	r8, [r4, #21]
 8007b58:	f080 0001 	eor.w	r0, r0, #1
 8007b5c:	60a2      	str	r2, [r4, #8]
 8007b5e:	6123      	str	r3, [r4, #16]
 8007b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b64:	68a3      	ldr	r3, [r4, #8]
 8007b66:	3503      	adds	r5, #3
 8007b68:	785b      	ldrb	r3, [r3, #1]
 8007b6a:	f805 3c01 	strb.w	r3, [r5, #-1]
 8007b6e:	68a7      	ldr	r7, [r4, #8]
 8007b70:	e7b5      	b.n	8007ade <ucdr_deserialize_endian_uint32_t+0x6e>
 8007b72:	4639      	mov	r1, r7
 8007b74:	464a      	mov	r2, r9
 8007b76:	4628      	mov	r0, r5
 8007b78:	f003 fe0b 	bl	800b792 <memcpy>
 8007b7c:	4652      	mov	r2, sl
 8007b7e:	eb05 0009 	add.w	r0, r5, r9
 8007b82:	68a1      	ldr	r1, [r4, #8]
 8007b84:	f003 fe05 	bl	800b792 <memcpy>
 8007b88:	e7ab      	b.n	8007ae2 <ucdr_deserialize_endian_uint32_t+0x72>
 8007b8a:	bf00      	nop

08007b8c <ucdr_serialize_int32_t>:
 8007b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b90:	b082      	sub	sp, #8
 8007b92:	4604      	mov	r4, r0
 8007b94:	9101      	str	r1, [sp, #4]
 8007b96:	2104      	movs	r1, #4
 8007b98:	f000 fc72 	bl	8008480 <ucdr_buffer_alignment>
 8007b9c:	4601      	mov	r1, r0
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	7d67      	ldrb	r7, [r4, #21]
 8007ba2:	f000 fcb1 	bl	8008508 <ucdr_advance_buffer>
 8007ba6:	2104      	movs	r1, #4
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f000 fc39 	bl	8008420 <ucdr_check_buffer_available_for>
 8007bae:	b300      	cbz	r0, 8007bf2 <ucdr_serialize_int32_t+0x66>
 8007bb0:	7d22      	ldrb	r2, [r4, #20]
 8007bb2:	68a3      	ldr	r3, [r4, #8]
 8007bb4:	2a01      	cmp	r2, #1
 8007bb6:	d064      	beq.n	8007c82 <ucdr_serialize_int32_t+0xf6>
 8007bb8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8007bbc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007bc0:	7018      	strb	r0, [r3, #0]
 8007bc2:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8007bc6:	68a3      	ldr	r3, [r4, #8]
 8007bc8:	705a      	strb	r2, [r3, #1]
 8007bca:	68a3      	ldr	r3, [r4, #8]
 8007bcc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007bd0:	7099      	strb	r1, [r3, #2]
 8007bd2:	68a3      	ldr	r3, [r4, #8]
 8007bd4:	70da      	strb	r2, [r3, #3]
 8007bd6:	2104      	movs	r1, #4
 8007bd8:	68a2      	ldr	r2, [r4, #8]
 8007bda:	6923      	ldr	r3, [r4, #16]
 8007bdc:	440a      	add	r2, r1
 8007bde:	7561      	strb	r1, [r4, #21]
 8007be0:	440b      	add	r3, r1
 8007be2:	60a2      	str	r2, [r4, #8]
 8007be4:	6123      	str	r3, [r4, #16]
 8007be6:	7da0      	ldrb	r0, [r4, #22]
 8007be8:	f080 0001 	eor.w	r0, r0, #1
 8007bec:	b002      	add	sp, #8
 8007bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bf2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8007bf6:	42ab      	cmp	r3, r5
 8007bf8:	d92f      	bls.n	8007c5a <ucdr_serialize_int32_t+0xce>
 8007bfa:	1b5e      	subs	r6, r3, r5
 8007bfc:	60a3      	str	r3, [r4, #8]
 8007bfe:	6923      	ldr	r3, [r4, #16]
 8007c00:	4620      	mov	r0, r4
 8007c02:	f1c6 0804 	rsb	r8, r6, #4
 8007c06:	4433      	add	r3, r6
 8007c08:	4641      	mov	r1, r8
 8007c0a:	6123      	str	r3, [r4, #16]
 8007c0c:	f000 fc14 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	d039      	beq.n	8007c88 <ucdr_serialize_int32_t+0xfc>
 8007c14:	7d23      	ldrb	r3, [r4, #20]
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d04c      	beq.n	8007cb4 <ucdr_serialize_int32_t+0x128>
 8007c1a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007c1e:	2e01      	cmp	r6, #1
 8007c20:	702b      	strb	r3, [r5, #0]
 8007c22:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007c26:	706b      	strb	r3, [r5, #1]
 8007c28:	d03b      	beq.n	8007ca2 <ucdr_serialize_int32_t+0x116>
 8007c2a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007c2e:	2e02      	cmp	r6, #2
 8007c30:	70ab      	strb	r3, [r5, #2]
 8007c32:	d03a      	beq.n	8007caa <ucdr_serialize_int32_t+0x11e>
 8007c34:	3503      	adds	r5, #3
 8007c36:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007c3a:	702b      	strb	r3, [r5, #0]
 8007c3c:	6923      	ldr	r3, [r4, #16]
 8007c3e:	2104      	movs	r1, #4
 8007c40:	68a2      	ldr	r2, [r4, #8]
 8007c42:	7da0      	ldrb	r0, [r4, #22]
 8007c44:	3304      	adds	r3, #4
 8007c46:	4442      	add	r2, r8
 8007c48:	7561      	strb	r1, [r4, #21]
 8007c4a:	1b9b      	subs	r3, r3, r6
 8007c4c:	f080 0001 	eor.w	r0, r0, #1
 8007c50:	60a2      	str	r2, [r4, #8]
 8007c52:	6123      	str	r3, [r4, #16]
 8007c54:	b002      	add	sp, #8
 8007c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c5a:	2104      	movs	r1, #4
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	f000 fbeb 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007c62:	2800      	cmp	r0, #0
 8007c64:	d0bf      	beq.n	8007be6 <ucdr_serialize_int32_t+0x5a>
 8007c66:	7d23      	ldrb	r3, [r4, #20]
 8007c68:	68a2      	ldr	r2, [r4, #8]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d01f      	beq.n	8007cae <ucdr_serialize_int32_t+0x122>
 8007c6e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007c72:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8007c76:	7013      	strb	r3, [r2, #0]
 8007c78:	68a3      	ldr	r3, [r4, #8]
 8007c7a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8007c7e:	7058      	strb	r0, [r3, #1]
 8007c80:	e7a3      	b.n	8007bca <ucdr_serialize_int32_t+0x3e>
 8007c82:	9a01      	ldr	r2, [sp, #4]
 8007c84:	601a      	str	r2, [r3, #0]
 8007c86:	e7a6      	b.n	8007bd6 <ucdr_serialize_int32_t+0x4a>
 8007c88:	68a2      	ldr	r2, [r4, #8]
 8007c8a:	6923      	ldr	r3, [r4, #16]
 8007c8c:	7da0      	ldrb	r0, [r4, #22]
 8007c8e:	1b92      	subs	r2, r2, r6
 8007c90:	1b9b      	subs	r3, r3, r6
 8007c92:	7567      	strb	r7, [r4, #21]
 8007c94:	f080 0001 	eor.w	r0, r0, #1
 8007c98:	60a2      	str	r2, [r4, #8]
 8007c9a:	6123      	str	r3, [r4, #16]
 8007c9c:	b002      	add	sp, #8
 8007c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ca2:	68a3      	ldr	r3, [r4, #8]
 8007ca4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007ca8:	701a      	strb	r2, [r3, #0]
 8007caa:	68a5      	ldr	r5, [r4, #8]
 8007cac:	e7c3      	b.n	8007c36 <ucdr_serialize_int32_t+0xaa>
 8007cae:	9b01      	ldr	r3, [sp, #4]
 8007cb0:	6013      	str	r3, [r2, #0]
 8007cb2:	e790      	b.n	8007bd6 <ucdr_serialize_int32_t+0x4a>
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	ad01      	add	r5, sp, #4
 8007cb8:	4632      	mov	r2, r6
 8007cba:	4629      	mov	r1, r5
 8007cbc:	f003 fd69 	bl	800b792 <memcpy>
 8007cc0:	4642      	mov	r2, r8
 8007cc2:	19a9      	adds	r1, r5, r6
 8007cc4:	68a0      	ldr	r0, [r4, #8]
 8007cc6:	f003 fd64 	bl	800b792 <memcpy>
 8007cca:	e7b7      	b.n	8007c3c <ucdr_serialize_int32_t+0xb0>

08007ccc <ucdr_deserialize_int32_t>:
 8007ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cd0:	4604      	mov	r4, r0
 8007cd2:	460d      	mov	r5, r1
 8007cd4:	2104      	movs	r1, #4
 8007cd6:	f000 fbd3 	bl	8008480 <ucdr_buffer_alignment>
 8007cda:	4601      	mov	r1, r0
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007ce2:	f000 fc11 	bl	8008508 <ucdr_advance_buffer>
 8007ce6:	2104      	movs	r1, #4
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f000 fb99 	bl	8008420 <ucdr_check_buffer_available_for>
 8007cee:	b1d8      	cbz	r0, 8007d28 <ucdr_deserialize_int32_t+0x5c>
 8007cf0:	7d22      	ldrb	r2, [r4, #20]
 8007cf2:	68a3      	ldr	r3, [r4, #8]
 8007cf4:	2a01      	cmp	r2, #1
 8007cf6:	d053      	beq.n	8007da0 <ucdr_deserialize_int32_t+0xd4>
 8007cf8:	78db      	ldrb	r3, [r3, #3]
 8007cfa:	702b      	strb	r3, [r5, #0]
 8007cfc:	68a3      	ldr	r3, [r4, #8]
 8007cfe:	789b      	ldrb	r3, [r3, #2]
 8007d00:	706b      	strb	r3, [r5, #1]
 8007d02:	68a3      	ldr	r3, [r4, #8]
 8007d04:	785b      	ldrb	r3, [r3, #1]
 8007d06:	70ab      	strb	r3, [r5, #2]
 8007d08:	68a3      	ldr	r3, [r4, #8]
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	70eb      	strb	r3, [r5, #3]
 8007d0e:	2104      	movs	r1, #4
 8007d10:	68a2      	ldr	r2, [r4, #8]
 8007d12:	6923      	ldr	r3, [r4, #16]
 8007d14:	440a      	add	r2, r1
 8007d16:	7561      	strb	r1, [r4, #21]
 8007d18:	440b      	add	r3, r1
 8007d1a:	60a2      	str	r2, [r4, #8]
 8007d1c:	6123      	str	r3, [r4, #16]
 8007d1e:	7da0      	ldrb	r0, [r4, #22]
 8007d20:	f080 0001 	eor.w	r0, r0, #1
 8007d24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d28:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8007d2c:	42b7      	cmp	r7, r6
 8007d2e:	d92b      	bls.n	8007d88 <ucdr_deserialize_int32_t+0xbc>
 8007d30:	6923      	ldr	r3, [r4, #16]
 8007d32:	4620      	mov	r0, r4
 8007d34:	60a7      	str	r7, [r4, #8]
 8007d36:	1bbf      	subs	r7, r7, r6
 8007d38:	443b      	add	r3, r7
 8007d3a:	f1c7 0904 	rsb	r9, r7, #4
 8007d3e:	6123      	str	r3, [r4, #16]
 8007d40:	4649      	mov	r1, r9
 8007d42:	f000 fb79 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007d46:	b370      	cbz	r0, 8007da6 <ucdr_deserialize_int32_t+0xda>
 8007d48:	7d23      	ldrb	r3, [r4, #20]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d042      	beq.n	8007dd4 <ucdr_deserialize_int32_t+0x108>
 8007d4e:	78f3      	ldrb	r3, [r6, #3]
 8007d50:	2f01      	cmp	r7, #1
 8007d52:	702b      	strb	r3, [r5, #0]
 8007d54:	78b3      	ldrb	r3, [r6, #2]
 8007d56:	706b      	strb	r3, [r5, #1]
 8007d58:	d032      	beq.n	8007dc0 <ucdr_deserialize_int32_t+0xf4>
 8007d5a:	7873      	ldrb	r3, [r6, #1]
 8007d5c:	2f02      	cmp	r7, #2
 8007d5e:	f105 0503 	add.w	r5, r5, #3
 8007d62:	f805 3c01 	strb.w	r3, [r5, #-1]
 8007d66:	d030      	beq.n	8007dca <ucdr_deserialize_int32_t+0xfe>
 8007d68:	7833      	ldrb	r3, [r6, #0]
 8007d6a:	702b      	strb	r3, [r5, #0]
 8007d6c:	6923      	ldr	r3, [r4, #16]
 8007d6e:	2104      	movs	r1, #4
 8007d70:	68a2      	ldr	r2, [r4, #8]
 8007d72:	3304      	adds	r3, #4
 8007d74:	7da0      	ldrb	r0, [r4, #22]
 8007d76:	444a      	add	r2, r9
 8007d78:	7561      	strb	r1, [r4, #21]
 8007d7a:	1bdb      	subs	r3, r3, r7
 8007d7c:	f080 0001 	eor.w	r0, r0, #1
 8007d80:	60a2      	str	r2, [r4, #8]
 8007d82:	6123      	str	r3, [r4, #16]
 8007d84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d88:	2104      	movs	r1, #4
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	f000 fb54 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007d90:	2800      	cmp	r0, #0
 8007d92:	d0c4      	beq.n	8007d1e <ucdr_deserialize_int32_t+0x52>
 8007d94:	7d23      	ldrb	r3, [r4, #20]
 8007d96:	68a2      	ldr	r2, [r4, #8]
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d018      	beq.n	8007dce <ucdr_deserialize_int32_t+0x102>
 8007d9c:	78d3      	ldrb	r3, [r2, #3]
 8007d9e:	e7ac      	b.n	8007cfa <ucdr_deserialize_int32_t+0x2e>
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	602b      	str	r3, [r5, #0]
 8007da4:	e7b3      	b.n	8007d0e <ucdr_deserialize_int32_t+0x42>
 8007da6:	68a2      	ldr	r2, [r4, #8]
 8007da8:	6923      	ldr	r3, [r4, #16]
 8007daa:	1bd2      	subs	r2, r2, r7
 8007dac:	7da0      	ldrb	r0, [r4, #22]
 8007dae:	1bdb      	subs	r3, r3, r7
 8007db0:	f884 8015 	strb.w	r8, [r4, #21]
 8007db4:	f080 0001 	eor.w	r0, r0, #1
 8007db8:	60a2      	str	r2, [r4, #8]
 8007dba:	6123      	str	r3, [r4, #16]
 8007dbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dc0:	68a3      	ldr	r3, [r4, #8]
 8007dc2:	3503      	adds	r5, #3
 8007dc4:	785b      	ldrb	r3, [r3, #1]
 8007dc6:	f805 3c01 	strb.w	r3, [r5, #-1]
 8007dca:	68a6      	ldr	r6, [r4, #8]
 8007dcc:	e7cc      	b.n	8007d68 <ucdr_deserialize_int32_t+0x9c>
 8007dce:	6813      	ldr	r3, [r2, #0]
 8007dd0:	602b      	str	r3, [r5, #0]
 8007dd2:	e79c      	b.n	8007d0e <ucdr_deserialize_int32_t+0x42>
 8007dd4:	4631      	mov	r1, r6
 8007dd6:	463a      	mov	r2, r7
 8007dd8:	4628      	mov	r0, r5
 8007dda:	f003 fcda 	bl	800b792 <memcpy>
 8007dde:	464a      	mov	r2, r9
 8007de0:	19e8      	adds	r0, r5, r7
 8007de2:	68a1      	ldr	r1, [r4, #8]
 8007de4:	f003 fcd5 	bl	800b792 <memcpy>
 8007de8:	e7c0      	b.n	8007d6c <ucdr_deserialize_int32_t+0xa0>
 8007dea:	bf00      	nop

08007dec <ucdr_serialize_double>:
 8007dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007df0:	4604      	mov	r4, r0
 8007df2:	b082      	sub	sp, #8
 8007df4:	2108      	movs	r1, #8
 8007df6:	ed8d 0b00 	vstr	d0, [sp]
 8007dfa:	f000 fb41 	bl	8008480 <ucdr_buffer_alignment>
 8007dfe:	4601      	mov	r1, r0
 8007e00:	4620      	mov	r0, r4
 8007e02:	7d67      	ldrb	r7, [r4, #21]
 8007e04:	f000 fb80 	bl	8008508 <ucdr_advance_buffer>
 8007e08:	2108      	movs	r1, #8
 8007e0a:	4620      	mov	r0, r4
 8007e0c:	f000 fb08 	bl	8008420 <ucdr_check_buffer_available_for>
 8007e10:	2800      	cmp	r0, #0
 8007e12:	d14d      	bne.n	8007eb0 <ucdr_serialize_double+0xc4>
 8007e14:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8007e18:	42ab      	cmp	r3, r5
 8007e1a:	d944      	bls.n	8007ea6 <ucdr_serialize_double+0xba>
 8007e1c:	1b5e      	subs	r6, r3, r5
 8007e1e:	60a3      	str	r3, [r4, #8]
 8007e20:	6923      	ldr	r3, [r4, #16]
 8007e22:	4620      	mov	r0, r4
 8007e24:	f1c6 0808 	rsb	r8, r6, #8
 8007e28:	4433      	add	r3, r6
 8007e2a:	4641      	mov	r1, r8
 8007e2c:	6123      	str	r3, [r4, #16]
 8007e2e:	f000 fb03 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007e32:	2800      	cmp	r0, #0
 8007e34:	d072      	beq.n	8007f1c <ucdr_serialize_double+0x130>
 8007e36:	7d23      	ldrb	r3, [r4, #20]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	f000 8092 	beq.w	8007f62 <ucdr_serialize_double+0x176>
 8007e3e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007e42:	2e01      	cmp	r6, #1
 8007e44:	702b      	strb	r3, [r5, #0]
 8007e46:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007e4a:	706b      	strb	r3, [r5, #1]
 8007e4c:	d073      	beq.n	8007f36 <ucdr_serialize_double+0x14a>
 8007e4e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007e52:	2e02      	cmp	r6, #2
 8007e54:	70ab      	strb	r3, [r5, #2]
 8007e56:	d072      	beq.n	8007f3e <ucdr_serialize_double+0x152>
 8007e58:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007e5c:	2e03      	cmp	r6, #3
 8007e5e:	70eb      	strb	r3, [r5, #3]
 8007e60:	d071      	beq.n	8007f46 <ucdr_serialize_double+0x15a>
 8007e62:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007e66:	2e04      	cmp	r6, #4
 8007e68:	712b      	strb	r3, [r5, #4]
 8007e6a:	d070      	beq.n	8007f4e <ucdr_serialize_double+0x162>
 8007e6c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8007e70:	2e05      	cmp	r6, #5
 8007e72:	716b      	strb	r3, [r5, #5]
 8007e74:	d06f      	beq.n	8007f56 <ucdr_serialize_double+0x16a>
 8007e76:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8007e7a:	2e06      	cmp	r6, #6
 8007e7c:	71ab      	strb	r3, [r5, #6]
 8007e7e:	d06e      	beq.n	8007f5e <ucdr_serialize_double+0x172>
 8007e80:	3507      	adds	r5, #7
 8007e82:	f89d 3000 	ldrb.w	r3, [sp]
 8007e86:	702b      	strb	r3, [r5, #0]
 8007e88:	6923      	ldr	r3, [r4, #16]
 8007e8a:	2108      	movs	r1, #8
 8007e8c:	68a2      	ldr	r2, [r4, #8]
 8007e8e:	7da0      	ldrb	r0, [r4, #22]
 8007e90:	3308      	adds	r3, #8
 8007e92:	4442      	add	r2, r8
 8007e94:	7561      	strb	r1, [r4, #21]
 8007e96:	1b9b      	subs	r3, r3, r6
 8007e98:	f080 0001 	eor.w	r0, r0, #1
 8007e9c:	60a2      	str	r2, [r4, #8]
 8007e9e:	6123      	str	r3, [r4, #16]
 8007ea0:	b002      	add	sp, #8
 8007ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ea6:	2108      	movs	r1, #8
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	f000 fac5 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007eae:	b350      	cbz	r0, 8007f06 <ucdr_serialize_double+0x11a>
 8007eb0:	7d22      	ldrb	r2, [r4, #20]
 8007eb2:	68a3      	ldr	r3, [r4, #8]
 8007eb4:	2a01      	cmp	r2, #1
 8007eb6:	d02c      	beq.n	8007f12 <ucdr_serialize_double+0x126>
 8007eb8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8007ebc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8007ec0:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8007ec4:	7018      	strb	r0, [r3, #0]
 8007ec6:	68a3      	ldr	r3, [r4, #8]
 8007ec8:	705a      	strb	r2, [r3, #1]
 8007eca:	68a3      	ldr	r3, [r4, #8]
 8007ecc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007ed0:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8007ed4:	7099      	strb	r1, [r3, #2]
 8007ed6:	68a3      	ldr	r3, [r4, #8]
 8007ed8:	70da      	strb	r2, [r3, #3]
 8007eda:	68a3      	ldr	r3, [r4, #8]
 8007edc:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8007ee0:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8007ee4:	7118      	strb	r0, [r3, #4]
 8007ee6:	68a3      	ldr	r3, [r4, #8]
 8007ee8:	715a      	strb	r2, [r3, #5]
 8007eea:	68a3      	ldr	r3, [r4, #8]
 8007eec:	f89d 2000 	ldrb.w	r2, [sp]
 8007ef0:	7199      	strb	r1, [r3, #6]
 8007ef2:	68a3      	ldr	r3, [r4, #8]
 8007ef4:	71da      	strb	r2, [r3, #7]
 8007ef6:	2108      	movs	r1, #8
 8007ef8:	68a2      	ldr	r2, [r4, #8]
 8007efa:	6923      	ldr	r3, [r4, #16]
 8007efc:	440a      	add	r2, r1
 8007efe:	7561      	strb	r1, [r4, #21]
 8007f00:	440b      	add	r3, r1
 8007f02:	60a2      	str	r2, [r4, #8]
 8007f04:	6123      	str	r3, [r4, #16]
 8007f06:	7da0      	ldrb	r0, [r4, #22]
 8007f08:	f080 0001 	eor.w	r0, r0, #1
 8007f0c:	b002      	add	sp, #8
 8007f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f12:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f16:	6019      	str	r1, [r3, #0]
 8007f18:	605a      	str	r2, [r3, #4]
 8007f1a:	e7ec      	b.n	8007ef6 <ucdr_serialize_double+0x10a>
 8007f1c:	68a2      	ldr	r2, [r4, #8]
 8007f1e:	6923      	ldr	r3, [r4, #16]
 8007f20:	7da0      	ldrb	r0, [r4, #22]
 8007f22:	1b92      	subs	r2, r2, r6
 8007f24:	1b9b      	subs	r3, r3, r6
 8007f26:	7567      	strb	r7, [r4, #21]
 8007f28:	f080 0001 	eor.w	r0, r0, #1
 8007f2c:	60a2      	str	r2, [r4, #8]
 8007f2e:	6123      	str	r3, [r4, #16]
 8007f30:	b002      	add	sp, #8
 8007f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f36:	68a3      	ldr	r3, [r4, #8]
 8007f38:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8007f3c:	701a      	strb	r2, [r3, #0]
 8007f3e:	68a3      	ldr	r3, [r4, #8]
 8007f40:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007f44:	701a      	strb	r2, [r3, #0]
 8007f46:	68a3      	ldr	r3, [r4, #8]
 8007f48:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8007f4c:	701a      	strb	r2, [r3, #0]
 8007f4e:	68a3      	ldr	r3, [r4, #8]
 8007f50:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8007f54:	701a      	strb	r2, [r3, #0]
 8007f56:	68a3      	ldr	r3, [r4, #8]
 8007f58:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8007f5c:	701a      	strb	r2, [r3, #0]
 8007f5e:	68a5      	ldr	r5, [r4, #8]
 8007f60:	e78f      	b.n	8007e82 <ucdr_serialize_double+0x96>
 8007f62:	4628      	mov	r0, r5
 8007f64:	466d      	mov	r5, sp
 8007f66:	4632      	mov	r2, r6
 8007f68:	4629      	mov	r1, r5
 8007f6a:	f003 fc12 	bl	800b792 <memcpy>
 8007f6e:	4642      	mov	r2, r8
 8007f70:	19a9      	adds	r1, r5, r6
 8007f72:	68a0      	ldr	r0, [r4, #8]
 8007f74:	f003 fc0d 	bl	800b792 <memcpy>
 8007f78:	e786      	b.n	8007e88 <ucdr_serialize_double+0x9c>
 8007f7a:	bf00      	nop

08007f7c <ucdr_serialize_endian_double>:
 8007f7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f80:	4604      	mov	r4, r0
 8007f82:	b083      	sub	sp, #12
 8007f84:	460e      	mov	r6, r1
 8007f86:	2108      	movs	r1, #8
 8007f88:	ed8d 0b00 	vstr	d0, [sp]
 8007f8c:	f000 fa78 	bl	8008480 <ucdr_buffer_alignment>
 8007f90:	4601      	mov	r1, r0
 8007f92:	4620      	mov	r0, r4
 8007f94:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007f98:	f000 fab6 	bl	8008508 <ucdr_advance_buffer>
 8007f9c:	2108      	movs	r1, #8
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	f000 fa3e 	bl	8008420 <ucdr_check_buffer_available_for>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	d14c      	bne.n	8008042 <ucdr_serialize_endian_double+0xc6>
 8007fa8:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 8007fac:	42bd      	cmp	r5, r7
 8007fae:	d943      	bls.n	8008038 <ucdr_serialize_endian_double+0xbc>
 8007fb0:	6923      	ldr	r3, [r4, #16]
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	60a5      	str	r5, [r4, #8]
 8007fb6:	1bed      	subs	r5, r5, r7
 8007fb8:	442b      	add	r3, r5
 8007fba:	f1c5 0908 	rsb	r9, r5, #8
 8007fbe:	6123      	str	r3, [r4, #16]
 8007fc0:	4649      	mov	r1, r9
 8007fc2:	f000 fa39 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	d070      	beq.n	80080ac <ucdr_serialize_endian_double+0x130>
 8007fca:	2e01      	cmp	r6, #1
 8007fcc:	f000 8092 	beq.w	80080f4 <ucdr_serialize_endian_double+0x178>
 8007fd0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007fd4:	2d01      	cmp	r5, #1
 8007fd6:	703b      	strb	r3, [r7, #0]
 8007fd8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007fdc:	707b      	strb	r3, [r7, #1]
 8007fde:	d073      	beq.n	80080c8 <ucdr_serialize_endian_double+0x14c>
 8007fe0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007fe4:	2d02      	cmp	r5, #2
 8007fe6:	70bb      	strb	r3, [r7, #2]
 8007fe8:	d072      	beq.n	80080d0 <ucdr_serialize_endian_double+0x154>
 8007fea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007fee:	2d03      	cmp	r5, #3
 8007ff0:	70fb      	strb	r3, [r7, #3]
 8007ff2:	d071      	beq.n	80080d8 <ucdr_serialize_endian_double+0x15c>
 8007ff4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007ff8:	2d04      	cmp	r5, #4
 8007ffa:	713b      	strb	r3, [r7, #4]
 8007ffc:	d070      	beq.n	80080e0 <ucdr_serialize_endian_double+0x164>
 8007ffe:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8008002:	2d05      	cmp	r5, #5
 8008004:	717b      	strb	r3, [r7, #5]
 8008006:	d06f      	beq.n	80080e8 <ucdr_serialize_endian_double+0x16c>
 8008008:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800800c:	2d06      	cmp	r5, #6
 800800e:	71bb      	strb	r3, [r7, #6]
 8008010:	d06e      	beq.n	80080f0 <ucdr_serialize_endian_double+0x174>
 8008012:	3707      	adds	r7, #7
 8008014:	f89d 3000 	ldrb.w	r3, [sp]
 8008018:	703b      	strb	r3, [r7, #0]
 800801a:	6923      	ldr	r3, [r4, #16]
 800801c:	2108      	movs	r1, #8
 800801e:	68a2      	ldr	r2, [r4, #8]
 8008020:	7da0      	ldrb	r0, [r4, #22]
 8008022:	3308      	adds	r3, #8
 8008024:	444a      	add	r2, r9
 8008026:	7561      	strb	r1, [r4, #21]
 8008028:	1b5b      	subs	r3, r3, r5
 800802a:	f080 0001 	eor.w	r0, r0, #1
 800802e:	60a2      	str	r2, [r4, #8]
 8008030:	6123      	str	r3, [r4, #16]
 8008032:	b003      	add	sp, #12
 8008034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008038:	2108      	movs	r1, #8
 800803a:	4620      	mov	r0, r4
 800803c:	f000 f9fc 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8008040:	b348      	cbz	r0, 8008096 <ucdr_serialize_endian_double+0x11a>
 8008042:	2e01      	cmp	r6, #1
 8008044:	68a3      	ldr	r3, [r4, #8]
 8008046:	d02c      	beq.n	80080a2 <ucdr_serialize_endian_double+0x126>
 8008048:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800804c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8008050:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8008054:	7018      	strb	r0, [r3, #0]
 8008056:	68a3      	ldr	r3, [r4, #8]
 8008058:	705a      	strb	r2, [r3, #1]
 800805a:	68a3      	ldr	r3, [r4, #8]
 800805c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008060:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8008064:	7099      	strb	r1, [r3, #2]
 8008066:	68a3      	ldr	r3, [r4, #8]
 8008068:	70da      	strb	r2, [r3, #3]
 800806a:	68a3      	ldr	r3, [r4, #8]
 800806c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8008070:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8008074:	7118      	strb	r0, [r3, #4]
 8008076:	68a3      	ldr	r3, [r4, #8]
 8008078:	715a      	strb	r2, [r3, #5]
 800807a:	68a3      	ldr	r3, [r4, #8]
 800807c:	f89d 2000 	ldrb.w	r2, [sp]
 8008080:	7199      	strb	r1, [r3, #6]
 8008082:	68a3      	ldr	r3, [r4, #8]
 8008084:	71da      	strb	r2, [r3, #7]
 8008086:	2108      	movs	r1, #8
 8008088:	68a2      	ldr	r2, [r4, #8]
 800808a:	6923      	ldr	r3, [r4, #16]
 800808c:	440a      	add	r2, r1
 800808e:	7561      	strb	r1, [r4, #21]
 8008090:	440b      	add	r3, r1
 8008092:	60a2      	str	r2, [r4, #8]
 8008094:	6123      	str	r3, [r4, #16]
 8008096:	7da0      	ldrb	r0, [r4, #22]
 8008098:	f080 0001 	eor.w	r0, r0, #1
 800809c:	b003      	add	sp, #12
 800809e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080a6:	6019      	str	r1, [r3, #0]
 80080a8:	605a      	str	r2, [r3, #4]
 80080aa:	e7ec      	b.n	8008086 <ucdr_serialize_endian_double+0x10a>
 80080ac:	68a2      	ldr	r2, [r4, #8]
 80080ae:	6923      	ldr	r3, [r4, #16]
 80080b0:	7da0      	ldrb	r0, [r4, #22]
 80080b2:	1b52      	subs	r2, r2, r5
 80080b4:	1b5b      	subs	r3, r3, r5
 80080b6:	f884 8015 	strb.w	r8, [r4, #21]
 80080ba:	f080 0001 	eor.w	r0, r0, #1
 80080be:	60a2      	str	r2, [r4, #8]
 80080c0:	6123      	str	r3, [r4, #16]
 80080c2:	b003      	add	sp, #12
 80080c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080c8:	68a3      	ldr	r3, [r4, #8]
 80080ca:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80080ce:	701a      	strb	r2, [r3, #0]
 80080d0:	68a3      	ldr	r3, [r4, #8]
 80080d2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80080d6:	701a      	strb	r2, [r3, #0]
 80080d8:	68a3      	ldr	r3, [r4, #8]
 80080da:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80080de:	701a      	strb	r2, [r3, #0]
 80080e0:	68a3      	ldr	r3, [r4, #8]
 80080e2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80080e6:	701a      	strb	r2, [r3, #0]
 80080e8:	68a3      	ldr	r3, [r4, #8]
 80080ea:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80080ee:	701a      	strb	r2, [r3, #0]
 80080f0:	68a7      	ldr	r7, [r4, #8]
 80080f2:	e78f      	b.n	8008014 <ucdr_serialize_endian_double+0x98>
 80080f4:	466e      	mov	r6, sp
 80080f6:	462a      	mov	r2, r5
 80080f8:	4638      	mov	r0, r7
 80080fa:	4631      	mov	r1, r6
 80080fc:	f003 fb49 	bl	800b792 <memcpy>
 8008100:	464a      	mov	r2, r9
 8008102:	1971      	adds	r1, r6, r5
 8008104:	68a0      	ldr	r0, [r4, #8]
 8008106:	f003 fb44 	bl	800b792 <memcpy>
 800810a:	e786      	b.n	800801a <ucdr_serialize_endian_double+0x9e>

0800810c <ucdr_deserialize_double>:
 800810c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008110:	4604      	mov	r4, r0
 8008112:	460d      	mov	r5, r1
 8008114:	2108      	movs	r1, #8
 8008116:	f000 f9b3 	bl	8008480 <ucdr_buffer_alignment>
 800811a:	4601      	mov	r1, r0
 800811c:	4620      	mov	r0, r4
 800811e:	f894 8015 	ldrb.w	r8, [r4, #21]
 8008122:	f000 f9f1 	bl	8008508 <ucdr_advance_buffer>
 8008126:	2108      	movs	r1, #8
 8008128:	4620      	mov	r0, r4
 800812a:	f000 f979 	bl	8008420 <ucdr_check_buffer_available_for>
 800812e:	2800      	cmp	r0, #0
 8008130:	d148      	bne.n	80081c4 <ucdr_deserialize_double+0xb8>
 8008132:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8008136:	42be      	cmp	r6, r7
 8008138:	d93f      	bls.n	80081ba <ucdr_deserialize_double+0xae>
 800813a:	6923      	ldr	r3, [r4, #16]
 800813c:	4620      	mov	r0, r4
 800813e:	60a6      	str	r6, [r4, #8]
 8008140:	1bf6      	subs	r6, r6, r7
 8008142:	4433      	add	r3, r6
 8008144:	f1c6 0908 	rsb	r9, r6, #8
 8008148:	6123      	str	r3, [r4, #16]
 800814a:	4649      	mov	r1, r9
 800814c:	f000 f974 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8008150:	2800      	cmp	r0, #0
 8008152:	d064      	beq.n	800821e <ucdr_deserialize_double+0x112>
 8008154:	7d23      	ldrb	r3, [r4, #20]
 8008156:	2b01      	cmp	r3, #1
 8008158:	f000 8085 	beq.w	8008266 <ucdr_deserialize_double+0x15a>
 800815c:	79fb      	ldrb	r3, [r7, #7]
 800815e:	2e01      	cmp	r6, #1
 8008160:	702b      	strb	r3, [r5, #0]
 8008162:	79bb      	ldrb	r3, [r7, #6]
 8008164:	706b      	strb	r3, [r5, #1]
 8008166:	d067      	beq.n	8008238 <ucdr_deserialize_double+0x12c>
 8008168:	797b      	ldrb	r3, [r7, #5]
 800816a:	2e02      	cmp	r6, #2
 800816c:	70ab      	strb	r3, [r5, #2]
 800816e:	f000 808b 	beq.w	8008288 <ucdr_deserialize_double+0x17c>
 8008172:	793b      	ldrb	r3, [r7, #4]
 8008174:	2e03      	cmp	r6, #3
 8008176:	70eb      	strb	r3, [r5, #3]
 8008178:	f000 8084 	beq.w	8008284 <ucdr_deserialize_double+0x178>
 800817c:	78fb      	ldrb	r3, [r7, #3]
 800817e:	2e04      	cmp	r6, #4
 8008180:	712b      	strb	r3, [r5, #4]
 8008182:	d07d      	beq.n	8008280 <ucdr_deserialize_double+0x174>
 8008184:	78bb      	ldrb	r3, [r7, #2]
 8008186:	2e05      	cmp	r6, #5
 8008188:	716b      	strb	r3, [r5, #5]
 800818a:	d077      	beq.n	800827c <ucdr_deserialize_double+0x170>
 800818c:	787b      	ldrb	r3, [r7, #1]
 800818e:	2e06      	cmp	r6, #6
 8008190:	f105 0507 	add.w	r5, r5, #7
 8008194:	f805 3c01 	strb.w	r3, [r5, #-1]
 8008198:	d063      	beq.n	8008262 <ucdr_deserialize_double+0x156>
 800819a:	783b      	ldrb	r3, [r7, #0]
 800819c:	702b      	strb	r3, [r5, #0]
 800819e:	6923      	ldr	r3, [r4, #16]
 80081a0:	2108      	movs	r1, #8
 80081a2:	68a2      	ldr	r2, [r4, #8]
 80081a4:	3308      	adds	r3, #8
 80081a6:	7da0      	ldrb	r0, [r4, #22]
 80081a8:	444a      	add	r2, r9
 80081aa:	7561      	strb	r1, [r4, #21]
 80081ac:	1b9b      	subs	r3, r3, r6
 80081ae:	f080 0001 	eor.w	r0, r0, #1
 80081b2:	60a2      	str	r2, [r4, #8]
 80081b4:	6123      	str	r3, [r4, #16]
 80081b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ba:	2108      	movs	r1, #8
 80081bc:	4620      	mov	r0, r4
 80081be:	f000 f93b 	bl	8008438 <ucdr_check_final_buffer_behavior>
 80081c2:	b310      	cbz	r0, 800820a <ucdr_deserialize_double+0xfe>
 80081c4:	7d22      	ldrb	r2, [r4, #20]
 80081c6:	68a3      	ldr	r3, [r4, #8]
 80081c8:	2a01      	cmp	r2, #1
 80081ca:	d023      	beq.n	8008214 <ucdr_deserialize_double+0x108>
 80081cc:	79db      	ldrb	r3, [r3, #7]
 80081ce:	702b      	strb	r3, [r5, #0]
 80081d0:	68a3      	ldr	r3, [r4, #8]
 80081d2:	799b      	ldrb	r3, [r3, #6]
 80081d4:	706b      	strb	r3, [r5, #1]
 80081d6:	68a3      	ldr	r3, [r4, #8]
 80081d8:	795b      	ldrb	r3, [r3, #5]
 80081da:	70ab      	strb	r3, [r5, #2]
 80081dc:	68a3      	ldr	r3, [r4, #8]
 80081de:	791b      	ldrb	r3, [r3, #4]
 80081e0:	70eb      	strb	r3, [r5, #3]
 80081e2:	68a3      	ldr	r3, [r4, #8]
 80081e4:	78db      	ldrb	r3, [r3, #3]
 80081e6:	712b      	strb	r3, [r5, #4]
 80081e8:	68a3      	ldr	r3, [r4, #8]
 80081ea:	789b      	ldrb	r3, [r3, #2]
 80081ec:	716b      	strb	r3, [r5, #5]
 80081ee:	68a3      	ldr	r3, [r4, #8]
 80081f0:	785b      	ldrb	r3, [r3, #1]
 80081f2:	71ab      	strb	r3, [r5, #6]
 80081f4:	68a3      	ldr	r3, [r4, #8]
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	71eb      	strb	r3, [r5, #7]
 80081fa:	2108      	movs	r1, #8
 80081fc:	68a2      	ldr	r2, [r4, #8]
 80081fe:	6923      	ldr	r3, [r4, #16]
 8008200:	440a      	add	r2, r1
 8008202:	7561      	strb	r1, [r4, #21]
 8008204:	440b      	add	r3, r1
 8008206:	60a2      	str	r2, [r4, #8]
 8008208:	6123      	str	r3, [r4, #16]
 800820a:	7da0      	ldrb	r0, [r4, #22]
 800820c:	f080 0001 	eor.w	r0, r0, #1
 8008210:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	602a      	str	r2, [r5, #0]
 800821a:	606b      	str	r3, [r5, #4]
 800821c:	e7ed      	b.n	80081fa <ucdr_deserialize_double+0xee>
 800821e:	68a2      	ldr	r2, [r4, #8]
 8008220:	6923      	ldr	r3, [r4, #16]
 8008222:	1b92      	subs	r2, r2, r6
 8008224:	7da0      	ldrb	r0, [r4, #22]
 8008226:	1b9b      	subs	r3, r3, r6
 8008228:	f884 8015 	strb.w	r8, [r4, #21]
 800822c:	f080 0001 	eor.w	r0, r0, #1
 8008230:	60a2      	str	r2, [r4, #8]
 8008232:	6123      	str	r3, [r4, #16]
 8008234:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008238:	68a3      	ldr	r3, [r4, #8]
 800823a:	3503      	adds	r5, #3
 800823c:	795b      	ldrb	r3, [r3, #5]
 800823e:	f805 3c01 	strb.w	r3, [r5, #-1]
 8008242:	68a3      	ldr	r3, [r4, #8]
 8008244:	791b      	ldrb	r3, [r3, #4]
 8008246:	f805 3b01 	strb.w	r3, [r5], #1
 800824a:	68a3      	ldr	r3, [r4, #8]
 800824c:	78db      	ldrb	r3, [r3, #3]
 800824e:	f805 3b01 	strb.w	r3, [r5], #1
 8008252:	68a3      	ldr	r3, [r4, #8]
 8008254:	789b      	ldrb	r3, [r3, #2]
 8008256:	f805 3b01 	strb.w	r3, [r5], #1
 800825a:	68a3      	ldr	r3, [r4, #8]
 800825c:	785b      	ldrb	r3, [r3, #1]
 800825e:	f805 3b01 	strb.w	r3, [r5], #1
 8008262:	68a7      	ldr	r7, [r4, #8]
 8008264:	e799      	b.n	800819a <ucdr_deserialize_double+0x8e>
 8008266:	4639      	mov	r1, r7
 8008268:	4632      	mov	r2, r6
 800826a:	4628      	mov	r0, r5
 800826c:	f003 fa91 	bl	800b792 <memcpy>
 8008270:	464a      	mov	r2, r9
 8008272:	19a8      	adds	r0, r5, r6
 8008274:	68a1      	ldr	r1, [r4, #8]
 8008276:	f003 fa8c 	bl	800b792 <memcpy>
 800827a:	e790      	b.n	800819e <ucdr_deserialize_double+0x92>
 800827c:	3506      	adds	r5, #6
 800827e:	e7ec      	b.n	800825a <ucdr_deserialize_double+0x14e>
 8008280:	3505      	adds	r5, #5
 8008282:	e7e6      	b.n	8008252 <ucdr_deserialize_double+0x146>
 8008284:	3504      	adds	r5, #4
 8008286:	e7e0      	b.n	800824a <ucdr_deserialize_double+0x13e>
 8008288:	3503      	adds	r5, #3
 800828a:	e7da      	b.n	8008242 <ucdr_deserialize_double+0x136>

0800828c <ucdr_deserialize_endian_double>:
 800828c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008290:	4604      	mov	r4, r0
 8008292:	460f      	mov	r7, r1
 8008294:	2108      	movs	r1, #8
 8008296:	4615      	mov	r5, r2
 8008298:	f000 f8f2 	bl	8008480 <ucdr_buffer_alignment>
 800829c:	4601      	mov	r1, r0
 800829e:	4620      	mov	r0, r4
 80082a0:	f894 9015 	ldrb.w	r9, [r4, #21]
 80082a4:	f000 f930 	bl	8008508 <ucdr_advance_buffer>
 80082a8:	2108      	movs	r1, #8
 80082aa:	4620      	mov	r0, r4
 80082ac:	f000 f8b8 	bl	8008420 <ucdr_check_buffer_available_for>
 80082b0:	2800      	cmp	r0, #0
 80082b2:	d151      	bne.n	8008358 <ucdr_deserialize_endian_double+0xcc>
 80082b4:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 80082b8:	4546      	cmp	r6, r8
 80082ba:	d948      	bls.n	800834e <ucdr_deserialize_endian_double+0xc2>
 80082bc:	6923      	ldr	r3, [r4, #16]
 80082be:	4620      	mov	r0, r4
 80082c0:	60a6      	str	r6, [r4, #8]
 80082c2:	eba6 0608 	sub.w	r6, r6, r8
 80082c6:	4433      	add	r3, r6
 80082c8:	f1c6 0a08 	rsb	sl, r6, #8
 80082cc:	6123      	str	r3, [r4, #16]
 80082ce:	4651      	mov	r1, sl
 80082d0:	f000 f8b2 	bl	8008438 <ucdr_check_final_buffer_behavior>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	d06b      	beq.n	80083b0 <ucdr_deserialize_endian_double+0x124>
 80082d8:	2f01      	cmp	r7, #1
 80082da:	f000 808e 	beq.w	80083fa <ucdr_deserialize_endian_double+0x16e>
 80082de:	f898 3007 	ldrb.w	r3, [r8, #7]
 80082e2:	2e01      	cmp	r6, #1
 80082e4:	702b      	strb	r3, [r5, #0]
 80082e6:	f898 3006 	ldrb.w	r3, [r8, #6]
 80082ea:	706b      	strb	r3, [r5, #1]
 80082ec:	d06d      	beq.n	80083ca <ucdr_deserialize_endian_double+0x13e>
 80082ee:	f898 3005 	ldrb.w	r3, [r8, #5]
 80082f2:	2e02      	cmp	r6, #2
 80082f4:	70ab      	strb	r3, [r5, #2]
 80082f6:	f000 8091 	beq.w	800841c <ucdr_deserialize_endian_double+0x190>
 80082fa:	f898 3004 	ldrb.w	r3, [r8, #4]
 80082fe:	2e03      	cmp	r6, #3
 8008300:	70eb      	strb	r3, [r5, #3]
 8008302:	f000 8089 	beq.w	8008418 <ucdr_deserialize_endian_double+0x18c>
 8008306:	f898 3003 	ldrb.w	r3, [r8, #3]
 800830a:	2e04      	cmp	r6, #4
 800830c:	712b      	strb	r3, [r5, #4]
 800830e:	f000 8081 	beq.w	8008414 <ucdr_deserialize_endian_double+0x188>
 8008312:	f898 3002 	ldrb.w	r3, [r8, #2]
 8008316:	2e05      	cmp	r6, #5
 8008318:	716b      	strb	r3, [r5, #5]
 800831a:	d079      	beq.n	8008410 <ucdr_deserialize_endian_double+0x184>
 800831c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008320:	2e06      	cmp	r6, #6
 8008322:	f105 0507 	add.w	r5, r5, #7
 8008326:	f805 3c01 	strb.w	r3, [r5, #-1]
 800832a:	d063      	beq.n	80083f4 <ucdr_deserialize_endian_double+0x168>
 800832c:	f898 3000 	ldrb.w	r3, [r8]
 8008330:	702b      	strb	r3, [r5, #0]
 8008332:	6923      	ldr	r3, [r4, #16]
 8008334:	2108      	movs	r1, #8
 8008336:	68a2      	ldr	r2, [r4, #8]
 8008338:	3308      	adds	r3, #8
 800833a:	7da0      	ldrb	r0, [r4, #22]
 800833c:	4452      	add	r2, sl
 800833e:	7561      	strb	r1, [r4, #21]
 8008340:	1b9b      	subs	r3, r3, r6
 8008342:	f080 0001 	eor.w	r0, r0, #1
 8008346:	60a2      	str	r2, [r4, #8]
 8008348:	6123      	str	r3, [r4, #16]
 800834a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800834e:	2108      	movs	r1, #8
 8008350:	4620      	mov	r0, r4
 8008352:	f000 f871 	bl	8008438 <ucdr_check_final_buffer_behavior>
 8008356:	b308      	cbz	r0, 800839c <ucdr_deserialize_endian_double+0x110>
 8008358:	2f01      	cmp	r7, #1
 800835a:	68a3      	ldr	r3, [r4, #8]
 800835c:	d023      	beq.n	80083a6 <ucdr_deserialize_endian_double+0x11a>
 800835e:	79db      	ldrb	r3, [r3, #7]
 8008360:	702b      	strb	r3, [r5, #0]
 8008362:	68a3      	ldr	r3, [r4, #8]
 8008364:	799b      	ldrb	r3, [r3, #6]
 8008366:	706b      	strb	r3, [r5, #1]
 8008368:	68a3      	ldr	r3, [r4, #8]
 800836a:	795b      	ldrb	r3, [r3, #5]
 800836c:	70ab      	strb	r3, [r5, #2]
 800836e:	68a3      	ldr	r3, [r4, #8]
 8008370:	791b      	ldrb	r3, [r3, #4]
 8008372:	70eb      	strb	r3, [r5, #3]
 8008374:	68a3      	ldr	r3, [r4, #8]
 8008376:	78db      	ldrb	r3, [r3, #3]
 8008378:	712b      	strb	r3, [r5, #4]
 800837a:	68a3      	ldr	r3, [r4, #8]
 800837c:	789b      	ldrb	r3, [r3, #2]
 800837e:	716b      	strb	r3, [r5, #5]
 8008380:	68a3      	ldr	r3, [r4, #8]
 8008382:	785b      	ldrb	r3, [r3, #1]
 8008384:	71ab      	strb	r3, [r5, #6]
 8008386:	68a3      	ldr	r3, [r4, #8]
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	71eb      	strb	r3, [r5, #7]
 800838c:	2108      	movs	r1, #8
 800838e:	68a2      	ldr	r2, [r4, #8]
 8008390:	6923      	ldr	r3, [r4, #16]
 8008392:	440a      	add	r2, r1
 8008394:	7561      	strb	r1, [r4, #21]
 8008396:	440b      	add	r3, r1
 8008398:	60a2      	str	r2, [r4, #8]
 800839a:	6123      	str	r3, [r4, #16]
 800839c:	7da0      	ldrb	r0, [r4, #22]
 800839e:	f080 0001 	eor.w	r0, r0, #1
 80083a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	602a      	str	r2, [r5, #0]
 80083ac:	606b      	str	r3, [r5, #4]
 80083ae:	e7ed      	b.n	800838c <ucdr_deserialize_endian_double+0x100>
 80083b0:	68a2      	ldr	r2, [r4, #8]
 80083b2:	6923      	ldr	r3, [r4, #16]
 80083b4:	1b92      	subs	r2, r2, r6
 80083b6:	7da0      	ldrb	r0, [r4, #22]
 80083b8:	1b9b      	subs	r3, r3, r6
 80083ba:	f884 9015 	strb.w	r9, [r4, #21]
 80083be:	f080 0001 	eor.w	r0, r0, #1
 80083c2:	60a2      	str	r2, [r4, #8]
 80083c4:	6123      	str	r3, [r4, #16]
 80083c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083ca:	68a3      	ldr	r3, [r4, #8]
 80083cc:	3503      	adds	r5, #3
 80083ce:	795b      	ldrb	r3, [r3, #5]
 80083d0:	f805 3c01 	strb.w	r3, [r5, #-1]
 80083d4:	68a3      	ldr	r3, [r4, #8]
 80083d6:	791b      	ldrb	r3, [r3, #4]
 80083d8:	f805 3b01 	strb.w	r3, [r5], #1
 80083dc:	68a3      	ldr	r3, [r4, #8]
 80083de:	78db      	ldrb	r3, [r3, #3]
 80083e0:	f805 3b01 	strb.w	r3, [r5], #1
 80083e4:	68a3      	ldr	r3, [r4, #8]
 80083e6:	789b      	ldrb	r3, [r3, #2]
 80083e8:	f805 3b01 	strb.w	r3, [r5], #1
 80083ec:	68a3      	ldr	r3, [r4, #8]
 80083ee:	785b      	ldrb	r3, [r3, #1]
 80083f0:	f805 3b01 	strb.w	r3, [r5], #1
 80083f4:	f8d4 8008 	ldr.w	r8, [r4, #8]
 80083f8:	e798      	b.n	800832c <ucdr_deserialize_endian_double+0xa0>
 80083fa:	4641      	mov	r1, r8
 80083fc:	4632      	mov	r2, r6
 80083fe:	4628      	mov	r0, r5
 8008400:	f003 f9c7 	bl	800b792 <memcpy>
 8008404:	4652      	mov	r2, sl
 8008406:	19a8      	adds	r0, r5, r6
 8008408:	68a1      	ldr	r1, [r4, #8]
 800840a:	f003 f9c2 	bl	800b792 <memcpy>
 800840e:	e790      	b.n	8008332 <ucdr_deserialize_endian_double+0xa6>
 8008410:	3506      	adds	r5, #6
 8008412:	e7eb      	b.n	80083ec <ucdr_deserialize_endian_double+0x160>
 8008414:	3505      	adds	r5, #5
 8008416:	e7e5      	b.n	80083e4 <ucdr_deserialize_endian_double+0x158>
 8008418:	3504      	adds	r5, #4
 800841a:	e7df      	b.n	80083dc <ucdr_deserialize_endian_double+0x150>
 800841c:	3503      	adds	r5, #3
 800841e:	e7d9      	b.n	80083d4 <ucdr_deserialize_endian_double+0x148>

08008420 <ucdr_check_buffer_available_for>:
 8008420:	7d83      	ldrb	r3, [r0, #22]
 8008422:	b93b      	cbnz	r3, 8008434 <ucdr_check_buffer_available_for+0x14>
 8008424:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8008428:	440b      	add	r3, r1
 800842a:	4298      	cmp	r0, r3
 800842c:	bf34      	ite	cc
 800842e:	2000      	movcc	r0, #0
 8008430:	2001      	movcs	r0, #1
 8008432:	4770      	bx	lr
 8008434:	2000      	movs	r0, #0
 8008436:	4770      	bx	lr

08008438 <ucdr_check_final_buffer_behavior>:
 8008438:	7d83      	ldrb	r3, [r0, #22]
 800843a:	b943      	cbnz	r3, 800844e <ucdr_check_final_buffer_behavior+0x16>
 800843c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8008440:	b510      	push	{r4, lr}
 8008442:	4291      	cmp	r1, r2
 8008444:	4604      	mov	r4, r0
 8008446:	d205      	bcs.n	8008454 <ucdr_check_final_buffer_behavior+0x1c>
 8008448:	2301      	movs	r3, #1
 800844a:	4618      	mov	r0, r3
 800844c:	bd10      	pop	{r4, pc}
 800844e:	2300      	movs	r3, #0
 8008450:	4618      	mov	r0, r3
 8008452:	4770      	bx	lr
 8008454:	6982      	ldr	r2, [r0, #24]
 8008456:	b13a      	cbz	r2, 8008468 <ucdr_check_final_buffer_behavior+0x30>
 8008458:	69c1      	ldr	r1, [r0, #28]
 800845a:	4790      	blx	r2
 800845c:	f080 0301 	eor.w	r3, r0, #1
 8008460:	75a0      	strb	r0, [r4, #22]
 8008462:	b2db      	uxtb	r3, r3
 8008464:	4618      	mov	r0, r3
 8008466:	bd10      	pop	{r4, pc}
 8008468:	2001      	movs	r0, #1
 800846a:	75a0      	strb	r0, [r4, #22]
 800846c:	e7fa      	b.n	8008464 <ucdr_check_final_buffer_behavior+0x2c>
 800846e:	bf00      	nop

08008470 <ucdr_alignment>:
 8008470:	fbb0 f2f1 	udiv	r2, r0, r1
 8008474:	fb02 0011 	mls	r0, r2, r1, r0
 8008478:	1e4b      	subs	r3, r1, #1
 800847a:	1a08      	subs	r0, r1, r0
 800847c:	4018      	ands	r0, r3
 800847e:	4770      	bx	lr

08008480 <ucdr_buffer_alignment>:
 8008480:	7d43      	ldrb	r3, [r0, #21]
 8008482:	428b      	cmp	r3, r1
 8008484:	d209      	bcs.n	800849a <ucdr_buffer_alignment+0x1a>
 8008486:	6903      	ldr	r3, [r0, #16]
 8008488:	1e4a      	subs	r2, r1, #1
 800848a:	fbb3 f0f1 	udiv	r0, r3, r1
 800848e:	fb01 3310 	mls	r3, r1, r0, r3
 8008492:	1ac9      	subs	r1, r1, r3
 8008494:	ea01 0002 	and.w	r0, r1, r2
 8008498:	4770      	bx	lr
 800849a:	2000      	movs	r0, #0
 800849c:	4770      	bx	lr
 800849e:	bf00      	nop

080084a0 <ucdr_align_to>:
 80084a0:	b538      	push	{r3, r4, r5, lr}
 80084a2:	4604      	mov	r4, r0
 80084a4:	460d      	mov	r5, r1
 80084a6:	f7ff ffeb 	bl	8008480 <ucdr_buffer_alignment>
 80084aa:	68a3      	ldr	r3, [r4, #8]
 80084ac:	6861      	ldr	r1, [r4, #4]
 80084ae:	4403      	add	r3, r0
 80084b0:	6922      	ldr	r2, [r4, #16]
 80084b2:	7565      	strb	r5, [r4, #21]
 80084b4:	428b      	cmp	r3, r1
 80084b6:	4402      	add	r2, r0
 80084b8:	bf28      	it	cs
 80084ba:	460b      	movcs	r3, r1
 80084bc:	6122      	str	r2, [r4, #16]
 80084be:	60a3      	str	r3, [r4, #8]
 80084c0:	bd38      	pop	{r3, r4, r5, pc}
 80084c2:	bf00      	nop

080084c4 <ucdr_buffer_remaining>:
 80084c4:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 80084c8:	1a10      	subs	r0, r2, r0
 80084ca:	4770      	bx	lr

080084cc <ucdr_check_final_buffer_behavior_array>:
 80084cc:	b538      	push	{r3, r4, r5, lr}
 80084ce:	7d83      	ldrb	r3, [r0, #22]
 80084d0:	b9a3      	cbnz	r3, 80084fc <ucdr_check_final_buffer_behavior_array+0x30>
 80084d2:	4604      	mov	r4, r0
 80084d4:	460d      	mov	r5, r1
 80084d6:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d300      	bcc.n	80084e0 <ucdr_check_final_buffer_behavior_array+0x14>
 80084de:	b931      	cbnz	r1, 80084ee <ucdr_check_final_buffer_behavior_array+0x22>
 80084e0:	4620      	mov	r0, r4
 80084e2:	f7ff ffef 	bl	80084c4 <ucdr_buffer_remaining>
 80084e6:	42a8      	cmp	r0, r5
 80084e8:	bf28      	it	cs
 80084ea:	4628      	movcs	r0, r5
 80084ec:	bd38      	pop	{r3, r4, r5, pc}
 80084ee:	6983      	ldr	r3, [r0, #24]
 80084f0:	b133      	cbz	r3, 8008500 <ucdr_check_final_buffer_behavior_array+0x34>
 80084f2:	69c1      	ldr	r1, [r0, #28]
 80084f4:	4798      	blx	r3
 80084f6:	75a0      	strb	r0, [r4, #22]
 80084f8:	2800      	cmp	r0, #0
 80084fa:	d0f1      	beq.n	80084e0 <ucdr_check_final_buffer_behavior_array+0x14>
 80084fc:	2000      	movs	r0, #0
 80084fe:	bd38      	pop	{r3, r4, r5, pc}
 8008500:	2301      	movs	r3, #1
 8008502:	7583      	strb	r3, [r0, #22]
 8008504:	e7fa      	b.n	80084fc <ucdr_check_final_buffer_behavior_array+0x30>
 8008506:	bf00      	nop

08008508 <ucdr_advance_buffer>:
 8008508:	b538      	push	{r3, r4, r5, lr}
 800850a:	4604      	mov	r4, r0
 800850c:	460d      	mov	r5, r1
 800850e:	f7ff ff87 	bl	8008420 <ucdr_check_buffer_available_for>
 8008512:	b178      	cbz	r0, 8008534 <ucdr_advance_buffer+0x2c>
 8008514:	6923      	ldr	r3, [r4, #16]
 8008516:	68a2      	ldr	r2, [r4, #8]
 8008518:	442b      	add	r3, r5
 800851a:	442a      	add	r2, r5
 800851c:	6123      	str	r3, [r4, #16]
 800851e:	2301      	movs	r3, #1
 8008520:	60a2      	str	r2, [r4, #8]
 8008522:	7563      	strb	r3, [r4, #21]
 8008524:	bd38      	pop	{r3, r4, r5, pc}
 8008526:	68a2      	ldr	r2, [r4, #8]
 8008528:	1a2d      	subs	r5, r5, r0
 800852a:	6923      	ldr	r3, [r4, #16]
 800852c:	4402      	add	r2, r0
 800852e:	4403      	add	r3, r0
 8008530:	60a2      	str	r2, [r4, #8]
 8008532:	6123      	str	r3, [r4, #16]
 8008534:	2201      	movs	r2, #1
 8008536:	4629      	mov	r1, r5
 8008538:	4620      	mov	r0, r4
 800853a:	f7ff ffc7 	bl	80084cc <ucdr_check_final_buffer_behavior_array>
 800853e:	2800      	cmp	r0, #0
 8008540:	d1f1      	bne.n	8008526 <ucdr_advance_buffer+0x1e>
 8008542:	2301      	movs	r3, #1
 8008544:	7563      	strb	r3, [r4, #21]
 8008546:	bd38      	pop	{r3, r4, r5, pc}

08008548 <nav_msgs__msg__Odometry__init>:
 8008548:	b3d8      	cbz	r0, 80085c2 <nav_msgs__msg__Odometry__init+0x7a>
 800854a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854c:	4604      	mov	r4, r0
 800854e:	f000 fa09 	bl	8008964 <std_msgs__msg__Header__init>
 8008552:	b190      	cbz	r0, 800857a <nav_msgs__msg__Odometry__init+0x32>
 8008554:	f104 0514 	add.w	r5, r4, #20
 8008558:	4628      	mov	r0, r5
 800855a:	f000 f96f 	bl	800883c <rosidl_runtime_c__String__init>
 800855e:	b358      	cbz	r0, 80085b8 <nav_msgs__msg__Odometry__init+0x70>
 8008560:	f104 0620 	add.w	r6, r4, #32
 8008564:	4630      	mov	r0, r6
 8008566:	f000 fd31 	bl	8008fcc <geometry_msgs__msg__PoseWithCovariance__init>
 800856a:	b1b8      	cbz	r0, 800859c <nav_msgs__msg__Odometry__init+0x54>
 800856c:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8008570:	4638      	mov	r0, r7
 8008572:	f000 fdb1 	bl	80090d8 <geometry_msgs__msg__TwistWithCovariance__init>
 8008576:	b330      	cbz	r0, 80085c6 <nav_msgs__msg__Odometry__init+0x7e>
 8008578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800857a:	4620      	mov	r0, r4
 800857c:	f000 fa12 	bl	80089a4 <std_msgs__msg__Header__fini>
 8008580:	f104 0014 	add.w	r0, r4, #20
 8008584:	f000 f976 	bl	8008874 <rosidl_runtime_c__String__fini>
 8008588:	f104 0020 	add.w	r0, r4, #32
 800858c:	f000 fd2c 	bl	8008fe8 <geometry_msgs__msg__PoseWithCovariance__fini>
 8008590:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8008594:	f000 fdae 	bl	80090f4 <geometry_msgs__msg__TwistWithCovariance__fini>
 8008598:	2000      	movs	r0, #0
 800859a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800859c:	4620      	mov	r0, r4
 800859e:	f000 fa01 	bl	80089a4 <std_msgs__msg__Header__fini>
 80085a2:	4628      	mov	r0, r5
 80085a4:	f000 f966 	bl	8008874 <rosidl_runtime_c__String__fini>
 80085a8:	4630      	mov	r0, r6
 80085aa:	f000 fd1d 	bl	8008fe8 <geometry_msgs__msg__PoseWithCovariance__fini>
 80085ae:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 80085b2:	f000 fd9f 	bl	80090f4 <geometry_msgs__msg__TwistWithCovariance__fini>
 80085b6:	e7ef      	b.n	8008598 <nav_msgs__msg__Odometry__init+0x50>
 80085b8:	4620      	mov	r0, r4
 80085ba:	f000 f9f3 	bl	80089a4 <std_msgs__msg__Header__fini>
 80085be:	4628      	mov	r0, r5
 80085c0:	e7e0      	b.n	8008584 <nav_msgs__msg__Odometry__init+0x3c>
 80085c2:	2000      	movs	r0, #0
 80085c4:	4770      	bx	lr
 80085c6:	4620      	mov	r0, r4
 80085c8:	f000 f9ec 	bl	80089a4 <std_msgs__msg__Header__fini>
 80085cc:	4628      	mov	r0, r5
 80085ce:	f000 f951 	bl	8008874 <rosidl_runtime_c__String__fini>
 80085d2:	4630      	mov	r0, r6
 80085d4:	f000 fd08 	bl	8008fe8 <geometry_msgs__msg__PoseWithCovariance__fini>
 80085d8:	4638      	mov	r0, r7
 80085da:	f000 fd8b 	bl	80090f4 <geometry_msgs__msg__TwistWithCovariance__fini>
 80085de:	e7db      	b.n	8008598 <nav_msgs__msg__Odometry__init+0x50>

080085e0 <nav_msgs__msg__Odometry__fini>:
 80085e0:	b188      	cbz	r0, 8008606 <nav_msgs__msg__Odometry__fini+0x26>
 80085e2:	b510      	push	{r4, lr}
 80085e4:	4604      	mov	r4, r0
 80085e6:	f000 f9dd 	bl	80089a4 <std_msgs__msg__Header__fini>
 80085ea:	f104 0014 	add.w	r0, r4, #20
 80085ee:	f000 f941 	bl	8008874 <rosidl_runtime_c__String__fini>
 80085f2:	f104 0020 	add.w	r0, r4, #32
 80085f6:	f000 fcf7 	bl	8008fe8 <geometry_msgs__msg__PoseWithCovariance__fini>
 80085fa:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 80085fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008602:	f000 bd77 	b.w	80090f4 <geometry_msgs__msg__TwistWithCovariance__fini>
 8008606:	4770      	bx	lr

08008608 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 8008608:	4a02      	ldr	r2, [pc, #8]	@ (8008614 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800860a:	4b03      	ldr	r3, [pc, #12]	@ (8008618 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800860c:	6812      	ldr	r2, [r2, #0]
 800860e:	601a      	str	r2, [r3, #0]
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	20000380 	.word	0x20000380
 8008618:	20000210 	.word	0x20000210

0800861c <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800861c:	f7ff bf94 	b.w	8008548 <nav_msgs__msg__Odometry__init>

08008620 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 8008620:	f7ff bfde 	b.w	80085e0 <nav_msgs__msg__Odometry__fini>

08008624 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 8008624:	b510      	push	{r4, lr}
 8008626:	4c0b      	ldr	r4, [pc, #44]	@ (8008654 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 8008628:	f000 fa18 	bl	8008a5c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800862c:	60e0      	str	r0, [r4, #12]
 800862e:	f000 fdb9 	bl	80091a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 8008632:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 8008636:	f000 fde9 	bl	800920c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800863a:	4b07      	ldr	r3, [pc, #28]	@ (8008658 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800863c:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	b10a      	cbz	r2, 8008648 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 8008644:	4804      	ldr	r0, [pc, #16]	@ (8008658 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 8008646:	bd10      	pop	{r4, pc}
 8008648:	4a04      	ldr	r2, [pc, #16]	@ (800865c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800864a:	4803      	ldr	r0, [pc, #12]	@ (8008658 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800864c:	6812      	ldr	r2, [r2, #0]
 800864e:	601a      	str	r2, [r3, #0]
 8008650:	bd10      	pop	{r4, pc}
 8008652:	bf00      	nop
 8008654:	20000248 	.word	0x20000248
 8008658:	20000230 	.word	0x20000230
 800865c:	20000384 	.word	0x20000384

08008660 <get_serialized_size_nav_msgs__msg__Odometry>:
 8008660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008662:	4604      	mov	r4, r0
 8008664:	b1c8      	cbz	r0, 800869a <get_serialized_size_nav_msgs__msg__Odometry+0x3a>
 8008666:	460e      	mov	r6, r1
 8008668:	f000 fb02 	bl	8008c70 <get_serialized_size_std_msgs__msg__Header>
 800866c:	2104      	movs	r1, #4
 800866e:	1837      	adds	r7, r6, r0
 8008670:	4638      	mov	r0, r7
 8008672:	f7ff fefd 	bl	8008470 <ucdr_alignment>
 8008676:	69a5      	ldr	r5, [r4, #24]
 8008678:	3505      	adds	r5, #5
 800867a:	4405      	add	r5, r0
 800867c:	f104 0020 	add.w	r0, r4, #32
 8008680:	443d      	add	r5, r7
 8008682:	4629      	mov	r1, r5
 8008684:	f000 fdd8 	bl	8009238 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 8008688:	4603      	mov	r3, r0
 800868a:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800868e:	441d      	add	r5, r3
 8008690:	4629      	mov	r1, r5
 8008692:	f000 fe43 	bl	800931c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 8008696:	1b80      	subs	r0, r0, r6
 8008698:	4428      	add	r0, r5
 800869a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800869c <_Odometry__cdr_deserialize>:
 800869c:	b570      	push	{r4, r5, r6, lr}
 800869e:	460c      	mov	r4, r1
 80086a0:	b082      	sub	sp, #8
 80086a2:	b361      	cbz	r1, 80086fe <_Odometry__cdr_deserialize+0x62>
 80086a4:	4605      	mov	r5, r0
 80086a6:	f000 fb67 	bl	8008d78 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80086aa:	4603      	mov	r3, r0
 80086ac:	4621      	mov	r1, r4
 80086ae:	4628      	mov	r0, r5
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	4798      	blx	r3
 80086b6:	69e6      	ldr	r6, [r4, #28]
 80086b8:	ab01      	add	r3, sp, #4
 80086ba:	6961      	ldr	r1, [r4, #20]
 80086bc:	4632      	mov	r2, r6
 80086be:	4628      	mov	r0, r5
 80086c0:	f001 f868 	bl	8009794 <ucdr_deserialize_sequence_char>
 80086c4:	9b01      	ldr	r3, [sp, #4]
 80086c6:	b9b0      	cbnz	r0, 80086f6 <_Odometry__cdr_deserialize+0x5a>
 80086c8:	429e      	cmp	r6, r3
 80086ca:	d31b      	bcc.n	8008704 <_Odometry__cdr_deserialize+0x68>
 80086cc:	f000 fe22 	bl	8009314 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 80086d0:	4603      	mov	r3, r0
 80086d2:	f104 0120 	add.w	r1, r4, #32
 80086d6:	4628      	mov	r0, r5
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	4798      	blx	r3
 80086de:	f000 fe8b 	bl	80093f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 80086e2:	4603      	mov	r3, r0
 80086e4:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 80086e8:	4628      	mov	r0, r5
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	b002      	add	sp, #8
 80086f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80086f4:	4718      	bx	r3
 80086f6:	b103      	cbz	r3, 80086fa <_Odometry__cdr_deserialize+0x5e>
 80086f8:	3b01      	subs	r3, #1
 80086fa:	61a3      	str	r3, [r4, #24]
 80086fc:	e7e6      	b.n	80086cc <_Odometry__cdr_deserialize+0x30>
 80086fe:	4608      	mov	r0, r1
 8008700:	b002      	add	sp, #8
 8008702:	bd70      	pop	{r4, r5, r6, pc}
 8008704:	2101      	movs	r1, #1
 8008706:	75a8      	strb	r0, [r5, #22]
 8008708:	7569      	strb	r1, [r5, #21]
 800870a:	61a0      	str	r0, [r4, #24]
 800870c:	4628      	mov	r0, r5
 800870e:	f7ff fec7 	bl	80084a0 <ucdr_align_to>
 8008712:	9901      	ldr	r1, [sp, #4]
 8008714:	4628      	mov	r0, r5
 8008716:	f7ff fef7 	bl	8008508 <ucdr_advance_buffer>
 800871a:	e7d7      	b.n	80086cc <_Odometry__cdr_deserialize+0x30>

0800871c <_Odometry__cdr_serialize>:
 800871c:	b360      	cbz	r0, 8008778 <_Odometry__cdr_serialize+0x5c>
 800871e:	b570      	push	{r4, r5, r6, lr}
 8008720:	4604      	mov	r4, r0
 8008722:	460d      	mov	r5, r1
 8008724:	f000 fb28 	bl	8008d78 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8008728:	4603      	mov	r3, r0
 800872a:	4629      	mov	r1, r5
 800872c:	4620      	mov	r0, r4
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	4798      	blx	r3
 8008734:	6966      	ldr	r6, [r4, #20]
 8008736:	b1e6      	cbz	r6, 8008772 <_Odometry__cdr_serialize+0x56>
 8008738:	4630      	mov	r0, r6
 800873a:	f7f7 fdc9 	bl	80002d0 <strlen>
 800873e:	1c42      	adds	r2, r0, #1
 8008740:	4631      	mov	r1, r6
 8008742:	61a0      	str	r0, [r4, #24]
 8008744:	4628      	mov	r0, r5
 8008746:	f001 f813 	bl	8009770 <ucdr_serialize_sequence_char>
 800874a:	f000 fde3 	bl	8009314 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800874e:	4603      	mov	r3, r0
 8008750:	4629      	mov	r1, r5
 8008752:	f104 0020 	add.w	r0, r4, #32
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	4798      	blx	r3
 800875c:	f000 fe4c 	bl	80093f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 8008760:	4603      	mov	r3, r0
 8008762:	4629      	mov	r1, r5
 8008764:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	4718      	bx	r3
 8008772:	4632      	mov	r2, r6
 8008774:	4630      	mov	r0, r6
 8008776:	e7e3      	b.n	8008740 <_Odometry__cdr_serialize+0x24>
 8008778:	4770      	bx	lr
 800877a:	bf00      	nop

0800877c <_Odometry__max_serialized_size>:
 800877c:	b510      	push	{r4, lr}
 800877e:	b082      	sub	sp, #8
 8008780:	2301      	movs	r3, #1
 8008782:	2100      	movs	r1, #0
 8008784:	f10d 0007 	add.w	r0, sp, #7
 8008788:	f88d 3007 	strb.w	r3, [sp, #7]
 800878c:	f000 faea 	bl	8008d64 <max_serialized_size_std_msgs__msg__Header>
 8008790:	4604      	mov	r4, r0
 8008792:	2300      	movs	r3, #0
 8008794:	f10d 0007 	add.w	r0, sp, #7
 8008798:	4621      	mov	r1, r4
 800879a:	f88d 3007 	strb.w	r3, [sp, #7]
 800879e:	f000 fda9 	bl	80092f4 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 80087a2:	4603      	mov	r3, r0
 80087a4:	f10d 0007 	add.w	r0, sp, #7
 80087a8:	441c      	add	r4, r3
 80087aa:	4621      	mov	r1, r4
 80087ac:	f000 fe14 	bl	80093d8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 80087b0:	4420      	add	r0, r4
 80087b2:	b002      	add	sp, #8
 80087b4:	bd10      	pop	{r4, pc}
 80087b6:	bf00      	nop

080087b8 <_Odometry__get_serialized_size>:
 80087b8:	b570      	push	{r4, r5, r6, lr}
 80087ba:	4604      	mov	r4, r0
 80087bc:	b1c0      	cbz	r0, 80087f0 <_Odometry__get_serialized_size+0x38>
 80087be:	2100      	movs	r1, #0
 80087c0:	f000 fa56 	bl	8008c70 <get_serialized_size_std_msgs__msg__Header>
 80087c4:	2104      	movs	r1, #4
 80087c6:	4606      	mov	r6, r0
 80087c8:	f7ff fe52 	bl	8008470 <ucdr_alignment>
 80087cc:	69a5      	ldr	r5, [r4, #24]
 80087ce:	4603      	mov	r3, r0
 80087d0:	f104 0020 	add.w	r0, r4, #32
 80087d4:	3505      	adds	r5, #5
 80087d6:	4435      	add	r5, r6
 80087d8:	441d      	add	r5, r3
 80087da:	4629      	mov	r1, r5
 80087dc:	f000 fd2c 	bl	8009238 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 80087e0:	4603      	mov	r3, r0
 80087e2:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 80087e6:	441d      	add	r5, r3
 80087e8:	4629      	mov	r1, r5
 80087ea:	f000 fd97 	bl	800931c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 80087ee:	4428      	add	r0, r5
 80087f0:	bd70      	pop	{r4, r5, r6, pc}
 80087f2:	bf00      	nop

080087f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 80087f4:	4800      	ldr	r0, [pc, #0]	@ (80087f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 80087f6:	4770      	bx	lr
 80087f8:	20000338 	.word	0x20000338

080087fc <__default_zero_allocate>:
 80087fc:	f001 bfce 	b.w	800a79c <calloc>

08008800 <__default_reallocate>:
 8008800:	f002 b8b8 	b.w	800a974 <realloc>

08008804 <__default_deallocate>:
 8008804:	f002 b800 	b.w	800a808 <free>

08008808 <__default_allocate>:
 8008808:	f001 bff6 	b.w	800a7f8 <malloc>

0800880c <rcutils_get_default_allocator>:
 800880c:	b510      	push	{r4, lr}
 800880e:	4c05      	ldr	r4, [pc, #20]	@ (8008824 <rcutils_get_default_allocator+0x18>)
 8008810:	4686      	mov	lr, r0
 8008812:	4684      	mov	ip, r0
 8008814:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008816:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	4670      	mov	r0, lr
 800881e:	f8cc 3000 	str.w	r3, [ip]
 8008822:	bd10      	pop	{r4, pc}
 8008824:	2000036c 	.word	0x2000036c

08008828 <get_message_typesupport_handle_function>:
 8008828:	b510      	push	{r4, lr}
 800882a:	4604      	mov	r4, r0
 800882c:	6800      	ldr	r0, [r0, #0]
 800882e:	f7f7 fcef 	bl	8000210 <strcmp>
 8008832:	2800      	cmp	r0, #0
 8008834:	bf0c      	ite	eq
 8008836:	4620      	moveq	r0, r4
 8008838:	2000      	movne	r0, #0
 800883a:	bd10      	pop	{r4, pc}

0800883c <rosidl_runtime_c__String__init>:
 800883c:	b1b8      	cbz	r0, 800886e <rosidl_runtime_c__String__init+0x32>
 800883e:	b510      	push	{r4, lr}
 8008840:	b086      	sub	sp, #24
 8008842:	4604      	mov	r4, r0
 8008844:	a801      	add	r0, sp, #4
 8008846:	f7ff ffe1 	bl	800880c <rcutils_get_default_allocator>
 800884a:	9b01      	ldr	r3, [sp, #4]
 800884c:	2001      	movs	r0, #1
 800884e:	9905      	ldr	r1, [sp, #20]
 8008850:	4798      	blx	r3
 8008852:	4603      	mov	r3, r0
 8008854:	6020      	str	r0, [r4, #0]
 8008856:	b138      	cbz	r0, 8008868 <rosidl_runtime_c__String__init+0x2c>
 8008858:	2201      	movs	r2, #1
 800885a:	2100      	movs	r1, #0
 800885c:	4610      	mov	r0, r2
 800885e:	7019      	strb	r1, [r3, #0]
 8008860:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8008864:	b006      	add	sp, #24
 8008866:	bd10      	pop	{r4, pc}
 8008868:	2000      	movs	r0, #0
 800886a:	b006      	add	sp, #24
 800886c:	bd10      	pop	{r4, pc}
 800886e:	2000      	movs	r0, #0
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop

08008874 <rosidl_runtime_c__String__fini>:
 8008874:	b320      	cbz	r0, 80088c0 <rosidl_runtime_c__String__fini+0x4c>
 8008876:	6803      	ldr	r3, [r0, #0]
 8008878:	b510      	push	{r4, lr}
 800887a:	4604      	mov	r4, r0
 800887c:	b086      	sub	sp, #24
 800887e:	b173      	cbz	r3, 800889e <rosidl_runtime_c__String__fini+0x2a>
 8008880:	6883      	ldr	r3, [r0, #8]
 8008882:	b1f3      	cbz	r3, 80088c2 <rosidl_runtime_c__String__fini+0x4e>
 8008884:	a801      	add	r0, sp, #4
 8008886:	f7ff ffc1 	bl	800880c <rcutils_get_default_allocator>
 800888a:	9b02      	ldr	r3, [sp, #8]
 800888c:	9905      	ldr	r1, [sp, #20]
 800888e:	6820      	ldr	r0, [r4, #0]
 8008890:	4798      	blx	r3
 8008892:	2300      	movs	r3, #0
 8008894:	e9c4 3300 	strd	r3, r3, [r4]
 8008898:	60a3      	str	r3, [r4, #8]
 800889a:	b006      	add	sp, #24
 800889c:	bd10      	pop	{r4, pc}
 800889e:	6843      	ldr	r3, [r0, #4]
 80088a0:	b9db      	cbnz	r3, 80088da <rosidl_runtime_c__String__fini+0x66>
 80088a2:	6883      	ldr	r3, [r0, #8]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d0f8      	beq.n	800889a <rosidl_runtime_c__String__fini+0x26>
 80088a8:	4b12      	ldr	r3, [pc, #72]	@ (80088f4 <rosidl_runtime_c__String__fini+0x80>)
 80088aa:	2251      	movs	r2, #81	@ 0x51
 80088ac:	2101      	movs	r1, #1
 80088ae:	4812      	ldr	r0, [pc, #72]	@ (80088f8 <rosidl_runtime_c__String__fini+0x84>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	68db      	ldr	r3, [r3, #12]
 80088b4:	f002 fdf8 	bl	800b4a8 <fwrite>
 80088b8:	f04f 30ff 	mov.w	r0, #4294967295
 80088bc:	f001 ff8a 	bl	800a7d4 <exit>
 80088c0:	4770      	bx	lr
 80088c2:	4b0c      	ldr	r3, [pc, #48]	@ (80088f4 <rosidl_runtime_c__String__fini+0x80>)
 80088c4:	224c      	movs	r2, #76	@ 0x4c
 80088c6:	2101      	movs	r1, #1
 80088c8:	480c      	ldr	r0, [pc, #48]	@ (80088fc <rosidl_runtime_c__String__fini+0x88>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	f002 fdeb 	bl	800b4a8 <fwrite>
 80088d2:	f04f 30ff 	mov.w	r0, #4294967295
 80088d6:	f001 ff7d 	bl	800a7d4 <exit>
 80088da:	4b06      	ldr	r3, [pc, #24]	@ (80088f4 <rosidl_runtime_c__String__fini+0x80>)
 80088dc:	224e      	movs	r2, #78	@ 0x4e
 80088de:	2101      	movs	r1, #1
 80088e0:	4807      	ldr	r0, [pc, #28]	@ (8008900 <rosidl_runtime_c__String__fini+0x8c>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	68db      	ldr	r3, [r3, #12]
 80088e6:	f002 fddf 	bl	800b4a8 <fwrite>
 80088ea:	f04f 30ff 	mov.w	r0, #4294967295
 80088ee:	f001 ff71 	bl	800a7d4 <exit>
 80088f2:	bf00      	nop
 80088f4:	20003124 	.word	0x20003124
 80088f8:	0800d69c 	.word	0x0800d69c
 80088fc:	0800d5fc 	.word	0x0800d5fc
 8008900:	0800d64c 	.word	0x0800d64c

08008904 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8008904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008908:	6805      	ldr	r5, [r0, #0]
 800890a:	4604      	mov	r4, r0
 800890c:	460e      	mov	r6, r1
 800890e:	4628      	mov	r0, r5
 8008910:	f7f7 fc7e 	bl	8000210 <strcmp>
 8008914:	b308      	cbz	r0, 800895a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 8008916:	4b12      	ldr	r3, [pc, #72]	@ (8008960 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 8008918:	4628      	mov	r0, r5
 800891a:	6819      	ldr	r1, [r3, #0]
 800891c:	f7f7 fc78 	bl	8000210 <strcmp>
 8008920:	4605      	mov	r5, r0
 8008922:	b980      	cbnz	r0, 8008946 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 8008924:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8008928:	f8d8 4000 	ldr.w	r4, [r8]
 800892c:	b1ac      	cbz	r4, 800895a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800892e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8008932:	3f04      	subs	r7, #4
 8008934:	4631      	mov	r1, r6
 8008936:	f857 0f04 	ldr.w	r0, [r7, #4]!
 800893a:	f7f7 fc69 	bl	8000210 <strcmp>
 800893e:	b128      	cbz	r0, 800894c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 8008940:	3501      	adds	r5, #1
 8008942:	42a5      	cmp	r5, r4
 8008944:	d1f6      	bne.n	8008934 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 8008946:	2000      	movs	r0, #0
 8008948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800894c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8008950:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008954:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008958:	4718      	bx	r3
 800895a:	4620      	mov	r0, r4
 800895c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008960:	20000380 	.word	0x20000380

08008964 <std_msgs__msg__Header__init>:
 8008964:	b1d8      	cbz	r0, 800899e <std_msgs__msg__Header__init+0x3a>
 8008966:	b538      	push	{r3, r4, r5, lr}
 8008968:	4604      	mov	r4, r0
 800896a:	f000 faaf 	bl	8008ecc <builtin_interfaces__msg__Time__init>
 800896e:	b130      	cbz	r0, 800897e <std_msgs__msg__Header__init+0x1a>
 8008970:	f104 0508 	add.w	r5, r4, #8
 8008974:	4628      	mov	r0, r5
 8008976:	f7ff ff61 	bl	800883c <rosidl_runtime_c__String__init>
 800897a:	b148      	cbz	r0, 8008990 <std_msgs__msg__Header__init+0x2c>
 800897c:	bd38      	pop	{r3, r4, r5, pc}
 800897e:	4620      	mov	r0, r4
 8008980:	f000 faa8 	bl	8008ed4 <builtin_interfaces__msg__Time__fini>
 8008984:	f104 0008 	add.w	r0, r4, #8
 8008988:	f7ff ff74 	bl	8008874 <rosidl_runtime_c__String__fini>
 800898c:	2000      	movs	r0, #0
 800898e:	bd38      	pop	{r3, r4, r5, pc}
 8008990:	4620      	mov	r0, r4
 8008992:	f000 fa9f 	bl	8008ed4 <builtin_interfaces__msg__Time__fini>
 8008996:	4628      	mov	r0, r5
 8008998:	f7ff ff6c 	bl	8008874 <rosidl_runtime_c__String__fini>
 800899c:	e7f6      	b.n	800898c <std_msgs__msg__Header__init+0x28>
 800899e:	2000      	movs	r0, #0
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop

080089a4 <std_msgs__msg__Header__fini>:
 80089a4:	b148      	cbz	r0, 80089ba <std_msgs__msg__Header__fini+0x16>
 80089a6:	b510      	push	{r4, lr}
 80089a8:	4604      	mov	r4, r0
 80089aa:	f000 fa93 	bl	8008ed4 <builtin_interfaces__msg__Time__fini>
 80089ae:	f104 0008 	add.w	r0, r4, #8
 80089b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089b6:	f7ff bf5d 	b.w	8008874 <rosidl_runtime_c__String__fini>
 80089ba:	4770      	bx	lr

080089bc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 80089bc:	4a02      	ldr	r2, [pc, #8]	@ (80089c8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0xc>)
 80089be:	4b03      	ldr	r3, [pc, #12]	@ (80089cc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x10>)
 80089c0:	6812      	ldr	r2, [r2, #0]
 80089c2:	601a      	str	r2, [r3, #0]
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	20000380 	.word	0x20000380
 80089cc:	20000388 	.word	0x20000388

080089d0 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__size_function__Float64MultiArray__data>:
 80089d0:	6840      	ldr	r0, [r0, #4]
 80089d2:	4770      	bx	lr

080089d4 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__get_const_function__Float64MultiArray__data>:
 80089d4:	6800      	ldr	r0, [r0, #0]
 80089d6:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80089da:	4770      	bx	lr

080089dc <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__fetch_function__Float64MultiArray__data>:
 80089dc:	6803      	ldr	r3, [r0, #0]
 80089de:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80089e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80089e6:	e9c2 0100 	strd	r0, r1, [r2]
 80089ea:	4770      	bx	lr

080089ec <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__assign_function__Float64MultiArray__data>:
 80089ec:	6803      	ldr	r3, [r0, #0]
 80089ee:	468c      	mov	ip, r1
 80089f0:	e9d2 0100 	ldrd	r0, r1, [r2]
 80089f4:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 80089f8:	e9c3 0100 	strd	r0, r1, [r3]
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop

08008a00 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__Float64MultiArray_init_function>:
 8008a00:	f001 b8a4 	b.w	8009b4c <std_msgs__msg__Float64MultiArray__init>

08008a04 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__Float64MultiArray_fini_function>:
 8008a04:	f001 b8c2 	b.w	8009b8c <std_msgs__msg__Float64MultiArray__fini>

08008a08 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__resize_function__Float64MultiArray__data>:
 8008a08:	b538      	push	{r3, r4, r5, lr}
 8008a0a:	4604      	mov	r4, r0
 8008a0c:	460d      	mov	r5, r1
 8008a0e:	f001 f82d 	bl	8009a6c <rosidl_runtime_c__double__Sequence__fini>
 8008a12:	4629      	mov	r1, r5
 8008a14:	4620      	mov	r0, r4
 8008a16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a1a:	f001 b80b 	b.w	8009a34 <rosidl_runtime_c__double__Sequence__init>
 8008a1e:	bf00      	nop

08008a20 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__get_function__Float64MultiArray__data>:
 8008a20:	6800      	ldr	r0, [r0, #0]
 8008a22:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8008a26:	4770      	bx	lr

08008a28 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 8008a28:	b508      	push	{r3, lr}
 8008a2a:	f000 f86f 	bl	8008b0c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 8008a2e:	4b06      	ldr	r3, [pc, #24]	@ (8008a48 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 8008a30:	4906      	ldr	r1, [pc, #24]	@ (8008a4c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x24>)
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	60c8      	str	r0, [r1, #12]
 8008a36:	b10a      	cbz	r2, 8008a3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>
 8008a38:	4803      	ldr	r0, [pc, #12]	@ (8008a48 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 8008a3a:	bd08      	pop	{r3, pc}
 8008a3c:	4a04      	ldr	r2, [pc, #16]	@ (8008a50 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x28>)
 8008a3e:	4802      	ldr	r0, [pc, #8]	@ (8008a48 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 8008a40:	6812      	ldr	r2, [r2, #0]
 8008a42:	601a      	str	r2, [r3, #0]
 8008a44:	bd08      	pop	{r3, pc}
 8008a46:	bf00      	nop
 8008a48:	200003a8 	.word	0x200003a8
 8008a4c:	200003c0 	.word	0x200003c0
 8008a50:	20000384 	.word	0x20000384

08008a54 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 8008a54:	f7ff bf86 	b.w	8008964 <std_msgs__msg__Header__init>

08008a58 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8008a58:	f7ff bfa4 	b.w	80089a4 <std_msgs__msg__Header__fini>

08008a5c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8008a5c:	b508      	push	{r3, lr}
 8008a5e:	f000 fa3f 	bl	8008ee0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8008a62:	4b06      	ldr	r3, [pc, #24]	@ (8008a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8008a64:	4906      	ldr	r1, [pc, #24]	@ (8008a80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	60c8      	str	r0, [r1, #12]
 8008a6a:	b10a      	cbz	r2, 8008a70 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 8008a6c:	4803      	ldr	r0, [pc, #12]	@ (8008a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8008a6e:	bd08      	pop	{r3, pc}
 8008a70:	4a04      	ldr	r2, [pc, #16]	@ (8008a84 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 8008a72:	4802      	ldr	r0, [pc, #8]	@ (8008a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8008a74:	6812      	ldr	r2, [r2, #0]
 8008a76:	601a      	str	r2, [r3, #0]
 8008a78:	bd08      	pop	{r3, pc}
 8008a7a:	bf00      	nop
 8008a7c:	20000438 	.word	0x20000438
 8008a80:	20000450 	.word	0x20000450
 8008a84:	20000384 	.word	0x20000384

08008a88 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__size_function__MultiArrayLayout__dim>:
 8008a88:	6840      	ldr	r0, [r0, #4]
 8008a8a:	4770      	bx	lr

08008a8c <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__get_const_function__MultiArrayLayout__dim>:
 8008a8c:	6800      	ldr	r0, [r0, #0]
 8008a8e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008a92:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8008a96:	4770      	bx	lr

08008a98 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__fetch_function__MultiArrayLayout__dim>:
 8008a98:	6803      	ldr	r3, [r0, #0]
 8008a9a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008a9e:	4694      	mov	ip, r2
 8008aa0:	b500      	push	{lr}
 8008aa2:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 8008aa6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8008aaa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8008aae:	f8de 3000 	ldr.w	r3, [lr]
 8008ab2:	f8cc 3000 	str.w	r3, [ip]
 8008ab6:	f85d fb04 	ldr.w	pc, [sp], #4
 8008aba:	bf00      	nop

08008abc <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__assign_function__MultiArrayLayout__dim>:
 8008abc:	6803      	ldr	r3, [r0, #0]
 8008abe:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008ac2:	b500      	push	{lr}
 8008ac4:	4696      	mov	lr, r2
 8008ac6:	eb03 0c81 	add.w	ip, r3, r1, lsl #2
 8008aca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8008ace:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8008ad2:	f8de 3000 	ldr.w	r3, [lr]
 8008ad6:	f8cc 3000 	str.w	r3, [ip]
 8008ada:	f85d fb04 	ldr.w	pc, [sp], #4
 8008ade:	bf00      	nop

08008ae0 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__MultiArrayLayout_init_function>:
 8008ae0:	f001 b99e 	b.w	8009e20 <std_msgs__msg__MultiArrayLayout__init>

08008ae4 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__MultiArrayLayout_fini_function>:
 8008ae4:	f001 b9ac 	b.w	8009e40 <std_msgs__msg__MultiArrayLayout__fini>

08008ae8 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__resize_function__MultiArrayLayout__dim>:
 8008ae8:	b538      	push	{r3, r4, r5, lr}
 8008aea:	4604      	mov	r4, r0
 8008aec:	460d      	mov	r5, r1
 8008aee:	f001 f927 	bl	8009d40 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 8008af2:	4629      	mov	r1, r5
 8008af4:	4620      	mov	r0, r4
 8008af6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008afa:	f001 b8dd 	b.w	8009cb8 <std_msgs__msg__MultiArrayDimension__Sequence__init>
 8008afe:	bf00      	nop

08008b00 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__get_function__MultiArrayLayout__dim>:
 8008b00:	6800      	ldr	r0, [r0, #0]
 8008b02:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008b06:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8008b0a:	4770      	bx	lr

08008b0c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>:
 8008b0c:	b508      	push	{r3, lr}
 8008b0e:	f001 f99f 	bl	8009e50 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 8008b12:	4b06      	ldr	r3, [pc, #24]	@ (8008b2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 8008b14:	4906      	ldr	r1, [pc, #24]	@ (8008b30 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x24>)
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	60c8      	str	r0, [r1, #12]
 8008b1a:	b10a      	cbz	r2, 8008b20 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x14>
 8008b1c:	4803      	ldr	r0, [pc, #12]	@ (8008b2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 8008b1e:	bd08      	pop	{r3, pc}
 8008b20:	4a04      	ldr	r2, [pc, #16]	@ (8008b34 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x28>)
 8008b22:	4802      	ldr	r0, [pc, #8]	@ (8008b2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 8008b24:	6812      	ldr	r2, [r2, #0]
 8008b26:	601a      	str	r2, [r3, #0]
 8008b28:	bd08      	pop	{r3, pc}
 8008b2a:	bf00      	nop
 8008b2c:	200004c8 	.word	0x200004c8
 8008b30:	200004e0 	.word	0x200004e0
 8008b34:	20000384 	.word	0x20000384

08008b38 <_Float64MultiArray__max_serialized_size>:
 8008b38:	b500      	push	{lr}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	2100      	movs	r1, #0
 8008b40:	f10d 0007 	add.w	r0, sp, #7
 8008b44:	f88d 3007 	strb.w	r3, [sp, #7]
 8008b48:	f000 f9b2 	bl	8008eb0 <max_serialized_size_std_msgs__msg__MultiArrayLayout>
 8008b4c:	b003      	add	sp, #12
 8008b4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008b52:	bf00      	nop

08008b54 <get_serialized_size_std_msgs__msg__Float64MultiArray>:
 8008b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b56:	4604      	mov	r4, r0
 8008b58:	b160      	cbz	r0, 8008b74 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x20>
 8008b5a:	460d      	mov	r5, r1
 8008b5c:	f000 f97a 	bl	8008e54 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 8008b60:	2104      	movs	r1, #4
 8008b62:	6967      	ldr	r7, [r4, #20]
 8008b64:	182e      	adds	r6, r5, r0
 8008b66:	4630      	mov	r0, r6
 8008b68:	f7ff fc82 	bl	8008470 <ucdr_alignment>
 8008b6c:	1d04      	adds	r4, r0, #4
 8008b6e:	4434      	add	r4, r6
 8008b70:	b90f      	cbnz	r7, 8008b76 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x22>
 8008b72:	1b60      	subs	r0, r4, r5
 8008b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b76:	4620      	mov	r0, r4
 8008b78:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
 8008b7c:	2108      	movs	r1, #8
 8008b7e:	f7ff fc77 	bl	8008470 <ucdr_alignment>
 8008b82:	4404      	add	r4, r0
 8008b84:	1b60      	subs	r0, r4, r5
 8008b86:	e7f5      	b.n	8008b74 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x20>

08008b88 <_Float64MultiArray__cdr_deserialize>:
 8008b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b8a:	460c      	mov	r4, r1
 8008b8c:	b083      	sub	sp, #12
 8008b8e:	b1d9      	cbz	r1, 8008bc8 <_Float64MultiArray__cdr_deserialize+0x40>
 8008b90:	4606      	mov	r6, r0
 8008b92:	f000 f997 	bl	8008ec4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 8008b96:	4603      	mov	r3, r0
 8008b98:	4621      	mov	r1, r4
 8008b9a:	4630      	mov	r0, r6
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	68db      	ldr	r3, [r3, #12]
 8008ba0:	4798      	blx	r3
 8008ba2:	69a7      	ldr	r7, [r4, #24]
 8008ba4:	ab01      	add	r3, sp, #4
 8008ba6:	6921      	ldr	r1, [r4, #16]
 8008ba8:	463a      	mov	r2, r7
 8008baa:	4630      	mov	r0, r6
 8008bac:	f000 fe20 	bl	80097f0 <ucdr_deserialize_sequence_double>
 8008bb0:	9b01      	ldr	r3, [sp, #4]
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	b920      	cbnz	r0, 8008bc0 <_Float64MultiArray__cdr_deserialize+0x38>
 8008bb6:	429f      	cmp	r7, r3
 8008bb8:	d30a      	bcc.n	8008bd0 <_Float64MultiArray__cdr_deserialize+0x48>
 8008bba:	4628      	mov	r0, r5
 8008bbc:	b003      	add	sp, #12
 8008bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	6163      	str	r3, [r4, #20]
 8008bc4:	b003      	add	sp, #12
 8008bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc8:	460d      	mov	r5, r1
 8008bca:	4628      	mov	r0, r5
 8008bcc:	b003      	add	sp, #12
 8008bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	75b0      	strb	r0, [r6, #22]
 8008bd4:	2108      	movs	r1, #8
 8008bd6:	7573      	strb	r3, [r6, #21]
 8008bd8:	6160      	str	r0, [r4, #20]
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f7ff fc60 	bl	80084a0 <ucdr_align_to>
 8008be0:	9901      	ldr	r1, [sp, #4]
 8008be2:	4630      	mov	r0, r6
 8008be4:	00c9      	lsls	r1, r1, #3
 8008be6:	f7ff fc8f 	bl	8008508 <ucdr_advance_buffer>
 8008bea:	4628      	mov	r0, r5
 8008bec:	b003      	add	sp, #12
 8008bee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008bf0 <_Float64MultiArray__cdr_serialize>:
 8008bf0:	b188      	cbz	r0, 8008c16 <_Float64MultiArray__cdr_serialize+0x26>
 8008bf2:	b538      	push	{r3, r4, r5, lr}
 8008bf4:	4604      	mov	r4, r0
 8008bf6:	460d      	mov	r5, r1
 8008bf8:	f000 f964 	bl	8008ec4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	4629      	mov	r1, r5
 8008c00:	4620      	mov	r0, r4
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	4798      	blx	r3
 8008c08:	4628      	mov	r0, r5
 8008c0a:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 8008c0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c12:	f000 bddb 	b.w	80097cc <ucdr_serialize_sequence_double>
 8008c16:	4770      	bx	lr

08008c18 <_Float64MultiArray__get_serialized_size>:
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	b150      	cbz	r0, 8008c34 <_Float64MultiArray__get_serialized_size+0x1c>
 8008c1e:	2100      	movs	r1, #0
 8008c20:	f000 f918 	bl	8008e54 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 8008c24:	6965      	ldr	r5, [r4, #20]
 8008c26:	4604      	mov	r4, r0
 8008c28:	2104      	movs	r1, #4
 8008c2a:	f7ff fc21 	bl	8008470 <ucdr_alignment>
 8008c2e:	4404      	add	r4, r0
 8008c30:	3404      	adds	r4, #4
 8008c32:	b90d      	cbnz	r5, 8008c38 <_Float64MultiArray__get_serialized_size+0x20>
 8008c34:	4620      	mov	r0, r4
 8008c36:	bd38      	pop	{r3, r4, r5, pc}
 8008c38:	4620      	mov	r0, r4
 8008c3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008c3e:	2108      	movs	r1, #8
 8008c40:	f7ff fc16 	bl	8008470 <ucdr_alignment>
 8008c44:	4404      	add	r4, r0
 8008c46:	4620      	mov	r0, r4
 8008c48:	bd38      	pop	{r3, r4, r5, pc}
 8008c4a:	bf00      	nop

08008c4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 8008c4c:	4800      	ldr	r0, [pc, #0]	@ (8008c50 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x4>)
 8008c4e:	4770      	bx	lr
 8008c50:	20000558 	.word	0x20000558

08008c54 <_Header__max_serialized_size>:
 8008c54:	b500      	push	{lr}
 8008c56:	b083      	sub	sp, #12
 8008c58:	2301      	movs	r3, #1
 8008c5a:	2100      	movs	r1, #0
 8008c5c:	f10d 0007 	add.w	r0, sp, #7
 8008c60:	f88d 3007 	strb.w	r3, [sp, #7]
 8008c64:	f000 f99a 	bl	8008f9c <max_serialized_size_builtin_interfaces__msg__Time>
 8008c68:	b003      	add	sp, #12
 8008c6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8008c6e:	bf00      	nop

08008c70 <get_serialized_size_std_msgs__msg__Header>:
 8008c70:	b570      	push	{r4, r5, r6, lr}
 8008c72:	4605      	mov	r5, r0
 8008c74:	b168      	cbz	r0, 8008c92 <get_serialized_size_std_msgs__msg__Header+0x22>
 8008c76:	460c      	mov	r4, r1
 8008c78:	f000 f940 	bl	8008efc <get_serialized_size_builtin_interfaces__msg__Time>
 8008c7c:	2104      	movs	r1, #4
 8008c7e:	1826      	adds	r6, r4, r0
 8008c80:	f1c4 0405 	rsb	r4, r4, #5
 8008c84:	4630      	mov	r0, r6
 8008c86:	f7ff fbf3 	bl	8008470 <ucdr_alignment>
 8008c8a:	68eb      	ldr	r3, [r5, #12]
 8008c8c:	441c      	add	r4, r3
 8008c8e:	4404      	add	r4, r0
 8008c90:	19a0      	adds	r0, r4, r6
 8008c92:	bd70      	pop	{r4, r5, r6, pc}

08008c94 <_Header__cdr_deserialize>:
 8008c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c96:	460c      	mov	r4, r1
 8008c98:	b083      	sub	sp, #12
 8008c9a:	b1e9      	cbz	r1, 8008cd8 <_Header__cdr_deserialize+0x44>
 8008c9c:	4606      	mov	r6, r0
 8008c9e:	f000 f991 	bl	8008fc4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	4621      	mov	r1, r4
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	68db      	ldr	r3, [r3, #12]
 8008cac:	4798      	blx	r3
 8008cae:	6927      	ldr	r7, [r4, #16]
 8008cb0:	ab01      	add	r3, sp, #4
 8008cb2:	68a1      	ldr	r1, [r4, #8]
 8008cb4:	463a      	mov	r2, r7
 8008cb6:	4630      	mov	r0, r6
 8008cb8:	f000 fd6c 	bl	8009794 <ucdr_deserialize_sequence_char>
 8008cbc:	9b01      	ldr	r3, [sp, #4]
 8008cbe:	4605      	mov	r5, r0
 8008cc0:	b920      	cbnz	r0, 8008ccc <_Header__cdr_deserialize+0x38>
 8008cc2:	429f      	cmp	r7, r3
 8008cc4:	d30c      	bcc.n	8008ce0 <_Header__cdr_deserialize+0x4c>
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	b003      	add	sp, #12
 8008cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ccc:	b103      	cbz	r3, 8008cd0 <_Header__cdr_deserialize+0x3c>
 8008cce:	3b01      	subs	r3, #1
 8008cd0:	4628      	mov	r0, r5
 8008cd2:	60e3      	str	r3, [r4, #12]
 8008cd4:	b003      	add	sp, #12
 8008cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cd8:	460d      	mov	r5, r1
 8008cda:	4628      	mov	r0, r5
 8008cdc:	b003      	add	sp, #12
 8008cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ce0:	2101      	movs	r1, #1
 8008ce2:	75b0      	strb	r0, [r6, #22]
 8008ce4:	4630      	mov	r0, r6
 8008ce6:	7571      	strb	r1, [r6, #21]
 8008ce8:	60e5      	str	r5, [r4, #12]
 8008cea:	f7ff fbd9 	bl	80084a0 <ucdr_align_to>
 8008cee:	4630      	mov	r0, r6
 8008cf0:	9901      	ldr	r1, [sp, #4]
 8008cf2:	f7ff fc09 	bl	8008508 <ucdr_advance_buffer>
 8008cf6:	4628      	mov	r0, r5
 8008cf8:	b003      	add	sp, #12
 8008cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008cfc <_Header__cdr_serialize>:
 8008cfc:	b308      	cbz	r0, 8008d42 <_Header__cdr_serialize+0x46>
 8008cfe:	b570      	push	{r4, r5, r6, lr}
 8008d00:	4604      	mov	r4, r0
 8008d02:	460d      	mov	r5, r1
 8008d04:	f000 f95e 	bl	8008fc4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	4629      	mov	r1, r5
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	4798      	blx	r3
 8008d14:	68a6      	ldr	r6, [r4, #8]
 8008d16:	b15e      	cbz	r6, 8008d30 <_Header__cdr_serialize+0x34>
 8008d18:	4630      	mov	r0, r6
 8008d1a:	f7f7 fad9 	bl	80002d0 <strlen>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	1c42      	adds	r2, r0, #1
 8008d22:	4631      	mov	r1, r6
 8008d24:	4628      	mov	r0, r5
 8008d26:	60e3      	str	r3, [r4, #12]
 8008d28:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008d2c:	f000 bd20 	b.w	8009770 <ucdr_serialize_sequence_char>
 8008d30:	4633      	mov	r3, r6
 8008d32:	4632      	mov	r2, r6
 8008d34:	4631      	mov	r1, r6
 8008d36:	4628      	mov	r0, r5
 8008d38:	60e3      	str	r3, [r4, #12]
 8008d3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008d3e:	f000 bd17 	b.w	8009770 <ucdr_serialize_sequence_char>
 8008d42:	4770      	bx	lr

08008d44 <_Header__get_serialized_size>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	4604      	mov	r4, r0
 8008d48:	b150      	cbz	r0, 8008d60 <_Header__get_serialized_size+0x1c>
 8008d4a:	2100      	movs	r1, #0
 8008d4c:	f000 f8d6 	bl	8008efc <get_serialized_size_builtin_interfaces__msg__Time>
 8008d50:	2104      	movs	r1, #4
 8008d52:	4605      	mov	r5, r0
 8008d54:	f7ff fb8c 	bl	8008470 <ucdr_alignment>
 8008d58:	68e4      	ldr	r4, [r4, #12]
 8008d5a:	3405      	adds	r4, #5
 8008d5c:	442c      	add	r4, r5
 8008d5e:	4420      	add	r0, r4
 8008d60:	bd38      	pop	{r3, r4, r5, pc}
 8008d62:	bf00      	nop

08008d64 <max_serialized_size_std_msgs__msg__Header>:
 8008d64:	2301      	movs	r3, #1
 8008d66:	b510      	push	{r4, lr}
 8008d68:	7003      	strb	r3, [r0, #0]
 8008d6a:	4604      	mov	r4, r0
 8008d6c:	f000 f916 	bl	8008f9c <max_serialized_size_builtin_interfaces__msg__Time>
 8008d70:	2300      	movs	r3, #0
 8008d72:	7023      	strb	r3, [r4, #0]
 8008d74:	bd10      	pop	{r4, pc}
 8008d76:	bf00      	nop

08008d78 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8008d78:	4800      	ldr	r0, [pc, #0]	@ (8008d7c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 8008d7a:	4770      	bx	lr
 8008d7c:	2000058c 	.word	0x2000058c

08008d80 <_MultiArrayLayout__max_serialized_size>:
 8008d80:	2104      	movs	r1, #4
 8008d82:	2000      	movs	r0, #0
 8008d84:	b508      	push	{r3, lr}
 8008d86:	f7ff fb73 	bl	8008470 <ucdr_alignment>
 8008d8a:	3004      	adds	r0, #4
 8008d8c:	bd08      	pop	{r3, pc}
 8008d8e:	bf00      	nop

08008d90 <_MultiArrayLayout__cdr_deserialize>:
 8008d90:	b351      	cbz	r1, 8008de8 <_MultiArrayLayout__cdr_deserialize+0x58>
 8008d92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d94:	b083      	sub	sp, #12
 8008d96:	460e      	mov	r6, r1
 8008d98:	4607      	mov	r7, r0
 8008d9a:	a901      	add	r1, sp, #4
 8008d9c:	f7fe fdd8 	bl	8007950 <ucdr_deserialize_uint32_t>
 8008da0:	9b01      	ldr	r3, [sp, #4]
 8008da2:	68b2      	ldr	r2, [r6, #8]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d31c      	bcc.n	8008de2 <_MultiArrayLayout__cdr_deserialize+0x52>
 8008da8:	6073      	str	r3, [r6, #4]
 8008daa:	b193      	cbz	r3, 8008dd2 <_MultiArrayLayout__cdr_deserialize+0x42>
 8008dac:	2400      	movs	r4, #0
 8008dae:	4625      	mov	r5, r4
 8008db0:	e002      	b.n	8008db8 <_MultiArrayLayout__cdr_deserialize+0x28>
 8008db2:	9b01      	ldr	r3, [sp, #4]
 8008db4:	42ab      	cmp	r3, r5
 8008db6:	d90c      	bls.n	8008dd2 <_MultiArrayLayout__cdr_deserialize+0x42>
 8008db8:	f001 f8e8 	bl	8009f8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	6831      	ldr	r1, [r6, #0]
 8008dc0:	4638      	mov	r0, r7
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	3501      	adds	r5, #1
 8008dc6:	4421      	add	r1, r4
 8008dc8:	3414      	adds	r4, #20
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	4798      	blx	r3
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	d1ef      	bne.n	8008db2 <_MultiArrayLayout__cdr_deserialize+0x22>
 8008dd2:	f106 010c 	add.w	r1, r6, #12
 8008dd6:	4638      	mov	r0, r7
 8008dd8:	b003      	add	sp, #12
 8008dda:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8008dde:	f7fe bdb7 	b.w	8007950 <ucdr_deserialize_uint32_t>
 8008de2:	2000      	movs	r0, #0
 8008de4:	b003      	add	sp, #12
 8008de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008de8:	2000      	movs	r0, #0
 8008dea:	4770      	bx	lr

08008dec <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>:
 8008dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df0:	4689      	mov	r9, r1
 8008df2:	4607      	mov	r7, r0
 8008df4:	2104      	movs	r1, #4
 8008df6:	4648      	mov	r0, r9
 8008df8:	f8d7 8004 	ldr.w	r8, [r7, #4]
 8008dfc:	f7ff fb38 	bl	8008470 <ucdr_alignment>
 8008e00:	f109 0304 	add.w	r3, r9, #4
 8008e04:	18c6      	adds	r6, r0, r3
 8008e06:	f1b8 0f00 	cmp.w	r8, #0
 8008e0a:	d019      	beq.n	8008e40 <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0+0x54>
 8008e0c:	2500      	movs	r5, #0
 8008e0e:	f001 f8bd 	bl	8009f8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 8008e12:	683a      	ldr	r2, [r7, #0]
 8008e14:	eb05 0485 	add.w	r4, r5, r5, lsl #2
 8008e18:	6843      	ldr	r3, [r0, #4]
 8008e1a:	4631      	mov	r1, r6
 8008e1c:	3501      	adds	r5, #1
 8008e1e:	eb02 0084 	add.w	r0, r2, r4, lsl #2
 8008e22:	695b      	ldr	r3, [r3, #20]
 8008e24:	4798      	blx	r3
 8008e26:	4604      	mov	r4, r0
 8008e28:	4630      	mov	r0, r6
 8008e2a:	2c04      	cmp	r4, #4
 8008e2c:	4621      	mov	r1, r4
 8008e2e:	4434      	add	r4, r6
 8008e30:	bf28      	it	cs
 8008e32:	2104      	movcs	r1, #4
 8008e34:	f7ff fb1c 	bl	8008470 <ucdr_alignment>
 8008e38:	45a8      	cmp	r8, r5
 8008e3a:	eb00 0604 	add.w	r6, r0, r4
 8008e3e:	d1e6      	bne.n	8008e0e <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0+0x22>
 8008e40:	f1c9 0904 	rsb	r9, r9, #4
 8008e44:	2104      	movs	r1, #4
 8008e46:	4630      	mov	r0, r6
 8008e48:	44b1      	add	r9, r6
 8008e4a:	f7ff fb11 	bl	8008470 <ucdr_alignment>
 8008e4e:	4448      	add	r0, r9
 8008e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008e54 <get_serialized_size_std_msgs__msg__MultiArrayLayout>:
 8008e54:	b108      	cbz	r0, 8008e5a <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x6>
 8008e56:	f7ff bfc9 	b.w	8008dec <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>
 8008e5a:	4770      	bx	lr

08008e5c <_MultiArrayLayout__get_serialized_size>:
 8008e5c:	b110      	cbz	r0, 8008e64 <_MultiArrayLayout__get_serialized_size+0x8>
 8008e5e:	2100      	movs	r1, #0
 8008e60:	f7ff bfc4 	b.w	8008dec <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop

08008e68 <_MultiArrayLayout__cdr_serialize>:
 8008e68:	b308      	cbz	r0, 8008eae <_MultiArrayLayout__cdr_serialize+0x46>
 8008e6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e6c:	6847      	ldr	r7, [r0, #4]
 8008e6e:	4605      	mov	r5, r0
 8008e70:	460e      	mov	r6, r1
 8008e72:	4608      	mov	r0, r1
 8008e74:	4639      	mov	r1, r7
 8008e76:	f7fe fc3b 	bl	80076f0 <ucdr_serialize_uint32_t>
 8008e7a:	b190      	cbz	r0, 8008ea2 <_MultiArrayLayout__cdr_serialize+0x3a>
 8008e7c:	b18f      	cbz	r7, 8008ea2 <_MultiArrayLayout__cdr_serialize+0x3a>
 8008e7e:	2400      	movs	r4, #0
 8008e80:	e001      	b.n	8008e86 <_MultiArrayLayout__cdr_serialize+0x1e>
 8008e82:	42a7      	cmp	r7, r4
 8008e84:	d00d      	beq.n	8008ea2 <_MultiArrayLayout__cdr_serialize+0x3a>
 8008e86:	f001 f881 	bl	8009f8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 8008e8a:	682a      	ldr	r2, [r5, #0]
 8008e8c:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 8008e90:	6843      	ldr	r3, [r0, #4]
 8008e92:	4631      	mov	r1, r6
 8008e94:	3401      	adds	r4, #1
 8008e96:	eb02 008c 	add.w	r0, r2, ip, lsl #2
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	4798      	blx	r3
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	d1ef      	bne.n	8008e82 <_MultiArrayLayout__cdr_serialize+0x1a>
 8008ea2:	68e9      	ldr	r1, [r5, #12]
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008eaa:	f7fe bc21 	b.w	80076f0 <ucdr_serialize_uint32_t>
 8008eae:	4770      	bx	lr

08008eb0 <max_serialized_size_std_msgs__msg__MultiArrayLayout>:
 8008eb0:	b508      	push	{r3, lr}
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	4608      	mov	r0, r1
 8008eb8:	2104      	movs	r1, #4
 8008eba:	701a      	strb	r2, [r3, #0]
 8008ebc:	f7ff fad8 	bl	8008470 <ucdr_alignment>
 8008ec0:	3004      	adds	r0, #4
 8008ec2:	bd08      	pop	{r3, pc}

08008ec4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>:
 8008ec4:	4800      	ldr	r0, [pc, #0]	@ (8008ec8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x4>)
 8008ec6:	4770      	bx	lr
 8008ec8:	200005c0 	.word	0x200005c0

08008ecc <builtin_interfaces__msg__Time__init>:
 8008ecc:	3800      	subs	r0, #0
 8008ece:	bf18      	it	ne
 8008ed0:	2001      	movne	r0, #1
 8008ed2:	4770      	bx	lr

08008ed4 <builtin_interfaces__msg__Time__fini>:
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop

08008ed8 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 8008ed8:	f7ff bff8 	b.w	8008ecc <builtin_interfaces__msg__Time__init>

08008edc <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 8008edc:	f7ff bffa 	b.w	8008ed4 <builtin_interfaces__msg__Time__fini>

08008ee0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8008ee0:	4b04      	ldr	r3, [pc, #16]	@ (8008ef4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	b10a      	cbz	r2, 8008eea <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 8008ee6:	4803      	ldr	r0, [pc, #12]	@ (8008ef4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8008ee8:	4770      	bx	lr
 8008eea:	4a03      	ldr	r2, [pc, #12]	@ (8008ef8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 8008eec:	4801      	ldr	r0, [pc, #4]	@ (8008ef4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8008eee:	6812      	ldr	r2, [r2, #0]
 8008ef0:	601a      	str	r2, [r3, #0]
 8008ef2:	4770      	bx	lr
 8008ef4:	200005f4 	.word	0x200005f4
 8008ef8:	20000384 	.word	0x20000384

08008efc <get_serialized_size_builtin_interfaces__msg__Time>:
 8008efc:	b180      	cbz	r0, 8008f20 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8008efe:	b538      	push	{r3, r4, r5, lr}
 8008f00:	460d      	mov	r5, r1
 8008f02:	2104      	movs	r1, #4
 8008f04:	1d2c      	adds	r4, r5, #4
 8008f06:	4628      	mov	r0, r5
 8008f08:	f7ff fab2 	bl	8008470 <ucdr_alignment>
 8008f0c:	f1c5 0504 	rsb	r5, r5, #4
 8008f10:	4404      	add	r4, r0
 8008f12:	2104      	movs	r1, #4
 8008f14:	4620      	mov	r0, r4
 8008f16:	f7ff faab 	bl	8008470 <ucdr_alignment>
 8008f1a:	4405      	add	r5, r0
 8008f1c:	1928      	adds	r0, r5, r4
 8008f1e:	bd38      	pop	{r3, r4, r5, pc}
 8008f20:	4770      	bx	lr
 8008f22:	bf00      	nop

08008f24 <_Time__cdr_deserialize>:
 8008f24:	b538      	push	{r3, r4, r5, lr}
 8008f26:	460c      	mov	r4, r1
 8008f28:	b141      	cbz	r1, 8008f3c <_Time__cdr_deserialize+0x18>
 8008f2a:	4605      	mov	r5, r0
 8008f2c:	f7fe fece 	bl	8007ccc <ucdr_deserialize_int32_t>
 8008f30:	1d21      	adds	r1, r4, #4
 8008f32:	4628      	mov	r0, r5
 8008f34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f38:	f7fe bd0a 	b.w	8007950 <ucdr_deserialize_uint32_t>
 8008f3c:	4608      	mov	r0, r1
 8008f3e:	bd38      	pop	{r3, r4, r5, pc}

08008f40 <_Time__cdr_serialize>:
 8008f40:	b160      	cbz	r0, 8008f5c <_Time__cdr_serialize+0x1c>
 8008f42:	b538      	push	{r3, r4, r5, lr}
 8008f44:	460d      	mov	r5, r1
 8008f46:	4604      	mov	r4, r0
 8008f48:	6801      	ldr	r1, [r0, #0]
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	f7fe fe1e 	bl	8007b8c <ucdr_serialize_int32_t>
 8008f50:	6861      	ldr	r1, [r4, #4]
 8008f52:	4628      	mov	r0, r5
 8008f54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f58:	f7fe bbca 	b.w	80076f0 <ucdr_serialize_uint32_t>
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop

08008f60 <_Time__get_serialized_size>:
 8008f60:	b160      	cbz	r0, 8008f7c <_Time__get_serialized_size+0x1c>
 8008f62:	2104      	movs	r1, #4
 8008f64:	2000      	movs	r0, #0
 8008f66:	b510      	push	{r4, lr}
 8008f68:	f7ff fa82 	bl	8008470 <ucdr_alignment>
 8008f6c:	2104      	movs	r1, #4
 8008f6e:	1844      	adds	r4, r0, r1
 8008f70:	4620      	mov	r0, r4
 8008f72:	f7ff fa7d 	bl	8008470 <ucdr_alignment>
 8008f76:	3004      	adds	r0, #4
 8008f78:	4420      	add	r0, r4
 8008f7a:	bd10      	pop	{r4, pc}
 8008f7c:	4770      	bx	lr
 8008f7e:	bf00      	nop

08008f80 <_Time__max_serialized_size>:
 8008f80:	b510      	push	{r4, lr}
 8008f82:	2104      	movs	r1, #4
 8008f84:	2000      	movs	r0, #0
 8008f86:	f7ff fa73 	bl	8008470 <ucdr_alignment>
 8008f8a:	2104      	movs	r1, #4
 8008f8c:	1844      	adds	r4, r0, r1
 8008f8e:	4620      	mov	r0, r4
 8008f90:	f7ff fa6e 	bl	8008470 <ucdr_alignment>
 8008f94:	3004      	adds	r0, #4
 8008f96:	4420      	add	r0, r4
 8008f98:	bd10      	pop	{r4, pc}
 8008f9a:	bf00      	nop

08008f9c <max_serialized_size_builtin_interfaces__msg__Time>:
 8008f9c:	b538      	push	{r3, r4, r5, lr}
 8008f9e:	460c      	mov	r4, r1
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	2104      	movs	r1, #4
 8008fa4:	7003      	strb	r3, [r0, #0]
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	f7ff fa62 	bl	8008470 <ucdr_alignment>
 8008fac:	1d23      	adds	r3, r4, #4
 8008fae:	f1c4 0404 	rsb	r4, r4, #4
 8008fb2:	2104      	movs	r1, #4
 8008fb4:	18c5      	adds	r5, r0, r3
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	f7ff fa5a 	bl	8008470 <ucdr_alignment>
 8008fbc:	4420      	add	r0, r4
 8008fbe:	4428      	add	r0, r5
 8008fc0:	bd38      	pop	{r3, r4, r5, pc}
 8008fc2:	bf00      	nop

08008fc4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8008fc4:	4800      	ldr	r0, [pc, #0]	@ (8008fc8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 8008fc6:	4770      	bx	lr
 8008fc8:	20000684 	.word	0x20000684

08008fcc <geometry_msgs__msg__PoseWithCovariance__init>:
 8008fcc:	b150      	cbz	r0, 8008fe4 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 8008fce:	b510      	push	{r4, lr}
 8008fd0:	4604      	mov	r4, r0
 8008fd2:	f001 f89f 	bl	800a114 <geometry_msgs__msg__Pose__init>
 8008fd6:	b100      	cbz	r0, 8008fda <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 8008fd8:	bd10      	pop	{r4, pc}
 8008fda:	4620      	mov	r0, r4
 8008fdc:	f001 f8ba 	bl	800a154 <geometry_msgs__msg__Pose__fini>
 8008fe0:	2000      	movs	r0, #0
 8008fe2:	bd10      	pop	{r4, pc}
 8008fe4:	2000      	movs	r0, #0
 8008fe6:	4770      	bx	lr

08008fe8 <geometry_msgs__msg__PoseWithCovariance__fini>:
 8008fe8:	b108      	cbz	r0, 8008fee <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 8008fea:	f001 b8b3 	b.w	800a154 <geometry_msgs__msg__Pose__fini>
 8008fee:	4770      	bx	lr

08008ff0 <geometry_msgs__msg__Twist__get_type_hash>:
 8008ff0:	4800      	ldr	r0, [pc, #0]	@ (8008ff4 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 8008ff2:	4770      	bx	lr
 8008ff4:	200006b8 	.word	0x200006b8

08008ff8 <geometry_msgs__msg__Twist__get_type_description>:
 8008ff8:	b510      	push	{r4, lr}
 8008ffa:	4c08      	ldr	r4, [pc, #32]	@ (800901c <geometry_msgs__msg__Twist__get_type_description+0x24>)
 8008ffc:	7820      	ldrb	r0, [r4, #0]
 8008ffe:	b108      	cbz	r0, 8009004 <geometry_msgs__msg__Twist__get_type_description+0xc>
 8009000:	4807      	ldr	r0, [pc, #28]	@ (8009020 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 8009002:	bd10      	pop	{r4, pc}
 8009004:	f000 f87e 	bl	8009104 <geometry_msgs__msg__Vector3__get_type_description>
 8009008:	300c      	adds	r0, #12
 800900a:	4b06      	ldr	r3, [pc, #24]	@ (8009024 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 800900c:	c807      	ldmia	r0, {r0, r1, r2}
 800900e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009012:	2301      	movs	r3, #1
 8009014:	4802      	ldr	r0, [pc, #8]	@ (8009020 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 8009016:	7023      	strb	r3, [r4, #0]
 8009018:	bd10      	pop	{r4, pc}
 800901a:	bf00      	nop
 800901c:	20003d85 	.word	0x20003d85
 8009020:	0800daa8 	.word	0x0800daa8
 8009024:	20000760 	.word	0x20000760

08009028 <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 8009028:	4800      	ldr	r0, [pc, #0]	@ (800902c <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 800902a:	4770      	bx	lr
 800902c:	0800da84 	.word	0x0800da84

08009030 <geometry_msgs__msg__Twist__get_type_description_sources>:
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	4e0f      	ldr	r6, [pc, #60]	@ (8009070 <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 8009034:	7837      	ldrb	r7, [r6, #0]
 8009036:	b10f      	cbz	r7, 800903c <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 8009038:	480e      	ldr	r0, [pc, #56]	@ (8009074 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800903a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800903c:	4d0e      	ldr	r5, [pc, #56]	@ (8009078 <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 800903e:	4c0f      	ldr	r4, [pc, #60]	@ (800907c <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 8009040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009048:	682b      	ldr	r3, [r5, #0]
 800904a:	4638      	mov	r0, r7
 800904c:	f844 3b04 	str.w	r3, [r4], #4
 8009050:	f000 f864 	bl	800911c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8009054:	2301      	movs	r3, #1
 8009056:	4684      	mov	ip, r0
 8009058:	7033      	strb	r3, [r6, #0]
 800905a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800905e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009060:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009064:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009066:	f8dc 3000 	ldr.w	r3, [ip]
 800906a:	4802      	ldr	r0, [pc, #8]	@ (8009074 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800906c:	6023      	str	r3, [r4, #0]
 800906e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009070:	20003d84 	.word	0x20003d84
 8009074:	0800da78 	.word	0x0800da78
 8009078:	0800da84 	.word	0x0800da84
 800907c:	20003d3c 	.word	0x20003d3c

08009080 <geometry_msgs__msg__Twist__init>:
 8009080:	b1d8      	cbz	r0, 80090ba <geometry_msgs__msg__Twist__init+0x3a>
 8009082:	b538      	push	{r3, r4, r5, lr}
 8009084:	4604      	mov	r4, r0
 8009086:	f000 f869 	bl	800915c <geometry_msgs__msg__Vector3__init>
 800908a:	b130      	cbz	r0, 800909a <geometry_msgs__msg__Twist__init+0x1a>
 800908c:	f104 0518 	add.w	r5, r4, #24
 8009090:	4628      	mov	r0, r5
 8009092:	f000 f863 	bl	800915c <geometry_msgs__msg__Vector3__init>
 8009096:	b148      	cbz	r0, 80090ac <geometry_msgs__msg__Twist__init+0x2c>
 8009098:	bd38      	pop	{r3, r4, r5, pc}
 800909a:	4620      	mov	r0, r4
 800909c:	f000 f862 	bl	8009164 <geometry_msgs__msg__Vector3__fini>
 80090a0:	f104 0018 	add.w	r0, r4, #24
 80090a4:	f000 f85e 	bl	8009164 <geometry_msgs__msg__Vector3__fini>
 80090a8:	2000      	movs	r0, #0
 80090aa:	bd38      	pop	{r3, r4, r5, pc}
 80090ac:	4620      	mov	r0, r4
 80090ae:	f000 f859 	bl	8009164 <geometry_msgs__msg__Vector3__fini>
 80090b2:	4628      	mov	r0, r5
 80090b4:	f000 f856 	bl	8009164 <geometry_msgs__msg__Vector3__fini>
 80090b8:	e7f6      	b.n	80090a8 <geometry_msgs__msg__Twist__init+0x28>
 80090ba:	2000      	movs	r0, #0
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop

080090c0 <geometry_msgs__msg__Twist__fini>:
 80090c0:	b148      	cbz	r0, 80090d6 <geometry_msgs__msg__Twist__fini+0x16>
 80090c2:	b510      	push	{r4, lr}
 80090c4:	4604      	mov	r4, r0
 80090c6:	f000 f84d 	bl	8009164 <geometry_msgs__msg__Vector3__fini>
 80090ca:	f104 0018 	add.w	r0, r4, #24
 80090ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090d2:	f000 b847 	b.w	8009164 <geometry_msgs__msg__Vector3__fini>
 80090d6:	4770      	bx	lr

080090d8 <geometry_msgs__msg__TwistWithCovariance__init>:
 80090d8:	b150      	cbz	r0, 80090f0 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 80090da:	b510      	push	{r4, lr}
 80090dc:	4604      	mov	r4, r0
 80090de:	f7ff ffcf 	bl	8009080 <geometry_msgs__msg__Twist__init>
 80090e2:	b100      	cbz	r0, 80090e6 <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 80090e4:	bd10      	pop	{r4, pc}
 80090e6:	4620      	mov	r0, r4
 80090e8:	f7ff ffea 	bl	80090c0 <geometry_msgs__msg__Twist__fini>
 80090ec:	2000      	movs	r0, #0
 80090ee:	bd10      	pop	{r4, pc}
 80090f0:	2000      	movs	r0, #0
 80090f2:	4770      	bx	lr

080090f4 <geometry_msgs__msg__TwistWithCovariance__fini>:
 80090f4:	b108      	cbz	r0, 80090fa <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 80090f6:	f7ff bfe3 	b.w	80090c0 <geometry_msgs__msg__Twist__fini>
 80090fa:	4770      	bx	lr

080090fc <geometry_msgs__msg__Vector3__get_type_hash>:
 80090fc:	4800      	ldr	r0, [pc, #0]	@ (8009100 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 80090fe:	4770      	bx	lr
 8009100:	20000844 	.word	0x20000844

08009104 <geometry_msgs__msg__Vector3__get_type_description>:
 8009104:	4b03      	ldr	r3, [pc, #12]	@ (8009114 <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 8009106:	781a      	ldrb	r2, [r3, #0]
 8009108:	b90a      	cbnz	r2, 800910e <geometry_msgs__msg__Vector3__get_type_description+0xa>
 800910a:	2201      	movs	r2, #1
 800910c:	701a      	strb	r2, [r3, #0]
 800910e:	4802      	ldr	r0, [pc, #8]	@ (8009118 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	20003dad 	.word	0x20003dad
 8009118:	0800dafc 	.word	0x0800dafc

0800911c <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 800911c:	4800      	ldr	r0, [pc, #0]	@ (8009120 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 800911e:	4770      	bx	lr
 8009120:	0800dad8 	.word	0x0800dad8

08009124 <geometry_msgs__msg__Vector3__get_type_description_sources>:
 8009124:	4b09      	ldr	r3, [pc, #36]	@ (800914c <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 8009126:	781a      	ldrb	r2, [r3, #0]
 8009128:	b96a      	cbnz	r2, 8009146 <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 800912a:	2201      	movs	r2, #1
 800912c:	b430      	push	{r4, r5}
 800912e:	4d08      	ldr	r5, [pc, #32]	@ (8009150 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 8009130:	4c08      	ldr	r4, [pc, #32]	@ (8009154 <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 8009132:	701a      	strb	r2, [r3, #0]
 8009134:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009136:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009138:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800913a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800913c:	682b      	ldr	r3, [r5, #0]
 800913e:	4806      	ldr	r0, [pc, #24]	@ (8009158 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8009140:	6023      	str	r3, [r4, #0]
 8009142:	bc30      	pop	{r4, r5}
 8009144:	4770      	bx	lr
 8009146:	4804      	ldr	r0, [pc, #16]	@ (8009158 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	20003dac 	.word	0x20003dac
 8009150:	0800dad8 	.word	0x0800dad8
 8009154:	20003d88 	.word	0x20003d88
 8009158:	0800dacc 	.word	0x0800dacc

0800915c <geometry_msgs__msg__Vector3__init>:
 800915c:	3800      	subs	r0, #0
 800915e:	bf18      	it	ne
 8009160:	2001      	movne	r0, #1
 8009162:	4770      	bx	lr

08009164 <geometry_msgs__msg__Vector3__fini>:
 8009164:	4770      	bx	lr
 8009166:	bf00      	nop

08009168 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8009168:	2024      	movs	r0, #36	@ 0x24
 800916a:	4770      	bx	lr

0800916c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 800916c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop

08009174 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 8009174:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8009178:	e9d0 0100 	ldrd	r0, r1, [r0]
 800917c:	e9c2 0100 	strd	r0, r1, [r2]
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop

08009184 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 8009184:	e9d2 2300 	ldrd	r2, r3, [r2]
 8009188:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800918c:	e9c0 2300 	strd	r2, r3, [r0]
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop

08009194 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 8009194:	f7ff bf1a 	b.w	8008fcc <geometry_msgs__msg__PoseWithCovariance__init>

08009198 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8009198:	f7ff bf26 	b.w	8008fe8 <geometry_msgs__msg__PoseWithCovariance__fini>

0800919c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 800919c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop

080091a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 80091a4:	b508      	push	{r3, lr}
 80091a6:	f001 f905 	bl	800a3b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 80091aa:	4b06      	ldr	r3, [pc, #24]	@ (80091c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 80091ac:	4906      	ldr	r1, [pc, #24]	@ (80091c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	60c8      	str	r0, [r1, #12]
 80091b2:	b10a      	cbz	r2, 80091b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 80091b4:	4803      	ldr	r0, [pc, #12]	@ (80091c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 80091b6:	bd08      	pop	{r3, pc}
 80091b8:	4a04      	ldr	r2, [pc, #16]	@ (80091cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 80091ba:	4802      	ldr	r0, [pc, #8]	@ (80091c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 80091bc:	6812      	ldr	r2, [r2, #0]
 80091be:	601a      	str	r2, [r3, #0]
 80091c0:	bd08      	pop	{r3, pc}
 80091c2:	bf00      	nop
 80091c4:	20000a68 	.word	0x20000a68
 80091c8:	20000a80 	.word	0x20000a80
 80091cc:	20000384 	.word	0x20000384

080091d0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 80091d0:	2024      	movs	r0, #36	@ 0x24
 80091d2:	4770      	bx	lr

080091d4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 80091d4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80091d8:	4770      	bx	lr
 80091da:	bf00      	nop

080091dc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 80091dc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80091e0:	e9d0 0100 	ldrd	r0, r1, [r0]
 80091e4:	e9c2 0100 	strd	r0, r1, [r2]
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop

080091ec <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 80091ec:	e9d2 2300 	ldrd	r2, r3, [r2]
 80091f0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80091f4:	e9c0 2300 	strd	r2, r3, [r0]
 80091f8:	4770      	bx	lr
 80091fa:	bf00      	nop

080091fc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 80091fc:	f7ff bf6c 	b.w	80090d8 <geometry_msgs__msg__TwistWithCovariance__init>

08009200 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 8009200:	f7ff bf78 	b.w	80090f4 <geometry_msgs__msg__TwistWithCovariance__fini>

08009204 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 8009204:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8009208:	4770      	bx	lr
 800920a:	bf00      	nop

0800920c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 800920c:	b508      	push	{r3, lr}
 800920e:	f7fe f943 	bl	8007498 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8009212:	4b06      	ldr	r3, [pc, #24]	@ (800922c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8009214:	4906      	ldr	r1, [pc, #24]	@ (8009230 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	60c8      	str	r0, [r1, #12]
 800921a:	b10a      	cbz	r2, 8009220 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 800921c:	4803      	ldr	r0, [pc, #12]	@ (800922c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800921e:	bd08      	pop	{r3, pc}
 8009220:	4a04      	ldr	r2, [pc, #16]	@ (8009234 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 8009222:	4802      	ldr	r0, [pc, #8]	@ (800922c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8009224:	6812      	ldr	r2, [r2, #0]
 8009226:	601a      	str	r2, [r3, #0]
 8009228:	bd08      	pop	{r3, pc}
 800922a:	bf00      	nop
 800922c:	20000af8 	.word	0x20000af8
 8009230:	20000b10 	.word	0x20000b10
 8009234:	20000384 	.word	0x20000384

08009238 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8009238:	b538      	push	{r3, r4, r5, lr}
 800923a:	b158      	cbz	r0, 8009254 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 800923c:	460d      	mov	r5, r1
 800923e:	f001 f8e3 	bl	800a408 <get_serialized_size_geometry_msgs__msg__Pose>
 8009242:	2108      	movs	r1, #8
 8009244:	182c      	adds	r4, r5, r0
 8009246:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 800924a:	4620      	mov	r0, r4
 800924c:	f7ff f910 	bl	8008470 <ucdr_alignment>
 8009250:	4405      	add	r5, r0
 8009252:	1928      	adds	r0, r5, r4
 8009254:	bd38      	pop	{r3, r4, r5, pc}
 8009256:	bf00      	nop

08009258 <_PoseWithCovariance__cdr_deserialize>:
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	460c      	mov	r4, r1
 800925c:	b181      	cbz	r1, 8009280 <_PoseWithCovariance__cdr_deserialize+0x28>
 800925e:	4605      	mov	r5, r0
 8009260:	f001 f944 	bl	800a4ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8009264:	4603      	mov	r3, r0
 8009266:	4621      	mov	r1, r4
 8009268:	4628      	mov	r0, r5
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	68db      	ldr	r3, [r3, #12]
 800926e:	4798      	blx	r3
 8009270:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8009274:	4628      	mov	r0, r5
 8009276:	2224      	movs	r2, #36	@ 0x24
 8009278:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800927c:	f000 b9ce 	b.w	800961c <ucdr_deserialize_array_double>
 8009280:	4608      	mov	r0, r1
 8009282:	bd38      	pop	{r3, r4, r5, pc}

08009284 <_PoseWithCovariance__cdr_serialize>:
 8009284:	b190      	cbz	r0, 80092ac <_PoseWithCovariance__cdr_serialize+0x28>
 8009286:	b538      	push	{r3, r4, r5, lr}
 8009288:	4604      	mov	r4, r0
 800928a:	460d      	mov	r5, r1
 800928c:	f001 f92e 	bl	800a4ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8009290:	4603      	mov	r3, r0
 8009292:	4629      	mov	r1, r5
 8009294:	4620      	mov	r0, r4
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	4798      	blx	r3
 800929c:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 80092a0:	4628      	mov	r0, r5
 80092a2:	2224      	movs	r2, #36	@ 0x24
 80092a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092a8:	f000 b910 	b.w	80094cc <ucdr_serialize_array_double>
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop

080092b0 <_PoseWithCovariance__get_serialized_size>:
 80092b0:	b158      	cbz	r0, 80092ca <_PoseWithCovariance__get_serialized_size+0x1a>
 80092b2:	2100      	movs	r1, #0
 80092b4:	b510      	push	{r4, lr}
 80092b6:	f001 f8a7 	bl	800a408 <get_serialized_size_geometry_msgs__msg__Pose>
 80092ba:	4604      	mov	r4, r0
 80092bc:	2108      	movs	r1, #8
 80092be:	f7ff f8d7 	bl	8008470 <ucdr_alignment>
 80092c2:	4420      	add	r0, r4
 80092c4:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80092c8:	bd10      	pop	{r4, pc}
 80092ca:	4770      	bx	lr

080092cc <_PoseWithCovariance__max_serialized_size>:
 80092cc:	b510      	push	{r4, lr}
 80092ce:	b082      	sub	sp, #8
 80092d0:	2301      	movs	r3, #1
 80092d2:	2100      	movs	r1, #0
 80092d4:	f10d 0007 	add.w	r0, sp, #7
 80092d8:	f88d 3007 	strb.w	r3, [sp, #7]
 80092dc:	f001 f8f8 	bl	800a4d0 <max_serialized_size_geometry_msgs__msg__Pose>
 80092e0:	4604      	mov	r4, r0
 80092e2:	2108      	movs	r1, #8
 80092e4:	f7ff f8c4 	bl	8008470 <ucdr_alignment>
 80092e8:	4420      	add	r0, r4
 80092ea:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80092ee:	b002      	add	sp, #8
 80092f0:	bd10      	pop	{r4, pc}
 80092f2:	bf00      	nop

080092f4 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	2301      	movs	r3, #1
 80092f8:	460c      	mov	r4, r1
 80092fa:	7003      	strb	r3, [r0, #0]
 80092fc:	f001 f8e8 	bl	800a4d0 <max_serialized_size_geometry_msgs__msg__Pose>
 8009300:	1825      	adds	r5, r4, r0
 8009302:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8009306:	2108      	movs	r1, #8
 8009308:	4628      	mov	r0, r5
 800930a:	f7ff f8b1 	bl	8008470 <ucdr_alignment>
 800930e:	4420      	add	r0, r4
 8009310:	4428      	add	r0, r5
 8009312:	bd38      	pop	{r3, r4, r5, pc}

08009314 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8009314:	4800      	ldr	r0, [pc, #0]	@ (8009318 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 8009316:	4770      	bx	lr
 8009318:	20000b88 	.word	0x20000b88

0800931c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	b158      	cbz	r0, 8009338 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 8009320:	460d      	mov	r5, r1
 8009322:	f7fe f8e3 	bl	80074ec <get_serialized_size_geometry_msgs__msg__Twist>
 8009326:	2108      	movs	r1, #8
 8009328:	182c      	adds	r4, r5, r0
 800932a:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 800932e:	4620      	mov	r0, r4
 8009330:	f7ff f89e 	bl	8008470 <ucdr_alignment>
 8009334:	4405      	add	r5, r0
 8009336:	1928      	adds	r0, r5, r4
 8009338:	bd38      	pop	{r3, r4, r5, pc}
 800933a:	bf00      	nop

0800933c <_TwistWithCovariance__cdr_deserialize>:
 800933c:	b538      	push	{r3, r4, r5, lr}
 800933e:	460c      	mov	r4, r1
 8009340:	b181      	cbz	r1, 8009364 <_TwistWithCovariance__cdr_deserialize+0x28>
 8009342:	4605      	mov	r5, r0
 8009344:	f7fe f944 	bl	80075d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8009348:	4603      	mov	r3, r0
 800934a:	4621      	mov	r1, r4
 800934c:	4628      	mov	r0, r5
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	68db      	ldr	r3, [r3, #12]
 8009352:	4798      	blx	r3
 8009354:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8009358:	4628      	mov	r0, r5
 800935a:	2224      	movs	r2, #36	@ 0x24
 800935c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009360:	f000 b95c 	b.w	800961c <ucdr_deserialize_array_double>
 8009364:	4608      	mov	r0, r1
 8009366:	bd38      	pop	{r3, r4, r5, pc}

08009368 <_TwistWithCovariance__cdr_serialize>:
 8009368:	b190      	cbz	r0, 8009390 <_TwistWithCovariance__cdr_serialize+0x28>
 800936a:	b538      	push	{r3, r4, r5, lr}
 800936c:	4604      	mov	r4, r0
 800936e:	460d      	mov	r5, r1
 8009370:	f7fe f92e 	bl	80075d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8009374:	4603      	mov	r3, r0
 8009376:	4629      	mov	r1, r5
 8009378:	4620      	mov	r0, r4
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	4798      	blx	r3
 8009380:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8009384:	4628      	mov	r0, r5
 8009386:	2224      	movs	r2, #36	@ 0x24
 8009388:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800938c:	f000 b89e 	b.w	80094cc <ucdr_serialize_array_double>
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop

08009394 <_TwistWithCovariance__get_serialized_size>:
 8009394:	b158      	cbz	r0, 80093ae <_TwistWithCovariance__get_serialized_size+0x1a>
 8009396:	2100      	movs	r1, #0
 8009398:	b510      	push	{r4, lr}
 800939a:	f7fe f8a7 	bl	80074ec <get_serialized_size_geometry_msgs__msg__Twist>
 800939e:	4604      	mov	r4, r0
 80093a0:	2108      	movs	r1, #8
 80093a2:	f7ff f865 	bl	8008470 <ucdr_alignment>
 80093a6:	4420      	add	r0, r4
 80093a8:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80093ac:	bd10      	pop	{r4, pc}
 80093ae:	4770      	bx	lr

080093b0 <_TwistWithCovariance__max_serialized_size>:
 80093b0:	b510      	push	{r4, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	2301      	movs	r3, #1
 80093b6:	2100      	movs	r1, #0
 80093b8:	f10d 0007 	add.w	r0, sp, #7
 80093bc:	f88d 3007 	strb.w	r3, [sp, #7]
 80093c0:	f7fe f8f8 	bl	80075b4 <max_serialized_size_geometry_msgs__msg__Twist>
 80093c4:	4604      	mov	r4, r0
 80093c6:	2108      	movs	r1, #8
 80093c8:	f7ff f852 	bl	8008470 <ucdr_alignment>
 80093cc:	4420      	add	r0, r4
 80093ce:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80093d2:	b002      	add	sp, #8
 80093d4:	bd10      	pop	{r4, pc}
 80093d6:	bf00      	nop

080093d8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 80093d8:	b538      	push	{r3, r4, r5, lr}
 80093da:	2301      	movs	r3, #1
 80093dc:	460c      	mov	r4, r1
 80093de:	7003      	strb	r3, [r0, #0]
 80093e0:	f7fe f8e8 	bl	80075b4 <max_serialized_size_geometry_msgs__msg__Twist>
 80093e4:	1825      	adds	r5, r4, r0
 80093e6:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 80093ea:	2108      	movs	r1, #8
 80093ec:	4628      	mov	r0, r5
 80093ee:	f7ff f83f 	bl	8008470 <ucdr_alignment>
 80093f2:	4420      	add	r0, r4
 80093f4:	4428      	add	r0, r5
 80093f6:	bd38      	pop	{r3, r4, r5, pc}

080093f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 80093f8:	4800      	ldr	r0, [pc, #0]	@ (80093fc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 80093fa:	4770      	bx	lr
 80093fc:	20000bbc 	.word	0x20000bbc

08009400 <ucdr_serialize_endian_array_char>:
 8009400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009404:	4619      	mov	r1, r3
 8009406:	461f      	mov	r7, r3
 8009408:	4605      	mov	r5, r0
 800940a:	4690      	mov	r8, r2
 800940c:	f7ff f808 	bl	8008420 <ucdr_check_buffer_available_for>
 8009410:	b9e0      	cbnz	r0, 800944c <ucdr_serialize_endian_array_char+0x4c>
 8009412:	463e      	mov	r6, r7
 8009414:	e00b      	b.n	800942e <ucdr_serialize_endian_array_char+0x2e>
 8009416:	4441      	add	r1, r8
 8009418:	68a8      	ldr	r0, [r5, #8]
 800941a:	4622      	mov	r2, r4
 800941c:	1b36      	subs	r6, r6, r4
 800941e:	f002 f9b8 	bl	800b792 <memcpy>
 8009422:	68ab      	ldr	r3, [r5, #8]
 8009424:	6928      	ldr	r0, [r5, #16]
 8009426:	4423      	add	r3, r4
 8009428:	4420      	add	r0, r4
 800942a:	60ab      	str	r3, [r5, #8]
 800942c:	6128      	str	r0, [r5, #16]
 800942e:	4631      	mov	r1, r6
 8009430:	2201      	movs	r2, #1
 8009432:	4628      	mov	r0, r5
 8009434:	f7ff f84a 	bl	80084cc <ucdr_check_final_buffer_behavior_array>
 8009438:	1bb9      	subs	r1, r7, r6
 800943a:	4604      	mov	r4, r0
 800943c:	2800      	cmp	r0, #0
 800943e:	d1ea      	bne.n	8009416 <ucdr_serialize_endian_array_char+0x16>
 8009440:	2301      	movs	r3, #1
 8009442:	7da8      	ldrb	r0, [r5, #22]
 8009444:	756b      	strb	r3, [r5, #21]
 8009446:	4058      	eors	r0, r3
 8009448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800944c:	463a      	mov	r2, r7
 800944e:	4641      	mov	r1, r8
 8009450:	68a8      	ldr	r0, [r5, #8]
 8009452:	f002 f99e 	bl	800b792 <memcpy>
 8009456:	68aa      	ldr	r2, [r5, #8]
 8009458:	692b      	ldr	r3, [r5, #16]
 800945a:	443a      	add	r2, r7
 800945c:	443b      	add	r3, r7
 800945e:	60aa      	str	r2, [r5, #8]
 8009460:	612b      	str	r3, [r5, #16]
 8009462:	e7ed      	b.n	8009440 <ucdr_serialize_endian_array_char+0x40>

08009464 <ucdr_deserialize_endian_array_char>:
 8009464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009468:	4619      	mov	r1, r3
 800946a:	461f      	mov	r7, r3
 800946c:	4605      	mov	r5, r0
 800946e:	4690      	mov	r8, r2
 8009470:	f7fe ffd6 	bl	8008420 <ucdr_check_buffer_available_for>
 8009474:	b9e8      	cbnz	r0, 80094b2 <ucdr_deserialize_endian_array_char+0x4e>
 8009476:	463e      	mov	r6, r7
 8009478:	e00c      	b.n	8009494 <ucdr_deserialize_endian_array_char+0x30>
 800947a:	4622      	mov	r2, r4
 800947c:	eb08 0003 	add.w	r0, r8, r3
 8009480:	68a9      	ldr	r1, [r5, #8]
 8009482:	1b36      	subs	r6, r6, r4
 8009484:	f002 f985 	bl	800b792 <memcpy>
 8009488:	68ab      	ldr	r3, [r5, #8]
 800948a:	692a      	ldr	r2, [r5, #16]
 800948c:	4423      	add	r3, r4
 800948e:	4414      	add	r4, r2
 8009490:	60ab      	str	r3, [r5, #8]
 8009492:	612c      	str	r4, [r5, #16]
 8009494:	2201      	movs	r2, #1
 8009496:	4631      	mov	r1, r6
 8009498:	4628      	mov	r0, r5
 800949a:	f7ff f817 	bl	80084cc <ucdr_check_final_buffer_behavior_array>
 800949e:	1bbb      	subs	r3, r7, r6
 80094a0:	4604      	mov	r4, r0
 80094a2:	2800      	cmp	r0, #0
 80094a4:	d1e9      	bne.n	800947a <ucdr_deserialize_endian_array_char+0x16>
 80094a6:	2301      	movs	r3, #1
 80094a8:	7da8      	ldrb	r0, [r5, #22]
 80094aa:	756b      	strb	r3, [r5, #21]
 80094ac:	4058      	eors	r0, r3
 80094ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094b2:	463a      	mov	r2, r7
 80094b4:	68a9      	ldr	r1, [r5, #8]
 80094b6:	4640      	mov	r0, r8
 80094b8:	f002 f96b 	bl	800b792 <memcpy>
 80094bc:	68aa      	ldr	r2, [r5, #8]
 80094be:	692b      	ldr	r3, [r5, #16]
 80094c0:	443a      	add	r2, r7
 80094c2:	443b      	add	r3, r7
 80094c4:	60aa      	str	r2, [r5, #8]
 80094c6:	612b      	str	r3, [r5, #16]
 80094c8:	e7ed      	b.n	80094a6 <ucdr_deserialize_endian_array_char+0x42>
 80094ca:	bf00      	nop

080094cc <ucdr_serialize_array_double>:
 80094cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094d0:	4604      	mov	r4, r0
 80094d2:	460e      	mov	r6, r1
 80094d4:	2108      	movs	r1, #8
 80094d6:	4617      	mov	r7, r2
 80094d8:	f7fe ffd2 	bl	8008480 <ucdr_buffer_alignment>
 80094dc:	4601      	mov	r1, r0
 80094de:	4620      	mov	r0, r4
 80094e0:	7d65      	ldrb	r5, [r4, #21]
 80094e2:	f7ff f811 	bl	8008508 <ucdr_advance_buffer>
 80094e6:	7d21      	ldrb	r1, [r4, #20]
 80094e8:	7565      	strb	r5, [r4, #21]
 80094ea:	2901      	cmp	r1, #1
 80094ec:	d010      	beq.n	8009510 <ucdr_serialize_array_double+0x44>
 80094ee:	b157      	cbz	r7, 8009506 <ucdr_serialize_array_double+0x3a>
 80094f0:	2500      	movs	r5, #0
 80094f2:	e000      	b.n	80094f6 <ucdr_serialize_array_double+0x2a>
 80094f4:	7d21      	ldrb	r1, [r4, #20]
 80094f6:	3501      	adds	r5, #1
 80094f8:	4620      	mov	r0, r4
 80094fa:	ecb6 0b02 	vldmia	r6!, {d0}
 80094fe:	f7fe fd3d 	bl	8007f7c <ucdr_serialize_endian_double>
 8009502:	42af      	cmp	r7, r5
 8009504:	d1f6      	bne.n	80094f4 <ucdr_serialize_array_double+0x28>
 8009506:	7da0      	ldrb	r0, [r4, #22]
 8009508:	f080 0001 	eor.w	r0, r0, #1
 800950c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009510:	00ff      	lsls	r7, r7, #3
 8009512:	4620      	mov	r0, r4
 8009514:	4639      	mov	r1, r7
 8009516:	f7fe ff83 	bl	8008420 <ucdr_check_buffer_available_for>
 800951a:	b9f8      	cbnz	r0, 800955c <ucdr_serialize_array_double+0x90>
 800951c:	46b8      	mov	r8, r7
 800951e:	e00c      	b.n	800953a <ucdr_serialize_array_double+0x6e>
 8009520:	462a      	mov	r2, r5
 8009522:	4431      	add	r1, r6
 8009524:	68a0      	ldr	r0, [r4, #8]
 8009526:	eba8 0805 	sub.w	r8, r8, r5
 800952a:	f002 f932 	bl	800b792 <memcpy>
 800952e:	68a2      	ldr	r2, [r4, #8]
 8009530:	6923      	ldr	r3, [r4, #16]
 8009532:	442a      	add	r2, r5
 8009534:	442b      	add	r3, r5
 8009536:	60a2      	str	r2, [r4, #8]
 8009538:	6123      	str	r3, [r4, #16]
 800953a:	4641      	mov	r1, r8
 800953c:	2208      	movs	r2, #8
 800953e:	4620      	mov	r0, r4
 8009540:	f7fe ffc4 	bl	80084cc <ucdr_check_final_buffer_behavior_array>
 8009544:	eba7 0108 	sub.w	r1, r7, r8
 8009548:	4605      	mov	r5, r0
 800954a:	2800      	cmp	r0, #0
 800954c:	d1e8      	bne.n	8009520 <ucdr_serialize_array_double+0x54>
 800954e:	2308      	movs	r3, #8
 8009550:	7da0      	ldrb	r0, [r4, #22]
 8009552:	7563      	strb	r3, [r4, #21]
 8009554:	f080 0001 	eor.w	r0, r0, #1
 8009558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800955c:	463a      	mov	r2, r7
 800955e:	4631      	mov	r1, r6
 8009560:	68a0      	ldr	r0, [r4, #8]
 8009562:	f002 f916 	bl	800b792 <memcpy>
 8009566:	68a2      	ldr	r2, [r4, #8]
 8009568:	6923      	ldr	r3, [r4, #16]
 800956a:	443a      	add	r2, r7
 800956c:	443b      	add	r3, r7
 800956e:	60a2      	str	r2, [r4, #8]
 8009570:	6123      	str	r3, [r4, #16]
 8009572:	e7ec      	b.n	800954e <ucdr_serialize_array_double+0x82>

08009574 <ucdr_serialize_endian_array_double>:
 8009574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009578:	4604      	mov	r4, r0
 800957a:	4688      	mov	r8, r1
 800957c:	2108      	movs	r1, #8
 800957e:	4616      	mov	r6, r2
 8009580:	461f      	mov	r7, r3
 8009582:	f7fe ff7d 	bl	8008480 <ucdr_buffer_alignment>
 8009586:	4601      	mov	r1, r0
 8009588:	4620      	mov	r0, r4
 800958a:	7d65      	ldrb	r5, [r4, #21]
 800958c:	f7fe ffbc 	bl	8008508 <ucdr_advance_buffer>
 8009590:	f1b8 0f01 	cmp.w	r8, #1
 8009594:	7565      	strb	r5, [r4, #21]
 8009596:	d00f      	beq.n	80095b8 <ucdr_serialize_endian_array_double+0x44>
 8009598:	b14f      	cbz	r7, 80095ae <ucdr_serialize_endian_array_double+0x3a>
 800959a:	2500      	movs	r5, #0
 800959c:	3501      	adds	r5, #1
 800959e:	4641      	mov	r1, r8
 80095a0:	4620      	mov	r0, r4
 80095a2:	ecb6 0b02 	vldmia	r6!, {d0}
 80095a6:	f7fe fce9 	bl	8007f7c <ucdr_serialize_endian_double>
 80095aa:	42af      	cmp	r7, r5
 80095ac:	d1f6      	bne.n	800959c <ucdr_serialize_endian_array_double+0x28>
 80095ae:	7da0      	ldrb	r0, [r4, #22]
 80095b0:	f080 0001 	eor.w	r0, r0, #1
 80095b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095b8:	00ff      	lsls	r7, r7, #3
 80095ba:	4620      	mov	r0, r4
 80095bc:	4639      	mov	r1, r7
 80095be:	f7fe ff2f 	bl	8008420 <ucdr_check_buffer_available_for>
 80095c2:	b9f8      	cbnz	r0, 8009604 <ucdr_serialize_endian_array_double+0x90>
 80095c4:	46b8      	mov	r8, r7
 80095c6:	e00c      	b.n	80095e2 <ucdr_serialize_endian_array_double+0x6e>
 80095c8:	462a      	mov	r2, r5
 80095ca:	4431      	add	r1, r6
 80095cc:	68a0      	ldr	r0, [r4, #8]
 80095ce:	eba8 0805 	sub.w	r8, r8, r5
 80095d2:	f002 f8de 	bl	800b792 <memcpy>
 80095d6:	68a2      	ldr	r2, [r4, #8]
 80095d8:	6923      	ldr	r3, [r4, #16]
 80095da:	442a      	add	r2, r5
 80095dc:	442b      	add	r3, r5
 80095de:	60a2      	str	r2, [r4, #8]
 80095e0:	6123      	str	r3, [r4, #16]
 80095e2:	4641      	mov	r1, r8
 80095e4:	2208      	movs	r2, #8
 80095e6:	4620      	mov	r0, r4
 80095e8:	f7fe ff70 	bl	80084cc <ucdr_check_final_buffer_behavior_array>
 80095ec:	eba7 0108 	sub.w	r1, r7, r8
 80095f0:	4605      	mov	r5, r0
 80095f2:	2800      	cmp	r0, #0
 80095f4:	d1e8      	bne.n	80095c8 <ucdr_serialize_endian_array_double+0x54>
 80095f6:	2308      	movs	r3, #8
 80095f8:	7da0      	ldrb	r0, [r4, #22]
 80095fa:	7563      	strb	r3, [r4, #21]
 80095fc:	f080 0001 	eor.w	r0, r0, #1
 8009600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009604:	463a      	mov	r2, r7
 8009606:	4631      	mov	r1, r6
 8009608:	68a0      	ldr	r0, [r4, #8]
 800960a:	f002 f8c2 	bl	800b792 <memcpy>
 800960e:	68a2      	ldr	r2, [r4, #8]
 8009610:	6923      	ldr	r3, [r4, #16]
 8009612:	443a      	add	r2, r7
 8009614:	443b      	add	r3, r7
 8009616:	60a2      	str	r2, [r4, #8]
 8009618:	6123      	str	r3, [r4, #16]
 800961a:	e7ec      	b.n	80095f6 <ucdr_serialize_endian_array_double+0x82>

0800961c <ucdr_deserialize_array_double>:
 800961c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009620:	4604      	mov	r4, r0
 8009622:	460e      	mov	r6, r1
 8009624:	2108      	movs	r1, #8
 8009626:	4617      	mov	r7, r2
 8009628:	f7fe ff2a 	bl	8008480 <ucdr_buffer_alignment>
 800962c:	4601      	mov	r1, r0
 800962e:	4620      	mov	r0, r4
 8009630:	7d65      	ldrb	r5, [r4, #21]
 8009632:	f7fe ff69 	bl	8008508 <ucdr_advance_buffer>
 8009636:	7d21      	ldrb	r1, [r4, #20]
 8009638:	7565      	strb	r5, [r4, #21]
 800963a:	2901      	cmp	r1, #1
 800963c:	d010      	beq.n	8009660 <ucdr_deserialize_array_double+0x44>
 800963e:	b157      	cbz	r7, 8009656 <ucdr_deserialize_array_double+0x3a>
 8009640:	2500      	movs	r5, #0
 8009642:	e000      	b.n	8009646 <ucdr_deserialize_array_double+0x2a>
 8009644:	7d21      	ldrb	r1, [r4, #20]
 8009646:	3501      	adds	r5, #1
 8009648:	4632      	mov	r2, r6
 800964a:	4620      	mov	r0, r4
 800964c:	3608      	adds	r6, #8
 800964e:	f7fe fe1d 	bl	800828c <ucdr_deserialize_endian_double>
 8009652:	42af      	cmp	r7, r5
 8009654:	d1f6      	bne.n	8009644 <ucdr_deserialize_array_double+0x28>
 8009656:	7da0      	ldrb	r0, [r4, #22]
 8009658:	f080 0001 	eor.w	r0, r0, #1
 800965c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009660:	00ff      	lsls	r7, r7, #3
 8009662:	4620      	mov	r0, r4
 8009664:	4639      	mov	r1, r7
 8009666:	f7fe fedb 	bl	8008420 <ucdr_check_buffer_available_for>
 800966a:	b9f8      	cbnz	r0, 80096ac <ucdr_deserialize_array_double+0x90>
 800966c:	46b8      	mov	r8, r7
 800966e:	e00c      	b.n	800968a <ucdr_deserialize_array_double+0x6e>
 8009670:	18f0      	adds	r0, r6, r3
 8009672:	462a      	mov	r2, r5
 8009674:	68a1      	ldr	r1, [r4, #8]
 8009676:	eba8 0805 	sub.w	r8, r8, r5
 800967a:	f002 f88a 	bl	800b792 <memcpy>
 800967e:	68a2      	ldr	r2, [r4, #8]
 8009680:	6923      	ldr	r3, [r4, #16]
 8009682:	442a      	add	r2, r5
 8009684:	442b      	add	r3, r5
 8009686:	60a2      	str	r2, [r4, #8]
 8009688:	6123      	str	r3, [r4, #16]
 800968a:	2208      	movs	r2, #8
 800968c:	4641      	mov	r1, r8
 800968e:	4620      	mov	r0, r4
 8009690:	f7fe ff1c 	bl	80084cc <ucdr_check_final_buffer_behavior_array>
 8009694:	eba7 0308 	sub.w	r3, r7, r8
 8009698:	4605      	mov	r5, r0
 800969a:	2800      	cmp	r0, #0
 800969c:	d1e8      	bne.n	8009670 <ucdr_deserialize_array_double+0x54>
 800969e:	2308      	movs	r3, #8
 80096a0:	7da0      	ldrb	r0, [r4, #22]
 80096a2:	7563      	strb	r3, [r4, #21]
 80096a4:	f080 0001 	eor.w	r0, r0, #1
 80096a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096ac:	463a      	mov	r2, r7
 80096ae:	68a1      	ldr	r1, [r4, #8]
 80096b0:	4630      	mov	r0, r6
 80096b2:	f002 f86e 	bl	800b792 <memcpy>
 80096b6:	68a2      	ldr	r2, [r4, #8]
 80096b8:	6923      	ldr	r3, [r4, #16]
 80096ba:	443a      	add	r2, r7
 80096bc:	443b      	add	r3, r7
 80096be:	60a2      	str	r2, [r4, #8]
 80096c0:	6123      	str	r3, [r4, #16]
 80096c2:	e7ec      	b.n	800969e <ucdr_deserialize_array_double+0x82>

080096c4 <ucdr_deserialize_endian_array_double>:
 80096c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096c8:	4605      	mov	r5, r0
 80096ca:	4688      	mov	r8, r1
 80096cc:	2108      	movs	r1, #8
 80096ce:	4614      	mov	r4, r2
 80096d0:	461f      	mov	r7, r3
 80096d2:	f7fe fed5 	bl	8008480 <ucdr_buffer_alignment>
 80096d6:	4601      	mov	r1, r0
 80096d8:	4628      	mov	r0, r5
 80096da:	7d6e      	ldrb	r6, [r5, #21]
 80096dc:	f7fe ff14 	bl	8008508 <ucdr_advance_buffer>
 80096e0:	f1b8 0f01 	cmp.w	r8, #1
 80096e4:	756e      	strb	r6, [r5, #21]
 80096e6:	d010      	beq.n	800970a <ucdr_deserialize_endian_array_double+0x46>
 80096e8:	b157      	cbz	r7, 8009700 <ucdr_deserialize_endian_array_double+0x3c>
 80096ea:	2600      	movs	r6, #0
 80096ec:	3601      	adds	r6, #1
 80096ee:	4622      	mov	r2, r4
 80096f0:	4641      	mov	r1, r8
 80096f2:	4628      	mov	r0, r5
 80096f4:	f7fe fdca 	bl	800828c <ucdr_deserialize_endian_double>
 80096f8:	42b7      	cmp	r7, r6
 80096fa:	f104 0408 	add.w	r4, r4, #8
 80096fe:	d1f5      	bne.n	80096ec <ucdr_deserialize_endian_array_double+0x28>
 8009700:	7da8      	ldrb	r0, [r5, #22]
 8009702:	f080 0001 	eor.w	r0, r0, #1
 8009706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800970a:	00ff      	lsls	r7, r7, #3
 800970c:	4628      	mov	r0, r5
 800970e:	4639      	mov	r1, r7
 8009710:	f7fe fe86 	bl	8008420 <ucdr_check_buffer_available_for>
 8009714:	b9f8      	cbnz	r0, 8009756 <ucdr_deserialize_endian_array_double+0x92>
 8009716:	46b8      	mov	r8, r7
 8009718:	e00c      	b.n	8009734 <ucdr_deserialize_endian_array_double+0x70>
 800971a:	18e0      	adds	r0, r4, r3
 800971c:	4632      	mov	r2, r6
 800971e:	68a9      	ldr	r1, [r5, #8]
 8009720:	eba8 0806 	sub.w	r8, r8, r6
 8009724:	f002 f835 	bl	800b792 <memcpy>
 8009728:	68aa      	ldr	r2, [r5, #8]
 800972a:	692b      	ldr	r3, [r5, #16]
 800972c:	4432      	add	r2, r6
 800972e:	4433      	add	r3, r6
 8009730:	60aa      	str	r2, [r5, #8]
 8009732:	612b      	str	r3, [r5, #16]
 8009734:	2208      	movs	r2, #8
 8009736:	4641      	mov	r1, r8
 8009738:	4628      	mov	r0, r5
 800973a:	f7fe fec7 	bl	80084cc <ucdr_check_final_buffer_behavior_array>
 800973e:	eba7 0308 	sub.w	r3, r7, r8
 8009742:	4606      	mov	r6, r0
 8009744:	2800      	cmp	r0, #0
 8009746:	d1e8      	bne.n	800971a <ucdr_deserialize_endian_array_double+0x56>
 8009748:	2308      	movs	r3, #8
 800974a:	7da8      	ldrb	r0, [r5, #22]
 800974c:	756b      	strb	r3, [r5, #21]
 800974e:	f080 0001 	eor.w	r0, r0, #1
 8009752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009756:	463a      	mov	r2, r7
 8009758:	68a9      	ldr	r1, [r5, #8]
 800975a:	4620      	mov	r0, r4
 800975c:	f002 f819 	bl	800b792 <memcpy>
 8009760:	68aa      	ldr	r2, [r5, #8]
 8009762:	692b      	ldr	r3, [r5, #16]
 8009764:	443a      	add	r2, r7
 8009766:	443b      	add	r3, r7
 8009768:	60aa      	str	r2, [r5, #8]
 800976a:	612b      	str	r3, [r5, #16]
 800976c:	e7ec      	b.n	8009748 <ucdr_deserialize_endian_array_double+0x84>
 800976e:	bf00      	nop

08009770 <ucdr_serialize_sequence_char>:
 8009770:	b570      	push	{r4, r5, r6, lr}
 8009772:	4615      	mov	r5, r2
 8009774:	460e      	mov	r6, r1
 8009776:	7d01      	ldrb	r1, [r0, #20]
 8009778:	4604      	mov	r4, r0
 800977a:	f7fe f859 	bl	8007830 <ucdr_serialize_endian_uint32_t>
 800977e:	b90d      	cbnz	r5, 8009784 <ucdr_serialize_sequence_char+0x14>
 8009780:	2001      	movs	r0, #1
 8009782:	bd70      	pop	{r4, r5, r6, pc}
 8009784:	462b      	mov	r3, r5
 8009786:	4632      	mov	r2, r6
 8009788:	7d21      	ldrb	r1, [r4, #20]
 800978a:	4620      	mov	r0, r4
 800978c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009790:	f7ff be36 	b.w	8009400 <ucdr_serialize_endian_array_char>

08009794 <ucdr_deserialize_sequence_char>:
 8009794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009798:	461d      	mov	r5, r3
 800979a:	4616      	mov	r6, r2
 800979c:	460f      	mov	r7, r1
 800979e:	461a      	mov	r2, r3
 80097a0:	7d01      	ldrb	r1, [r0, #20]
 80097a2:	4604      	mov	r4, r0
 80097a4:	f7fe f964 	bl	8007a70 <ucdr_deserialize_endian_uint32_t>
 80097a8:	682b      	ldr	r3, [r5, #0]
 80097aa:	429e      	cmp	r6, r3
 80097ac:	d208      	bcs.n	80097c0 <ucdr_deserialize_sequence_char+0x2c>
 80097ae:	2201      	movs	r2, #1
 80097b0:	75a2      	strb	r2, [r4, #22]
 80097b2:	463a      	mov	r2, r7
 80097b4:	7d21      	ldrb	r1, [r4, #20]
 80097b6:	4620      	mov	r0, r4
 80097b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097bc:	f7ff be52 	b.w	8009464 <ucdr_deserialize_endian_array_char>
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d1f6      	bne.n	80097b2 <ucdr_deserialize_sequence_char+0x1e>
 80097c4:	2001      	movs	r0, #1
 80097c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097ca:	bf00      	nop

080097cc <ucdr_serialize_sequence_double>:
 80097cc:	b570      	push	{r4, r5, r6, lr}
 80097ce:	4615      	mov	r5, r2
 80097d0:	460e      	mov	r6, r1
 80097d2:	7d01      	ldrb	r1, [r0, #20]
 80097d4:	4604      	mov	r4, r0
 80097d6:	f7fe f82b 	bl	8007830 <ucdr_serialize_endian_uint32_t>
 80097da:	b90d      	cbnz	r5, 80097e0 <ucdr_serialize_sequence_double+0x14>
 80097dc:	2001      	movs	r0, #1
 80097de:	bd70      	pop	{r4, r5, r6, pc}
 80097e0:	462b      	mov	r3, r5
 80097e2:	4632      	mov	r2, r6
 80097e4:	7d21      	ldrb	r1, [r4, #20]
 80097e6:	4620      	mov	r0, r4
 80097e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80097ec:	f7ff bec2 	b.w	8009574 <ucdr_serialize_endian_array_double>

080097f0 <ucdr_deserialize_sequence_double>:
 80097f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097f4:	461d      	mov	r5, r3
 80097f6:	4616      	mov	r6, r2
 80097f8:	460f      	mov	r7, r1
 80097fa:	461a      	mov	r2, r3
 80097fc:	7d01      	ldrb	r1, [r0, #20]
 80097fe:	4604      	mov	r4, r0
 8009800:	f7fe f936 	bl	8007a70 <ucdr_deserialize_endian_uint32_t>
 8009804:	682b      	ldr	r3, [r5, #0]
 8009806:	429e      	cmp	r6, r3
 8009808:	d208      	bcs.n	800981c <ucdr_deserialize_sequence_double+0x2c>
 800980a:	2201      	movs	r2, #1
 800980c:	75a2      	strb	r2, [r4, #22]
 800980e:	463a      	mov	r2, r7
 8009810:	7d21      	ldrb	r1, [r4, #20]
 8009812:	4620      	mov	r0, r4
 8009814:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009818:	f7ff bf54 	b.w	80096c4 <ucdr_deserialize_endian_array_double>
 800981c:	2b00      	cmp	r3, #0
 800981e:	d1f6      	bne.n	800980e <ucdr_deserialize_sequence_double+0x1e>
 8009820:	2001      	movs	r0, #1
 8009822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009826:	bf00      	nop

08009828 <nav_msgs__msg__Odometry__get_type_hash>:
 8009828:	4800      	ldr	r0, [pc, #0]	@ (800982c <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 800982a:	4770      	bx	lr
 800982c:	20000bf0 	.word	0x20000bf0

08009830 <nav_msgs__msg__Odometry__get_type_description>:
 8009830:	b570      	push	{r4, r5, r6, lr}
 8009832:	4e2c      	ldr	r6, [pc, #176]	@ (80098e4 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8009834:	7835      	ldrb	r5, [r6, #0]
 8009836:	b10d      	cbz	r5, 800983c <nav_msgs__msg__Odometry__get_type_description+0xc>
 8009838:	482b      	ldr	r0, [pc, #172]	@ (80098e8 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 800983a:	bd70      	pop	{r4, r5, r6, pc}
 800983c:	4628      	mov	r0, r5
 800983e:	4c2b      	ldr	r4, [pc, #172]	@ (80098ec <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8009840:	f000 fbac 	bl	8009f9c <builtin_interfaces__msg__Time__get_type_description>
 8009844:	300c      	adds	r0, #12
 8009846:	c807      	ldmia	r0, {r0, r1, r2}
 8009848:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800984c:	4628      	mov	r0, r5
 800984e:	f000 fbd5 	bl	8009ffc <geometry_msgs__msg__Point__get_type_description>
 8009852:	300c      	adds	r0, #12
 8009854:	f104 0318 	add.w	r3, r4, #24
 8009858:	c807      	ldmia	r0, {r0, r1, r2}
 800985a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800985e:	4628      	mov	r0, r5
 8009860:	f000 fbfc 	bl	800a05c <geometry_msgs__msg__Pose__get_type_description>
 8009864:	300c      	adds	r0, #12
 8009866:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 800986a:	c807      	ldmia	r0, {r0, r1, r2}
 800986c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009870:	4628      	mov	r0, r5
 8009872:	f000 fc7f 	bl	800a174 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8009876:	300c      	adds	r0, #12
 8009878:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 800987c:	c807      	ldmia	r0, {r0, r1, r2}
 800987e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009882:	4628      	mov	r0, r5
 8009884:	f000 fcee 	bl	800a264 <geometry_msgs__msg__Quaternion__get_type_description>
 8009888:	300c      	adds	r0, #12
 800988a:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 800988e:	c807      	ldmia	r0, {r0, r1, r2}
 8009890:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009894:	4628      	mov	r0, r5
 8009896:	f7ff fbaf 	bl	8008ff8 <geometry_msgs__msg__Twist__get_type_description>
 800989a:	300c      	adds	r0, #12
 800989c:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 80098a0:	c807      	ldmia	r0, {r0, r1, r2}
 80098a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80098a6:	4628      	mov	r0, r5
 80098a8:	f000 fd24 	bl	800a2f4 <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 80098ac:	300c      	adds	r0, #12
 80098ae:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 80098b2:	c807      	ldmia	r0, {r0, r1, r2}
 80098b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80098b8:	4628      	mov	r0, r5
 80098ba:	f7ff fc23 	bl	8009104 <geometry_msgs__msg__Vector3__get_type_description>
 80098be:	300c      	adds	r0, #12
 80098c0:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 80098c4:	34c0      	adds	r4, #192	@ 0xc0
 80098c6:	c807      	ldmia	r0, {r0, r1, r2}
 80098c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80098cc:	4628      	mov	r0, r5
 80098ce:	f000 f96d 	bl	8009bac <std_msgs__msg__Header__get_type_description>
 80098d2:	300c      	adds	r0, #12
 80098d4:	2301      	movs	r3, #1
 80098d6:	c807      	ldmia	r0, {r0, r1, r2}
 80098d8:	7033      	strb	r3, [r6, #0]
 80098da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80098de:	4802      	ldr	r0, [pc, #8]	@ (80098e8 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 80098e0:	bd70      	pop	{r4, r5, r6, pc}
 80098e2:	bf00      	nop
 80098e4:	20003f19 	.word	0x20003f19
 80098e8:	0800db90 	.word	0x0800db90
 80098ec:	20000eac 	.word	0x20000eac

080098f0 <nav_msgs__msg__Odometry__get_type_description_sources>:
 80098f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f2:	4d4c      	ldr	r5, [pc, #304]	@ (8009a24 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 80098f4:	782e      	ldrb	r6, [r5, #0]
 80098f6:	b10e      	cbz	r6, 80098fc <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 80098f8:	484b      	ldr	r0, [pc, #300]	@ (8009a28 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 80098fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098fc:	4f4b      	ldr	r7, [pc, #300]	@ (8009a2c <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 80098fe:	4c4c      	ldr	r4, [pc, #304]	@ (8009a30 <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8009900:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8009902:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009904:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8009906:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	4627      	mov	r7, r4
 800990c:	4630      	mov	r0, r6
 800990e:	f847 3b04 	str.w	r3, [r7], #4
 8009912:	f000 fb4f 	bl	8009fb4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8009916:	4684      	mov	ip, r0
 8009918:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800991c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800991e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009922:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8009924:	f8dc 3000 	ldr.w	r3, [ip]
 8009928:	4630      	mov	r0, r6
 800992a:	603b      	str	r3, [r7, #0]
 800992c:	f000 fb72 	bl	800a014 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8009930:	4684      	mov	ip, r0
 8009932:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8009936:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800993a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800993c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009940:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8009942:	f8dc 3000 	ldr.w	r3, [ip]
 8009946:	4630      	mov	r0, r6
 8009948:	603b      	str	r3, [r7, #0]
 800994a:	f000 fba7 	bl	800a09c <geometry_msgs__msg__Pose__get_individual_type_description_source>
 800994e:	4684      	mov	ip, r0
 8009950:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8009954:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009958:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800995a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800995e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8009960:	f8dc 3000 	ldr.w	r3, [ip]
 8009964:	4630      	mov	r0, r6
 8009966:	603b      	str	r3, [r7, #0]
 8009968:	f000 fc2e 	bl	800a1c8 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 800996c:	4684      	mov	ip, r0
 800996e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8009972:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009976:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8009978:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800997c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800997e:	f8dc 3000 	ldr.w	r3, [ip]
 8009982:	4630      	mov	r0, r6
 8009984:	603b      	str	r3, [r7, #0]
 8009986:	f000 fc79 	bl	800a27c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 800998a:	4684      	mov	ip, r0
 800998c:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8009990:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009994:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8009996:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800999a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800999c:	f8dc 3000 	ldr.w	r3, [ip]
 80099a0:	4630      	mov	r0, r6
 80099a2:	603b      	str	r3, [r7, #0]
 80099a4:	f7ff fb40 	bl	8009028 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 80099a8:	4684      	mov	ip, r0
 80099aa:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 80099ae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80099b2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80099b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80099b8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80099ba:	f8dc 3000 	ldr.w	r3, [ip]
 80099be:	4630      	mov	r0, r6
 80099c0:	603b      	str	r3, [r7, #0]
 80099c2:	f000 fcb7 	bl	800a334 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 80099c6:	4684      	mov	ip, r0
 80099c8:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 80099cc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80099d0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80099d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80099d6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80099d8:	f8dc 3000 	ldr.w	r3, [ip]
 80099dc:	4630      	mov	r0, r6
 80099de:	603b      	str	r3, [r7, #0]
 80099e0:	f7ff fb9c 	bl	800911c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80099e4:	4684      	mov	ip, r0
 80099e6:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 80099ea:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 80099ee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80099f2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80099f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80099f8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80099fa:	f8dc 3000 	ldr.w	r3, [ip]
 80099fe:	4630      	mov	r0, r6
 8009a00:	603b      	str	r3, [r7, #0]
 8009a02:	f000 f8eb 	bl	8009bdc <std_msgs__msg__Header__get_individual_type_description_source>
 8009a06:	2301      	movs	r3, #1
 8009a08:	4684      	mov	ip, r0
 8009a0a:	702b      	strb	r3, [r5, #0]
 8009a0c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009a10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009a12:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009a16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009a18:	f8dc 3000 	ldr.w	r3, [ip]
 8009a1c:	4802      	ldr	r0, [pc, #8]	@ (8009a28 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8009a1e:	6023      	str	r3, [r4, #0]
 8009a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a22:	bf00      	nop
 8009a24:	20003f18 	.word	0x20003f18
 8009a28:	0800db60 	.word	0x0800db60
 8009a2c:	0800db6c 	.word	0x0800db6c
 8009a30:	20003db0 	.word	0x20003db0

08009a34 <rosidl_runtime_c__double__Sequence__init>:
 8009a34:	b1b8      	cbz	r0, 8009a66 <rosidl_runtime_c__double__Sequence__init+0x32>
 8009a36:	b530      	push	{r4, r5, lr}
 8009a38:	4604      	mov	r4, r0
 8009a3a:	b087      	sub	sp, #28
 8009a3c:	460d      	mov	r5, r1
 8009a3e:	b931      	cbnz	r1, 8009a4e <rosidl_runtime_c__double__Sequence__init+0x1a>
 8009a40:	460b      	mov	r3, r1
 8009a42:	2001      	movs	r0, #1
 8009a44:	60a5      	str	r5, [r4, #8]
 8009a46:	e9c4 3500 	strd	r3, r5, [r4]
 8009a4a:	b007      	add	sp, #28
 8009a4c:	bd30      	pop	{r4, r5, pc}
 8009a4e:	a801      	add	r0, sp, #4
 8009a50:	f7fe fedc 	bl	800880c <rcutils_get_default_allocator>
 8009a54:	9b01      	ldr	r3, [sp, #4]
 8009a56:	9905      	ldr	r1, [sp, #20]
 8009a58:	00e8      	lsls	r0, r5, #3
 8009a5a:	4798      	blx	r3
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	d1ef      	bne.n	8009a42 <rosidl_runtime_c__double__Sequence__init+0xe>
 8009a62:	2000      	movs	r0, #0
 8009a64:	e7f1      	b.n	8009a4a <rosidl_runtime_c__double__Sequence__init+0x16>
 8009a66:	2000      	movs	r0, #0
 8009a68:	4770      	bx	lr
 8009a6a:	bf00      	nop

08009a6c <rosidl_runtime_c__double__Sequence__fini>:
 8009a6c:	b188      	cbz	r0, 8009a92 <rosidl_runtime_c__double__Sequence__fini+0x26>
 8009a6e:	6803      	ldr	r3, [r0, #0]
 8009a70:	b510      	push	{r4, lr}
 8009a72:	4604      	mov	r4, r0
 8009a74:	b086      	sub	sp, #24
 8009a76:	b153      	cbz	r3, 8009a8e <rosidl_runtime_c__double__Sequence__fini+0x22>
 8009a78:	a801      	add	r0, sp, #4
 8009a7a:	f7fe fec7 	bl	800880c <rcutils_get_default_allocator>
 8009a7e:	9b02      	ldr	r3, [sp, #8]
 8009a80:	9905      	ldr	r1, [sp, #20]
 8009a82:	6820      	ldr	r0, [r4, #0]
 8009a84:	4798      	blx	r3
 8009a86:	2300      	movs	r3, #0
 8009a88:	e9c4 3300 	strd	r3, r3, [r4]
 8009a8c:	60a3      	str	r3, [r4, #8]
 8009a8e:	b006      	add	sp, #24
 8009a90:	bd10      	pop	{r4, pc}
 8009a92:	4770      	bx	lr

08009a94 <std_msgs__msg__Float64MultiArray__get_type_hash>:
 8009a94:	4800      	ldr	r0, [pc, #0]	@ (8009a98 <std_msgs__msg__Float64MultiArray__get_type_hash+0x4>)
 8009a96:	4770      	bx	lr
 8009a98:	200011dc 	.word	0x200011dc

08009a9c <std_msgs__msg__Float64MultiArray__get_type_description>:
 8009a9c:	b570      	push	{r4, r5, r6, lr}
 8009a9e:	4e0c      	ldr	r6, [pc, #48]	@ (8009ad0 <std_msgs__msg__Float64MultiArray__get_type_description+0x34>)
 8009aa0:	7835      	ldrb	r5, [r6, #0]
 8009aa2:	b10d      	cbz	r5, 8009aa8 <std_msgs__msg__Float64MultiArray__get_type_description+0xc>
 8009aa4:	480b      	ldr	r0, [pc, #44]	@ (8009ad4 <std_msgs__msg__Float64MultiArray__get_type_description+0x38>)
 8009aa6:	bd70      	pop	{r4, r5, r6, pc}
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	4c0b      	ldr	r4, [pc, #44]	@ (8009ad8 <std_msgs__msg__Float64MultiArray__get_type_description+0x3c>)
 8009aac:	f000 f8c6 	bl	8009c3c <std_msgs__msg__MultiArrayDimension__get_type_description>
 8009ab0:	300c      	adds	r0, #12
 8009ab2:	c807      	ldmia	r0, {r0, r1, r2}
 8009ab4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009ab8:	4628      	mov	r0, r5
 8009aba:	3418      	adds	r4, #24
 8009abc:	f000 f96c 	bl	8009d98 <std_msgs__msg__MultiArrayLayout__get_type_description>
 8009ac0:	300c      	adds	r0, #12
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	c807      	ldmia	r0, {r0, r1, r2}
 8009ac6:	7033      	strb	r3, [r6, #0]
 8009ac8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009acc:	4801      	ldr	r0, [pc, #4]	@ (8009ad4 <std_msgs__msg__Float64MultiArray__get_type_description+0x38>)
 8009ace:	bd70      	pop	{r4, r5, r6, pc}
 8009ad0:	20003f89 	.word	0x20003f89
 8009ad4:	0800dbe4 	.word	0x0800dbe4
 8009ad8:	200013dc 	.word	0x200013dc

08009adc <std_msgs__msg__Float64MultiArray__get_type_description_sources>:
 8009adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ade:	4e17      	ldr	r6, [pc, #92]	@ (8009b3c <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x60>)
 8009ae0:	7837      	ldrb	r7, [r6, #0]
 8009ae2:	b10f      	cbz	r7, 8009ae8 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0xc>
 8009ae4:	4816      	ldr	r0, [pc, #88]	@ (8009b40 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x64>)
 8009ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ae8:	4d16      	ldr	r5, [pc, #88]	@ (8009b44 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x68>)
 8009aea:	4c17      	ldr	r4, [pc, #92]	@ (8009b48 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x6c>)
 8009aec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009aee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009af0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009af2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009af4:	682b      	ldr	r3, [r5, #0]
 8009af6:	4625      	mov	r5, r4
 8009af8:	4638      	mov	r0, r7
 8009afa:	3428      	adds	r4, #40	@ 0x28
 8009afc:	f845 3b04 	str.w	r3, [r5], #4
 8009b00:	f000 f8a8 	bl	8009c54 <std_msgs__msg__MultiArrayDimension__get_individual_type_description_source>
 8009b04:	4684      	mov	ip, r0
 8009b06:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009b0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009b0c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009b10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009b12:	f8dc 3000 	ldr.w	r3, [ip]
 8009b16:	4638      	mov	r0, r7
 8009b18:	602b      	str	r3, [r5, #0]
 8009b1a:	f000 f955 	bl	8009dc8 <std_msgs__msg__MultiArrayLayout__get_individual_type_description_source>
 8009b1e:	2301      	movs	r3, #1
 8009b20:	4684      	mov	ip, r0
 8009b22:	7033      	strb	r3, [r6, #0]
 8009b24:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009b28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009b2a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009b2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009b30:	f8dc 3000 	ldr.w	r3, [ip]
 8009b34:	4802      	ldr	r0, [pc, #8]	@ (8009b40 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x64>)
 8009b36:	6023      	str	r3, [r4, #0]
 8009b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	20003f88 	.word	0x20003f88
 8009b40:	0800dbb4 	.word	0x0800dbb4
 8009b44:	0800dbc0 	.word	0x0800dbc0
 8009b48:	20003f1c 	.word	0x20003f1c

08009b4c <std_msgs__msg__Float64MultiArray__init>:
 8009b4c:	b1e0      	cbz	r0, 8009b88 <std_msgs__msg__Float64MultiArray__init+0x3c>
 8009b4e:	b538      	push	{r3, r4, r5, lr}
 8009b50:	4604      	mov	r4, r0
 8009b52:	f000 f965 	bl	8009e20 <std_msgs__msg__MultiArrayLayout__init>
 8009b56:	b138      	cbz	r0, 8009b68 <std_msgs__msg__Float64MultiArray__init+0x1c>
 8009b58:	f104 0510 	add.w	r5, r4, #16
 8009b5c:	2100      	movs	r1, #0
 8009b5e:	4628      	mov	r0, r5
 8009b60:	f7ff ff68 	bl	8009a34 <rosidl_runtime_c__double__Sequence__init>
 8009b64:	b148      	cbz	r0, 8009b7a <std_msgs__msg__Float64MultiArray__init+0x2e>
 8009b66:	bd38      	pop	{r3, r4, r5, pc}
 8009b68:	4620      	mov	r0, r4
 8009b6a:	f000 f969 	bl	8009e40 <std_msgs__msg__MultiArrayLayout__fini>
 8009b6e:	f104 0010 	add.w	r0, r4, #16
 8009b72:	f7ff ff7b 	bl	8009a6c <rosidl_runtime_c__double__Sequence__fini>
 8009b76:	2000      	movs	r0, #0
 8009b78:	bd38      	pop	{r3, r4, r5, pc}
 8009b7a:	4620      	mov	r0, r4
 8009b7c:	f000 f960 	bl	8009e40 <std_msgs__msg__MultiArrayLayout__fini>
 8009b80:	4628      	mov	r0, r5
 8009b82:	f7ff ff73 	bl	8009a6c <rosidl_runtime_c__double__Sequence__fini>
 8009b86:	e7f6      	b.n	8009b76 <std_msgs__msg__Float64MultiArray__init+0x2a>
 8009b88:	2000      	movs	r0, #0
 8009b8a:	4770      	bx	lr

08009b8c <std_msgs__msg__Float64MultiArray__fini>:
 8009b8c:	b148      	cbz	r0, 8009ba2 <std_msgs__msg__Float64MultiArray__fini+0x16>
 8009b8e:	b510      	push	{r4, lr}
 8009b90:	4604      	mov	r4, r0
 8009b92:	f000 f955 	bl	8009e40 <std_msgs__msg__MultiArrayLayout__fini>
 8009b96:	f104 0010 	add.w	r0, r4, #16
 8009b9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b9e:	f7ff bf65 	b.w	8009a6c <rosidl_runtime_c__double__Sequence__fini>
 8009ba2:	4770      	bx	lr

08009ba4 <std_msgs__msg__Header__get_type_hash>:
 8009ba4:	4800      	ldr	r0, [pc, #0]	@ (8009ba8 <std_msgs__msg__Header__get_type_hash+0x4>)
 8009ba6:	4770      	bx	lr
 8009ba8:	20001504 	.word	0x20001504

08009bac <std_msgs__msg__Header__get_type_description>:
 8009bac:	b510      	push	{r4, lr}
 8009bae:	4c08      	ldr	r4, [pc, #32]	@ (8009bd0 <std_msgs__msg__Header__get_type_description+0x24>)
 8009bb0:	7820      	ldrb	r0, [r4, #0]
 8009bb2:	b108      	cbz	r0, 8009bb8 <std_msgs__msg__Header__get_type_description+0xc>
 8009bb4:	4807      	ldr	r0, [pc, #28]	@ (8009bd4 <std_msgs__msg__Header__get_type_description+0x28>)
 8009bb6:	bd10      	pop	{r4, pc}
 8009bb8:	f000 f9f0 	bl	8009f9c <builtin_interfaces__msg__Time__get_type_description>
 8009bbc:	300c      	adds	r0, #12
 8009bbe:	4b06      	ldr	r3, [pc, #24]	@ (8009bd8 <std_msgs__msg__Header__get_type_description+0x2c>)
 8009bc0:	c807      	ldmia	r0, {r0, r1, r2}
 8009bc2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	4802      	ldr	r0, [pc, #8]	@ (8009bd4 <std_msgs__msg__Header__get_type_description+0x28>)
 8009bca:	7023      	strb	r3, [r4, #0]
 8009bcc:	bd10      	pop	{r4, pc}
 8009bce:	bf00      	nop
 8009bd0:	20003fd5 	.word	0x20003fd5
 8009bd4:	0800dc38 	.word	0x0800dc38
 8009bd8:	2000167c 	.word	0x2000167c

08009bdc <std_msgs__msg__Header__get_individual_type_description_source>:
 8009bdc:	4800      	ldr	r0, [pc, #0]	@ (8009be0 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 8009bde:	4770      	bx	lr
 8009be0:	0800dc14 	.word	0x0800dc14

08009be4 <std_msgs__msg__Header__get_type_description_sources>:
 8009be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be6:	4e0f      	ldr	r6, [pc, #60]	@ (8009c24 <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8009be8:	7837      	ldrb	r7, [r6, #0]
 8009bea:	b10f      	cbz	r7, 8009bf0 <std_msgs__msg__Header__get_type_description_sources+0xc>
 8009bec:	480e      	ldr	r0, [pc, #56]	@ (8009c28 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8009bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bf0:	4d0e      	ldr	r5, [pc, #56]	@ (8009c2c <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8009bf2:	4c0f      	ldr	r4, [pc, #60]	@ (8009c30 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8009bf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009bf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009bf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009bfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009bfc:	682b      	ldr	r3, [r5, #0]
 8009bfe:	4638      	mov	r0, r7
 8009c00:	f844 3b04 	str.w	r3, [r4], #4
 8009c04:	f000 f9d6 	bl	8009fb4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8009c08:	2301      	movs	r3, #1
 8009c0a:	4684      	mov	ip, r0
 8009c0c:	7033      	strb	r3, [r6, #0]
 8009c0e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009c12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009c14:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009c18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009c1a:	f8dc 3000 	ldr.w	r3, [ip]
 8009c1e:	4802      	ldr	r0, [pc, #8]	@ (8009c28 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8009c20:	6023      	str	r3, [r4, #0]
 8009c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c24:	20003fd4 	.word	0x20003fd4
 8009c28:	0800dc08 	.word	0x0800dc08
 8009c2c:	0800dc14 	.word	0x0800dc14
 8009c30:	20003f8c 	.word	0x20003f8c

08009c34 <std_msgs__msg__MultiArrayDimension__get_type_hash>:
 8009c34:	4800      	ldr	r0, [pc, #0]	@ (8009c38 <std_msgs__msg__MultiArrayDimension__get_type_hash+0x4>)
 8009c36:	4770      	bx	lr
 8009c38:	2000175c 	.word	0x2000175c

08009c3c <std_msgs__msg__MultiArrayDimension__get_type_description>:
 8009c3c:	4b03      	ldr	r3, [pc, #12]	@ (8009c4c <std_msgs__msg__MultiArrayDimension__get_type_description+0x10>)
 8009c3e:	781a      	ldrb	r2, [r3, #0]
 8009c40:	b90a      	cbnz	r2, 8009c46 <std_msgs__msg__MultiArrayDimension__get_type_description+0xa>
 8009c42:	2201      	movs	r2, #1
 8009c44:	701a      	strb	r2, [r3, #0]
 8009c46:	4802      	ldr	r0, [pc, #8]	@ (8009c50 <std_msgs__msg__MultiArrayDimension__get_type_description+0x14>)
 8009c48:	4770      	bx	lr
 8009c4a:	bf00      	nop
 8009c4c:	20003ffd 	.word	0x20003ffd
 8009c50:	0800dc8c 	.word	0x0800dc8c

08009c54 <std_msgs__msg__MultiArrayDimension__get_individual_type_description_source>:
 8009c54:	4800      	ldr	r0, [pc, #0]	@ (8009c58 <std_msgs__msg__MultiArrayDimension__get_individual_type_description_source+0x4>)
 8009c56:	4770      	bx	lr
 8009c58:	0800dc68 	.word	0x0800dc68

08009c5c <std_msgs__msg__MultiArrayDimension__get_type_description_sources>:
 8009c5c:	4b09      	ldr	r3, [pc, #36]	@ (8009c84 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x28>)
 8009c5e:	781a      	ldrb	r2, [r3, #0]
 8009c60:	b96a      	cbnz	r2, 8009c7e <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x22>
 8009c62:	2201      	movs	r2, #1
 8009c64:	b430      	push	{r4, r5}
 8009c66:	4d08      	ldr	r5, [pc, #32]	@ (8009c88 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x2c>)
 8009c68:	4c08      	ldr	r4, [pc, #32]	@ (8009c8c <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x30>)
 8009c6a:	701a      	strb	r2, [r3, #0]
 8009c6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009c6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009c70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009c72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009c74:	682b      	ldr	r3, [r5, #0]
 8009c76:	4806      	ldr	r0, [pc, #24]	@ (8009c90 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x34>)
 8009c78:	6023      	str	r3, [r4, #0]
 8009c7a:	bc30      	pop	{r4, r5}
 8009c7c:	4770      	bx	lr
 8009c7e:	4804      	ldr	r0, [pc, #16]	@ (8009c90 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x34>)
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	20003ffc 	.word	0x20003ffc
 8009c88:	0800dc68 	.word	0x0800dc68
 8009c8c:	20003fd8 	.word	0x20003fd8
 8009c90:	0800dc5c 	.word	0x0800dc5c

08009c94 <std_msgs__msg__MultiArrayDimension__init>:
 8009c94:	b150      	cbz	r0, 8009cac <std_msgs__msg__MultiArrayDimension__init+0x18>
 8009c96:	b510      	push	{r4, lr}
 8009c98:	4604      	mov	r4, r0
 8009c9a:	f7fe fdcf 	bl	800883c <rosidl_runtime_c__String__init>
 8009c9e:	b100      	cbz	r0, 8009ca2 <std_msgs__msg__MultiArrayDimension__init+0xe>
 8009ca0:	bd10      	pop	{r4, pc}
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	f7fe fde6 	bl	8008874 <rosidl_runtime_c__String__fini>
 8009ca8:	2000      	movs	r0, #0
 8009caa:	bd10      	pop	{r4, pc}
 8009cac:	2000      	movs	r0, #0
 8009cae:	4770      	bx	lr

08009cb0 <std_msgs__msg__MultiArrayDimension__fini>:
 8009cb0:	b108      	cbz	r0, 8009cb6 <std_msgs__msg__MultiArrayDimension__fini+0x6>
 8009cb2:	f7fe bddf 	b.w	8008874 <rosidl_runtime_c__String__fini>
 8009cb6:	4770      	bx	lr

08009cb8 <std_msgs__msg__MultiArrayDimension__Sequence__init>:
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d03e      	beq.n	8009d3a <std_msgs__msg__MultiArrayDimension__Sequence__init+0x82>
 8009cbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009cc0:	b087      	sub	sp, #28
 8009cc2:	460d      	mov	r5, r1
 8009cc4:	4681      	mov	r9, r0
 8009cc6:	a801      	add	r0, sp, #4
 8009cc8:	f7fe fda0 	bl	800880c <rcutils_get_default_allocator>
 8009ccc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009cd0:	b355      	cbz	r5, 8009d28 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x70>
 8009cd2:	9b04      	ldr	r3, [sp, #16]
 8009cd4:	4642      	mov	r2, r8
 8009cd6:	2114      	movs	r1, #20
 8009cd8:	4628      	mov	r0, r5
 8009cda:	4798      	blx	r3
 8009cdc:	4607      	mov	r7, r0
 8009cde:	b308      	cbz	r0, 8009d24 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x6c>
 8009ce0:	4606      	mov	r6, r0
 8009ce2:	2400      	movs	r4, #0
 8009ce4:	e003      	b.n	8009cee <std_msgs__msg__MultiArrayDimension__Sequence__init+0x36>
 8009ce6:	3401      	adds	r4, #1
 8009ce8:	3614      	adds	r6, #20
 8009cea:	42a5      	cmp	r5, r4
 8009cec:	d01d      	beq.n	8009d2a <std_msgs__msg__MultiArrayDimension__Sequence__init+0x72>
 8009cee:	4630      	mov	r0, r6
 8009cf0:	f7fe fda4 	bl	800883c <rosidl_runtime_c__String__init>
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	d1f6      	bne.n	8009ce6 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x2e>
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	f7fe fdbb 	bl	8008874 <rosidl_runtime_c__String__fini>
 8009cfe:	42a5      	cmp	r5, r4
 8009d00:	d913      	bls.n	8009d2a <std_msgs__msg__MultiArrayDimension__Sequence__init+0x72>
 8009d02:	b15c      	cbz	r4, 8009d1c <std_msgs__msg__MultiArrayDimension__Sequence__init+0x64>
 8009d04:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8009d08:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8009d0c:	3c14      	subs	r4, #20
 8009d0e:	4620      	mov	r0, r4
 8009d10:	f7fe fdb0 	bl	8008874 <rosidl_runtime_c__String__fini>
 8009d14:	42bc      	cmp	r4, r7
 8009d16:	f1a4 0414 	sub.w	r4, r4, #20
 8009d1a:	d1f8      	bne.n	8009d0e <std_msgs__msg__MultiArrayDimension__Sequence__init+0x56>
 8009d1c:	9b02      	ldr	r3, [sp, #8]
 8009d1e:	4641      	mov	r1, r8
 8009d20:	4638      	mov	r0, r7
 8009d22:	4798      	blx	r3
 8009d24:	2000      	movs	r0, #0
 8009d26:	e005      	b.n	8009d34 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x7c>
 8009d28:	462f      	mov	r7, r5
 8009d2a:	2001      	movs	r0, #1
 8009d2c:	f8c9 5008 	str.w	r5, [r9, #8]
 8009d30:	e9c9 7500 	strd	r7, r5, [r9]
 8009d34:	b007      	add	sp, #28
 8009d36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d3a:	2000      	movs	r0, #0
 8009d3c:	4770      	bx	lr
 8009d3e:	bf00      	nop

08009d40 <std_msgs__msg__MultiArrayDimension__Sequence__fini>:
 8009d40:	b320      	cbz	r0, 8009d8c <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x4c>
 8009d42:	b530      	push	{r4, r5, lr}
 8009d44:	b087      	sub	sp, #28
 8009d46:	4605      	mov	r5, r0
 8009d48:	a801      	add	r0, sp, #4
 8009d4a:	f7fe fd5f 	bl	800880c <rcutils_get_default_allocator>
 8009d4e:	682a      	ldr	r2, [r5, #0]
 8009d50:	b1b2      	cbz	r2, 8009d80 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x40>
 8009d52:	68a9      	ldr	r1, [r5, #8]
 8009d54:	b161      	cbz	r1, 8009d70 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x30>
 8009d56:	2400      	movs	r4, #0
 8009d58:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8009d5c:	eb12 0083 	adds.w	r0, r2, r3, lsl #2
 8009d60:	d010      	beq.n	8009d84 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x44>
 8009d62:	f7fe fd87 	bl	8008874 <rosidl_runtime_c__String__fini>
 8009d66:	3401      	adds	r4, #1
 8009d68:	68a9      	ldr	r1, [r5, #8]
 8009d6a:	682a      	ldr	r2, [r5, #0]
 8009d6c:	428c      	cmp	r4, r1
 8009d6e:	d3f3      	bcc.n	8009d58 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x18>
 8009d70:	9b02      	ldr	r3, [sp, #8]
 8009d72:	4610      	mov	r0, r2
 8009d74:	9905      	ldr	r1, [sp, #20]
 8009d76:	4798      	blx	r3
 8009d78:	2300      	movs	r3, #0
 8009d7a:	e9c5 3300 	strd	r3, r3, [r5]
 8009d7e:	60ab      	str	r3, [r5, #8]
 8009d80:	b007      	add	sp, #28
 8009d82:	bd30      	pop	{r4, r5, pc}
 8009d84:	3401      	adds	r4, #1
 8009d86:	428c      	cmp	r4, r1
 8009d88:	d3e6      	bcc.n	8009d58 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x18>
 8009d8a:	e7f1      	b.n	8009d70 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x30>
 8009d8c:	4770      	bx	lr
 8009d8e:	bf00      	nop

08009d90 <std_msgs__msg__MultiArrayLayout__get_type_hash>:
 8009d90:	4800      	ldr	r0, [pc, #0]	@ (8009d94 <std_msgs__msg__MultiArrayLayout__get_type_hash+0x4>)
 8009d92:	4770      	bx	lr
 8009d94:	20001a24 	.word	0x20001a24

08009d98 <std_msgs__msg__MultiArrayLayout__get_type_description>:
 8009d98:	b510      	push	{r4, lr}
 8009d9a:	4c08      	ldr	r4, [pc, #32]	@ (8009dbc <std_msgs__msg__MultiArrayLayout__get_type_description+0x24>)
 8009d9c:	7820      	ldrb	r0, [r4, #0]
 8009d9e:	b108      	cbz	r0, 8009da4 <std_msgs__msg__MultiArrayLayout__get_type_description+0xc>
 8009da0:	4807      	ldr	r0, [pc, #28]	@ (8009dc0 <std_msgs__msg__MultiArrayLayout__get_type_description+0x28>)
 8009da2:	bd10      	pop	{r4, pc}
 8009da4:	f7ff ff4a 	bl	8009c3c <std_msgs__msg__MultiArrayDimension__get_type_description>
 8009da8:	300c      	adds	r0, #12
 8009daa:	4b06      	ldr	r3, [pc, #24]	@ (8009dc4 <std_msgs__msg__MultiArrayLayout__get_type_description+0x2c>)
 8009dac:	c807      	ldmia	r0, {r0, r1, r2}
 8009dae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009db2:	2301      	movs	r3, #1
 8009db4:	4802      	ldr	r0, [pc, #8]	@ (8009dc0 <std_msgs__msg__MultiArrayLayout__get_type_description+0x28>)
 8009db6:	7023      	strb	r3, [r4, #0]
 8009db8:	bd10      	pop	{r4, pc}
 8009dba:	bf00      	nop
 8009dbc:	20004049 	.word	0x20004049
 8009dc0:	0800dce0 	.word	0x0800dce0
 8009dc4:	20001ee0 	.word	0x20001ee0

08009dc8 <std_msgs__msg__MultiArrayLayout__get_individual_type_description_source>:
 8009dc8:	4800      	ldr	r0, [pc, #0]	@ (8009dcc <std_msgs__msg__MultiArrayLayout__get_individual_type_description_source+0x4>)
 8009dca:	4770      	bx	lr
 8009dcc:	0800dcbc 	.word	0x0800dcbc

08009dd0 <std_msgs__msg__MultiArrayLayout__get_type_description_sources>:
 8009dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dd2:	4e0f      	ldr	r6, [pc, #60]	@ (8009e10 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x40>)
 8009dd4:	7837      	ldrb	r7, [r6, #0]
 8009dd6:	b10f      	cbz	r7, 8009ddc <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0xc>
 8009dd8:	480e      	ldr	r0, [pc, #56]	@ (8009e14 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x44>)
 8009dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ddc:	4d0e      	ldr	r5, [pc, #56]	@ (8009e18 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x48>)
 8009dde:	4c0f      	ldr	r4, [pc, #60]	@ (8009e1c <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x4c>)
 8009de0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009de2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009de4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009de6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009de8:	682b      	ldr	r3, [r5, #0]
 8009dea:	4638      	mov	r0, r7
 8009dec:	f844 3b04 	str.w	r3, [r4], #4
 8009df0:	f7ff ff30 	bl	8009c54 <std_msgs__msg__MultiArrayDimension__get_individual_type_description_source>
 8009df4:	2301      	movs	r3, #1
 8009df6:	4684      	mov	ip, r0
 8009df8:	7033      	strb	r3, [r6, #0]
 8009dfa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009dfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009e00:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009e04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009e06:	f8dc 3000 	ldr.w	r3, [ip]
 8009e0a:	4802      	ldr	r0, [pc, #8]	@ (8009e14 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x44>)
 8009e0c:	6023      	str	r3, [r4, #0]
 8009e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e10:	20004048 	.word	0x20004048
 8009e14:	0800dcb0 	.word	0x0800dcb0
 8009e18:	0800dcbc 	.word	0x0800dcbc
 8009e1c:	20004000 	.word	0x20004000

08009e20 <std_msgs__msg__MultiArrayLayout__init>:
 8009e20:	b158      	cbz	r0, 8009e3a <std_msgs__msg__MultiArrayLayout__init+0x1a>
 8009e22:	2100      	movs	r1, #0
 8009e24:	b510      	push	{r4, lr}
 8009e26:	4604      	mov	r4, r0
 8009e28:	f7ff ff46 	bl	8009cb8 <std_msgs__msg__MultiArrayDimension__Sequence__init>
 8009e2c:	b100      	cbz	r0, 8009e30 <std_msgs__msg__MultiArrayLayout__init+0x10>
 8009e2e:	bd10      	pop	{r4, pc}
 8009e30:	4620      	mov	r0, r4
 8009e32:	f7ff ff85 	bl	8009d40 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 8009e36:	2000      	movs	r0, #0
 8009e38:	bd10      	pop	{r4, pc}
 8009e3a:	2000      	movs	r0, #0
 8009e3c:	4770      	bx	lr
 8009e3e:	bf00      	nop

08009e40 <std_msgs__msg__MultiArrayLayout__fini>:
 8009e40:	b108      	cbz	r0, 8009e46 <std_msgs__msg__MultiArrayLayout__fini+0x6>
 8009e42:	f7ff bf7d 	b.w	8009d40 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 8009e46:	4770      	bx	lr

08009e48 <std_msgs__msg__MultiArrayDimension__rosidl_typesupport_introspection_c__MultiArrayDimension_init_function>:
 8009e48:	f7ff bf24 	b.w	8009c94 <std_msgs__msg__MultiArrayDimension__init>

08009e4c <std_msgs__msg__MultiArrayDimension__rosidl_typesupport_introspection_c__MultiArrayDimension_fini_function>:
 8009e4c:	f7ff bf30 	b.w	8009cb0 <std_msgs__msg__MultiArrayDimension__fini>

08009e50 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>:
 8009e50:	4b04      	ldr	r3, [pc, #16]	@ (8009e64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	b10a      	cbz	r2, 8009e5a <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0xa>
 8009e56:	4803      	ldr	r0, [pc, #12]	@ (8009e64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 8009e58:	4770      	bx	lr
 8009e5a:	4a03      	ldr	r2, [pc, #12]	@ (8009e68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x18>)
 8009e5c:	4801      	ldr	r0, [pc, #4]	@ (8009e64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 8009e5e:	6812      	ldr	r2, [r2, #0]
 8009e60:	601a      	str	r2, [r3, #0]
 8009e62:	4770      	bx	lr
 8009e64:	20001fd4 	.word	0x20001fd4
 8009e68:	20000384 	.word	0x20000384

08009e6c <_MultiArrayDimension__cdr_serialize>:
 8009e6c:	b1d0      	cbz	r0, 8009ea4 <_MultiArrayDimension__cdr_serialize+0x38>
 8009e6e:	b570      	push	{r4, r5, r6, lr}
 8009e70:	6806      	ldr	r6, [r0, #0]
 8009e72:	4604      	mov	r4, r0
 8009e74:	460d      	mov	r5, r1
 8009e76:	b196      	cbz	r6, 8009e9e <_MultiArrayDimension__cdr_serialize+0x32>
 8009e78:	4630      	mov	r0, r6
 8009e7a:	f7f6 fa29 	bl	80002d0 <strlen>
 8009e7e:	1c42      	adds	r2, r0, #1
 8009e80:	4631      	mov	r1, r6
 8009e82:	6060      	str	r0, [r4, #4]
 8009e84:	4628      	mov	r0, r5
 8009e86:	f7ff fc73 	bl	8009770 <ucdr_serialize_sequence_char>
 8009e8a:	68e1      	ldr	r1, [r4, #12]
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	f7fd fc2f 	bl	80076f0 <ucdr_serialize_uint32_t>
 8009e92:	6921      	ldr	r1, [r4, #16]
 8009e94:	4628      	mov	r0, r5
 8009e96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009e9a:	f7fd bc29 	b.w	80076f0 <ucdr_serialize_uint32_t>
 8009e9e:	4632      	mov	r2, r6
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	e7ed      	b.n	8009e80 <_MultiArrayDimension__cdr_serialize+0x14>
 8009ea4:	4770      	bx	lr
 8009ea6:	bf00      	nop

08009ea8 <get_serialized_size_std_msgs__msg__MultiArrayDimension>:
 8009ea8:	b570      	push	{r4, r5, r6, lr}
 8009eaa:	4604      	mov	r4, r0
 8009eac:	b1b0      	cbz	r0, 8009edc <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x34>
 8009eae:	460d      	mov	r5, r1
 8009eb0:	2104      	movs	r1, #4
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	1d6e      	adds	r6, r5, #5
 8009eb6:	f7fe fadb 	bl	8008470 <ucdr_alignment>
 8009eba:	6863      	ldr	r3, [r4, #4]
 8009ebc:	2104      	movs	r1, #4
 8009ebe:	f1c5 0504 	rsb	r5, r5, #4
 8009ec2:	441e      	add	r6, r3
 8009ec4:	4406      	add	r6, r0
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	f7fe fad2 	bl	8008470 <ucdr_alignment>
 8009ecc:	2104      	movs	r1, #4
 8009ece:	1844      	adds	r4, r0, r1
 8009ed0:	4434      	add	r4, r6
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	f7fe facc 	bl	8008470 <ucdr_alignment>
 8009ed8:	4405      	add	r5, r0
 8009eda:	1928      	adds	r0, r5, r4
 8009edc:	bd70      	pop	{r4, r5, r6, pc}
 8009ede:	bf00      	nop

08009ee0 <_MultiArrayDimension__cdr_deserialize>:
 8009ee0:	b570      	push	{r4, r5, r6, lr}
 8009ee2:	460c      	mov	r4, r1
 8009ee4:	b082      	sub	sp, #8
 8009ee6:	b1d9      	cbz	r1, 8009f20 <_MultiArrayDimension__cdr_deserialize+0x40>
 8009ee8:	688e      	ldr	r6, [r1, #8]
 8009eea:	ab01      	add	r3, sp, #4
 8009eec:	6809      	ldr	r1, [r1, #0]
 8009eee:	4605      	mov	r5, r0
 8009ef0:	4632      	mov	r2, r6
 8009ef2:	f7ff fc4f 	bl	8009794 <ucdr_deserialize_sequence_char>
 8009ef6:	9b01      	ldr	r3, [sp, #4]
 8009ef8:	b970      	cbnz	r0, 8009f18 <_MultiArrayDimension__cdr_deserialize+0x38>
 8009efa:	429e      	cmp	r6, r3
 8009efc:	d313      	bcc.n	8009f26 <_MultiArrayDimension__cdr_deserialize+0x46>
 8009efe:	f104 010c 	add.w	r1, r4, #12
 8009f02:	4628      	mov	r0, r5
 8009f04:	f7fd fd24 	bl	8007950 <ucdr_deserialize_uint32_t>
 8009f08:	f104 0110 	add.w	r1, r4, #16
 8009f0c:	4628      	mov	r0, r5
 8009f0e:	b002      	add	sp, #8
 8009f10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009f14:	f7fd bd1c 	b.w	8007950 <ucdr_deserialize_uint32_t>
 8009f18:	b103      	cbz	r3, 8009f1c <_MultiArrayDimension__cdr_deserialize+0x3c>
 8009f1a:	3b01      	subs	r3, #1
 8009f1c:	6063      	str	r3, [r4, #4]
 8009f1e:	e7ee      	b.n	8009efe <_MultiArrayDimension__cdr_deserialize+0x1e>
 8009f20:	4608      	mov	r0, r1
 8009f22:	b002      	add	sp, #8
 8009f24:	bd70      	pop	{r4, r5, r6, pc}
 8009f26:	2101      	movs	r1, #1
 8009f28:	75a8      	strb	r0, [r5, #22]
 8009f2a:	7569      	strb	r1, [r5, #21]
 8009f2c:	6060      	str	r0, [r4, #4]
 8009f2e:	4628      	mov	r0, r5
 8009f30:	f7fe fab6 	bl	80084a0 <ucdr_align_to>
 8009f34:	9901      	ldr	r1, [sp, #4]
 8009f36:	4628      	mov	r0, r5
 8009f38:	f7fe fae6 	bl	8008508 <ucdr_advance_buffer>
 8009f3c:	e7df      	b.n	8009efe <_MultiArrayDimension__cdr_deserialize+0x1e>
 8009f3e:	bf00      	nop

08009f40 <_MultiArrayDimension__max_serialized_size>:
 8009f40:	b510      	push	{r4, lr}
 8009f42:	2104      	movs	r1, #4
 8009f44:	2000      	movs	r0, #0
 8009f46:	f7fe fa93 	bl	8008470 <ucdr_alignment>
 8009f4a:	2104      	movs	r1, #4
 8009f4c:	1844      	adds	r4, r0, r1
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f7fe fa8e 	bl	8008470 <ucdr_alignment>
 8009f54:	3004      	adds	r0, #4
 8009f56:	4420      	add	r0, r4
 8009f58:	bd10      	pop	{r4, pc}
 8009f5a:	bf00      	nop

08009f5c <_MultiArrayDimension__get_serialized_size>:
 8009f5c:	b538      	push	{r3, r4, r5, lr}
 8009f5e:	4604      	mov	r4, r0
 8009f60:	b190      	cbz	r0, 8009f88 <_MultiArrayDimension__get_serialized_size+0x2c>
 8009f62:	2104      	movs	r1, #4
 8009f64:	2000      	movs	r0, #0
 8009f66:	f7fe fa83 	bl	8008470 <ucdr_alignment>
 8009f6a:	6865      	ldr	r5, [r4, #4]
 8009f6c:	2104      	movs	r1, #4
 8009f6e:	3505      	adds	r5, #5
 8009f70:	4405      	add	r5, r0
 8009f72:	4628      	mov	r0, r5
 8009f74:	f7fe fa7c 	bl	8008470 <ucdr_alignment>
 8009f78:	2104      	movs	r1, #4
 8009f7a:	1844      	adds	r4, r0, r1
 8009f7c:	442c      	add	r4, r5
 8009f7e:	4620      	mov	r0, r4
 8009f80:	f7fe fa76 	bl	8008470 <ucdr_alignment>
 8009f84:	3004      	adds	r0, #4
 8009f86:	4420      	add	r0, r4
 8009f88:	bd38      	pop	{r3, r4, r5, pc}
 8009f8a:	bf00      	nop

08009f8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>:
 8009f8c:	4800      	ldr	r0, [pc, #0]	@ (8009f90 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x4>)
 8009f8e:	4770      	bx	lr
 8009f90:	200020a0 	.word	0x200020a0

08009f94 <builtin_interfaces__msg__Time__get_type_hash>:
 8009f94:	4800      	ldr	r0, [pc, #0]	@ (8009f98 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 8009f96:	4770      	bx	lr
 8009f98:	200020d4 	.word	0x200020d4

08009f9c <builtin_interfaces__msg__Time__get_type_description>:
 8009f9c:	4b03      	ldr	r3, [pc, #12]	@ (8009fac <builtin_interfaces__msg__Time__get_type_description+0x10>)
 8009f9e:	781a      	ldrb	r2, [r3, #0]
 8009fa0:	b90a      	cbnz	r2, 8009fa6 <builtin_interfaces__msg__Time__get_type_description+0xa>
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	701a      	strb	r2, [r3, #0]
 8009fa6:	4802      	ldr	r0, [pc, #8]	@ (8009fb0 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 8009fa8:	4770      	bx	lr
 8009faa:	bf00      	nop
 8009fac:	20004071 	.word	0x20004071
 8009fb0:	0800dd54 	.word	0x0800dd54

08009fb4 <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 8009fb4:	4800      	ldr	r0, [pc, #0]	@ (8009fb8 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 8009fb6:	4770      	bx	lr
 8009fb8:	0800dd30 	.word	0x0800dd30

08009fbc <builtin_interfaces__msg__Time__get_type_description_sources>:
 8009fbc:	4b09      	ldr	r3, [pc, #36]	@ (8009fe4 <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 8009fbe:	781a      	ldrb	r2, [r3, #0]
 8009fc0:	b96a      	cbnz	r2, 8009fde <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	b430      	push	{r4, r5}
 8009fc6:	4d08      	ldr	r5, [pc, #32]	@ (8009fe8 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 8009fc8:	4c08      	ldr	r4, [pc, #32]	@ (8009fec <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 8009fca:	701a      	strb	r2, [r3, #0]
 8009fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009fd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009fd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009fd4:	682b      	ldr	r3, [r5, #0]
 8009fd6:	4806      	ldr	r0, [pc, #24]	@ (8009ff0 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8009fd8:	6023      	str	r3, [r4, #0]
 8009fda:	bc30      	pop	{r4, r5}
 8009fdc:	4770      	bx	lr
 8009fde:	4804      	ldr	r0, [pc, #16]	@ (8009ff0 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8009fe0:	4770      	bx	lr
 8009fe2:	bf00      	nop
 8009fe4:	20004070 	.word	0x20004070
 8009fe8:	0800dd30 	.word	0x0800dd30
 8009fec:	2000404c 	.word	0x2000404c
 8009ff0:	0800dd24 	.word	0x0800dd24

08009ff4 <geometry_msgs__msg__Point__get_type_hash>:
 8009ff4:	4800      	ldr	r0, [pc, #0]	@ (8009ff8 <geometry_msgs__msg__Point__get_type_hash+0x4>)
 8009ff6:	4770      	bx	lr
 8009ff8:	20002360 	.word	0x20002360

08009ffc <geometry_msgs__msg__Point__get_type_description>:
 8009ffc:	4b03      	ldr	r3, [pc, #12]	@ (800a00c <geometry_msgs__msg__Point__get_type_description+0x10>)
 8009ffe:	781a      	ldrb	r2, [r3, #0]
 800a000:	b90a      	cbnz	r2, 800a006 <geometry_msgs__msg__Point__get_type_description+0xa>
 800a002:	2201      	movs	r2, #1
 800a004:	701a      	strb	r2, [r3, #0]
 800a006:	4802      	ldr	r0, [pc, #8]	@ (800a010 <geometry_msgs__msg__Point__get_type_description+0x14>)
 800a008:	4770      	bx	lr
 800a00a:	bf00      	nop
 800a00c:	20004099 	.word	0x20004099
 800a010:	0800dda8 	.word	0x0800dda8

0800a014 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 800a014:	4800      	ldr	r0, [pc, #0]	@ (800a018 <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 800a016:	4770      	bx	lr
 800a018:	0800dd84 	.word	0x0800dd84

0800a01c <geometry_msgs__msg__Point__get_type_description_sources>:
 800a01c:	4b09      	ldr	r3, [pc, #36]	@ (800a044 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 800a01e:	781a      	ldrb	r2, [r3, #0]
 800a020:	b96a      	cbnz	r2, 800a03e <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 800a022:	2201      	movs	r2, #1
 800a024:	b430      	push	{r4, r5}
 800a026:	4d08      	ldr	r5, [pc, #32]	@ (800a048 <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 800a028:	4c08      	ldr	r4, [pc, #32]	@ (800a04c <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 800a02a:	701a      	strb	r2, [r3, #0]
 800a02c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a02e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a030:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a032:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a034:	682b      	ldr	r3, [r5, #0]
 800a036:	4806      	ldr	r0, [pc, #24]	@ (800a050 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 800a038:	6023      	str	r3, [r4, #0]
 800a03a:	bc30      	pop	{r4, r5}
 800a03c:	4770      	bx	lr
 800a03e:	4804      	ldr	r0, [pc, #16]	@ (800a050 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 800a040:	4770      	bx	lr
 800a042:	bf00      	nop
 800a044:	20004098 	.word	0x20004098
 800a048:	0800dd84 	.word	0x0800dd84
 800a04c:	20004074 	.word	0x20004074
 800a050:	0800dd78 	.word	0x0800dd78

0800a054 <geometry_msgs__msg__Pose__get_type_hash>:
 800a054:	4800      	ldr	r0, [pc, #0]	@ (800a058 <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 800a056:	4770      	bx	lr
 800a058:	200024dc 	.word	0x200024dc

0800a05c <geometry_msgs__msg__Pose__get_type_description>:
 800a05c:	b570      	push	{r4, r5, r6, lr}
 800a05e:	4e0c      	ldr	r6, [pc, #48]	@ (800a090 <geometry_msgs__msg__Pose__get_type_description+0x34>)
 800a060:	7835      	ldrb	r5, [r6, #0]
 800a062:	b10d      	cbz	r5, 800a068 <geometry_msgs__msg__Pose__get_type_description+0xc>
 800a064:	480b      	ldr	r0, [pc, #44]	@ (800a094 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 800a066:	bd70      	pop	{r4, r5, r6, pc}
 800a068:	4628      	mov	r0, r5
 800a06a:	4c0b      	ldr	r4, [pc, #44]	@ (800a098 <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 800a06c:	f7ff ffc6 	bl	8009ffc <geometry_msgs__msg__Point__get_type_description>
 800a070:	300c      	adds	r0, #12
 800a072:	c807      	ldmia	r0, {r0, r1, r2}
 800a074:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a078:	4628      	mov	r0, r5
 800a07a:	3418      	adds	r4, #24
 800a07c:	f000 f8f2 	bl	800a264 <geometry_msgs__msg__Quaternion__get_type_description>
 800a080:	300c      	adds	r0, #12
 800a082:	2301      	movs	r3, #1
 800a084:	c807      	ldmia	r0, {r0, r1, r2}
 800a086:	7033      	strb	r3, [r6, #0]
 800a088:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a08c:	4801      	ldr	r0, [pc, #4]	@ (800a094 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 800a08e:	bd70      	pop	{r4, r5, r6, pc}
 800a090:	20004109 	.word	0x20004109
 800a094:	0800ddfc 	.word	0x0800ddfc
 800a098:	20002588 	.word	0x20002588

0800a09c <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 800a09c:	4800      	ldr	r0, [pc, #0]	@ (800a0a0 <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 800a09e:	4770      	bx	lr
 800a0a0:	0800ddd8 	.word	0x0800ddd8

0800a0a4 <geometry_msgs__msg__Pose__get_type_description_sources>:
 800a0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a6:	4e17      	ldr	r6, [pc, #92]	@ (800a104 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 800a0a8:	7837      	ldrb	r7, [r6, #0]
 800a0aa:	b10f      	cbz	r7, 800a0b0 <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 800a0ac:	4816      	ldr	r0, [pc, #88]	@ (800a108 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 800a0ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0b0:	4d16      	ldr	r5, [pc, #88]	@ (800a10c <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 800a0b2:	4c17      	ldr	r4, [pc, #92]	@ (800a110 <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 800a0b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0bc:	682b      	ldr	r3, [r5, #0]
 800a0be:	4625      	mov	r5, r4
 800a0c0:	4638      	mov	r0, r7
 800a0c2:	3428      	adds	r4, #40	@ 0x28
 800a0c4:	f845 3b04 	str.w	r3, [r5], #4
 800a0c8:	f7ff ffa4 	bl	800a014 <geometry_msgs__msg__Point__get_individual_type_description_source>
 800a0cc:	4684      	mov	ip, r0
 800a0ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a0d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a0d4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a0d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a0da:	f8dc 3000 	ldr.w	r3, [ip]
 800a0de:	4638      	mov	r0, r7
 800a0e0:	602b      	str	r3, [r5, #0]
 800a0e2:	f000 f8cb 	bl	800a27c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	4684      	mov	ip, r0
 800a0ea:	7033      	strb	r3, [r6, #0]
 800a0ec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a0f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a0f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0f8:	f8dc 3000 	ldr.w	r3, [ip]
 800a0fc:	4802      	ldr	r0, [pc, #8]	@ (800a108 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 800a0fe:	6023      	str	r3, [r4, #0]
 800a100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a102:	bf00      	nop
 800a104:	20004108 	.word	0x20004108
 800a108:	0800ddcc 	.word	0x0800ddcc
 800a10c:	0800ddd8 	.word	0x0800ddd8
 800a110:	2000409c 	.word	0x2000409c

0800a114 <geometry_msgs__msg__Pose__init>:
 800a114:	b1d8      	cbz	r0, 800a14e <geometry_msgs__msg__Pose__init+0x3a>
 800a116:	b538      	push	{r3, r4, r5, lr}
 800a118:	4604      	mov	r4, r0
 800a11a:	f000 fa9b 	bl	800a654 <geometry_msgs__msg__Point__init>
 800a11e:	b130      	cbz	r0, 800a12e <geometry_msgs__msg__Pose__init+0x1a>
 800a120:	f104 0518 	add.w	r5, r4, #24
 800a124:	4628      	mov	r0, r5
 800a126:	f000 f8cb 	bl	800a2c0 <geometry_msgs__msg__Quaternion__init>
 800a12a:	b148      	cbz	r0, 800a140 <geometry_msgs__msg__Pose__init+0x2c>
 800a12c:	bd38      	pop	{r3, r4, r5, pc}
 800a12e:	4620      	mov	r0, r4
 800a130:	f000 fa94 	bl	800a65c <geometry_msgs__msg__Point__fini>
 800a134:	f104 0018 	add.w	r0, r4, #24
 800a138:	f000 f8d6 	bl	800a2e8 <geometry_msgs__msg__Quaternion__fini>
 800a13c:	2000      	movs	r0, #0
 800a13e:	bd38      	pop	{r3, r4, r5, pc}
 800a140:	4620      	mov	r0, r4
 800a142:	f000 fa8b 	bl	800a65c <geometry_msgs__msg__Point__fini>
 800a146:	4628      	mov	r0, r5
 800a148:	f000 f8ce 	bl	800a2e8 <geometry_msgs__msg__Quaternion__fini>
 800a14c:	e7f6      	b.n	800a13c <geometry_msgs__msg__Pose__init+0x28>
 800a14e:	2000      	movs	r0, #0
 800a150:	4770      	bx	lr
 800a152:	bf00      	nop

0800a154 <geometry_msgs__msg__Pose__fini>:
 800a154:	b148      	cbz	r0, 800a16a <geometry_msgs__msg__Pose__fini+0x16>
 800a156:	b510      	push	{r4, lr}
 800a158:	4604      	mov	r4, r0
 800a15a:	f000 fa7f 	bl	800a65c <geometry_msgs__msg__Point__fini>
 800a15e:	f104 0018 	add.w	r0, r4, #24
 800a162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a166:	f000 b8bf 	b.w	800a2e8 <geometry_msgs__msg__Quaternion__fini>
 800a16a:	4770      	bx	lr

0800a16c <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 800a16c:	4800      	ldr	r0, [pc, #0]	@ (800a170 <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 800a16e:	4770      	bx	lr
 800a170:	200026a8 	.word	0x200026a8

0800a174 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 800a174:	b570      	push	{r4, r5, r6, lr}
 800a176:	4e11      	ldr	r6, [pc, #68]	@ (800a1bc <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 800a178:	7835      	ldrb	r5, [r6, #0]
 800a17a:	b10d      	cbz	r5, 800a180 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 800a17c:	4810      	ldr	r0, [pc, #64]	@ (800a1c0 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 800a17e:	bd70      	pop	{r4, r5, r6, pc}
 800a180:	4628      	mov	r0, r5
 800a182:	4c10      	ldr	r4, [pc, #64]	@ (800a1c4 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 800a184:	f7ff ff3a 	bl	8009ffc <geometry_msgs__msg__Point__get_type_description>
 800a188:	300c      	adds	r0, #12
 800a18a:	c807      	ldmia	r0, {r0, r1, r2}
 800a18c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a190:	4628      	mov	r0, r5
 800a192:	f7ff ff63 	bl	800a05c <geometry_msgs__msg__Pose__get_type_description>
 800a196:	300c      	adds	r0, #12
 800a198:	f104 0318 	add.w	r3, r4, #24
 800a19c:	3430      	adds	r4, #48	@ 0x30
 800a19e:	c807      	ldmia	r0, {r0, r1, r2}
 800a1a0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a1a4:	4628      	mov	r0, r5
 800a1a6:	f000 f85d 	bl	800a264 <geometry_msgs__msg__Quaternion__get_type_description>
 800a1aa:	300c      	adds	r0, #12
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	c807      	ldmia	r0, {r0, r1, r2}
 800a1b0:	7033      	strb	r3, [r6, #0]
 800a1b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a1b6:	4802      	ldr	r0, [pc, #8]	@ (800a1c0 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 800a1b8:	bd70      	pop	{r4, r5, r6, pc}
 800a1ba:	bf00      	nop
 800a1bc:	2000419d 	.word	0x2000419d
 800a1c0:	0800de50 	.word	0x0800de50
 800a1c4:	20002820 	.word	0x20002820

0800a1c8 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 800a1c8:	4800      	ldr	r0, [pc, #0]	@ (800a1cc <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 800a1ca:	4770      	bx	lr
 800a1cc:	0800de2c 	.word	0x0800de2c

0800a1d0 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 800a1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1d2:	4e1e      	ldr	r6, [pc, #120]	@ (800a24c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 800a1d4:	7837      	ldrb	r7, [r6, #0]
 800a1d6:	b10f      	cbz	r7, 800a1dc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 800a1d8:	481d      	ldr	r0, [pc, #116]	@ (800a250 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 800a1da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1dc:	4d1d      	ldr	r5, [pc, #116]	@ (800a254 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 800a1de:	4c1e      	ldr	r4, [pc, #120]	@ (800a258 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 800a1e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1e8:	682b      	ldr	r3, [r5, #0]
 800a1ea:	4625      	mov	r5, r4
 800a1ec:	4638      	mov	r0, r7
 800a1ee:	f845 3b04 	str.w	r3, [r5], #4
 800a1f2:	f7ff ff0f 	bl	800a014 <geometry_msgs__msg__Point__get_individual_type_description_source>
 800a1f6:	4684      	mov	ip, r0
 800a1f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a1fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a1fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a202:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a204:	f8dc 3000 	ldr.w	r3, [ip]
 800a208:	4638      	mov	r0, r7
 800a20a:	602b      	str	r3, [r5, #0]
 800a20c:	f7ff ff46 	bl	800a09c <geometry_msgs__msg__Pose__get_individual_type_description_source>
 800a210:	4684      	mov	ip, r0
 800a212:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 800a216:	344c      	adds	r4, #76	@ 0x4c
 800a218:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a21c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a21e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a222:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a224:	f8dc 3000 	ldr.w	r3, [ip]
 800a228:	4638      	mov	r0, r7
 800a22a:	602b      	str	r3, [r5, #0]
 800a22c:	f000 f826 	bl	800a27c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 800a230:	2301      	movs	r3, #1
 800a232:	4684      	mov	ip, r0
 800a234:	7033      	strb	r3, [r6, #0]
 800a236:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a23a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a23c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a240:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a242:	f8dc 3000 	ldr.w	r3, [ip]
 800a246:	4802      	ldr	r0, [pc, #8]	@ (800a250 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 800a248:	6023      	str	r3, [r4, #0]
 800a24a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a24c:	2000419c 	.word	0x2000419c
 800a250:	0800de20 	.word	0x0800de20
 800a254:	0800de2c 	.word	0x0800de2c
 800a258:	2000410c 	.word	0x2000410c

0800a25c <geometry_msgs__msg__Quaternion__get_type_hash>:
 800a25c:	4800      	ldr	r0, [pc, #0]	@ (800a260 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 800a25e:	4770      	bx	lr
 800a260:	2000297c 	.word	0x2000297c

0800a264 <geometry_msgs__msg__Quaternion__get_type_description>:
 800a264:	4b03      	ldr	r3, [pc, #12]	@ (800a274 <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 800a266:	781a      	ldrb	r2, [r3, #0]
 800a268:	b90a      	cbnz	r2, 800a26e <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 800a26a:	2201      	movs	r2, #1
 800a26c:	701a      	strb	r2, [r3, #0]
 800a26e:	4802      	ldr	r0, [pc, #8]	@ (800a278 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 800a270:	4770      	bx	lr
 800a272:	bf00      	nop
 800a274:	200041c5 	.word	0x200041c5
 800a278:	0800dea4 	.word	0x0800dea4

0800a27c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 800a27c:	4800      	ldr	r0, [pc, #0]	@ (800a280 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 800a27e:	4770      	bx	lr
 800a280:	0800de80 	.word	0x0800de80

0800a284 <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 800a284:	4b09      	ldr	r3, [pc, #36]	@ (800a2ac <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 800a286:	781a      	ldrb	r2, [r3, #0]
 800a288:	b96a      	cbnz	r2, 800a2a6 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 800a28a:	2201      	movs	r2, #1
 800a28c:	b430      	push	{r4, r5}
 800a28e:	4d08      	ldr	r5, [pc, #32]	@ (800a2b0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 800a290:	4c08      	ldr	r4, [pc, #32]	@ (800a2b4 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 800a292:	701a      	strb	r2, [r3, #0]
 800a294:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a296:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a298:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a29a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a29c:	682b      	ldr	r3, [r5, #0]
 800a29e:	4806      	ldr	r0, [pc, #24]	@ (800a2b8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 800a2a0:	6023      	str	r3, [r4, #0]
 800a2a2:	bc30      	pop	{r4, r5}
 800a2a4:	4770      	bx	lr
 800a2a6:	4804      	ldr	r0, [pc, #16]	@ (800a2b8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 800a2a8:	4770      	bx	lr
 800a2aa:	bf00      	nop
 800a2ac:	200041c4 	.word	0x200041c4
 800a2b0:	0800de80 	.word	0x0800de80
 800a2b4:	200041a0 	.word	0x200041a0
 800a2b8:	0800de74 	.word	0x0800de74
 800a2bc:	00000000 	.word	0x00000000

0800a2c0 <geometry_msgs__msg__Quaternion__init>:
 800a2c0:	b160      	cbz	r0, 800a2dc <geometry_msgs__msg__Quaternion__init+0x1c>
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	ed9f 7b06 	vldr	d7, [pc, #24]	@ 800a2e0 <geometry_msgs__msg__Quaternion__init+0x20>
 800a2ca:	e9c0 2300 	strd	r2, r3, [r0]
 800a2ce:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a2d2:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800a2d6:	ed80 7b06 	vstr	d7, [r0, #24]
 800a2da:	2001      	movs	r0, #1
 800a2dc:	4770      	bx	lr
 800a2de:	bf00      	nop
 800a2e0:	00000000 	.word	0x00000000
 800a2e4:	3ff00000 	.word	0x3ff00000

0800a2e8 <geometry_msgs__msg__Quaternion__fini>:
 800a2e8:	4770      	bx	lr
 800a2ea:	bf00      	nop

0800a2ec <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 800a2ec:	4800      	ldr	r0, [pc, #0]	@ (800a2f0 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 800a2ee:	4770      	bx	lr
 800a2f0:	20002b78 	.word	0x20002b78

0800a2f4 <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 800a2f4:	b570      	push	{r4, r5, r6, lr}
 800a2f6:	4e0c      	ldr	r6, [pc, #48]	@ (800a328 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 800a2f8:	7835      	ldrb	r5, [r6, #0]
 800a2fa:	b10d      	cbz	r5, 800a300 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 800a2fc:	480b      	ldr	r0, [pc, #44]	@ (800a32c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 800a2fe:	bd70      	pop	{r4, r5, r6, pc}
 800a300:	4628      	mov	r0, r5
 800a302:	4c0b      	ldr	r4, [pc, #44]	@ (800a330 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 800a304:	f7fe fe78 	bl	8008ff8 <geometry_msgs__msg__Twist__get_type_description>
 800a308:	300c      	adds	r0, #12
 800a30a:	c807      	ldmia	r0, {r0, r1, r2}
 800a30c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a310:	4628      	mov	r0, r5
 800a312:	3418      	adds	r4, #24
 800a314:	f7fe fef6 	bl	8009104 <geometry_msgs__msg__Vector3__get_type_description>
 800a318:	300c      	adds	r0, #12
 800a31a:	2301      	movs	r3, #1
 800a31c:	c807      	ldmia	r0, {r0, r1, r2}
 800a31e:	7033      	strb	r3, [r6, #0]
 800a320:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a324:	4801      	ldr	r0, [pc, #4]	@ (800a32c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 800a326:	bd70      	pop	{r4, r5, r6, pc}
 800a328:	20004235 	.word	0x20004235
 800a32c:	0800def8 	.word	0x0800def8
 800a330:	20002cf4 	.word	0x20002cf4

0800a334 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 800a334:	4800      	ldr	r0, [pc, #0]	@ (800a338 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 800a336:	4770      	bx	lr
 800a338:	0800ded4 	.word	0x0800ded4

0800a33c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 800a33c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a33e:	4e17      	ldr	r6, [pc, #92]	@ (800a39c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 800a340:	7837      	ldrb	r7, [r6, #0]
 800a342:	b10f      	cbz	r7, 800a348 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 800a344:	4816      	ldr	r0, [pc, #88]	@ (800a3a0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 800a346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a348:	4d16      	ldr	r5, [pc, #88]	@ (800a3a4 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 800a34a:	4c17      	ldr	r4, [pc, #92]	@ (800a3a8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 800a34c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a34e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a350:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a352:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a354:	682b      	ldr	r3, [r5, #0]
 800a356:	4625      	mov	r5, r4
 800a358:	4638      	mov	r0, r7
 800a35a:	3428      	adds	r4, #40	@ 0x28
 800a35c:	f845 3b04 	str.w	r3, [r5], #4
 800a360:	f7fe fe62 	bl	8009028 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 800a364:	4684      	mov	ip, r0
 800a366:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a36a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a36c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a370:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a372:	f8dc 3000 	ldr.w	r3, [ip]
 800a376:	4638      	mov	r0, r7
 800a378:	602b      	str	r3, [r5, #0]
 800a37a:	f7fe fecf 	bl	800911c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 800a37e:	2301      	movs	r3, #1
 800a380:	4684      	mov	ip, r0
 800a382:	7033      	strb	r3, [r6, #0]
 800a384:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a388:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a38a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a38e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a390:	f8dc 3000 	ldr.w	r3, [ip]
 800a394:	4802      	ldr	r0, [pc, #8]	@ (800a3a0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 800a396:	6023      	str	r3, [r4, #0]
 800a398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a39a:	bf00      	nop
 800a39c:	20004234 	.word	0x20004234
 800a3a0:	0800dec8 	.word	0x0800dec8
 800a3a4:	0800ded4 	.word	0x0800ded4
 800a3a8:	200041c8 	.word	0x200041c8

0800a3ac <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 800a3ac:	f7ff beb2 	b.w	800a114 <geometry_msgs__msg__Pose__init>

0800a3b0 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 800a3b0:	f7ff bed0 	b.w	800a154 <geometry_msgs__msg__Pose__fini>

0800a3b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 800a3b4:	b510      	push	{r4, lr}
 800a3b6:	4c08      	ldr	r4, [pc, #32]	@ (800a3d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 800a3b8:	f000 f956 	bl	800a668 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 800a3bc:	60e0      	str	r0, [r4, #12]
 800a3be:	f000 f815 	bl	800a3ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 800a3c2:	4b06      	ldr	r3, [pc, #24]	@ (800a3dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 800a3c4:	64a0      	str	r0, [r4, #72]	@ 0x48
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	b10a      	cbz	r2, 800a3ce <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 800a3ca:	4804      	ldr	r0, [pc, #16]	@ (800a3dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 800a3cc:	bd10      	pop	{r4, pc}
 800a3ce:	4a04      	ldr	r2, [pc, #16]	@ (800a3e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 800a3d0:	4802      	ldr	r0, [pc, #8]	@ (800a3dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 800a3d2:	6812      	ldr	r2, [r2, #0]
 800a3d4:	601a      	str	r2, [r3, #0]
 800a3d6:	bd10      	pop	{r4, pc}
 800a3d8:	20002e30 	.word	0x20002e30
 800a3dc:	20002e18 	.word	0x20002e18
 800a3e0:	20000384 	.word	0x20000384

0800a3e4 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 800a3e4:	f7ff bf6c 	b.w	800a2c0 <geometry_msgs__msg__Quaternion__init>

0800a3e8 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 800a3e8:	f7ff bf7e 	b.w	800a2e8 <geometry_msgs__msg__Quaternion__fini>

0800a3ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 800a3ec:	4b04      	ldr	r3, [pc, #16]	@ (800a400 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 800a3ee:	681a      	ldr	r2, [r3, #0]
 800a3f0:	b10a      	cbz	r2, 800a3f6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 800a3f2:	4803      	ldr	r0, [pc, #12]	@ (800a400 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 800a3f4:	4770      	bx	lr
 800a3f6:	4a03      	ldr	r2, [pc, #12]	@ (800a404 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 800a3f8:	4801      	ldr	r0, [pc, #4]	@ (800a400 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 800a3fa:	6812      	ldr	r2, [r2, #0]
 800a3fc:	601a      	str	r2, [r3, #0]
 800a3fe:	4770      	bx	lr
 800a400:	20002ea8 	.word	0x20002ea8
 800a404:	20000384 	.word	0x20000384

0800a408 <get_serialized_size_geometry_msgs__msg__Pose>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4604      	mov	r4, r0
 800a40c:	b150      	cbz	r0, 800a424 <get_serialized_size_geometry_msgs__msg__Pose+0x1c>
 800a40e:	460d      	mov	r5, r1
 800a410:	f000 f938 	bl	800a684 <get_serialized_size_geometry_msgs__msg__Point>
 800a414:	4603      	mov	r3, r0
 800a416:	f104 0018 	add.w	r0, r4, #24
 800a41a:	461c      	mov	r4, r3
 800a41c:	18e9      	adds	r1, r5, r3
 800a41e:	f000 f869 	bl	800a4f4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 800a422:	4420      	add	r0, r4
 800a424:	bd38      	pop	{r3, r4, r5, pc}
 800a426:	bf00      	nop

0800a428 <_Pose__cdr_deserialize>:
 800a428:	b570      	push	{r4, r5, r6, lr}
 800a42a:	460c      	mov	r4, r1
 800a42c:	b199      	cbz	r1, 800a456 <_Pose__cdr_deserialize+0x2e>
 800a42e:	4605      	mov	r5, r0
 800a430:	f000 f9b0 	bl	800a794 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 800a434:	4603      	mov	r3, r0
 800a436:	4621      	mov	r1, r4
 800a438:	4628      	mov	r0, r5
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	68db      	ldr	r3, [r3, #12]
 800a43e:	4798      	blx	r3
 800a440:	f000 f904 	bl	800a64c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 800a444:	4603      	mov	r3, r0
 800a446:	f104 0118 	add.w	r1, r4, #24
 800a44a:	4628      	mov	r0, r5
 800a44c:	685b      	ldr	r3, [r3, #4]
 800a44e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	4718      	bx	r3
 800a456:	4608      	mov	r0, r1
 800a458:	bd70      	pop	{r4, r5, r6, pc}
 800a45a:	bf00      	nop

0800a45c <_Pose__cdr_serialize>:
 800a45c:	b1a8      	cbz	r0, 800a48a <_Pose__cdr_serialize+0x2e>
 800a45e:	b570      	push	{r4, r5, r6, lr}
 800a460:	4604      	mov	r4, r0
 800a462:	460d      	mov	r5, r1
 800a464:	f000 f996 	bl	800a794 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 800a468:	4603      	mov	r3, r0
 800a46a:	4629      	mov	r1, r5
 800a46c:	4620      	mov	r0, r4
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	689b      	ldr	r3, [r3, #8]
 800a472:	4798      	blx	r3
 800a474:	f000 f8ea 	bl	800a64c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 800a478:	4603      	mov	r3, r0
 800a47a:	4629      	mov	r1, r5
 800a47c:	f104 0018 	add.w	r0, r4, #24
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a486:	689b      	ldr	r3, [r3, #8]
 800a488:	4718      	bx	r3
 800a48a:	4770      	bx	lr

0800a48c <_Pose__get_serialized_size>:
 800a48c:	b510      	push	{r4, lr}
 800a48e:	4604      	mov	r4, r0
 800a490:	b148      	cbz	r0, 800a4a6 <_Pose__get_serialized_size+0x1a>
 800a492:	2100      	movs	r1, #0
 800a494:	f000 f8f6 	bl	800a684 <get_serialized_size_geometry_msgs__msg__Point>
 800a498:	4601      	mov	r1, r0
 800a49a:	f104 0018 	add.w	r0, r4, #24
 800a49e:	460c      	mov	r4, r1
 800a4a0:	f000 f828 	bl	800a4f4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 800a4a4:	4420      	add	r0, r4
 800a4a6:	bd10      	pop	{r4, pc}

0800a4a8 <_Pose__max_serialized_size>:
 800a4a8:	b510      	push	{r4, lr}
 800a4aa:	b082      	sub	sp, #8
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	2100      	movs	r1, #0
 800a4b0:	f10d 0007 	add.w	r0, sp, #7
 800a4b4:	f88d 3007 	strb.w	r3, [sp, #7]
 800a4b8:	f000 f952 	bl	800a760 <max_serialized_size_geometry_msgs__msg__Point>
 800a4bc:	4604      	mov	r4, r0
 800a4be:	f10d 0007 	add.w	r0, sp, #7
 800a4c2:	4621      	mov	r1, r4
 800a4c4:	f000 f8a2 	bl	800a60c <max_serialized_size_geometry_msgs__msg__Quaternion>
 800a4c8:	4420      	add	r0, r4
 800a4ca:	b002      	add	sp, #8
 800a4cc:	bd10      	pop	{r4, pc}
 800a4ce:	bf00      	nop

0800a4d0 <max_serialized_size_geometry_msgs__msg__Pose>:
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	b570      	push	{r4, r5, r6, lr}
 800a4d4:	7003      	strb	r3, [r0, #0]
 800a4d6:	4605      	mov	r5, r0
 800a4d8:	460e      	mov	r6, r1
 800a4da:	f000 f941 	bl	800a760 <max_serialized_size_geometry_msgs__msg__Point>
 800a4de:	4604      	mov	r4, r0
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	1931      	adds	r1, r6, r4
 800a4e4:	f000 f892 	bl	800a60c <max_serialized_size_geometry_msgs__msg__Quaternion>
 800a4e8:	4420      	add	r0, r4
 800a4ea:	bd70      	pop	{r4, r5, r6, pc}

0800a4ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 800a4ec:	4800      	ldr	r0, [pc, #0]	@ (800a4f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 800a4ee:	4770      	bx	lr
 800a4f0:	20002fb0 	.word	0x20002fb0

0800a4f4 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 800a4f4:	b1e8      	cbz	r0, 800a532 <get_serialized_size_geometry_msgs__msg__Quaternion+0x3e>
 800a4f6:	b570      	push	{r4, r5, r6, lr}
 800a4f8:	460d      	mov	r5, r1
 800a4fa:	2108      	movs	r1, #8
 800a4fc:	f105 0408 	add.w	r4, r5, #8
 800a500:	4628      	mov	r0, r5
 800a502:	f7fd ffb5 	bl	8008470 <ucdr_alignment>
 800a506:	2108      	movs	r1, #8
 800a508:	4404      	add	r4, r0
 800a50a:	f1c5 0508 	rsb	r5, r5, #8
 800a50e:	4620      	mov	r0, r4
 800a510:	f7fd ffae 	bl	8008470 <ucdr_alignment>
 800a514:	2108      	movs	r1, #8
 800a516:	1846      	adds	r6, r0, r1
 800a518:	4426      	add	r6, r4
 800a51a:	4630      	mov	r0, r6
 800a51c:	f7fd ffa8 	bl	8008470 <ucdr_alignment>
 800a520:	2108      	movs	r1, #8
 800a522:	1844      	adds	r4, r0, r1
 800a524:	4434      	add	r4, r6
 800a526:	4620      	mov	r0, r4
 800a528:	f7fd ffa2 	bl	8008470 <ucdr_alignment>
 800a52c:	4405      	add	r5, r0
 800a52e:	1928      	adds	r0, r5, r4
 800a530:	bd70      	pop	{r4, r5, r6, pc}
 800a532:	4770      	bx	lr

0800a534 <_Quaternion__cdr_deserialize>:
 800a534:	b538      	push	{r3, r4, r5, lr}
 800a536:	460c      	mov	r4, r1
 800a538:	b199      	cbz	r1, 800a562 <_Quaternion__cdr_deserialize+0x2e>
 800a53a:	4605      	mov	r5, r0
 800a53c:	f7fd fde6 	bl	800810c <ucdr_deserialize_double>
 800a540:	f104 0108 	add.w	r1, r4, #8
 800a544:	4628      	mov	r0, r5
 800a546:	f7fd fde1 	bl	800810c <ucdr_deserialize_double>
 800a54a:	f104 0110 	add.w	r1, r4, #16
 800a54e:	4628      	mov	r0, r5
 800a550:	f7fd fddc 	bl	800810c <ucdr_deserialize_double>
 800a554:	f104 0118 	add.w	r1, r4, #24
 800a558:	4628      	mov	r0, r5
 800a55a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a55e:	f7fd bdd5 	b.w	800810c <ucdr_deserialize_double>
 800a562:	4608      	mov	r0, r1
 800a564:	bd38      	pop	{r3, r4, r5, pc}
 800a566:	bf00      	nop

0800a568 <_Quaternion__cdr_serialize>:
 800a568:	b1c0      	cbz	r0, 800a59c <_Quaternion__cdr_serialize+0x34>
 800a56a:	b538      	push	{r3, r4, r5, lr}
 800a56c:	460d      	mov	r5, r1
 800a56e:	4604      	mov	r4, r0
 800a570:	ed90 0b00 	vldr	d0, [r0]
 800a574:	4608      	mov	r0, r1
 800a576:	f7fd fc39 	bl	8007dec <ucdr_serialize_double>
 800a57a:	4628      	mov	r0, r5
 800a57c:	ed94 0b02 	vldr	d0, [r4, #8]
 800a580:	f7fd fc34 	bl	8007dec <ucdr_serialize_double>
 800a584:	4628      	mov	r0, r5
 800a586:	ed94 0b04 	vldr	d0, [r4, #16]
 800a58a:	f7fd fc2f 	bl	8007dec <ucdr_serialize_double>
 800a58e:	4628      	mov	r0, r5
 800a590:	ed94 0b06 	vldr	d0, [r4, #24]
 800a594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a598:	f7fd bc28 	b.w	8007dec <ucdr_serialize_double>
 800a59c:	4770      	bx	lr
 800a59e:	bf00      	nop

0800a5a0 <_Quaternion__get_serialized_size>:
 800a5a0:	b1c0      	cbz	r0, 800a5d4 <_Quaternion__get_serialized_size+0x34>
 800a5a2:	2108      	movs	r1, #8
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	b538      	push	{r3, r4, r5, lr}
 800a5a8:	f7fd ff62 	bl	8008470 <ucdr_alignment>
 800a5ac:	2108      	movs	r1, #8
 800a5ae:	1844      	adds	r4, r0, r1
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	f7fd ff5d 	bl	8008470 <ucdr_alignment>
 800a5b6:	2108      	movs	r1, #8
 800a5b8:	1845      	adds	r5, r0, r1
 800a5ba:	4425      	add	r5, r4
 800a5bc:	4628      	mov	r0, r5
 800a5be:	f7fd ff57 	bl	8008470 <ucdr_alignment>
 800a5c2:	2108      	movs	r1, #8
 800a5c4:	1844      	adds	r4, r0, r1
 800a5c6:	442c      	add	r4, r5
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f7fd ff51 	bl	8008470 <ucdr_alignment>
 800a5ce:	3008      	adds	r0, #8
 800a5d0:	4420      	add	r0, r4
 800a5d2:	bd38      	pop	{r3, r4, r5, pc}
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop

0800a5d8 <_Quaternion__max_serialized_size>:
 800a5d8:	b538      	push	{r3, r4, r5, lr}
 800a5da:	2108      	movs	r1, #8
 800a5dc:	2000      	movs	r0, #0
 800a5de:	f7fd ff47 	bl	8008470 <ucdr_alignment>
 800a5e2:	2108      	movs	r1, #8
 800a5e4:	1844      	adds	r4, r0, r1
 800a5e6:	4620      	mov	r0, r4
 800a5e8:	f7fd ff42 	bl	8008470 <ucdr_alignment>
 800a5ec:	2108      	movs	r1, #8
 800a5ee:	1845      	adds	r5, r0, r1
 800a5f0:	4425      	add	r5, r4
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	f7fd ff3c 	bl	8008470 <ucdr_alignment>
 800a5f8:	2108      	movs	r1, #8
 800a5fa:	1844      	adds	r4, r0, r1
 800a5fc:	442c      	add	r4, r5
 800a5fe:	4620      	mov	r0, r4
 800a600:	f7fd ff36 	bl	8008470 <ucdr_alignment>
 800a604:	3008      	adds	r0, #8
 800a606:	4420      	add	r0, r4
 800a608:	bd38      	pop	{r3, r4, r5, pc}
 800a60a:	bf00      	nop

0800a60c <max_serialized_size_geometry_msgs__msg__Quaternion>:
 800a60c:	b570      	push	{r4, r5, r6, lr}
 800a60e:	2301      	movs	r3, #1
 800a610:	460c      	mov	r4, r1
 800a612:	2108      	movs	r1, #8
 800a614:	7003      	strb	r3, [r0, #0]
 800a616:	4620      	mov	r0, r4
 800a618:	f7fd ff2a 	bl	8008470 <ucdr_alignment>
 800a61c:	f104 0308 	add.w	r3, r4, #8
 800a620:	2108      	movs	r1, #8
 800a622:	f1c4 0408 	rsb	r4, r4, #8
 800a626:	18c5      	adds	r5, r0, r3
 800a628:	4628      	mov	r0, r5
 800a62a:	f7fd ff21 	bl	8008470 <ucdr_alignment>
 800a62e:	2108      	movs	r1, #8
 800a630:	1846      	adds	r6, r0, r1
 800a632:	442e      	add	r6, r5
 800a634:	4630      	mov	r0, r6
 800a636:	f7fd ff1b 	bl	8008470 <ucdr_alignment>
 800a63a:	2108      	movs	r1, #8
 800a63c:	1845      	adds	r5, r0, r1
 800a63e:	4435      	add	r5, r6
 800a640:	4628      	mov	r0, r5
 800a642:	f7fd ff15 	bl	8008470 <ucdr_alignment>
 800a646:	4420      	add	r0, r4
 800a648:	4428      	add	r0, r5
 800a64a:	bd70      	pop	{r4, r5, r6, pc}

0800a64c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 800a64c:	4800      	ldr	r0, [pc, #0]	@ (800a650 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 800a64e:	4770      	bx	lr
 800a650:	20002fe4 	.word	0x20002fe4

0800a654 <geometry_msgs__msg__Point__init>:
 800a654:	3800      	subs	r0, #0
 800a656:	bf18      	it	ne
 800a658:	2001      	movne	r0, #1
 800a65a:	4770      	bx	lr

0800a65c <geometry_msgs__msg__Point__fini>:
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop

0800a660 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 800a660:	f7ff bff8 	b.w	800a654 <geometry_msgs__msg__Point__init>

0800a664 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 800a664:	f7ff bffa 	b.w	800a65c <geometry_msgs__msg__Point__fini>

0800a668 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 800a668:	4b04      	ldr	r3, [pc, #16]	@ (800a67c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 800a66a:	681a      	ldr	r2, [r3, #0]
 800a66c:	b10a      	cbz	r2, 800a672 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 800a66e:	4803      	ldr	r0, [pc, #12]	@ (800a67c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 800a670:	4770      	bx	lr
 800a672:	4a03      	ldr	r2, [pc, #12]	@ (800a680 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 800a674:	4801      	ldr	r0, [pc, #4]	@ (800a67c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 800a676:	6812      	ldr	r2, [r2, #0]
 800a678:	601a      	str	r2, [r3, #0]
 800a67a:	4770      	bx	lr
 800a67c:	20003018 	.word	0x20003018
 800a680:	20000384 	.word	0x20000384

0800a684 <get_serialized_size_geometry_msgs__msg__Point>:
 800a684:	b1b8      	cbz	r0, 800a6b6 <get_serialized_size_geometry_msgs__msg__Point+0x32>
 800a686:	b570      	push	{r4, r5, r6, lr}
 800a688:	460d      	mov	r5, r1
 800a68a:	2108      	movs	r1, #8
 800a68c:	f105 0608 	add.w	r6, r5, #8
 800a690:	4628      	mov	r0, r5
 800a692:	f7fd feed 	bl	8008470 <ucdr_alignment>
 800a696:	2108      	movs	r1, #8
 800a698:	4406      	add	r6, r0
 800a69a:	f1c5 0508 	rsb	r5, r5, #8
 800a69e:	4630      	mov	r0, r6
 800a6a0:	f7fd fee6 	bl	8008470 <ucdr_alignment>
 800a6a4:	2108      	movs	r1, #8
 800a6a6:	1844      	adds	r4, r0, r1
 800a6a8:	4434      	add	r4, r6
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	f7fd fee0 	bl	8008470 <ucdr_alignment>
 800a6b0:	4405      	add	r5, r0
 800a6b2:	1928      	adds	r0, r5, r4
 800a6b4:	bd70      	pop	{r4, r5, r6, pc}
 800a6b6:	4770      	bx	lr

0800a6b8 <_Point__cdr_deserialize>:
 800a6b8:	b538      	push	{r3, r4, r5, lr}
 800a6ba:	460c      	mov	r4, r1
 800a6bc:	b171      	cbz	r1, 800a6dc <_Point__cdr_deserialize+0x24>
 800a6be:	4605      	mov	r5, r0
 800a6c0:	f7fd fd24 	bl	800810c <ucdr_deserialize_double>
 800a6c4:	f104 0108 	add.w	r1, r4, #8
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	f7fd fd1f 	bl	800810c <ucdr_deserialize_double>
 800a6ce:	f104 0110 	add.w	r1, r4, #16
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6d8:	f7fd bd18 	b.w	800810c <ucdr_deserialize_double>
 800a6dc:	4608      	mov	r0, r1
 800a6de:	bd38      	pop	{r3, r4, r5, pc}

0800a6e0 <_Point__cdr_serialize>:
 800a6e0:	b198      	cbz	r0, 800a70a <_Point__cdr_serialize+0x2a>
 800a6e2:	b538      	push	{r3, r4, r5, lr}
 800a6e4:	460d      	mov	r5, r1
 800a6e6:	4604      	mov	r4, r0
 800a6e8:	ed90 0b00 	vldr	d0, [r0]
 800a6ec:	4608      	mov	r0, r1
 800a6ee:	f7fd fb7d 	bl	8007dec <ucdr_serialize_double>
 800a6f2:	4628      	mov	r0, r5
 800a6f4:	ed94 0b02 	vldr	d0, [r4, #8]
 800a6f8:	f7fd fb78 	bl	8007dec <ucdr_serialize_double>
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	ed94 0b04 	vldr	d0, [r4, #16]
 800a702:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a706:	f7fd bb71 	b.w	8007dec <ucdr_serialize_double>
 800a70a:	4770      	bx	lr

0800a70c <_Point__get_serialized_size>:
 800a70c:	b190      	cbz	r0, 800a734 <_Point__get_serialized_size+0x28>
 800a70e:	2108      	movs	r1, #8
 800a710:	2000      	movs	r0, #0
 800a712:	b538      	push	{r3, r4, r5, lr}
 800a714:	f7fd feac 	bl	8008470 <ucdr_alignment>
 800a718:	2108      	movs	r1, #8
 800a71a:	1845      	adds	r5, r0, r1
 800a71c:	4628      	mov	r0, r5
 800a71e:	f7fd fea7 	bl	8008470 <ucdr_alignment>
 800a722:	2108      	movs	r1, #8
 800a724:	1844      	adds	r4, r0, r1
 800a726:	442c      	add	r4, r5
 800a728:	4620      	mov	r0, r4
 800a72a:	f7fd fea1 	bl	8008470 <ucdr_alignment>
 800a72e:	3008      	adds	r0, #8
 800a730:	4420      	add	r0, r4
 800a732:	bd38      	pop	{r3, r4, r5, pc}
 800a734:	4770      	bx	lr
 800a736:	bf00      	nop

0800a738 <_Point__max_serialized_size>:
 800a738:	b538      	push	{r3, r4, r5, lr}
 800a73a:	2108      	movs	r1, #8
 800a73c:	2000      	movs	r0, #0
 800a73e:	f7fd fe97 	bl	8008470 <ucdr_alignment>
 800a742:	2108      	movs	r1, #8
 800a744:	1845      	adds	r5, r0, r1
 800a746:	4628      	mov	r0, r5
 800a748:	f7fd fe92 	bl	8008470 <ucdr_alignment>
 800a74c:	2108      	movs	r1, #8
 800a74e:	1844      	adds	r4, r0, r1
 800a750:	442c      	add	r4, r5
 800a752:	4620      	mov	r0, r4
 800a754:	f7fd fe8c 	bl	8008470 <ucdr_alignment>
 800a758:	3008      	adds	r0, #8
 800a75a:	4420      	add	r0, r4
 800a75c:	bd38      	pop	{r3, r4, r5, pc}
 800a75e:	bf00      	nop

0800a760 <max_serialized_size_geometry_msgs__msg__Point>:
 800a760:	b570      	push	{r4, r5, r6, lr}
 800a762:	2301      	movs	r3, #1
 800a764:	460c      	mov	r4, r1
 800a766:	2108      	movs	r1, #8
 800a768:	7003      	strb	r3, [r0, #0]
 800a76a:	4620      	mov	r0, r4
 800a76c:	f7fd fe80 	bl	8008470 <ucdr_alignment>
 800a770:	f104 0308 	add.w	r3, r4, #8
 800a774:	2108      	movs	r1, #8
 800a776:	f1c4 0408 	rsb	r4, r4, #8
 800a77a:	18c6      	adds	r6, r0, r3
 800a77c:	4630      	mov	r0, r6
 800a77e:	f7fd fe77 	bl	8008470 <ucdr_alignment>
 800a782:	2108      	movs	r1, #8
 800a784:	1845      	adds	r5, r0, r1
 800a786:	4435      	add	r5, r6
 800a788:	4628      	mov	r0, r5
 800a78a:	f7fd fe71 	bl	8008470 <ucdr_alignment>
 800a78e:	4420      	add	r0, r4
 800a790:	4428      	add	r0, r5
 800a792:	bd70      	pop	{r4, r5, r6, pc}

0800a794 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 800a794:	4800      	ldr	r0, [pc, #0]	@ (800a798 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 800a796:	4770      	bx	lr
 800a798:	200030e4 	.word	0x200030e4

0800a79c <calloc>:
 800a79c:	4b02      	ldr	r3, [pc, #8]	@ (800a7a8 <calloc+0xc>)
 800a79e:	460a      	mov	r2, r1
 800a7a0:	4601      	mov	r1, r0
 800a7a2:	6818      	ldr	r0, [r3, #0]
 800a7a4:	f000 b802 	b.w	800a7ac <_calloc_r>
 800a7a8:	20003124 	.word	0x20003124

0800a7ac <_calloc_r>:
 800a7ac:	b570      	push	{r4, r5, r6, lr}
 800a7ae:	fba1 5402 	umull	r5, r4, r1, r2
 800a7b2:	b934      	cbnz	r4, 800a7c2 <_calloc_r+0x16>
 800a7b4:	4629      	mov	r1, r5
 800a7b6:	f000 f851 	bl	800a85c <_malloc_r>
 800a7ba:	4606      	mov	r6, r0
 800a7bc:	b928      	cbnz	r0, 800a7ca <_calloc_r+0x1e>
 800a7be:	4630      	mov	r0, r6
 800a7c0:	bd70      	pop	{r4, r5, r6, pc}
 800a7c2:	220c      	movs	r2, #12
 800a7c4:	6002      	str	r2, [r0, #0]
 800a7c6:	2600      	movs	r6, #0
 800a7c8:	e7f9      	b.n	800a7be <_calloc_r+0x12>
 800a7ca:	462a      	mov	r2, r5
 800a7cc:	4621      	mov	r1, r4
 800a7ce:	f000 ff51 	bl	800b674 <memset>
 800a7d2:	e7f4      	b.n	800a7be <_calloc_r+0x12>

0800a7d4 <exit>:
 800a7d4:	b508      	push	{r3, lr}
 800a7d6:	4b06      	ldr	r3, [pc, #24]	@ (800a7f0 <exit+0x1c>)
 800a7d8:	4604      	mov	r4, r0
 800a7da:	b113      	cbz	r3, 800a7e2 <exit+0xe>
 800a7dc:	2100      	movs	r1, #0
 800a7de:	f3af 8000 	nop.w
 800a7e2:	4b04      	ldr	r3, [pc, #16]	@ (800a7f4 <exit+0x20>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	b103      	cbz	r3, 800a7ea <exit+0x16>
 800a7e8:	4798      	blx	r3
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	f7f7 fff4 	bl	80027d8 <_exit>
 800a7f0:	00000000 	.word	0x00000000
 800a7f4:	20004378 	.word	0x20004378

0800a7f8 <malloc>:
 800a7f8:	4b02      	ldr	r3, [pc, #8]	@ (800a804 <malloc+0xc>)
 800a7fa:	4601      	mov	r1, r0
 800a7fc:	6818      	ldr	r0, [r3, #0]
 800a7fe:	f000 b82d 	b.w	800a85c <_malloc_r>
 800a802:	bf00      	nop
 800a804:	20003124 	.word	0x20003124

0800a808 <free>:
 800a808:	4b02      	ldr	r3, [pc, #8]	@ (800a814 <free+0xc>)
 800a80a:	4601      	mov	r1, r0
 800a80c:	6818      	ldr	r0, [r3, #0]
 800a80e:	f001 be47 	b.w	800c4a0 <_free_r>
 800a812:	bf00      	nop
 800a814:	20003124 	.word	0x20003124

0800a818 <sbrk_aligned>:
 800a818:	b570      	push	{r4, r5, r6, lr}
 800a81a:	4e0f      	ldr	r6, [pc, #60]	@ (800a858 <sbrk_aligned+0x40>)
 800a81c:	460c      	mov	r4, r1
 800a81e:	6831      	ldr	r1, [r6, #0]
 800a820:	4605      	mov	r5, r0
 800a822:	b911      	cbnz	r1, 800a82a <sbrk_aligned+0x12>
 800a824:	f000 ff66 	bl	800b6f4 <_sbrk_r>
 800a828:	6030      	str	r0, [r6, #0]
 800a82a:	4621      	mov	r1, r4
 800a82c:	4628      	mov	r0, r5
 800a82e:	f000 ff61 	bl	800b6f4 <_sbrk_r>
 800a832:	1c43      	adds	r3, r0, #1
 800a834:	d103      	bne.n	800a83e <sbrk_aligned+0x26>
 800a836:	f04f 34ff 	mov.w	r4, #4294967295
 800a83a:	4620      	mov	r0, r4
 800a83c:	bd70      	pop	{r4, r5, r6, pc}
 800a83e:	1cc4      	adds	r4, r0, #3
 800a840:	f024 0403 	bic.w	r4, r4, #3
 800a844:	42a0      	cmp	r0, r4
 800a846:	d0f8      	beq.n	800a83a <sbrk_aligned+0x22>
 800a848:	1a21      	subs	r1, r4, r0
 800a84a:	4628      	mov	r0, r5
 800a84c:	f000 ff52 	bl	800b6f4 <_sbrk_r>
 800a850:	3001      	adds	r0, #1
 800a852:	d1f2      	bne.n	800a83a <sbrk_aligned+0x22>
 800a854:	e7ef      	b.n	800a836 <sbrk_aligned+0x1e>
 800a856:	bf00      	nop
 800a858:	20004238 	.word	0x20004238

0800a85c <_malloc_r>:
 800a85c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a860:	1ccd      	adds	r5, r1, #3
 800a862:	f025 0503 	bic.w	r5, r5, #3
 800a866:	3508      	adds	r5, #8
 800a868:	2d0c      	cmp	r5, #12
 800a86a:	bf38      	it	cc
 800a86c:	250c      	movcc	r5, #12
 800a86e:	2d00      	cmp	r5, #0
 800a870:	4606      	mov	r6, r0
 800a872:	db01      	blt.n	800a878 <_malloc_r+0x1c>
 800a874:	42a9      	cmp	r1, r5
 800a876:	d904      	bls.n	800a882 <_malloc_r+0x26>
 800a878:	230c      	movs	r3, #12
 800a87a:	6033      	str	r3, [r6, #0]
 800a87c:	2000      	movs	r0, #0
 800a87e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a882:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a958 <_malloc_r+0xfc>
 800a886:	f000 f869 	bl	800a95c <__malloc_lock>
 800a88a:	f8d8 3000 	ldr.w	r3, [r8]
 800a88e:	461c      	mov	r4, r3
 800a890:	bb44      	cbnz	r4, 800a8e4 <_malloc_r+0x88>
 800a892:	4629      	mov	r1, r5
 800a894:	4630      	mov	r0, r6
 800a896:	f7ff ffbf 	bl	800a818 <sbrk_aligned>
 800a89a:	1c43      	adds	r3, r0, #1
 800a89c:	4604      	mov	r4, r0
 800a89e:	d158      	bne.n	800a952 <_malloc_r+0xf6>
 800a8a0:	f8d8 4000 	ldr.w	r4, [r8]
 800a8a4:	4627      	mov	r7, r4
 800a8a6:	2f00      	cmp	r7, #0
 800a8a8:	d143      	bne.n	800a932 <_malloc_r+0xd6>
 800a8aa:	2c00      	cmp	r4, #0
 800a8ac:	d04b      	beq.n	800a946 <_malloc_r+0xea>
 800a8ae:	6823      	ldr	r3, [r4, #0]
 800a8b0:	4639      	mov	r1, r7
 800a8b2:	4630      	mov	r0, r6
 800a8b4:	eb04 0903 	add.w	r9, r4, r3
 800a8b8:	f000 ff1c 	bl	800b6f4 <_sbrk_r>
 800a8bc:	4581      	cmp	r9, r0
 800a8be:	d142      	bne.n	800a946 <_malloc_r+0xea>
 800a8c0:	6821      	ldr	r1, [r4, #0]
 800a8c2:	1a6d      	subs	r5, r5, r1
 800a8c4:	4629      	mov	r1, r5
 800a8c6:	4630      	mov	r0, r6
 800a8c8:	f7ff ffa6 	bl	800a818 <sbrk_aligned>
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	d03a      	beq.n	800a946 <_malloc_r+0xea>
 800a8d0:	6823      	ldr	r3, [r4, #0]
 800a8d2:	442b      	add	r3, r5
 800a8d4:	6023      	str	r3, [r4, #0]
 800a8d6:	f8d8 3000 	ldr.w	r3, [r8]
 800a8da:	685a      	ldr	r2, [r3, #4]
 800a8dc:	bb62      	cbnz	r2, 800a938 <_malloc_r+0xdc>
 800a8de:	f8c8 7000 	str.w	r7, [r8]
 800a8e2:	e00f      	b.n	800a904 <_malloc_r+0xa8>
 800a8e4:	6822      	ldr	r2, [r4, #0]
 800a8e6:	1b52      	subs	r2, r2, r5
 800a8e8:	d420      	bmi.n	800a92c <_malloc_r+0xd0>
 800a8ea:	2a0b      	cmp	r2, #11
 800a8ec:	d917      	bls.n	800a91e <_malloc_r+0xc2>
 800a8ee:	1961      	adds	r1, r4, r5
 800a8f0:	42a3      	cmp	r3, r4
 800a8f2:	6025      	str	r5, [r4, #0]
 800a8f4:	bf18      	it	ne
 800a8f6:	6059      	strne	r1, [r3, #4]
 800a8f8:	6863      	ldr	r3, [r4, #4]
 800a8fa:	bf08      	it	eq
 800a8fc:	f8c8 1000 	streq.w	r1, [r8]
 800a900:	5162      	str	r2, [r4, r5]
 800a902:	604b      	str	r3, [r1, #4]
 800a904:	4630      	mov	r0, r6
 800a906:	f000 f82f 	bl	800a968 <__malloc_unlock>
 800a90a:	f104 000b 	add.w	r0, r4, #11
 800a90e:	1d23      	adds	r3, r4, #4
 800a910:	f020 0007 	bic.w	r0, r0, #7
 800a914:	1ac2      	subs	r2, r0, r3
 800a916:	bf1c      	itt	ne
 800a918:	1a1b      	subne	r3, r3, r0
 800a91a:	50a3      	strne	r3, [r4, r2]
 800a91c:	e7af      	b.n	800a87e <_malloc_r+0x22>
 800a91e:	6862      	ldr	r2, [r4, #4]
 800a920:	42a3      	cmp	r3, r4
 800a922:	bf0c      	ite	eq
 800a924:	f8c8 2000 	streq.w	r2, [r8]
 800a928:	605a      	strne	r2, [r3, #4]
 800a92a:	e7eb      	b.n	800a904 <_malloc_r+0xa8>
 800a92c:	4623      	mov	r3, r4
 800a92e:	6864      	ldr	r4, [r4, #4]
 800a930:	e7ae      	b.n	800a890 <_malloc_r+0x34>
 800a932:	463c      	mov	r4, r7
 800a934:	687f      	ldr	r7, [r7, #4]
 800a936:	e7b6      	b.n	800a8a6 <_malloc_r+0x4a>
 800a938:	461a      	mov	r2, r3
 800a93a:	685b      	ldr	r3, [r3, #4]
 800a93c:	42a3      	cmp	r3, r4
 800a93e:	d1fb      	bne.n	800a938 <_malloc_r+0xdc>
 800a940:	2300      	movs	r3, #0
 800a942:	6053      	str	r3, [r2, #4]
 800a944:	e7de      	b.n	800a904 <_malloc_r+0xa8>
 800a946:	230c      	movs	r3, #12
 800a948:	6033      	str	r3, [r6, #0]
 800a94a:	4630      	mov	r0, r6
 800a94c:	f000 f80c 	bl	800a968 <__malloc_unlock>
 800a950:	e794      	b.n	800a87c <_malloc_r+0x20>
 800a952:	6005      	str	r5, [r0, #0]
 800a954:	e7d6      	b.n	800a904 <_malloc_r+0xa8>
 800a956:	bf00      	nop
 800a958:	2000423c 	.word	0x2000423c

0800a95c <__malloc_lock>:
 800a95c:	4801      	ldr	r0, [pc, #4]	@ (800a964 <__malloc_lock+0x8>)
 800a95e:	f000 bf16 	b.w	800b78e <__retarget_lock_acquire_recursive>
 800a962:	bf00      	nop
 800a964:	20004380 	.word	0x20004380

0800a968 <__malloc_unlock>:
 800a968:	4801      	ldr	r0, [pc, #4]	@ (800a970 <__malloc_unlock+0x8>)
 800a96a:	f000 bf11 	b.w	800b790 <__retarget_lock_release_recursive>
 800a96e:	bf00      	nop
 800a970:	20004380 	.word	0x20004380

0800a974 <realloc>:
 800a974:	4b02      	ldr	r3, [pc, #8]	@ (800a980 <realloc+0xc>)
 800a976:	460a      	mov	r2, r1
 800a978:	4601      	mov	r1, r0
 800a97a:	6818      	ldr	r0, [r3, #0]
 800a97c:	f000 b802 	b.w	800a984 <_realloc_r>
 800a980:	20003124 	.word	0x20003124

0800a984 <_realloc_r>:
 800a984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a988:	4607      	mov	r7, r0
 800a98a:	4614      	mov	r4, r2
 800a98c:	460d      	mov	r5, r1
 800a98e:	b921      	cbnz	r1, 800a99a <_realloc_r+0x16>
 800a990:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a994:	4611      	mov	r1, r2
 800a996:	f7ff bf61 	b.w	800a85c <_malloc_r>
 800a99a:	b92a      	cbnz	r2, 800a9a8 <_realloc_r+0x24>
 800a99c:	f001 fd80 	bl	800c4a0 <_free_r>
 800a9a0:	4625      	mov	r5, r4
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9a8:	f002 f93e 	bl	800cc28 <_malloc_usable_size_r>
 800a9ac:	4284      	cmp	r4, r0
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	d802      	bhi.n	800a9b8 <_realloc_r+0x34>
 800a9b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a9b6:	d8f4      	bhi.n	800a9a2 <_realloc_r+0x1e>
 800a9b8:	4621      	mov	r1, r4
 800a9ba:	4638      	mov	r0, r7
 800a9bc:	f7ff ff4e 	bl	800a85c <_malloc_r>
 800a9c0:	4680      	mov	r8, r0
 800a9c2:	b908      	cbnz	r0, 800a9c8 <_realloc_r+0x44>
 800a9c4:	4645      	mov	r5, r8
 800a9c6:	e7ec      	b.n	800a9a2 <_realloc_r+0x1e>
 800a9c8:	42b4      	cmp	r4, r6
 800a9ca:	4622      	mov	r2, r4
 800a9cc:	4629      	mov	r1, r5
 800a9ce:	bf28      	it	cs
 800a9d0:	4632      	movcs	r2, r6
 800a9d2:	f000 fede 	bl	800b792 <memcpy>
 800a9d6:	4629      	mov	r1, r5
 800a9d8:	4638      	mov	r0, r7
 800a9da:	f001 fd61 	bl	800c4a0 <_free_r>
 800a9de:	e7f1      	b.n	800a9c4 <_realloc_r+0x40>

0800a9e0 <__cvt>:
 800a9e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9e4:	ec57 6b10 	vmov	r6, r7, d0
 800a9e8:	2f00      	cmp	r7, #0
 800a9ea:	460c      	mov	r4, r1
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	463b      	mov	r3, r7
 800a9f0:	bfbb      	ittet	lt
 800a9f2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a9f6:	461f      	movlt	r7, r3
 800a9f8:	2300      	movge	r3, #0
 800a9fa:	232d      	movlt	r3, #45	@ 0x2d
 800a9fc:	700b      	strb	r3, [r1, #0]
 800a9fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa00:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aa04:	4691      	mov	r9, r2
 800aa06:	f023 0820 	bic.w	r8, r3, #32
 800aa0a:	bfbc      	itt	lt
 800aa0c:	4632      	movlt	r2, r6
 800aa0e:	4616      	movlt	r6, r2
 800aa10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa14:	d005      	beq.n	800aa22 <__cvt+0x42>
 800aa16:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aa1a:	d100      	bne.n	800aa1e <__cvt+0x3e>
 800aa1c:	3401      	adds	r4, #1
 800aa1e:	2102      	movs	r1, #2
 800aa20:	e000      	b.n	800aa24 <__cvt+0x44>
 800aa22:	2103      	movs	r1, #3
 800aa24:	ab03      	add	r3, sp, #12
 800aa26:	9301      	str	r3, [sp, #4]
 800aa28:	ab02      	add	r3, sp, #8
 800aa2a:	9300      	str	r3, [sp, #0]
 800aa2c:	ec47 6b10 	vmov	d0, r6, r7
 800aa30:	4653      	mov	r3, sl
 800aa32:	4622      	mov	r2, r4
 800aa34:	f000 ff64 	bl	800b900 <_dtoa_r>
 800aa38:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aa3c:	4605      	mov	r5, r0
 800aa3e:	d119      	bne.n	800aa74 <__cvt+0x94>
 800aa40:	f019 0f01 	tst.w	r9, #1
 800aa44:	d00e      	beq.n	800aa64 <__cvt+0x84>
 800aa46:	eb00 0904 	add.w	r9, r0, r4
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	4630      	mov	r0, r6
 800aa50:	4639      	mov	r1, r7
 800aa52:	f7f6 f869 	bl	8000b28 <__aeabi_dcmpeq>
 800aa56:	b108      	cbz	r0, 800aa5c <__cvt+0x7c>
 800aa58:	f8cd 900c 	str.w	r9, [sp, #12]
 800aa5c:	2230      	movs	r2, #48	@ 0x30
 800aa5e:	9b03      	ldr	r3, [sp, #12]
 800aa60:	454b      	cmp	r3, r9
 800aa62:	d31e      	bcc.n	800aaa2 <__cvt+0xc2>
 800aa64:	9b03      	ldr	r3, [sp, #12]
 800aa66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa68:	1b5b      	subs	r3, r3, r5
 800aa6a:	4628      	mov	r0, r5
 800aa6c:	6013      	str	r3, [r2, #0]
 800aa6e:	b004      	add	sp, #16
 800aa70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa78:	eb00 0904 	add.w	r9, r0, r4
 800aa7c:	d1e5      	bne.n	800aa4a <__cvt+0x6a>
 800aa7e:	7803      	ldrb	r3, [r0, #0]
 800aa80:	2b30      	cmp	r3, #48	@ 0x30
 800aa82:	d10a      	bne.n	800aa9a <__cvt+0xba>
 800aa84:	2200      	movs	r2, #0
 800aa86:	2300      	movs	r3, #0
 800aa88:	4630      	mov	r0, r6
 800aa8a:	4639      	mov	r1, r7
 800aa8c:	f7f6 f84c 	bl	8000b28 <__aeabi_dcmpeq>
 800aa90:	b918      	cbnz	r0, 800aa9a <__cvt+0xba>
 800aa92:	f1c4 0401 	rsb	r4, r4, #1
 800aa96:	f8ca 4000 	str.w	r4, [sl]
 800aa9a:	f8da 3000 	ldr.w	r3, [sl]
 800aa9e:	4499      	add	r9, r3
 800aaa0:	e7d3      	b.n	800aa4a <__cvt+0x6a>
 800aaa2:	1c59      	adds	r1, r3, #1
 800aaa4:	9103      	str	r1, [sp, #12]
 800aaa6:	701a      	strb	r2, [r3, #0]
 800aaa8:	e7d9      	b.n	800aa5e <__cvt+0x7e>

0800aaaa <__exponent>:
 800aaaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaac:	2900      	cmp	r1, #0
 800aaae:	bfba      	itte	lt
 800aab0:	4249      	neglt	r1, r1
 800aab2:	232d      	movlt	r3, #45	@ 0x2d
 800aab4:	232b      	movge	r3, #43	@ 0x2b
 800aab6:	2909      	cmp	r1, #9
 800aab8:	7002      	strb	r2, [r0, #0]
 800aaba:	7043      	strb	r3, [r0, #1]
 800aabc:	dd29      	ble.n	800ab12 <__exponent+0x68>
 800aabe:	f10d 0307 	add.w	r3, sp, #7
 800aac2:	461d      	mov	r5, r3
 800aac4:	270a      	movs	r7, #10
 800aac6:	461a      	mov	r2, r3
 800aac8:	fbb1 f6f7 	udiv	r6, r1, r7
 800aacc:	fb07 1416 	mls	r4, r7, r6, r1
 800aad0:	3430      	adds	r4, #48	@ 0x30
 800aad2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aad6:	460c      	mov	r4, r1
 800aad8:	2c63      	cmp	r4, #99	@ 0x63
 800aada:	f103 33ff 	add.w	r3, r3, #4294967295
 800aade:	4631      	mov	r1, r6
 800aae0:	dcf1      	bgt.n	800aac6 <__exponent+0x1c>
 800aae2:	3130      	adds	r1, #48	@ 0x30
 800aae4:	1e94      	subs	r4, r2, #2
 800aae6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aaea:	1c41      	adds	r1, r0, #1
 800aaec:	4623      	mov	r3, r4
 800aaee:	42ab      	cmp	r3, r5
 800aaf0:	d30a      	bcc.n	800ab08 <__exponent+0x5e>
 800aaf2:	f10d 0309 	add.w	r3, sp, #9
 800aaf6:	1a9b      	subs	r3, r3, r2
 800aaf8:	42ac      	cmp	r4, r5
 800aafa:	bf88      	it	hi
 800aafc:	2300      	movhi	r3, #0
 800aafe:	3302      	adds	r3, #2
 800ab00:	4403      	add	r3, r0
 800ab02:	1a18      	subs	r0, r3, r0
 800ab04:	b003      	add	sp, #12
 800ab06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab08:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ab0c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ab10:	e7ed      	b.n	800aaee <__exponent+0x44>
 800ab12:	2330      	movs	r3, #48	@ 0x30
 800ab14:	3130      	adds	r1, #48	@ 0x30
 800ab16:	7083      	strb	r3, [r0, #2]
 800ab18:	70c1      	strb	r1, [r0, #3]
 800ab1a:	1d03      	adds	r3, r0, #4
 800ab1c:	e7f1      	b.n	800ab02 <__exponent+0x58>
	...

0800ab20 <_printf_float>:
 800ab20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab24:	b08d      	sub	sp, #52	@ 0x34
 800ab26:	460c      	mov	r4, r1
 800ab28:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ab2c:	4616      	mov	r6, r2
 800ab2e:	461f      	mov	r7, r3
 800ab30:	4605      	mov	r5, r0
 800ab32:	f000 fda7 	bl	800b684 <_localeconv_r>
 800ab36:	6803      	ldr	r3, [r0, #0]
 800ab38:	9304      	str	r3, [sp, #16]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7f5 fbc8 	bl	80002d0 <strlen>
 800ab40:	2300      	movs	r3, #0
 800ab42:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab44:	f8d8 3000 	ldr.w	r3, [r8]
 800ab48:	9005      	str	r0, [sp, #20]
 800ab4a:	3307      	adds	r3, #7
 800ab4c:	f023 0307 	bic.w	r3, r3, #7
 800ab50:	f103 0208 	add.w	r2, r3, #8
 800ab54:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ab58:	f8d4 b000 	ldr.w	fp, [r4]
 800ab5c:	f8c8 2000 	str.w	r2, [r8]
 800ab60:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab64:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ab68:	9307      	str	r3, [sp, #28]
 800ab6a:	f8cd 8018 	str.w	r8, [sp, #24]
 800ab6e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ab72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab76:	4b9c      	ldr	r3, [pc, #624]	@ (800ade8 <_printf_float+0x2c8>)
 800ab78:	f04f 32ff 	mov.w	r2, #4294967295
 800ab7c:	f7f6 f806 	bl	8000b8c <__aeabi_dcmpun>
 800ab80:	bb70      	cbnz	r0, 800abe0 <_printf_float+0xc0>
 800ab82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab86:	4b98      	ldr	r3, [pc, #608]	@ (800ade8 <_printf_float+0x2c8>)
 800ab88:	f04f 32ff 	mov.w	r2, #4294967295
 800ab8c:	f7f5 ffe0 	bl	8000b50 <__aeabi_dcmple>
 800ab90:	bb30      	cbnz	r0, 800abe0 <_printf_float+0xc0>
 800ab92:	2200      	movs	r2, #0
 800ab94:	2300      	movs	r3, #0
 800ab96:	4640      	mov	r0, r8
 800ab98:	4649      	mov	r1, r9
 800ab9a:	f7f5 ffcf 	bl	8000b3c <__aeabi_dcmplt>
 800ab9e:	b110      	cbz	r0, 800aba6 <_printf_float+0x86>
 800aba0:	232d      	movs	r3, #45	@ 0x2d
 800aba2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aba6:	4a91      	ldr	r2, [pc, #580]	@ (800adec <_printf_float+0x2cc>)
 800aba8:	4b91      	ldr	r3, [pc, #580]	@ (800adf0 <_printf_float+0x2d0>)
 800abaa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800abae:	bf8c      	ite	hi
 800abb0:	4690      	movhi	r8, r2
 800abb2:	4698      	movls	r8, r3
 800abb4:	2303      	movs	r3, #3
 800abb6:	6123      	str	r3, [r4, #16]
 800abb8:	f02b 0304 	bic.w	r3, fp, #4
 800abbc:	6023      	str	r3, [r4, #0]
 800abbe:	f04f 0900 	mov.w	r9, #0
 800abc2:	9700      	str	r7, [sp, #0]
 800abc4:	4633      	mov	r3, r6
 800abc6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800abc8:	4621      	mov	r1, r4
 800abca:	4628      	mov	r0, r5
 800abcc:	f000 f9d2 	bl	800af74 <_printf_common>
 800abd0:	3001      	adds	r0, #1
 800abd2:	f040 808d 	bne.w	800acf0 <_printf_float+0x1d0>
 800abd6:	f04f 30ff 	mov.w	r0, #4294967295
 800abda:	b00d      	add	sp, #52	@ 0x34
 800abdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abe0:	4642      	mov	r2, r8
 800abe2:	464b      	mov	r3, r9
 800abe4:	4640      	mov	r0, r8
 800abe6:	4649      	mov	r1, r9
 800abe8:	f7f5 ffd0 	bl	8000b8c <__aeabi_dcmpun>
 800abec:	b140      	cbz	r0, 800ac00 <_printf_float+0xe0>
 800abee:	464b      	mov	r3, r9
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	bfbc      	itt	lt
 800abf4:	232d      	movlt	r3, #45	@ 0x2d
 800abf6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800abfa:	4a7e      	ldr	r2, [pc, #504]	@ (800adf4 <_printf_float+0x2d4>)
 800abfc:	4b7e      	ldr	r3, [pc, #504]	@ (800adf8 <_printf_float+0x2d8>)
 800abfe:	e7d4      	b.n	800abaa <_printf_float+0x8a>
 800ac00:	6863      	ldr	r3, [r4, #4]
 800ac02:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ac06:	9206      	str	r2, [sp, #24]
 800ac08:	1c5a      	adds	r2, r3, #1
 800ac0a:	d13b      	bne.n	800ac84 <_printf_float+0x164>
 800ac0c:	2306      	movs	r3, #6
 800ac0e:	6063      	str	r3, [r4, #4]
 800ac10:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ac14:	2300      	movs	r3, #0
 800ac16:	6022      	str	r2, [r4, #0]
 800ac18:	9303      	str	r3, [sp, #12]
 800ac1a:	ab0a      	add	r3, sp, #40	@ 0x28
 800ac1c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ac20:	ab09      	add	r3, sp, #36	@ 0x24
 800ac22:	9300      	str	r3, [sp, #0]
 800ac24:	6861      	ldr	r1, [r4, #4]
 800ac26:	ec49 8b10 	vmov	d0, r8, r9
 800ac2a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ac2e:	4628      	mov	r0, r5
 800ac30:	f7ff fed6 	bl	800a9e0 <__cvt>
 800ac34:	9b06      	ldr	r3, [sp, #24]
 800ac36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac38:	2b47      	cmp	r3, #71	@ 0x47
 800ac3a:	4680      	mov	r8, r0
 800ac3c:	d129      	bne.n	800ac92 <_printf_float+0x172>
 800ac3e:	1cc8      	adds	r0, r1, #3
 800ac40:	db02      	blt.n	800ac48 <_printf_float+0x128>
 800ac42:	6863      	ldr	r3, [r4, #4]
 800ac44:	4299      	cmp	r1, r3
 800ac46:	dd41      	ble.n	800accc <_printf_float+0x1ac>
 800ac48:	f1aa 0a02 	sub.w	sl, sl, #2
 800ac4c:	fa5f fa8a 	uxtb.w	sl, sl
 800ac50:	3901      	subs	r1, #1
 800ac52:	4652      	mov	r2, sl
 800ac54:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ac58:	9109      	str	r1, [sp, #36]	@ 0x24
 800ac5a:	f7ff ff26 	bl	800aaaa <__exponent>
 800ac5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac60:	1813      	adds	r3, r2, r0
 800ac62:	2a01      	cmp	r2, #1
 800ac64:	4681      	mov	r9, r0
 800ac66:	6123      	str	r3, [r4, #16]
 800ac68:	dc02      	bgt.n	800ac70 <_printf_float+0x150>
 800ac6a:	6822      	ldr	r2, [r4, #0]
 800ac6c:	07d2      	lsls	r2, r2, #31
 800ac6e:	d501      	bpl.n	800ac74 <_printf_float+0x154>
 800ac70:	3301      	adds	r3, #1
 800ac72:	6123      	str	r3, [r4, #16]
 800ac74:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d0a2      	beq.n	800abc2 <_printf_float+0xa2>
 800ac7c:	232d      	movs	r3, #45	@ 0x2d
 800ac7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac82:	e79e      	b.n	800abc2 <_printf_float+0xa2>
 800ac84:	9a06      	ldr	r2, [sp, #24]
 800ac86:	2a47      	cmp	r2, #71	@ 0x47
 800ac88:	d1c2      	bne.n	800ac10 <_printf_float+0xf0>
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1c0      	bne.n	800ac10 <_printf_float+0xf0>
 800ac8e:	2301      	movs	r3, #1
 800ac90:	e7bd      	b.n	800ac0e <_printf_float+0xee>
 800ac92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac96:	d9db      	bls.n	800ac50 <_printf_float+0x130>
 800ac98:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ac9c:	d118      	bne.n	800acd0 <_printf_float+0x1b0>
 800ac9e:	2900      	cmp	r1, #0
 800aca0:	6863      	ldr	r3, [r4, #4]
 800aca2:	dd0b      	ble.n	800acbc <_printf_float+0x19c>
 800aca4:	6121      	str	r1, [r4, #16]
 800aca6:	b913      	cbnz	r3, 800acae <_printf_float+0x18e>
 800aca8:	6822      	ldr	r2, [r4, #0]
 800acaa:	07d0      	lsls	r0, r2, #31
 800acac:	d502      	bpl.n	800acb4 <_printf_float+0x194>
 800acae:	3301      	adds	r3, #1
 800acb0:	440b      	add	r3, r1
 800acb2:	6123      	str	r3, [r4, #16]
 800acb4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800acb6:	f04f 0900 	mov.w	r9, #0
 800acba:	e7db      	b.n	800ac74 <_printf_float+0x154>
 800acbc:	b913      	cbnz	r3, 800acc4 <_printf_float+0x1a4>
 800acbe:	6822      	ldr	r2, [r4, #0]
 800acc0:	07d2      	lsls	r2, r2, #31
 800acc2:	d501      	bpl.n	800acc8 <_printf_float+0x1a8>
 800acc4:	3302      	adds	r3, #2
 800acc6:	e7f4      	b.n	800acb2 <_printf_float+0x192>
 800acc8:	2301      	movs	r3, #1
 800acca:	e7f2      	b.n	800acb2 <_printf_float+0x192>
 800accc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800acd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acd2:	4299      	cmp	r1, r3
 800acd4:	db05      	blt.n	800ace2 <_printf_float+0x1c2>
 800acd6:	6823      	ldr	r3, [r4, #0]
 800acd8:	6121      	str	r1, [r4, #16]
 800acda:	07d8      	lsls	r0, r3, #31
 800acdc:	d5ea      	bpl.n	800acb4 <_printf_float+0x194>
 800acde:	1c4b      	adds	r3, r1, #1
 800ace0:	e7e7      	b.n	800acb2 <_printf_float+0x192>
 800ace2:	2900      	cmp	r1, #0
 800ace4:	bfd4      	ite	le
 800ace6:	f1c1 0202 	rsble	r2, r1, #2
 800acea:	2201      	movgt	r2, #1
 800acec:	4413      	add	r3, r2
 800acee:	e7e0      	b.n	800acb2 <_printf_float+0x192>
 800acf0:	6823      	ldr	r3, [r4, #0]
 800acf2:	055a      	lsls	r2, r3, #21
 800acf4:	d407      	bmi.n	800ad06 <_printf_float+0x1e6>
 800acf6:	6923      	ldr	r3, [r4, #16]
 800acf8:	4642      	mov	r2, r8
 800acfa:	4631      	mov	r1, r6
 800acfc:	4628      	mov	r0, r5
 800acfe:	47b8      	blx	r7
 800ad00:	3001      	adds	r0, #1
 800ad02:	d12b      	bne.n	800ad5c <_printf_float+0x23c>
 800ad04:	e767      	b.n	800abd6 <_printf_float+0xb6>
 800ad06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad0a:	f240 80dd 	bls.w	800aec8 <_printf_float+0x3a8>
 800ad0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ad12:	2200      	movs	r2, #0
 800ad14:	2300      	movs	r3, #0
 800ad16:	f7f5 ff07 	bl	8000b28 <__aeabi_dcmpeq>
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	d033      	beq.n	800ad86 <_printf_float+0x266>
 800ad1e:	4a37      	ldr	r2, [pc, #220]	@ (800adfc <_printf_float+0x2dc>)
 800ad20:	2301      	movs	r3, #1
 800ad22:	4631      	mov	r1, r6
 800ad24:	4628      	mov	r0, r5
 800ad26:	47b8      	blx	r7
 800ad28:	3001      	adds	r0, #1
 800ad2a:	f43f af54 	beq.w	800abd6 <_printf_float+0xb6>
 800ad2e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ad32:	4543      	cmp	r3, r8
 800ad34:	db02      	blt.n	800ad3c <_printf_float+0x21c>
 800ad36:	6823      	ldr	r3, [r4, #0]
 800ad38:	07d8      	lsls	r0, r3, #31
 800ad3a:	d50f      	bpl.n	800ad5c <_printf_float+0x23c>
 800ad3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad40:	4631      	mov	r1, r6
 800ad42:	4628      	mov	r0, r5
 800ad44:	47b8      	blx	r7
 800ad46:	3001      	adds	r0, #1
 800ad48:	f43f af45 	beq.w	800abd6 <_printf_float+0xb6>
 800ad4c:	f04f 0900 	mov.w	r9, #0
 800ad50:	f108 38ff 	add.w	r8, r8, #4294967295
 800ad54:	f104 0a1a 	add.w	sl, r4, #26
 800ad58:	45c8      	cmp	r8, r9
 800ad5a:	dc09      	bgt.n	800ad70 <_printf_float+0x250>
 800ad5c:	6823      	ldr	r3, [r4, #0]
 800ad5e:	079b      	lsls	r3, r3, #30
 800ad60:	f100 8103 	bmi.w	800af6a <_printf_float+0x44a>
 800ad64:	68e0      	ldr	r0, [r4, #12]
 800ad66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad68:	4298      	cmp	r0, r3
 800ad6a:	bfb8      	it	lt
 800ad6c:	4618      	movlt	r0, r3
 800ad6e:	e734      	b.n	800abda <_printf_float+0xba>
 800ad70:	2301      	movs	r3, #1
 800ad72:	4652      	mov	r2, sl
 800ad74:	4631      	mov	r1, r6
 800ad76:	4628      	mov	r0, r5
 800ad78:	47b8      	blx	r7
 800ad7a:	3001      	adds	r0, #1
 800ad7c:	f43f af2b 	beq.w	800abd6 <_printf_float+0xb6>
 800ad80:	f109 0901 	add.w	r9, r9, #1
 800ad84:	e7e8      	b.n	800ad58 <_printf_float+0x238>
 800ad86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	dc39      	bgt.n	800ae00 <_printf_float+0x2e0>
 800ad8c:	4a1b      	ldr	r2, [pc, #108]	@ (800adfc <_printf_float+0x2dc>)
 800ad8e:	2301      	movs	r3, #1
 800ad90:	4631      	mov	r1, r6
 800ad92:	4628      	mov	r0, r5
 800ad94:	47b8      	blx	r7
 800ad96:	3001      	adds	r0, #1
 800ad98:	f43f af1d 	beq.w	800abd6 <_printf_float+0xb6>
 800ad9c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ada0:	ea59 0303 	orrs.w	r3, r9, r3
 800ada4:	d102      	bne.n	800adac <_printf_float+0x28c>
 800ada6:	6823      	ldr	r3, [r4, #0]
 800ada8:	07d9      	lsls	r1, r3, #31
 800adaa:	d5d7      	bpl.n	800ad5c <_printf_float+0x23c>
 800adac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adb0:	4631      	mov	r1, r6
 800adb2:	4628      	mov	r0, r5
 800adb4:	47b8      	blx	r7
 800adb6:	3001      	adds	r0, #1
 800adb8:	f43f af0d 	beq.w	800abd6 <_printf_float+0xb6>
 800adbc:	f04f 0a00 	mov.w	sl, #0
 800adc0:	f104 0b1a 	add.w	fp, r4, #26
 800adc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adc6:	425b      	negs	r3, r3
 800adc8:	4553      	cmp	r3, sl
 800adca:	dc01      	bgt.n	800add0 <_printf_float+0x2b0>
 800adcc:	464b      	mov	r3, r9
 800adce:	e793      	b.n	800acf8 <_printf_float+0x1d8>
 800add0:	2301      	movs	r3, #1
 800add2:	465a      	mov	r2, fp
 800add4:	4631      	mov	r1, r6
 800add6:	4628      	mov	r0, r5
 800add8:	47b8      	blx	r7
 800adda:	3001      	adds	r0, #1
 800addc:	f43f aefb 	beq.w	800abd6 <_printf_float+0xb6>
 800ade0:	f10a 0a01 	add.w	sl, sl, #1
 800ade4:	e7ee      	b.n	800adc4 <_printf_float+0x2a4>
 800ade6:	bf00      	nop
 800ade8:	7fefffff 	.word	0x7fefffff
 800adec:	0800e081 	.word	0x0800e081
 800adf0:	0800e07d 	.word	0x0800e07d
 800adf4:	0800e089 	.word	0x0800e089
 800adf8:	0800e085 	.word	0x0800e085
 800adfc:	0800e08d 	.word	0x0800e08d
 800ae00:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae02:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae06:	4553      	cmp	r3, sl
 800ae08:	bfa8      	it	ge
 800ae0a:	4653      	movge	r3, sl
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	4699      	mov	r9, r3
 800ae10:	dc36      	bgt.n	800ae80 <_printf_float+0x360>
 800ae12:	f04f 0b00 	mov.w	fp, #0
 800ae16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae1a:	f104 021a 	add.w	r2, r4, #26
 800ae1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae20:	9306      	str	r3, [sp, #24]
 800ae22:	eba3 0309 	sub.w	r3, r3, r9
 800ae26:	455b      	cmp	r3, fp
 800ae28:	dc31      	bgt.n	800ae8e <_printf_float+0x36e>
 800ae2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae2c:	459a      	cmp	sl, r3
 800ae2e:	dc3a      	bgt.n	800aea6 <_printf_float+0x386>
 800ae30:	6823      	ldr	r3, [r4, #0]
 800ae32:	07da      	lsls	r2, r3, #31
 800ae34:	d437      	bmi.n	800aea6 <_printf_float+0x386>
 800ae36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae38:	ebaa 0903 	sub.w	r9, sl, r3
 800ae3c:	9b06      	ldr	r3, [sp, #24]
 800ae3e:	ebaa 0303 	sub.w	r3, sl, r3
 800ae42:	4599      	cmp	r9, r3
 800ae44:	bfa8      	it	ge
 800ae46:	4699      	movge	r9, r3
 800ae48:	f1b9 0f00 	cmp.w	r9, #0
 800ae4c:	dc33      	bgt.n	800aeb6 <_printf_float+0x396>
 800ae4e:	f04f 0800 	mov.w	r8, #0
 800ae52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae56:	f104 0b1a 	add.w	fp, r4, #26
 800ae5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae5c:	ebaa 0303 	sub.w	r3, sl, r3
 800ae60:	eba3 0309 	sub.w	r3, r3, r9
 800ae64:	4543      	cmp	r3, r8
 800ae66:	f77f af79 	ble.w	800ad5c <_printf_float+0x23c>
 800ae6a:	2301      	movs	r3, #1
 800ae6c:	465a      	mov	r2, fp
 800ae6e:	4631      	mov	r1, r6
 800ae70:	4628      	mov	r0, r5
 800ae72:	47b8      	blx	r7
 800ae74:	3001      	adds	r0, #1
 800ae76:	f43f aeae 	beq.w	800abd6 <_printf_float+0xb6>
 800ae7a:	f108 0801 	add.w	r8, r8, #1
 800ae7e:	e7ec      	b.n	800ae5a <_printf_float+0x33a>
 800ae80:	4642      	mov	r2, r8
 800ae82:	4631      	mov	r1, r6
 800ae84:	4628      	mov	r0, r5
 800ae86:	47b8      	blx	r7
 800ae88:	3001      	adds	r0, #1
 800ae8a:	d1c2      	bne.n	800ae12 <_printf_float+0x2f2>
 800ae8c:	e6a3      	b.n	800abd6 <_printf_float+0xb6>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	4631      	mov	r1, r6
 800ae92:	4628      	mov	r0, r5
 800ae94:	9206      	str	r2, [sp, #24]
 800ae96:	47b8      	blx	r7
 800ae98:	3001      	adds	r0, #1
 800ae9a:	f43f ae9c 	beq.w	800abd6 <_printf_float+0xb6>
 800ae9e:	9a06      	ldr	r2, [sp, #24]
 800aea0:	f10b 0b01 	add.w	fp, fp, #1
 800aea4:	e7bb      	b.n	800ae1e <_printf_float+0x2fe>
 800aea6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aeaa:	4631      	mov	r1, r6
 800aeac:	4628      	mov	r0, r5
 800aeae:	47b8      	blx	r7
 800aeb0:	3001      	adds	r0, #1
 800aeb2:	d1c0      	bne.n	800ae36 <_printf_float+0x316>
 800aeb4:	e68f      	b.n	800abd6 <_printf_float+0xb6>
 800aeb6:	9a06      	ldr	r2, [sp, #24]
 800aeb8:	464b      	mov	r3, r9
 800aeba:	4442      	add	r2, r8
 800aebc:	4631      	mov	r1, r6
 800aebe:	4628      	mov	r0, r5
 800aec0:	47b8      	blx	r7
 800aec2:	3001      	adds	r0, #1
 800aec4:	d1c3      	bne.n	800ae4e <_printf_float+0x32e>
 800aec6:	e686      	b.n	800abd6 <_printf_float+0xb6>
 800aec8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aecc:	f1ba 0f01 	cmp.w	sl, #1
 800aed0:	dc01      	bgt.n	800aed6 <_printf_float+0x3b6>
 800aed2:	07db      	lsls	r3, r3, #31
 800aed4:	d536      	bpl.n	800af44 <_printf_float+0x424>
 800aed6:	2301      	movs	r3, #1
 800aed8:	4642      	mov	r2, r8
 800aeda:	4631      	mov	r1, r6
 800aedc:	4628      	mov	r0, r5
 800aede:	47b8      	blx	r7
 800aee0:	3001      	adds	r0, #1
 800aee2:	f43f ae78 	beq.w	800abd6 <_printf_float+0xb6>
 800aee6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aeea:	4631      	mov	r1, r6
 800aeec:	4628      	mov	r0, r5
 800aeee:	47b8      	blx	r7
 800aef0:	3001      	adds	r0, #1
 800aef2:	f43f ae70 	beq.w	800abd6 <_printf_float+0xb6>
 800aef6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aefa:	2200      	movs	r2, #0
 800aefc:	2300      	movs	r3, #0
 800aefe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af02:	f7f5 fe11 	bl	8000b28 <__aeabi_dcmpeq>
 800af06:	b9c0      	cbnz	r0, 800af3a <_printf_float+0x41a>
 800af08:	4653      	mov	r3, sl
 800af0a:	f108 0201 	add.w	r2, r8, #1
 800af0e:	4631      	mov	r1, r6
 800af10:	4628      	mov	r0, r5
 800af12:	47b8      	blx	r7
 800af14:	3001      	adds	r0, #1
 800af16:	d10c      	bne.n	800af32 <_printf_float+0x412>
 800af18:	e65d      	b.n	800abd6 <_printf_float+0xb6>
 800af1a:	2301      	movs	r3, #1
 800af1c:	465a      	mov	r2, fp
 800af1e:	4631      	mov	r1, r6
 800af20:	4628      	mov	r0, r5
 800af22:	47b8      	blx	r7
 800af24:	3001      	adds	r0, #1
 800af26:	f43f ae56 	beq.w	800abd6 <_printf_float+0xb6>
 800af2a:	f108 0801 	add.w	r8, r8, #1
 800af2e:	45d0      	cmp	r8, sl
 800af30:	dbf3      	blt.n	800af1a <_printf_float+0x3fa>
 800af32:	464b      	mov	r3, r9
 800af34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800af38:	e6df      	b.n	800acfa <_printf_float+0x1da>
 800af3a:	f04f 0800 	mov.w	r8, #0
 800af3e:	f104 0b1a 	add.w	fp, r4, #26
 800af42:	e7f4      	b.n	800af2e <_printf_float+0x40e>
 800af44:	2301      	movs	r3, #1
 800af46:	4642      	mov	r2, r8
 800af48:	e7e1      	b.n	800af0e <_printf_float+0x3ee>
 800af4a:	2301      	movs	r3, #1
 800af4c:	464a      	mov	r2, r9
 800af4e:	4631      	mov	r1, r6
 800af50:	4628      	mov	r0, r5
 800af52:	47b8      	blx	r7
 800af54:	3001      	adds	r0, #1
 800af56:	f43f ae3e 	beq.w	800abd6 <_printf_float+0xb6>
 800af5a:	f108 0801 	add.w	r8, r8, #1
 800af5e:	68e3      	ldr	r3, [r4, #12]
 800af60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af62:	1a5b      	subs	r3, r3, r1
 800af64:	4543      	cmp	r3, r8
 800af66:	dcf0      	bgt.n	800af4a <_printf_float+0x42a>
 800af68:	e6fc      	b.n	800ad64 <_printf_float+0x244>
 800af6a:	f04f 0800 	mov.w	r8, #0
 800af6e:	f104 0919 	add.w	r9, r4, #25
 800af72:	e7f4      	b.n	800af5e <_printf_float+0x43e>

0800af74 <_printf_common>:
 800af74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af78:	4616      	mov	r6, r2
 800af7a:	4698      	mov	r8, r3
 800af7c:	688a      	ldr	r2, [r1, #8]
 800af7e:	690b      	ldr	r3, [r1, #16]
 800af80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800af84:	4293      	cmp	r3, r2
 800af86:	bfb8      	it	lt
 800af88:	4613      	movlt	r3, r2
 800af8a:	6033      	str	r3, [r6, #0]
 800af8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800af90:	4607      	mov	r7, r0
 800af92:	460c      	mov	r4, r1
 800af94:	b10a      	cbz	r2, 800af9a <_printf_common+0x26>
 800af96:	3301      	adds	r3, #1
 800af98:	6033      	str	r3, [r6, #0]
 800af9a:	6823      	ldr	r3, [r4, #0]
 800af9c:	0699      	lsls	r1, r3, #26
 800af9e:	bf42      	ittt	mi
 800afa0:	6833      	ldrmi	r3, [r6, #0]
 800afa2:	3302      	addmi	r3, #2
 800afa4:	6033      	strmi	r3, [r6, #0]
 800afa6:	6825      	ldr	r5, [r4, #0]
 800afa8:	f015 0506 	ands.w	r5, r5, #6
 800afac:	d106      	bne.n	800afbc <_printf_common+0x48>
 800afae:	f104 0a19 	add.w	sl, r4, #25
 800afb2:	68e3      	ldr	r3, [r4, #12]
 800afb4:	6832      	ldr	r2, [r6, #0]
 800afb6:	1a9b      	subs	r3, r3, r2
 800afb8:	42ab      	cmp	r3, r5
 800afba:	dc26      	bgt.n	800b00a <_printf_common+0x96>
 800afbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800afc0:	6822      	ldr	r2, [r4, #0]
 800afc2:	3b00      	subs	r3, #0
 800afc4:	bf18      	it	ne
 800afc6:	2301      	movne	r3, #1
 800afc8:	0692      	lsls	r2, r2, #26
 800afca:	d42b      	bmi.n	800b024 <_printf_common+0xb0>
 800afcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800afd0:	4641      	mov	r1, r8
 800afd2:	4638      	mov	r0, r7
 800afd4:	47c8      	blx	r9
 800afd6:	3001      	adds	r0, #1
 800afd8:	d01e      	beq.n	800b018 <_printf_common+0xa4>
 800afda:	6823      	ldr	r3, [r4, #0]
 800afdc:	6922      	ldr	r2, [r4, #16]
 800afde:	f003 0306 	and.w	r3, r3, #6
 800afe2:	2b04      	cmp	r3, #4
 800afe4:	bf02      	ittt	eq
 800afe6:	68e5      	ldreq	r5, [r4, #12]
 800afe8:	6833      	ldreq	r3, [r6, #0]
 800afea:	1aed      	subeq	r5, r5, r3
 800afec:	68a3      	ldr	r3, [r4, #8]
 800afee:	bf0c      	ite	eq
 800aff0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aff4:	2500      	movne	r5, #0
 800aff6:	4293      	cmp	r3, r2
 800aff8:	bfc4      	itt	gt
 800affa:	1a9b      	subgt	r3, r3, r2
 800affc:	18ed      	addgt	r5, r5, r3
 800affe:	2600      	movs	r6, #0
 800b000:	341a      	adds	r4, #26
 800b002:	42b5      	cmp	r5, r6
 800b004:	d11a      	bne.n	800b03c <_printf_common+0xc8>
 800b006:	2000      	movs	r0, #0
 800b008:	e008      	b.n	800b01c <_printf_common+0xa8>
 800b00a:	2301      	movs	r3, #1
 800b00c:	4652      	mov	r2, sl
 800b00e:	4641      	mov	r1, r8
 800b010:	4638      	mov	r0, r7
 800b012:	47c8      	blx	r9
 800b014:	3001      	adds	r0, #1
 800b016:	d103      	bne.n	800b020 <_printf_common+0xac>
 800b018:	f04f 30ff 	mov.w	r0, #4294967295
 800b01c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b020:	3501      	adds	r5, #1
 800b022:	e7c6      	b.n	800afb2 <_printf_common+0x3e>
 800b024:	18e1      	adds	r1, r4, r3
 800b026:	1c5a      	adds	r2, r3, #1
 800b028:	2030      	movs	r0, #48	@ 0x30
 800b02a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b02e:	4422      	add	r2, r4
 800b030:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b034:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b038:	3302      	adds	r3, #2
 800b03a:	e7c7      	b.n	800afcc <_printf_common+0x58>
 800b03c:	2301      	movs	r3, #1
 800b03e:	4622      	mov	r2, r4
 800b040:	4641      	mov	r1, r8
 800b042:	4638      	mov	r0, r7
 800b044:	47c8      	blx	r9
 800b046:	3001      	adds	r0, #1
 800b048:	d0e6      	beq.n	800b018 <_printf_common+0xa4>
 800b04a:	3601      	adds	r6, #1
 800b04c:	e7d9      	b.n	800b002 <_printf_common+0x8e>
	...

0800b050 <_printf_i>:
 800b050:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b054:	7e0f      	ldrb	r7, [r1, #24]
 800b056:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b058:	2f78      	cmp	r7, #120	@ 0x78
 800b05a:	4691      	mov	r9, r2
 800b05c:	4680      	mov	r8, r0
 800b05e:	460c      	mov	r4, r1
 800b060:	469a      	mov	sl, r3
 800b062:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b066:	d807      	bhi.n	800b078 <_printf_i+0x28>
 800b068:	2f62      	cmp	r7, #98	@ 0x62
 800b06a:	d80a      	bhi.n	800b082 <_printf_i+0x32>
 800b06c:	2f00      	cmp	r7, #0
 800b06e:	f000 80d1 	beq.w	800b214 <_printf_i+0x1c4>
 800b072:	2f58      	cmp	r7, #88	@ 0x58
 800b074:	f000 80b8 	beq.w	800b1e8 <_printf_i+0x198>
 800b078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b07c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b080:	e03a      	b.n	800b0f8 <_printf_i+0xa8>
 800b082:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b086:	2b15      	cmp	r3, #21
 800b088:	d8f6      	bhi.n	800b078 <_printf_i+0x28>
 800b08a:	a101      	add	r1, pc, #4	@ (adr r1, 800b090 <_printf_i+0x40>)
 800b08c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b090:	0800b0e9 	.word	0x0800b0e9
 800b094:	0800b0fd 	.word	0x0800b0fd
 800b098:	0800b079 	.word	0x0800b079
 800b09c:	0800b079 	.word	0x0800b079
 800b0a0:	0800b079 	.word	0x0800b079
 800b0a4:	0800b079 	.word	0x0800b079
 800b0a8:	0800b0fd 	.word	0x0800b0fd
 800b0ac:	0800b079 	.word	0x0800b079
 800b0b0:	0800b079 	.word	0x0800b079
 800b0b4:	0800b079 	.word	0x0800b079
 800b0b8:	0800b079 	.word	0x0800b079
 800b0bc:	0800b1fb 	.word	0x0800b1fb
 800b0c0:	0800b127 	.word	0x0800b127
 800b0c4:	0800b1b5 	.word	0x0800b1b5
 800b0c8:	0800b079 	.word	0x0800b079
 800b0cc:	0800b079 	.word	0x0800b079
 800b0d0:	0800b21d 	.word	0x0800b21d
 800b0d4:	0800b079 	.word	0x0800b079
 800b0d8:	0800b127 	.word	0x0800b127
 800b0dc:	0800b079 	.word	0x0800b079
 800b0e0:	0800b079 	.word	0x0800b079
 800b0e4:	0800b1bd 	.word	0x0800b1bd
 800b0e8:	6833      	ldr	r3, [r6, #0]
 800b0ea:	1d1a      	adds	r2, r3, #4
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	6032      	str	r2, [r6, #0]
 800b0f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	e09c      	b.n	800b236 <_printf_i+0x1e6>
 800b0fc:	6833      	ldr	r3, [r6, #0]
 800b0fe:	6820      	ldr	r0, [r4, #0]
 800b100:	1d19      	adds	r1, r3, #4
 800b102:	6031      	str	r1, [r6, #0]
 800b104:	0606      	lsls	r6, r0, #24
 800b106:	d501      	bpl.n	800b10c <_printf_i+0xbc>
 800b108:	681d      	ldr	r5, [r3, #0]
 800b10a:	e003      	b.n	800b114 <_printf_i+0xc4>
 800b10c:	0645      	lsls	r5, r0, #25
 800b10e:	d5fb      	bpl.n	800b108 <_printf_i+0xb8>
 800b110:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b114:	2d00      	cmp	r5, #0
 800b116:	da03      	bge.n	800b120 <_printf_i+0xd0>
 800b118:	232d      	movs	r3, #45	@ 0x2d
 800b11a:	426d      	negs	r5, r5
 800b11c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b120:	4858      	ldr	r0, [pc, #352]	@ (800b284 <_printf_i+0x234>)
 800b122:	230a      	movs	r3, #10
 800b124:	e011      	b.n	800b14a <_printf_i+0xfa>
 800b126:	6821      	ldr	r1, [r4, #0]
 800b128:	6833      	ldr	r3, [r6, #0]
 800b12a:	0608      	lsls	r0, r1, #24
 800b12c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b130:	d402      	bmi.n	800b138 <_printf_i+0xe8>
 800b132:	0649      	lsls	r1, r1, #25
 800b134:	bf48      	it	mi
 800b136:	b2ad      	uxthmi	r5, r5
 800b138:	2f6f      	cmp	r7, #111	@ 0x6f
 800b13a:	4852      	ldr	r0, [pc, #328]	@ (800b284 <_printf_i+0x234>)
 800b13c:	6033      	str	r3, [r6, #0]
 800b13e:	bf14      	ite	ne
 800b140:	230a      	movne	r3, #10
 800b142:	2308      	moveq	r3, #8
 800b144:	2100      	movs	r1, #0
 800b146:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b14a:	6866      	ldr	r6, [r4, #4]
 800b14c:	60a6      	str	r6, [r4, #8]
 800b14e:	2e00      	cmp	r6, #0
 800b150:	db05      	blt.n	800b15e <_printf_i+0x10e>
 800b152:	6821      	ldr	r1, [r4, #0]
 800b154:	432e      	orrs	r6, r5
 800b156:	f021 0104 	bic.w	r1, r1, #4
 800b15a:	6021      	str	r1, [r4, #0]
 800b15c:	d04b      	beq.n	800b1f6 <_printf_i+0x1a6>
 800b15e:	4616      	mov	r6, r2
 800b160:	fbb5 f1f3 	udiv	r1, r5, r3
 800b164:	fb03 5711 	mls	r7, r3, r1, r5
 800b168:	5dc7      	ldrb	r7, [r0, r7]
 800b16a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b16e:	462f      	mov	r7, r5
 800b170:	42bb      	cmp	r3, r7
 800b172:	460d      	mov	r5, r1
 800b174:	d9f4      	bls.n	800b160 <_printf_i+0x110>
 800b176:	2b08      	cmp	r3, #8
 800b178:	d10b      	bne.n	800b192 <_printf_i+0x142>
 800b17a:	6823      	ldr	r3, [r4, #0]
 800b17c:	07df      	lsls	r7, r3, #31
 800b17e:	d508      	bpl.n	800b192 <_printf_i+0x142>
 800b180:	6923      	ldr	r3, [r4, #16]
 800b182:	6861      	ldr	r1, [r4, #4]
 800b184:	4299      	cmp	r1, r3
 800b186:	bfde      	ittt	le
 800b188:	2330      	movle	r3, #48	@ 0x30
 800b18a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b18e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b192:	1b92      	subs	r2, r2, r6
 800b194:	6122      	str	r2, [r4, #16]
 800b196:	f8cd a000 	str.w	sl, [sp]
 800b19a:	464b      	mov	r3, r9
 800b19c:	aa03      	add	r2, sp, #12
 800b19e:	4621      	mov	r1, r4
 800b1a0:	4640      	mov	r0, r8
 800b1a2:	f7ff fee7 	bl	800af74 <_printf_common>
 800b1a6:	3001      	adds	r0, #1
 800b1a8:	d14a      	bne.n	800b240 <_printf_i+0x1f0>
 800b1aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ae:	b004      	add	sp, #16
 800b1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1b4:	6823      	ldr	r3, [r4, #0]
 800b1b6:	f043 0320 	orr.w	r3, r3, #32
 800b1ba:	6023      	str	r3, [r4, #0]
 800b1bc:	4832      	ldr	r0, [pc, #200]	@ (800b288 <_printf_i+0x238>)
 800b1be:	2778      	movs	r7, #120	@ 0x78
 800b1c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b1c4:	6823      	ldr	r3, [r4, #0]
 800b1c6:	6831      	ldr	r1, [r6, #0]
 800b1c8:	061f      	lsls	r7, r3, #24
 800b1ca:	f851 5b04 	ldr.w	r5, [r1], #4
 800b1ce:	d402      	bmi.n	800b1d6 <_printf_i+0x186>
 800b1d0:	065f      	lsls	r7, r3, #25
 800b1d2:	bf48      	it	mi
 800b1d4:	b2ad      	uxthmi	r5, r5
 800b1d6:	6031      	str	r1, [r6, #0]
 800b1d8:	07d9      	lsls	r1, r3, #31
 800b1da:	bf44      	itt	mi
 800b1dc:	f043 0320 	orrmi.w	r3, r3, #32
 800b1e0:	6023      	strmi	r3, [r4, #0]
 800b1e2:	b11d      	cbz	r5, 800b1ec <_printf_i+0x19c>
 800b1e4:	2310      	movs	r3, #16
 800b1e6:	e7ad      	b.n	800b144 <_printf_i+0xf4>
 800b1e8:	4826      	ldr	r0, [pc, #152]	@ (800b284 <_printf_i+0x234>)
 800b1ea:	e7e9      	b.n	800b1c0 <_printf_i+0x170>
 800b1ec:	6823      	ldr	r3, [r4, #0]
 800b1ee:	f023 0320 	bic.w	r3, r3, #32
 800b1f2:	6023      	str	r3, [r4, #0]
 800b1f4:	e7f6      	b.n	800b1e4 <_printf_i+0x194>
 800b1f6:	4616      	mov	r6, r2
 800b1f8:	e7bd      	b.n	800b176 <_printf_i+0x126>
 800b1fa:	6833      	ldr	r3, [r6, #0]
 800b1fc:	6825      	ldr	r5, [r4, #0]
 800b1fe:	6961      	ldr	r1, [r4, #20]
 800b200:	1d18      	adds	r0, r3, #4
 800b202:	6030      	str	r0, [r6, #0]
 800b204:	062e      	lsls	r6, r5, #24
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	d501      	bpl.n	800b20e <_printf_i+0x1be>
 800b20a:	6019      	str	r1, [r3, #0]
 800b20c:	e002      	b.n	800b214 <_printf_i+0x1c4>
 800b20e:	0668      	lsls	r0, r5, #25
 800b210:	d5fb      	bpl.n	800b20a <_printf_i+0x1ba>
 800b212:	8019      	strh	r1, [r3, #0]
 800b214:	2300      	movs	r3, #0
 800b216:	6123      	str	r3, [r4, #16]
 800b218:	4616      	mov	r6, r2
 800b21a:	e7bc      	b.n	800b196 <_printf_i+0x146>
 800b21c:	6833      	ldr	r3, [r6, #0]
 800b21e:	1d1a      	adds	r2, r3, #4
 800b220:	6032      	str	r2, [r6, #0]
 800b222:	681e      	ldr	r6, [r3, #0]
 800b224:	6862      	ldr	r2, [r4, #4]
 800b226:	2100      	movs	r1, #0
 800b228:	4630      	mov	r0, r6
 800b22a:	f7f5 f801 	bl	8000230 <memchr>
 800b22e:	b108      	cbz	r0, 800b234 <_printf_i+0x1e4>
 800b230:	1b80      	subs	r0, r0, r6
 800b232:	6060      	str	r0, [r4, #4]
 800b234:	6863      	ldr	r3, [r4, #4]
 800b236:	6123      	str	r3, [r4, #16]
 800b238:	2300      	movs	r3, #0
 800b23a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b23e:	e7aa      	b.n	800b196 <_printf_i+0x146>
 800b240:	6923      	ldr	r3, [r4, #16]
 800b242:	4632      	mov	r2, r6
 800b244:	4649      	mov	r1, r9
 800b246:	4640      	mov	r0, r8
 800b248:	47d0      	blx	sl
 800b24a:	3001      	adds	r0, #1
 800b24c:	d0ad      	beq.n	800b1aa <_printf_i+0x15a>
 800b24e:	6823      	ldr	r3, [r4, #0]
 800b250:	079b      	lsls	r3, r3, #30
 800b252:	d413      	bmi.n	800b27c <_printf_i+0x22c>
 800b254:	68e0      	ldr	r0, [r4, #12]
 800b256:	9b03      	ldr	r3, [sp, #12]
 800b258:	4298      	cmp	r0, r3
 800b25a:	bfb8      	it	lt
 800b25c:	4618      	movlt	r0, r3
 800b25e:	e7a6      	b.n	800b1ae <_printf_i+0x15e>
 800b260:	2301      	movs	r3, #1
 800b262:	4632      	mov	r2, r6
 800b264:	4649      	mov	r1, r9
 800b266:	4640      	mov	r0, r8
 800b268:	47d0      	blx	sl
 800b26a:	3001      	adds	r0, #1
 800b26c:	d09d      	beq.n	800b1aa <_printf_i+0x15a>
 800b26e:	3501      	adds	r5, #1
 800b270:	68e3      	ldr	r3, [r4, #12]
 800b272:	9903      	ldr	r1, [sp, #12]
 800b274:	1a5b      	subs	r3, r3, r1
 800b276:	42ab      	cmp	r3, r5
 800b278:	dcf2      	bgt.n	800b260 <_printf_i+0x210>
 800b27a:	e7eb      	b.n	800b254 <_printf_i+0x204>
 800b27c:	2500      	movs	r5, #0
 800b27e:	f104 0619 	add.w	r6, r4, #25
 800b282:	e7f5      	b.n	800b270 <_printf_i+0x220>
 800b284:	0800e08f 	.word	0x0800e08f
 800b288:	0800e0a0 	.word	0x0800e0a0

0800b28c <std>:
 800b28c:	2300      	movs	r3, #0
 800b28e:	b510      	push	{r4, lr}
 800b290:	4604      	mov	r4, r0
 800b292:	e9c0 3300 	strd	r3, r3, [r0]
 800b296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b29a:	6083      	str	r3, [r0, #8]
 800b29c:	8181      	strh	r1, [r0, #12]
 800b29e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b2a0:	81c2      	strh	r2, [r0, #14]
 800b2a2:	6183      	str	r3, [r0, #24]
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	2208      	movs	r2, #8
 800b2a8:	305c      	adds	r0, #92	@ 0x5c
 800b2aa:	f000 f9e3 	bl	800b674 <memset>
 800b2ae:	4b0d      	ldr	r3, [pc, #52]	@ (800b2e4 <std+0x58>)
 800b2b0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b2b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b2e8 <std+0x5c>)
 800b2b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b2b6:	4b0d      	ldr	r3, [pc, #52]	@ (800b2ec <std+0x60>)
 800b2b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b2ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b2f0 <std+0x64>)
 800b2bc:	6323      	str	r3, [r4, #48]	@ 0x30
 800b2be:	4b0d      	ldr	r3, [pc, #52]	@ (800b2f4 <std+0x68>)
 800b2c0:	6224      	str	r4, [r4, #32]
 800b2c2:	429c      	cmp	r4, r3
 800b2c4:	d006      	beq.n	800b2d4 <std+0x48>
 800b2c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b2ca:	4294      	cmp	r4, r2
 800b2cc:	d002      	beq.n	800b2d4 <std+0x48>
 800b2ce:	33d0      	adds	r3, #208	@ 0xd0
 800b2d0:	429c      	cmp	r4, r3
 800b2d2:	d105      	bne.n	800b2e0 <std+0x54>
 800b2d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b2d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2dc:	f000 ba56 	b.w	800b78c <__retarget_lock_init_recursive>
 800b2e0:	bd10      	pop	{r4, pc}
 800b2e2:	bf00      	nop
 800b2e4:	0800b4c5 	.word	0x0800b4c5
 800b2e8:	0800b4e7 	.word	0x0800b4e7
 800b2ec:	0800b51f 	.word	0x0800b51f
 800b2f0:	0800b543 	.word	0x0800b543
 800b2f4:	20004240 	.word	0x20004240

0800b2f8 <stdio_exit_handler>:
 800b2f8:	4a02      	ldr	r2, [pc, #8]	@ (800b304 <stdio_exit_handler+0xc>)
 800b2fa:	4903      	ldr	r1, [pc, #12]	@ (800b308 <stdio_exit_handler+0x10>)
 800b2fc:	4803      	ldr	r0, [pc, #12]	@ (800b30c <stdio_exit_handler+0x14>)
 800b2fe:	f000 b869 	b.w	800b3d4 <_fwalk_sglue>
 800b302:	bf00      	nop
 800b304:	20003118 	.word	0x20003118
 800b308:	0800cfc5 	.word	0x0800cfc5
 800b30c:	20003128 	.word	0x20003128

0800b310 <cleanup_stdio>:
 800b310:	6841      	ldr	r1, [r0, #4]
 800b312:	4b0c      	ldr	r3, [pc, #48]	@ (800b344 <cleanup_stdio+0x34>)
 800b314:	4299      	cmp	r1, r3
 800b316:	b510      	push	{r4, lr}
 800b318:	4604      	mov	r4, r0
 800b31a:	d001      	beq.n	800b320 <cleanup_stdio+0x10>
 800b31c:	f001 fe52 	bl	800cfc4 <_fflush_r>
 800b320:	68a1      	ldr	r1, [r4, #8]
 800b322:	4b09      	ldr	r3, [pc, #36]	@ (800b348 <cleanup_stdio+0x38>)
 800b324:	4299      	cmp	r1, r3
 800b326:	d002      	beq.n	800b32e <cleanup_stdio+0x1e>
 800b328:	4620      	mov	r0, r4
 800b32a:	f001 fe4b 	bl	800cfc4 <_fflush_r>
 800b32e:	68e1      	ldr	r1, [r4, #12]
 800b330:	4b06      	ldr	r3, [pc, #24]	@ (800b34c <cleanup_stdio+0x3c>)
 800b332:	4299      	cmp	r1, r3
 800b334:	d004      	beq.n	800b340 <cleanup_stdio+0x30>
 800b336:	4620      	mov	r0, r4
 800b338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b33c:	f001 be42 	b.w	800cfc4 <_fflush_r>
 800b340:	bd10      	pop	{r4, pc}
 800b342:	bf00      	nop
 800b344:	20004240 	.word	0x20004240
 800b348:	200042a8 	.word	0x200042a8
 800b34c:	20004310 	.word	0x20004310

0800b350 <global_stdio_init.part.0>:
 800b350:	b510      	push	{r4, lr}
 800b352:	4b0b      	ldr	r3, [pc, #44]	@ (800b380 <global_stdio_init.part.0+0x30>)
 800b354:	4c0b      	ldr	r4, [pc, #44]	@ (800b384 <global_stdio_init.part.0+0x34>)
 800b356:	4a0c      	ldr	r2, [pc, #48]	@ (800b388 <global_stdio_init.part.0+0x38>)
 800b358:	601a      	str	r2, [r3, #0]
 800b35a:	4620      	mov	r0, r4
 800b35c:	2200      	movs	r2, #0
 800b35e:	2104      	movs	r1, #4
 800b360:	f7ff ff94 	bl	800b28c <std>
 800b364:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b368:	2201      	movs	r2, #1
 800b36a:	2109      	movs	r1, #9
 800b36c:	f7ff ff8e 	bl	800b28c <std>
 800b370:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b374:	2202      	movs	r2, #2
 800b376:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b37a:	2112      	movs	r1, #18
 800b37c:	f7ff bf86 	b.w	800b28c <std>
 800b380:	20004378 	.word	0x20004378
 800b384:	20004240 	.word	0x20004240
 800b388:	0800b2f9 	.word	0x0800b2f9

0800b38c <__sfp_lock_acquire>:
 800b38c:	4801      	ldr	r0, [pc, #4]	@ (800b394 <__sfp_lock_acquire+0x8>)
 800b38e:	f000 b9fe 	b.w	800b78e <__retarget_lock_acquire_recursive>
 800b392:	bf00      	nop
 800b394:	20004381 	.word	0x20004381

0800b398 <__sfp_lock_release>:
 800b398:	4801      	ldr	r0, [pc, #4]	@ (800b3a0 <__sfp_lock_release+0x8>)
 800b39a:	f000 b9f9 	b.w	800b790 <__retarget_lock_release_recursive>
 800b39e:	bf00      	nop
 800b3a0:	20004381 	.word	0x20004381

0800b3a4 <__sinit>:
 800b3a4:	b510      	push	{r4, lr}
 800b3a6:	4604      	mov	r4, r0
 800b3a8:	f7ff fff0 	bl	800b38c <__sfp_lock_acquire>
 800b3ac:	6a23      	ldr	r3, [r4, #32]
 800b3ae:	b11b      	cbz	r3, 800b3b8 <__sinit+0x14>
 800b3b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3b4:	f7ff bff0 	b.w	800b398 <__sfp_lock_release>
 800b3b8:	4b04      	ldr	r3, [pc, #16]	@ (800b3cc <__sinit+0x28>)
 800b3ba:	6223      	str	r3, [r4, #32]
 800b3bc:	4b04      	ldr	r3, [pc, #16]	@ (800b3d0 <__sinit+0x2c>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d1f5      	bne.n	800b3b0 <__sinit+0xc>
 800b3c4:	f7ff ffc4 	bl	800b350 <global_stdio_init.part.0>
 800b3c8:	e7f2      	b.n	800b3b0 <__sinit+0xc>
 800b3ca:	bf00      	nop
 800b3cc:	0800b311 	.word	0x0800b311
 800b3d0:	20004378 	.word	0x20004378

0800b3d4 <_fwalk_sglue>:
 800b3d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3d8:	4607      	mov	r7, r0
 800b3da:	4688      	mov	r8, r1
 800b3dc:	4614      	mov	r4, r2
 800b3de:	2600      	movs	r6, #0
 800b3e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3e4:	f1b9 0901 	subs.w	r9, r9, #1
 800b3e8:	d505      	bpl.n	800b3f6 <_fwalk_sglue+0x22>
 800b3ea:	6824      	ldr	r4, [r4, #0]
 800b3ec:	2c00      	cmp	r4, #0
 800b3ee:	d1f7      	bne.n	800b3e0 <_fwalk_sglue+0xc>
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3f6:	89ab      	ldrh	r3, [r5, #12]
 800b3f8:	2b01      	cmp	r3, #1
 800b3fa:	d907      	bls.n	800b40c <_fwalk_sglue+0x38>
 800b3fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b400:	3301      	adds	r3, #1
 800b402:	d003      	beq.n	800b40c <_fwalk_sglue+0x38>
 800b404:	4629      	mov	r1, r5
 800b406:	4638      	mov	r0, r7
 800b408:	47c0      	blx	r8
 800b40a:	4306      	orrs	r6, r0
 800b40c:	3568      	adds	r5, #104	@ 0x68
 800b40e:	e7e9      	b.n	800b3e4 <_fwalk_sglue+0x10>

0800b410 <_fwrite_r>:
 800b410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b414:	9c08      	ldr	r4, [sp, #32]
 800b416:	468a      	mov	sl, r1
 800b418:	4690      	mov	r8, r2
 800b41a:	fb02 f903 	mul.w	r9, r2, r3
 800b41e:	4606      	mov	r6, r0
 800b420:	b118      	cbz	r0, 800b42a <_fwrite_r+0x1a>
 800b422:	6a03      	ldr	r3, [r0, #32]
 800b424:	b90b      	cbnz	r3, 800b42a <_fwrite_r+0x1a>
 800b426:	f7ff ffbd 	bl	800b3a4 <__sinit>
 800b42a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b42c:	07dd      	lsls	r5, r3, #31
 800b42e:	d405      	bmi.n	800b43c <_fwrite_r+0x2c>
 800b430:	89a3      	ldrh	r3, [r4, #12]
 800b432:	0598      	lsls	r0, r3, #22
 800b434:	d402      	bmi.n	800b43c <_fwrite_r+0x2c>
 800b436:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b438:	f000 f9a9 	bl	800b78e <__retarget_lock_acquire_recursive>
 800b43c:	89a3      	ldrh	r3, [r4, #12]
 800b43e:	0719      	lsls	r1, r3, #28
 800b440:	d516      	bpl.n	800b470 <_fwrite_r+0x60>
 800b442:	6923      	ldr	r3, [r4, #16]
 800b444:	b1a3      	cbz	r3, 800b470 <_fwrite_r+0x60>
 800b446:	2500      	movs	r5, #0
 800b448:	454d      	cmp	r5, r9
 800b44a:	d01f      	beq.n	800b48c <_fwrite_r+0x7c>
 800b44c:	68a7      	ldr	r7, [r4, #8]
 800b44e:	f81a 1005 	ldrb.w	r1, [sl, r5]
 800b452:	3f01      	subs	r7, #1
 800b454:	2f00      	cmp	r7, #0
 800b456:	60a7      	str	r7, [r4, #8]
 800b458:	da04      	bge.n	800b464 <_fwrite_r+0x54>
 800b45a:	69a3      	ldr	r3, [r4, #24]
 800b45c:	429f      	cmp	r7, r3
 800b45e:	db0f      	blt.n	800b480 <_fwrite_r+0x70>
 800b460:	290a      	cmp	r1, #10
 800b462:	d00d      	beq.n	800b480 <_fwrite_r+0x70>
 800b464:	6823      	ldr	r3, [r4, #0]
 800b466:	1c5a      	adds	r2, r3, #1
 800b468:	6022      	str	r2, [r4, #0]
 800b46a:	7019      	strb	r1, [r3, #0]
 800b46c:	3501      	adds	r5, #1
 800b46e:	e7eb      	b.n	800b448 <_fwrite_r+0x38>
 800b470:	4621      	mov	r1, r4
 800b472:	4630      	mov	r0, r6
 800b474:	f000 f8a8 	bl	800b5c8 <__swsetup_r>
 800b478:	2800      	cmp	r0, #0
 800b47a:	d0e4      	beq.n	800b446 <_fwrite_r+0x36>
 800b47c:	2500      	movs	r5, #0
 800b47e:	e005      	b.n	800b48c <_fwrite_r+0x7c>
 800b480:	4622      	mov	r2, r4
 800b482:	4630      	mov	r0, r6
 800b484:	f000 f861 	bl	800b54a <__swbuf_r>
 800b488:	3001      	adds	r0, #1
 800b48a:	d1ef      	bne.n	800b46c <_fwrite_r+0x5c>
 800b48c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b48e:	07da      	lsls	r2, r3, #31
 800b490:	d405      	bmi.n	800b49e <_fwrite_r+0x8e>
 800b492:	89a3      	ldrh	r3, [r4, #12]
 800b494:	059b      	lsls	r3, r3, #22
 800b496:	d402      	bmi.n	800b49e <_fwrite_r+0x8e>
 800b498:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b49a:	f000 f979 	bl	800b790 <__retarget_lock_release_recursive>
 800b49e:	fbb5 f0f8 	udiv	r0, r5, r8
 800b4a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800b4a8 <fwrite>:
 800b4a8:	b507      	push	{r0, r1, r2, lr}
 800b4aa:	9300      	str	r3, [sp, #0]
 800b4ac:	4613      	mov	r3, r2
 800b4ae:	460a      	mov	r2, r1
 800b4b0:	4601      	mov	r1, r0
 800b4b2:	4803      	ldr	r0, [pc, #12]	@ (800b4c0 <fwrite+0x18>)
 800b4b4:	6800      	ldr	r0, [r0, #0]
 800b4b6:	f7ff ffab 	bl	800b410 <_fwrite_r>
 800b4ba:	b003      	add	sp, #12
 800b4bc:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4c0:	20003124 	.word	0x20003124

0800b4c4 <__sread>:
 800b4c4:	b510      	push	{r4, lr}
 800b4c6:	460c      	mov	r4, r1
 800b4c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4cc:	f000 f900 	bl	800b6d0 <_read_r>
 800b4d0:	2800      	cmp	r0, #0
 800b4d2:	bfab      	itete	ge
 800b4d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b4d6:	89a3      	ldrhlt	r3, [r4, #12]
 800b4d8:	181b      	addge	r3, r3, r0
 800b4da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b4de:	bfac      	ite	ge
 800b4e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b4e2:	81a3      	strhlt	r3, [r4, #12]
 800b4e4:	bd10      	pop	{r4, pc}

0800b4e6 <__swrite>:
 800b4e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4ea:	461f      	mov	r7, r3
 800b4ec:	898b      	ldrh	r3, [r1, #12]
 800b4ee:	05db      	lsls	r3, r3, #23
 800b4f0:	4605      	mov	r5, r0
 800b4f2:	460c      	mov	r4, r1
 800b4f4:	4616      	mov	r6, r2
 800b4f6:	d505      	bpl.n	800b504 <__swrite+0x1e>
 800b4f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4fc:	2302      	movs	r3, #2
 800b4fe:	2200      	movs	r2, #0
 800b500:	f000 f8d4 	bl	800b6ac <_lseek_r>
 800b504:	89a3      	ldrh	r3, [r4, #12]
 800b506:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b50a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b50e:	81a3      	strh	r3, [r4, #12]
 800b510:	4632      	mov	r2, r6
 800b512:	463b      	mov	r3, r7
 800b514:	4628      	mov	r0, r5
 800b516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b51a:	f000 b8fb 	b.w	800b714 <_write_r>

0800b51e <__sseek>:
 800b51e:	b510      	push	{r4, lr}
 800b520:	460c      	mov	r4, r1
 800b522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b526:	f000 f8c1 	bl	800b6ac <_lseek_r>
 800b52a:	1c43      	adds	r3, r0, #1
 800b52c:	89a3      	ldrh	r3, [r4, #12]
 800b52e:	bf15      	itete	ne
 800b530:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b532:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b536:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b53a:	81a3      	strheq	r3, [r4, #12]
 800b53c:	bf18      	it	ne
 800b53e:	81a3      	strhne	r3, [r4, #12]
 800b540:	bd10      	pop	{r4, pc}

0800b542 <__sclose>:
 800b542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b546:	f000 b8a1 	b.w	800b68c <_close_r>

0800b54a <__swbuf_r>:
 800b54a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b54c:	460e      	mov	r6, r1
 800b54e:	4614      	mov	r4, r2
 800b550:	4605      	mov	r5, r0
 800b552:	b118      	cbz	r0, 800b55c <__swbuf_r+0x12>
 800b554:	6a03      	ldr	r3, [r0, #32]
 800b556:	b90b      	cbnz	r3, 800b55c <__swbuf_r+0x12>
 800b558:	f7ff ff24 	bl	800b3a4 <__sinit>
 800b55c:	69a3      	ldr	r3, [r4, #24]
 800b55e:	60a3      	str	r3, [r4, #8]
 800b560:	89a3      	ldrh	r3, [r4, #12]
 800b562:	071a      	lsls	r2, r3, #28
 800b564:	d501      	bpl.n	800b56a <__swbuf_r+0x20>
 800b566:	6923      	ldr	r3, [r4, #16]
 800b568:	b943      	cbnz	r3, 800b57c <__swbuf_r+0x32>
 800b56a:	4621      	mov	r1, r4
 800b56c:	4628      	mov	r0, r5
 800b56e:	f000 f82b 	bl	800b5c8 <__swsetup_r>
 800b572:	b118      	cbz	r0, 800b57c <__swbuf_r+0x32>
 800b574:	f04f 37ff 	mov.w	r7, #4294967295
 800b578:	4638      	mov	r0, r7
 800b57a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b57c:	6823      	ldr	r3, [r4, #0]
 800b57e:	6922      	ldr	r2, [r4, #16]
 800b580:	1a98      	subs	r0, r3, r2
 800b582:	6963      	ldr	r3, [r4, #20]
 800b584:	b2f6      	uxtb	r6, r6
 800b586:	4283      	cmp	r3, r0
 800b588:	4637      	mov	r7, r6
 800b58a:	dc05      	bgt.n	800b598 <__swbuf_r+0x4e>
 800b58c:	4621      	mov	r1, r4
 800b58e:	4628      	mov	r0, r5
 800b590:	f001 fd18 	bl	800cfc4 <_fflush_r>
 800b594:	2800      	cmp	r0, #0
 800b596:	d1ed      	bne.n	800b574 <__swbuf_r+0x2a>
 800b598:	68a3      	ldr	r3, [r4, #8]
 800b59a:	3b01      	subs	r3, #1
 800b59c:	60a3      	str	r3, [r4, #8]
 800b59e:	6823      	ldr	r3, [r4, #0]
 800b5a0:	1c5a      	adds	r2, r3, #1
 800b5a2:	6022      	str	r2, [r4, #0]
 800b5a4:	701e      	strb	r6, [r3, #0]
 800b5a6:	6962      	ldr	r2, [r4, #20]
 800b5a8:	1c43      	adds	r3, r0, #1
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d004      	beq.n	800b5b8 <__swbuf_r+0x6e>
 800b5ae:	89a3      	ldrh	r3, [r4, #12]
 800b5b0:	07db      	lsls	r3, r3, #31
 800b5b2:	d5e1      	bpl.n	800b578 <__swbuf_r+0x2e>
 800b5b4:	2e0a      	cmp	r6, #10
 800b5b6:	d1df      	bne.n	800b578 <__swbuf_r+0x2e>
 800b5b8:	4621      	mov	r1, r4
 800b5ba:	4628      	mov	r0, r5
 800b5bc:	f001 fd02 	bl	800cfc4 <_fflush_r>
 800b5c0:	2800      	cmp	r0, #0
 800b5c2:	d0d9      	beq.n	800b578 <__swbuf_r+0x2e>
 800b5c4:	e7d6      	b.n	800b574 <__swbuf_r+0x2a>
	...

0800b5c8 <__swsetup_r>:
 800b5c8:	b538      	push	{r3, r4, r5, lr}
 800b5ca:	4b29      	ldr	r3, [pc, #164]	@ (800b670 <__swsetup_r+0xa8>)
 800b5cc:	4605      	mov	r5, r0
 800b5ce:	6818      	ldr	r0, [r3, #0]
 800b5d0:	460c      	mov	r4, r1
 800b5d2:	b118      	cbz	r0, 800b5dc <__swsetup_r+0x14>
 800b5d4:	6a03      	ldr	r3, [r0, #32]
 800b5d6:	b90b      	cbnz	r3, 800b5dc <__swsetup_r+0x14>
 800b5d8:	f7ff fee4 	bl	800b3a4 <__sinit>
 800b5dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5e0:	0719      	lsls	r1, r3, #28
 800b5e2:	d422      	bmi.n	800b62a <__swsetup_r+0x62>
 800b5e4:	06da      	lsls	r2, r3, #27
 800b5e6:	d407      	bmi.n	800b5f8 <__swsetup_r+0x30>
 800b5e8:	2209      	movs	r2, #9
 800b5ea:	602a      	str	r2, [r5, #0]
 800b5ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5f0:	81a3      	strh	r3, [r4, #12]
 800b5f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f6:	e033      	b.n	800b660 <__swsetup_r+0x98>
 800b5f8:	0758      	lsls	r0, r3, #29
 800b5fa:	d512      	bpl.n	800b622 <__swsetup_r+0x5a>
 800b5fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5fe:	b141      	cbz	r1, 800b612 <__swsetup_r+0x4a>
 800b600:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b604:	4299      	cmp	r1, r3
 800b606:	d002      	beq.n	800b60e <__swsetup_r+0x46>
 800b608:	4628      	mov	r0, r5
 800b60a:	f000 ff49 	bl	800c4a0 <_free_r>
 800b60e:	2300      	movs	r3, #0
 800b610:	6363      	str	r3, [r4, #52]	@ 0x34
 800b612:	89a3      	ldrh	r3, [r4, #12]
 800b614:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b618:	81a3      	strh	r3, [r4, #12]
 800b61a:	2300      	movs	r3, #0
 800b61c:	6063      	str	r3, [r4, #4]
 800b61e:	6923      	ldr	r3, [r4, #16]
 800b620:	6023      	str	r3, [r4, #0]
 800b622:	89a3      	ldrh	r3, [r4, #12]
 800b624:	f043 0308 	orr.w	r3, r3, #8
 800b628:	81a3      	strh	r3, [r4, #12]
 800b62a:	6923      	ldr	r3, [r4, #16]
 800b62c:	b94b      	cbnz	r3, 800b642 <__swsetup_r+0x7a>
 800b62e:	89a3      	ldrh	r3, [r4, #12]
 800b630:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b638:	d003      	beq.n	800b642 <__swsetup_r+0x7a>
 800b63a:	4621      	mov	r1, r4
 800b63c:	4628      	mov	r0, r5
 800b63e:	f001 fd21 	bl	800d084 <__smakebuf_r>
 800b642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b646:	f013 0201 	ands.w	r2, r3, #1
 800b64a:	d00a      	beq.n	800b662 <__swsetup_r+0x9a>
 800b64c:	2200      	movs	r2, #0
 800b64e:	60a2      	str	r2, [r4, #8]
 800b650:	6962      	ldr	r2, [r4, #20]
 800b652:	4252      	negs	r2, r2
 800b654:	61a2      	str	r2, [r4, #24]
 800b656:	6922      	ldr	r2, [r4, #16]
 800b658:	b942      	cbnz	r2, 800b66c <__swsetup_r+0xa4>
 800b65a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b65e:	d1c5      	bne.n	800b5ec <__swsetup_r+0x24>
 800b660:	bd38      	pop	{r3, r4, r5, pc}
 800b662:	0799      	lsls	r1, r3, #30
 800b664:	bf58      	it	pl
 800b666:	6962      	ldrpl	r2, [r4, #20]
 800b668:	60a2      	str	r2, [r4, #8]
 800b66a:	e7f4      	b.n	800b656 <__swsetup_r+0x8e>
 800b66c:	2000      	movs	r0, #0
 800b66e:	e7f7      	b.n	800b660 <__swsetup_r+0x98>
 800b670:	20003124 	.word	0x20003124

0800b674 <memset>:
 800b674:	4402      	add	r2, r0
 800b676:	4603      	mov	r3, r0
 800b678:	4293      	cmp	r3, r2
 800b67a:	d100      	bne.n	800b67e <memset+0xa>
 800b67c:	4770      	bx	lr
 800b67e:	f803 1b01 	strb.w	r1, [r3], #1
 800b682:	e7f9      	b.n	800b678 <memset+0x4>

0800b684 <_localeconv_r>:
 800b684:	4800      	ldr	r0, [pc, #0]	@ (800b688 <_localeconv_r+0x4>)
 800b686:	4770      	bx	lr
 800b688:	20003264 	.word	0x20003264

0800b68c <_close_r>:
 800b68c:	b538      	push	{r3, r4, r5, lr}
 800b68e:	4d06      	ldr	r5, [pc, #24]	@ (800b6a8 <_close_r+0x1c>)
 800b690:	2300      	movs	r3, #0
 800b692:	4604      	mov	r4, r0
 800b694:	4608      	mov	r0, r1
 800b696:	602b      	str	r3, [r5, #0]
 800b698:	f7f7 f8e2 	bl	8002860 <_close>
 800b69c:	1c43      	adds	r3, r0, #1
 800b69e:	d102      	bne.n	800b6a6 <_close_r+0x1a>
 800b6a0:	682b      	ldr	r3, [r5, #0]
 800b6a2:	b103      	cbz	r3, 800b6a6 <_close_r+0x1a>
 800b6a4:	6023      	str	r3, [r4, #0]
 800b6a6:	bd38      	pop	{r3, r4, r5, pc}
 800b6a8:	2000437c 	.word	0x2000437c

0800b6ac <_lseek_r>:
 800b6ac:	b538      	push	{r3, r4, r5, lr}
 800b6ae:	4d07      	ldr	r5, [pc, #28]	@ (800b6cc <_lseek_r+0x20>)
 800b6b0:	4604      	mov	r4, r0
 800b6b2:	4608      	mov	r0, r1
 800b6b4:	4611      	mov	r1, r2
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	602a      	str	r2, [r5, #0]
 800b6ba:	461a      	mov	r2, r3
 800b6bc:	f7f7 f8f7 	bl	80028ae <_lseek>
 800b6c0:	1c43      	adds	r3, r0, #1
 800b6c2:	d102      	bne.n	800b6ca <_lseek_r+0x1e>
 800b6c4:	682b      	ldr	r3, [r5, #0]
 800b6c6:	b103      	cbz	r3, 800b6ca <_lseek_r+0x1e>
 800b6c8:	6023      	str	r3, [r4, #0]
 800b6ca:	bd38      	pop	{r3, r4, r5, pc}
 800b6cc:	2000437c 	.word	0x2000437c

0800b6d0 <_read_r>:
 800b6d0:	b538      	push	{r3, r4, r5, lr}
 800b6d2:	4d07      	ldr	r5, [pc, #28]	@ (800b6f0 <_read_r+0x20>)
 800b6d4:	4604      	mov	r4, r0
 800b6d6:	4608      	mov	r0, r1
 800b6d8:	4611      	mov	r1, r2
 800b6da:	2200      	movs	r2, #0
 800b6dc:	602a      	str	r2, [r5, #0]
 800b6de:	461a      	mov	r2, r3
 800b6e0:	f7f7 f885 	bl	80027ee <_read>
 800b6e4:	1c43      	adds	r3, r0, #1
 800b6e6:	d102      	bne.n	800b6ee <_read_r+0x1e>
 800b6e8:	682b      	ldr	r3, [r5, #0]
 800b6ea:	b103      	cbz	r3, 800b6ee <_read_r+0x1e>
 800b6ec:	6023      	str	r3, [r4, #0]
 800b6ee:	bd38      	pop	{r3, r4, r5, pc}
 800b6f0:	2000437c 	.word	0x2000437c

0800b6f4 <_sbrk_r>:
 800b6f4:	b538      	push	{r3, r4, r5, lr}
 800b6f6:	4d06      	ldr	r5, [pc, #24]	@ (800b710 <_sbrk_r+0x1c>)
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	4604      	mov	r4, r0
 800b6fc:	4608      	mov	r0, r1
 800b6fe:	602b      	str	r3, [r5, #0]
 800b700:	f7f7 f8e2 	bl	80028c8 <_sbrk>
 800b704:	1c43      	adds	r3, r0, #1
 800b706:	d102      	bne.n	800b70e <_sbrk_r+0x1a>
 800b708:	682b      	ldr	r3, [r5, #0]
 800b70a:	b103      	cbz	r3, 800b70e <_sbrk_r+0x1a>
 800b70c:	6023      	str	r3, [r4, #0]
 800b70e:	bd38      	pop	{r3, r4, r5, pc}
 800b710:	2000437c 	.word	0x2000437c

0800b714 <_write_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4d07      	ldr	r5, [pc, #28]	@ (800b734 <_write_r+0x20>)
 800b718:	4604      	mov	r4, r0
 800b71a:	4608      	mov	r0, r1
 800b71c:	4611      	mov	r1, r2
 800b71e:	2200      	movs	r2, #0
 800b720:	602a      	str	r2, [r5, #0]
 800b722:	461a      	mov	r2, r3
 800b724:	f7f7 f880 	bl	8002828 <_write>
 800b728:	1c43      	adds	r3, r0, #1
 800b72a:	d102      	bne.n	800b732 <_write_r+0x1e>
 800b72c:	682b      	ldr	r3, [r5, #0]
 800b72e:	b103      	cbz	r3, 800b732 <_write_r+0x1e>
 800b730:	6023      	str	r3, [r4, #0]
 800b732:	bd38      	pop	{r3, r4, r5, pc}
 800b734:	2000437c 	.word	0x2000437c

0800b738 <__errno>:
 800b738:	4b01      	ldr	r3, [pc, #4]	@ (800b740 <__errno+0x8>)
 800b73a:	6818      	ldr	r0, [r3, #0]
 800b73c:	4770      	bx	lr
 800b73e:	bf00      	nop
 800b740:	20003124 	.word	0x20003124

0800b744 <__libc_init_array>:
 800b744:	b570      	push	{r4, r5, r6, lr}
 800b746:	4d0d      	ldr	r5, [pc, #52]	@ (800b77c <__libc_init_array+0x38>)
 800b748:	4c0d      	ldr	r4, [pc, #52]	@ (800b780 <__libc_init_array+0x3c>)
 800b74a:	1b64      	subs	r4, r4, r5
 800b74c:	10a4      	asrs	r4, r4, #2
 800b74e:	2600      	movs	r6, #0
 800b750:	42a6      	cmp	r6, r4
 800b752:	d109      	bne.n	800b768 <__libc_init_array+0x24>
 800b754:	4d0b      	ldr	r5, [pc, #44]	@ (800b784 <__libc_init_array+0x40>)
 800b756:	4c0c      	ldr	r4, [pc, #48]	@ (800b788 <__libc_init_array+0x44>)
 800b758:	f001 fd5c 	bl	800d214 <_init>
 800b75c:	1b64      	subs	r4, r4, r5
 800b75e:	10a4      	asrs	r4, r4, #2
 800b760:	2600      	movs	r6, #0
 800b762:	42a6      	cmp	r6, r4
 800b764:	d105      	bne.n	800b772 <__libc_init_array+0x2e>
 800b766:	bd70      	pop	{r4, r5, r6, pc}
 800b768:	f855 3b04 	ldr.w	r3, [r5], #4
 800b76c:	4798      	blx	r3
 800b76e:	3601      	adds	r6, #1
 800b770:	e7ee      	b.n	800b750 <__libc_init_array+0xc>
 800b772:	f855 3b04 	ldr.w	r3, [r5], #4
 800b776:	4798      	blx	r3
 800b778:	3601      	adds	r6, #1
 800b77a:	e7f2      	b.n	800b762 <__libc_init_array+0x1e>
 800b77c:	0800e2f8 	.word	0x0800e2f8
 800b780:	0800e2f8 	.word	0x0800e2f8
 800b784:	0800e2f8 	.word	0x0800e2f8
 800b788:	0800e308 	.word	0x0800e308

0800b78c <__retarget_lock_init_recursive>:
 800b78c:	4770      	bx	lr

0800b78e <__retarget_lock_acquire_recursive>:
 800b78e:	4770      	bx	lr

0800b790 <__retarget_lock_release_recursive>:
 800b790:	4770      	bx	lr

0800b792 <memcpy>:
 800b792:	440a      	add	r2, r1
 800b794:	4291      	cmp	r1, r2
 800b796:	f100 33ff 	add.w	r3, r0, #4294967295
 800b79a:	d100      	bne.n	800b79e <memcpy+0xc>
 800b79c:	4770      	bx	lr
 800b79e:	b510      	push	{r4, lr}
 800b7a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7a8:	4291      	cmp	r1, r2
 800b7aa:	d1f9      	bne.n	800b7a0 <memcpy+0xe>
 800b7ac:	bd10      	pop	{r4, pc}
	...

0800b7b0 <__assert_func>:
 800b7b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7b2:	4614      	mov	r4, r2
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	4b09      	ldr	r3, [pc, #36]	@ (800b7dc <__assert_func+0x2c>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4605      	mov	r5, r0
 800b7bc:	68d8      	ldr	r0, [r3, #12]
 800b7be:	b14c      	cbz	r4, 800b7d4 <__assert_func+0x24>
 800b7c0:	4b07      	ldr	r3, [pc, #28]	@ (800b7e0 <__assert_func+0x30>)
 800b7c2:	9100      	str	r1, [sp, #0]
 800b7c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7c8:	4906      	ldr	r1, [pc, #24]	@ (800b7e4 <__assert_func+0x34>)
 800b7ca:	462b      	mov	r3, r5
 800b7cc:	f001 fc22 	bl	800d014 <fiprintf>
 800b7d0:	f001 fcb6 	bl	800d140 <abort>
 800b7d4:	4b04      	ldr	r3, [pc, #16]	@ (800b7e8 <__assert_func+0x38>)
 800b7d6:	461c      	mov	r4, r3
 800b7d8:	e7f3      	b.n	800b7c2 <__assert_func+0x12>
 800b7da:	bf00      	nop
 800b7dc:	20003124 	.word	0x20003124
 800b7e0:	0800e0b1 	.word	0x0800e0b1
 800b7e4:	0800e0be 	.word	0x0800e0be
 800b7e8:	0800e0ec 	.word	0x0800e0ec

0800b7ec <quorem>:
 800b7ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f0:	6903      	ldr	r3, [r0, #16]
 800b7f2:	690c      	ldr	r4, [r1, #16]
 800b7f4:	42a3      	cmp	r3, r4
 800b7f6:	4607      	mov	r7, r0
 800b7f8:	db7e      	blt.n	800b8f8 <quorem+0x10c>
 800b7fa:	3c01      	subs	r4, #1
 800b7fc:	f101 0814 	add.w	r8, r1, #20
 800b800:	00a3      	lsls	r3, r4, #2
 800b802:	f100 0514 	add.w	r5, r0, #20
 800b806:	9300      	str	r3, [sp, #0]
 800b808:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b80c:	9301      	str	r3, [sp, #4]
 800b80e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b812:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b816:	3301      	adds	r3, #1
 800b818:	429a      	cmp	r2, r3
 800b81a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b81e:	fbb2 f6f3 	udiv	r6, r2, r3
 800b822:	d32e      	bcc.n	800b882 <quorem+0x96>
 800b824:	f04f 0a00 	mov.w	sl, #0
 800b828:	46c4      	mov	ip, r8
 800b82a:	46ae      	mov	lr, r5
 800b82c:	46d3      	mov	fp, sl
 800b82e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b832:	b298      	uxth	r0, r3
 800b834:	fb06 a000 	mla	r0, r6, r0, sl
 800b838:	0c02      	lsrs	r2, r0, #16
 800b83a:	0c1b      	lsrs	r3, r3, #16
 800b83c:	fb06 2303 	mla	r3, r6, r3, r2
 800b840:	f8de 2000 	ldr.w	r2, [lr]
 800b844:	b280      	uxth	r0, r0
 800b846:	b292      	uxth	r2, r2
 800b848:	1a12      	subs	r2, r2, r0
 800b84a:	445a      	add	r2, fp
 800b84c:	f8de 0000 	ldr.w	r0, [lr]
 800b850:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b854:	b29b      	uxth	r3, r3
 800b856:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b85a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b85e:	b292      	uxth	r2, r2
 800b860:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b864:	45e1      	cmp	r9, ip
 800b866:	f84e 2b04 	str.w	r2, [lr], #4
 800b86a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b86e:	d2de      	bcs.n	800b82e <quorem+0x42>
 800b870:	9b00      	ldr	r3, [sp, #0]
 800b872:	58eb      	ldr	r3, [r5, r3]
 800b874:	b92b      	cbnz	r3, 800b882 <quorem+0x96>
 800b876:	9b01      	ldr	r3, [sp, #4]
 800b878:	3b04      	subs	r3, #4
 800b87a:	429d      	cmp	r5, r3
 800b87c:	461a      	mov	r2, r3
 800b87e:	d32f      	bcc.n	800b8e0 <quorem+0xf4>
 800b880:	613c      	str	r4, [r7, #16]
 800b882:	4638      	mov	r0, r7
 800b884:	f001 f8c8 	bl	800ca18 <__mcmp>
 800b888:	2800      	cmp	r0, #0
 800b88a:	db25      	blt.n	800b8d8 <quorem+0xec>
 800b88c:	4629      	mov	r1, r5
 800b88e:	2000      	movs	r0, #0
 800b890:	f858 2b04 	ldr.w	r2, [r8], #4
 800b894:	f8d1 c000 	ldr.w	ip, [r1]
 800b898:	fa1f fe82 	uxth.w	lr, r2
 800b89c:	fa1f f38c 	uxth.w	r3, ip
 800b8a0:	eba3 030e 	sub.w	r3, r3, lr
 800b8a4:	4403      	add	r3, r0
 800b8a6:	0c12      	lsrs	r2, r2, #16
 800b8a8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b8ac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b8b0:	b29b      	uxth	r3, r3
 800b8b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8b6:	45c1      	cmp	r9, r8
 800b8b8:	f841 3b04 	str.w	r3, [r1], #4
 800b8bc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b8c0:	d2e6      	bcs.n	800b890 <quorem+0xa4>
 800b8c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8ca:	b922      	cbnz	r2, 800b8d6 <quorem+0xea>
 800b8cc:	3b04      	subs	r3, #4
 800b8ce:	429d      	cmp	r5, r3
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	d30b      	bcc.n	800b8ec <quorem+0x100>
 800b8d4:	613c      	str	r4, [r7, #16]
 800b8d6:	3601      	adds	r6, #1
 800b8d8:	4630      	mov	r0, r6
 800b8da:	b003      	add	sp, #12
 800b8dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e0:	6812      	ldr	r2, [r2, #0]
 800b8e2:	3b04      	subs	r3, #4
 800b8e4:	2a00      	cmp	r2, #0
 800b8e6:	d1cb      	bne.n	800b880 <quorem+0x94>
 800b8e8:	3c01      	subs	r4, #1
 800b8ea:	e7c6      	b.n	800b87a <quorem+0x8e>
 800b8ec:	6812      	ldr	r2, [r2, #0]
 800b8ee:	3b04      	subs	r3, #4
 800b8f0:	2a00      	cmp	r2, #0
 800b8f2:	d1ef      	bne.n	800b8d4 <quorem+0xe8>
 800b8f4:	3c01      	subs	r4, #1
 800b8f6:	e7ea      	b.n	800b8ce <quorem+0xe2>
 800b8f8:	2000      	movs	r0, #0
 800b8fa:	e7ee      	b.n	800b8da <quorem+0xee>
 800b8fc:	0000      	movs	r0, r0
	...

0800b900 <_dtoa_r>:
 800b900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b904:	69c7      	ldr	r7, [r0, #28]
 800b906:	b097      	sub	sp, #92	@ 0x5c
 800b908:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b90c:	ec55 4b10 	vmov	r4, r5, d0
 800b910:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b912:	9107      	str	r1, [sp, #28]
 800b914:	4681      	mov	r9, r0
 800b916:	920c      	str	r2, [sp, #48]	@ 0x30
 800b918:	9311      	str	r3, [sp, #68]	@ 0x44
 800b91a:	b97f      	cbnz	r7, 800b93c <_dtoa_r+0x3c>
 800b91c:	2010      	movs	r0, #16
 800b91e:	f7fe ff6b 	bl	800a7f8 <malloc>
 800b922:	4602      	mov	r2, r0
 800b924:	f8c9 001c 	str.w	r0, [r9, #28]
 800b928:	b920      	cbnz	r0, 800b934 <_dtoa_r+0x34>
 800b92a:	4ba9      	ldr	r3, [pc, #676]	@ (800bbd0 <_dtoa_r+0x2d0>)
 800b92c:	21ef      	movs	r1, #239	@ 0xef
 800b92e:	48a9      	ldr	r0, [pc, #676]	@ (800bbd4 <_dtoa_r+0x2d4>)
 800b930:	f7ff ff3e 	bl	800b7b0 <__assert_func>
 800b934:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b938:	6007      	str	r7, [r0, #0]
 800b93a:	60c7      	str	r7, [r0, #12]
 800b93c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b940:	6819      	ldr	r1, [r3, #0]
 800b942:	b159      	cbz	r1, 800b95c <_dtoa_r+0x5c>
 800b944:	685a      	ldr	r2, [r3, #4]
 800b946:	604a      	str	r2, [r1, #4]
 800b948:	2301      	movs	r3, #1
 800b94a:	4093      	lsls	r3, r2
 800b94c:	608b      	str	r3, [r1, #8]
 800b94e:	4648      	mov	r0, r9
 800b950:	f000 fe30 	bl	800c5b4 <_Bfree>
 800b954:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b958:	2200      	movs	r2, #0
 800b95a:	601a      	str	r2, [r3, #0]
 800b95c:	1e2b      	subs	r3, r5, #0
 800b95e:	bfb9      	ittee	lt
 800b960:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b964:	9305      	strlt	r3, [sp, #20]
 800b966:	2300      	movge	r3, #0
 800b968:	6033      	strge	r3, [r6, #0]
 800b96a:	9f05      	ldr	r7, [sp, #20]
 800b96c:	4b9a      	ldr	r3, [pc, #616]	@ (800bbd8 <_dtoa_r+0x2d8>)
 800b96e:	bfbc      	itt	lt
 800b970:	2201      	movlt	r2, #1
 800b972:	6032      	strlt	r2, [r6, #0]
 800b974:	43bb      	bics	r3, r7
 800b976:	d112      	bne.n	800b99e <_dtoa_r+0x9e>
 800b978:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b97a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b97e:	6013      	str	r3, [r2, #0]
 800b980:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b984:	4323      	orrs	r3, r4
 800b986:	f000 855a 	beq.w	800c43e <_dtoa_r+0xb3e>
 800b98a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b98c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bbec <_dtoa_r+0x2ec>
 800b990:	2b00      	cmp	r3, #0
 800b992:	f000 855c 	beq.w	800c44e <_dtoa_r+0xb4e>
 800b996:	f10a 0303 	add.w	r3, sl, #3
 800b99a:	f000 bd56 	b.w	800c44a <_dtoa_r+0xb4a>
 800b99e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	ec51 0b17 	vmov	r0, r1, d7
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b9ae:	f7f5 f8bb 	bl	8000b28 <__aeabi_dcmpeq>
 800b9b2:	4680      	mov	r8, r0
 800b9b4:	b158      	cbz	r0, 800b9ce <_dtoa_r+0xce>
 800b9b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	6013      	str	r3, [r2, #0]
 800b9bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b9be:	b113      	cbz	r3, 800b9c6 <_dtoa_r+0xc6>
 800b9c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b9c2:	4b86      	ldr	r3, [pc, #536]	@ (800bbdc <_dtoa_r+0x2dc>)
 800b9c4:	6013      	str	r3, [r2, #0]
 800b9c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bbf0 <_dtoa_r+0x2f0>
 800b9ca:	f000 bd40 	b.w	800c44e <_dtoa_r+0xb4e>
 800b9ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b9d2:	aa14      	add	r2, sp, #80	@ 0x50
 800b9d4:	a915      	add	r1, sp, #84	@ 0x54
 800b9d6:	4648      	mov	r0, r9
 800b9d8:	f001 f8ce 	bl	800cb78 <__d2b>
 800b9dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b9e0:	9002      	str	r0, [sp, #8]
 800b9e2:	2e00      	cmp	r6, #0
 800b9e4:	d078      	beq.n	800bad8 <_dtoa_r+0x1d8>
 800b9e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b9ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b9f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b9f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b9fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ba00:	4619      	mov	r1, r3
 800ba02:	2200      	movs	r2, #0
 800ba04:	4b76      	ldr	r3, [pc, #472]	@ (800bbe0 <_dtoa_r+0x2e0>)
 800ba06:	f7f4 fc6f 	bl	80002e8 <__aeabi_dsub>
 800ba0a:	a36b      	add	r3, pc, #428	@ (adr r3, 800bbb8 <_dtoa_r+0x2b8>)
 800ba0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba10:	f7f4 fe22 	bl	8000658 <__aeabi_dmul>
 800ba14:	a36a      	add	r3, pc, #424	@ (adr r3, 800bbc0 <_dtoa_r+0x2c0>)
 800ba16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1a:	f7f4 fc67 	bl	80002ec <__adddf3>
 800ba1e:	4604      	mov	r4, r0
 800ba20:	4630      	mov	r0, r6
 800ba22:	460d      	mov	r5, r1
 800ba24:	f7f4 fdae 	bl	8000584 <__aeabi_i2d>
 800ba28:	a367      	add	r3, pc, #412	@ (adr r3, 800bbc8 <_dtoa_r+0x2c8>)
 800ba2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2e:	f7f4 fe13 	bl	8000658 <__aeabi_dmul>
 800ba32:	4602      	mov	r2, r0
 800ba34:	460b      	mov	r3, r1
 800ba36:	4620      	mov	r0, r4
 800ba38:	4629      	mov	r1, r5
 800ba3a:	f7f4 fc57 	bl	80002ec <__adddf3>
 800ba3e:	4604      	mov	r4, r0
 800ba40:	460d      	mov	r5, r1
 800ba42:	f7f5 f8b9 	bl	8000bb8 <__aeabi_d2iz>
 800ba46:	2200      	movs	r2, #0
 800ba48:	4607      	mov	r7, r0
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	4620      	mov	r0, r4
 800ba4e:	4629      	mov	r1, r5
 800ba50:	f7f5 f874 	bl	8000b3c <__aeabi_dcmplt>
 800ba54:	b140      	cbz	r0, 800ba68 <_dtoa_r+0x168>
 800ba56:	4638      	mov	r0, r7
 800ba58:	f7f4 fd94 	bl	8000584 <__aeabi_i2d>
 800ba5c:	4622      	mov	r2, r4
 800ba5e:	462b      	mov	r3, r5
 800ba60:	f7f5 f862 	bl	8000b28 <__aeabi_dcmpeq>
 800ba64:	b900      	cbnz	r0, 800ba68 <_dtoa_r+0x168>
 800ba66:	3f01      	subs	r7, #1
 800ba68:	2f16      	cmp	r7, #22
 800ba6a:	d852      	bhi.n	800bb12 <_dtoa_r+0x212>
 800ba6c:	4b5d      	ldr	r3, [pc, #372]	@ (800bbe4 <_dtoa_r+0x2e4>)
 800ba6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba7a:	f7f5 f85f 	bl	8000b3c <__aeabi_dcmplt>
 800ba7e:	2800      	cmp	r0, #0
 800ba80:	d049      	beq.n	800bb16 <_dtoa_r+0x216>
 800ba82:	3f01      	subs	r7, #1
 800ba84:	2300      	movs	r3, #0
 800ba86:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba8a:	1b9b      	subs	r3, r3, r6
 800ba8c:	1e5a      	subs	r2, r3, #1
 800ba8e:	bf45      	ittet	mi
 800ba90:	f1c3 0301 	rsbmi	r3, r3, #1
 800ba94:	9300      	strmi	r3, [sp, #0]
 800ba96:	2300      	movpl	r3, #0
 800ba98:	2300      	movmi	r3, #0
 800ba9a:	9206      	str	r2, [sp, #24]
 800ba9c:	bf54      	ite	pl
 800ba9e:	9300      	strpl	r3, [sp, #0]
 800baa0:	9306      	strmi	r3, [sp, #24]
 800baa2:	2f00      	cmp	r7, #0
 800baa4:	db39      	blt.n	800bb1a <_dtoa_r+0x21a>
 800baa6:	9b06      	ldr	r3, [sp, #24]
 800baa8:	970d      	str	r7, [sp, #52]	@ 0x34
 800baaa:	443b      	add	r3, r7
 800baac:	9306      	str	r3, [sp, #24]
 800baae:	2300      	movs	r3, #0
 800bab0:	9308      	str	r3, [sp, #32]
 800bab2:	9b07      	ldr	r3, [sp, #28]
 800bab4:	2b09      	cmp	r3, #9
 800bab6:	d863      	bhi.n	800bb80 <_dtoa_r+0x280>
 800bab8:	2b05      	cmp	r3, #5
 800baba:	bfc4      	itt	gt
 800babc:	3b04      	subgt	r3, #4
 800babe:	9307      	strgt	r3, [sp, #28]
 800bac0:	9b07      	ldr	r3, [sp, #28]
 800bac2:	f1a3 0302 	sub.w	r3, r3, #2
 800bac6:	bfcc      	ite	gt
 800bac8:	2400      	movgt	r4, #0
 800baca:	2401      	movle	r4, #1
 800bacc:	2b03      	cmp	r3, #3
 800bace:	d863      	bhi.n	800bb98 <_dtoa_r+0x298>
 800bad0:	e8df f003 	tbb	[pc, r3]
 800bad4:	2b375452 	.word	0x2b375452
 800bad8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800badc:	441e      	add	r6, r3
 800bade:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bae2:	2b20      	cmp	r3, #32
 800bae4:	bfc1      	itttt	gt
 800bae6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800baea:	409f      	lslgt	r7, r3
 800baec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800baf0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800baf4:	bfd6      	itet	le
 800baf6:	f1c3 0320 	rsble	r3, r3, #32
 800bafa:	ea47 0003 	orrgt.w	r0, r7, r3
 800bafe:	fa04 f003 	lslle.w	r0, r4, r3
 800bb02:	f7f4 fd2f 	bl	8000564 <__aeabi_ui2d>
 800bb06:	2201      	movs	r2, #1
 800bb08:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bb0c:	3e01      	subs	r6, #1
 800bb0e:	9212      	str	r2, [sp, #72]	@ 0x48
 800bb10:	e776      	b.n	800ba00 <_dtoa_r+0x100>
 800bb12:	2301      	movs	r3, #1
 800bb14:	e7b7      	b.n	800ba86 <_dtoa_r+0x186>
 800bb16:	9010      	str	r0, [sp, #64]	@ 0x40
 800bb18:	e7b6      	b.n	800ba88 <_dtoa_r+0x188>
 800bb1a:	9b00      	ldr	r3, [sp, #0]
 800bb1c:	1bdb      	subs	r3, r3, r7
 800bb1e:	9300      	str	r3, [sp, #0]
 800bb20:	427b      	negs	r3, r7
 800bb22:	9308      	str	r3, [sp, #32]
 800bb24:	2300      	movs	r3, #0
 800bb26:	930d      	str	r3, [sp, #52]	@ 0x34
 800bb28:	e7c3      	b.n	800bab2 <_dtoa_r+0x1b2>
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb30:	eb07 0b03 	add.w	fp, r7, r3
 800bb34:	f10b 0301 	add.w	r3, fp, #1
 800bb38:	2b01      	cmp	r3, #1
 800bb3a:	9303      	str	r3, [sp, #12]
 800bb3c:	bfb8      	it	lt
 800bb3e:	2301      	movlt	r3, #1
 800bb40:	e006      	b.n	800bb50 <_dtoa_r+0x250>
 800bb42:	2301      	movs	r3, #1
 800bb44:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	dd28      	ble.n	800bb9e <_dtoa_r+0x29e>
 800bb4c:	469b      	mov	fp, r3
 800bb4e:	9303      	str	r3, [sp, #12]
 800bb50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bb54:	2100      	movs	r1, #0
 800bb56:	2204      	movs	r2, #4
 800bb58:	f102 0514 	add.w	r5, r2, #20
 800bb5c:	429d      	cmp	r5, r3
 800bb5e:	d926      	bls.n	800bbae <_dtoa_r+0x2ae>
 800bb60:	6041      	str	r1, [r0, #4]
 800bb62:	4648      	mov	r0, r9
 800bb64:	f000 fce6 	bl	800c534 <_Balloc>
 800bb68:	4682      	mov	sl, r0
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	d142      	bne.n	800bbf4 <_dtoa_r+0x2f4>
 800bb6e:	4b1e      	ldr	r3, [pc, #120]	@ (800bbe8 <_dtoa_r+0x2e8>)
 800bb70:	4602      	mov	r2, r0
 800bb72:	f240 11af 	movw	r1, #431	@ 0x1af
 800bb76:	e6da      	b.n	800b92e <_dtoa_r+0x2e>
 800bb78:	2300      	movs	r3, #0
 800bb7a:	e7e3      	b.n	800bb44 <_dtoa_r+0x244>
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	e7d5      	b.n	800bb2c <_dtoa_r+0x22c>
 800bb80:	2401      	movs	r4, #1
 800bb82:	2300      	movs	r3, #0
 800bb84:	9307      	str	r3, [sp, #28]
 800bb86:	9409      	str	r4, [sp, #36]	@ 0x24
 800bb88:	f04f 3bff 	mov.w	fp, #4294967295
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb92:	2312      	movs	r3, #18
 800bb94:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb96:	e7db      	b.n	800bb50 <_dtoa_r+0x250>
 800bb98:	2301      	movs	r3, #1
 800bb9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb9c:	e7f4      	b.n	800bb88 <_dtoa_r+0x288>
 800bb9e:	f04f 0b01 	mov.w	fp, #1
 800bba2:	f8cd b00c 	str.w	fp, [sp, #12]
 800bba6:	465b      	mov	r3, fp
 800bba8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bbac:	e7d0      	b.n	800bb50 <_dtoa_r+0x250>
 800bbae:	3101      	adds	r1, #1
 800bbb0:	0052      	lsls	r2, r2, #1
 800bbb2:	e7d1      	b.n	800bb58 <_dtoa_r+0x258>
 800bbb4:	f3af 8000 	nop.w
 800bbb8:	636f4361 	.word	0x636f4361
 800bbbc:	3fd287a7 	.word	0x3fd287a7
 800bbc0:	8b60c8b3 	.word	0x8b60c8b3
 800bbc4:	3fc68a28 	.word	0x3fc68a28
 800bbc8:	509f79fb 	.word	0x509f79fb
 800bbcc:	3fd34413 	.word	0x3fd34413
 800bbd0:	0800e0fa 	.word	0x0800e0fa
 800bbd4:	0800e111 	.word	0x0800e111
 800bbd8:	7ff00000 	.word	0x7ff00000
 800bbdc:	0800e08e 	.word	0x0800e08e
 800bbe0:	3ff80000 	.word	0x3ff80000
 800bbe4:	0800e228 	.word	0x0800e228
 800bbe8:	0800e169 	.word	0x0800e169
 800bbec:	0800e0f6 	.word	0x0800e0f6
 800bbf0:	0800e08d 	.word	0x0800e08d
 800bbf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bbf8:	6018      	str	r0, [r3, #0]
 800bbfa:	9b03      	ldr	r3, [sp, #12]
 800bbfc:	2b0e      	cmp	r3, #14
 800bbfe:	f200 80a1 	bhi.w	800bd44 <_dtoa_r+0x444>
 800bc02:	2c00      	cmp	r4, #0
 800bc04:	f000 809e 	beq.w	800bd44 <_dtoa_r+0x444>
 800bc08:	2f00      	cmp	r7, #0
 800bc0a:	dd33      	ble.n	800bc74 <_dtoa_r+0x374>
 800bc0c:	4b9c      	ldr	r3, [pc, #624]	@ (800be80 <_dtoa_r+0x580>)
 800bc0e:	f007 020f 	and.w	r2, r7, #15
 800bc12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc16:	ed93 7b00 	vldr	d7, [r3]
 800bc1a:	05f8      	lsls	r0, r7, #23
 800bc1c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bc20:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bc24:	d516      	bpl.n	800bc54 <_dtoa_r+0x354>
 800bc26:	4b97      	ldr	r3, [pc, #604]	@ (800be84 <_dtoa_r+0x584>)
 800bc28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc30:	f7f4 fe3c 	bl	80008ac <__aeabi_ddiv>
 800bc34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc38:	f004 040f 	and.w	r4, r4, #15
 800bc3c:	2603      	movs	r6, #3
 800bc3e:	4d91      	ldr	r5, [pc, #580]	@ (800be84 <_dtoa_r+0x584>)
 800bc40:	b954      	cbnz	r4, 800bc58 <_dtoa_r+0x358>
 800bc42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bc46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc4a:	f7f4 fe2f 	bl	80008ac <__aeabi_ddiv>
 800bc4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc52:	e028      	b.n	800bca6 <_dtoa_r+0x3a6>
 800bc54:	2602      	movs	r6, #2
 800bc56:	e7f2      	b.n	800bc3e <_dtoa_r+0x33e>
 800bc58:	07e1      	lsls	r1, r4, #31
 800bc5a:	d508      	bpl.n	800bc6e <_dtoa_r+0x36e>
 800bc5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bc60:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc64:	f7f4 fcf8 	bl	8000658 <__aeabi_dmul>
 800bc68:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bc6c:	3601      	adds	r6, #1
 800bc6e:	1064      	asrs	r4, r4, #1
 800bc70:	3508      	adds	r5, #8
 800bc72:	e7e5      	b.n	800bc40 <_dtoa_r+0x340>
 800bc74:	f000 80af 	beq.w	800bdd6 <_dtoa_r+0x4d6>
 800bc78:	427c      	negs	r4, r7
 800bc7a:	4b81      	ldr	r3, [pc, #516]	@ (800be80 <_dtoa_r+0x580>)
 800bc7c:	4d81      	ldr	r5, [pc, #516]	@ (800be84 <_dtoa_r+0x584>)
 800bc7e:	f004 020f 	and.w	r2, r4, #15
 800bc82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc8e:	f7f4 fce3 	bl	8000658 <__aeabi_dmul>
 800bc92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc96:	1124      	asrs	r4, r4, #4
 800bc98:	2300      	movs	r3, #0
 800bc9a:	2602      	movs	r6, #2
 800bc9c:	2c00      	cmp	r4, #0
 800bc9e:	f040 808f 	bne.w	800bdc0 <_dtoa_r+0x4c0>
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1d3      	bne.n	800bc4e <_dtoa_r+0x34e>
 800bca6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bca8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	f000 8094 	beq.w	800bdda <_dtoa_r+0x4da>
 800bcb2:	4b75      	ldr	r3, [pc, #468]	@ (800be88 <_dtoa_r+0x588>)
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	4629      	mov	r1, r5
 800bcba:	f7f4 ff3f 	bl	8000b3c <__aeabi_dcmplt>
 800bcbe:	2800      	cmp	r0, #0
 800bcc0:	f000 808b 	beq.w	800bdda <_dtoa_r+0x4da>
 800bcc4:	9b03      	ldr	r3, [sp, #12]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	f000 8087 	beq.w	800bdda <_dtoa_r+0x4da>
 800bccc:	f1bb 0f00 	cmp.w	fp, #0
 800bcd0:	dd34      	ble.n	800bd3c <_dtoa_r+0x43c>
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	4b6d      	ldr	r3, [pc, #436]	@ (800be8c <_dtoa_r+0x58c>)
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	4629      	mov	r1, r5
 800bcda:	f7f4 fcbd 	bl	8000658 <__aeabi_dmul>
 800bcde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bce2:	f107 38ff 	add.w	r8, r7, #4294967295
 800bce6:	3601      	adds	r6, #1
 800bce8:	465c      	mov	r4, fp
 800bcea:	4630      	mov	r0, r6
 800bcec:	f7f4 fc4a 	bl	8000584 <__aeabi_i2d>
 800bcf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcf4:	f7f4 fcb0 	bl	8000658 <__aeabi_dmul>
 800bcf8:	4b65      	ldr	r3, [pc, #404]	@ (800be90 <_dtoa_r+0x590>)
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	f7f4 faf6 	bl	80002ec <__adddf3>
 800bd00:	4605      	mov	r5, r0
 800bd02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bd06:	2c00      	cmp	r4, #0
 800bd08:	d16a      	bne.n	800bde0 <_dtoa_r+0x4e0>
 800bd0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd0e:	4b61      	ldr	r3, [pc, #388]	@ (800be94 <_dtoa_r+0x594>)
 800bd10:	2200      	movs	r2, #0
 800bd12:	f7f4 fae9 	bl	80002e8 <__aeabi_dsub>
 800bd16:	4602      	mov	r2, r0
 800bd18:	460b      	mov	r3, r1
 800bd1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd1e:	462a      	mov	r2, r5
 800bd20:	4633      	mov	r3, r6
 800bd22:	f7f4 ff29 	bl	8000b78 <__aeabi_dcmpgt>
 800bd26:	2800      	cmp	r0, #0
 800bd28:	f040 8298 	bne.w	800c25c <_dtoa_r+0x95c>
 800bd2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd30:	462a      	mov	r2, r5
 800bd32:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bd36:	f7f4 ff01 	bl	8000b3c <__aeabi_dcmplt>
 800bd3a:	bb38      	cbnz	r0, 800bd8c <_dtoa_r+0x48c>
 800bd3c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bd40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bd44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	f2c0 8157 	blt.w	800bffa <_dtoa_r+0x6fa>
 800bd4c:	2f0e      	cmp	r7, #14
 800bd4e:	f300 8154 	bgt.w	800bffa <_dtoa_r+0x6fa>
 800bd52:	4b4b      	ldr	r3, [pc, #300]	@ (800be80 <_dtoa_r+0x580>)
 800bd54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bd58:	ed93 7b00 	vldr	d7, [r3]
 800bd5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	ed8d 7b00 	vstr	d7, [sp]
 800bd64:	f280 80e5 	bge.w	800bf32 <_dtoa_r+0x632>
 800bd68:	9b03      	ldr	r3, [sp, #12]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	f300 80e1 	bgt.w	800bf32 <_dtoa_r+0x632>
 800bd70:	d10c      	bne.n	800bd8c <_dtoa_r+0x48c>
 800bd72:	4b48      	ldr	r3, [pc, #288]	@ (800be94 <_dtoa_r+0x594>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	ec51 0b17 	vmov	r0, r1, d7
 800bd7a:	f7f4 fc6d 	bl	8000658 <__aeabi_dmul>
 800bd7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd82:	f7f4 feef 	bl	8000b64 <__aeabi_dcmpge>
 800bd86:	2800      	cmp	r0, #0
 800bd88:	f000 8266 	beq.w	800c258 <_dtoa_r+0x958>
 800bd8c:	2400      	movs	r4, #0
 800bd8e:	4625      	mov	r5, r4
 800bd90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd92:	4656      	mov	r6, sl
 800bd94:	ea6f 0803 	mvn.w	r8, r3
 800bd98:	2700      	movs	r7, #0
 800bd9a:	4621      	mov	r1, r4
 800bd9c:	4648      	mov	r0, r9
 800bd9e:	f000 fc09 	bl	800c5b4 <_Bfree>
 800bda2:	2d00      	cmp	r5, #0
 800bda4:	f000 80bd 	beq.w	800bf22 <_dtoa_r+0x622>
 800bda8:	b12f      	cbz	r7, 800bdb6 <_dtoa_r+0x4b6>
 800bdaa:	42af      	cmp	r7, r5
 800bdac:	d003      	beq.n	800bdb6 <_dtoa_r+0x4b6>
 800bdae:	4639      	mov	r1, r7
 800bdb0:	4648      	mov	r0, r9
 800bdb2:	f000 fbff 	bl	800c5b4 <_Bfree>
 800bdb6:	4629      	mov	r1, r5
 800bdb8:	4648      	mov	r0, r9
 800bdba:	f000 fbfb 	bl	800c5b4 <_Bfree>
 800bdbe:	e0b0      	b.n	800bf22 <_dtoa_r+0x622>
 800bdc0:	07e2      	lsls	r2, r4, #31
 800bdc2:	d505      	bpl.n	800bdd0 <_dtoa_r+0x4d0>
 800bdc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bdc8:	f7f4 fc46 	bl	8000658 <__aeabi_dmul>
 800bdcc:	3601      	adds	r6, #1
 800bdce:	2301      	movs	r3, #1
 800bdd0:	1064      	asrs	r4, r4, #1
 800bdd2:	3508      	adds	r5, #8
 800bdd4:	e762      	b.n	800bc9c <_dtoa_r+0x39c>
 800bdd6:	2602      	movs	r6, #2
 800bdd8:	e765      	b.n	800bca6 <_dtoa_r+0x3a6>
 800bdda:	9c03      	ldr	r4, [sp, #12]
 800bddc:	46b8      	mov	r8, r7
 800bdde:	e784      	b.n	800bcea <_dtoa_r+0x3ea>
 800bde0:	4b27      	ldr	r3, [pc, #156]	@ (800be80 <_dtoa_r+0x580>)
 800bde2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bde4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bde8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bdec:	4454      	add	r4, sl
 800bdee:	2900      	cmp	r1, #0
 800bdf0:	d054      	beq.n	800be9c <_dtoa_r+0x59c>
 800bdf2:	4929      	ldr	r1, [pc, #164]	@ (800be98 <_dtoa_r+0x598>)
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	f7f4 fd59 	bl	80008ac <__aeabi_ddiv>
 800bdfa:	4633      	mov	r3, r6
 800bdfc:	462a      	mov	r2, r5
 800bdfe:	f7f4 fa73 	bl	80002e8 <__aeabi_dsub>
 800be02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be06:	4656      	mov	r6, sl
 800be08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be0c:	f7f4 fed4 	bl	8000bb8 <__aeabi_d2iz>
 800be10:	4605      	mov	r5, r0
 800be12:	f7f4 fbb7 	bl	8000584 <__aeabi_i2d>
 800be16:	4602      	mov	r2, r0
 800be18:	460b      	mov	r3, r1
 800be1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be1e:	f7f4 fa63 	bl	80002e8 <__aeabi_dsub>
 800be22:	3530      	adds	r5, #48	@ 0x30
 800be24:	4602      	mov	r2, r0
 800be26:	460b      	mov	r3, r1
 800be28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be2c:	f806 5b01 	strb.w	r5, [r6], #1
 800be30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be34:	f7f4 fe82 	bl	8000b3c <__aeabi_dcmplt>
 800be38:	2800      	cmp	r0, #0
 800be3a:	d172      	bne.n	800bf22 <_dtoa_r+0x622>
 800be3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be40:	4911      	ldr	r1, [pc, #68]	@ (800be88 <_dtoa_r+0x588>)
 800be42:	2000      	movs	r0, #0
 800be44:	f7f4 fa50 	bl	80002e8 <__aeabi_dsub>
 800be48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be4c:	f7f4 fe76 	bl	8000b3c <__aeabi_dcmplt>
 800be50:	2800      	cmp	r0, #0
 800be52:	f040 80b4 	bne.w	800bfbe <_dtoa_r+0x6be>
 800be56:	42a6      	cmp	r6, r4
 800be58:	f43f af70 	beq.w	800bd3c <_dtoa_r+0x43c>
 800be5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be60:	4b0a      	ldr	r3, [pc, #40]	@ (800be8c <_dtoa_r+0x58c>)
 800be62:	2200      	movs	r2, #0
 800be64:	f7f4 fbf8 	bl	8000658 <__aeabi_dmul>
 800be68:	4b08      	ldr	r3, [pc, #32]	@ (800be8c <_dtoa_r+0x58c>)
 800be6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be6e:	2200      	movs	r2, #0
 800be70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be74:	f7f4 fbf0 	bl	8000658 <__aeabi_dmul>
 800be78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be7c:	e7c4      	b.n	800be08 <_dtoa_r+0x508>
 800be7e:	bf00      	nop
 800be80:	0800e228 	.word	0x0800e228
 800be84:	0800e200 	.word	0x0800e200
 800be88:	3ff00000 	.word	0x3ff00000
 800be8c:	40240000 	.word	0x40240000
 800be90:	401c0000 	.word	0x401c0000
 800be94:	40140000 	.word	0x40140000
 800be98:	3fe00000 	.word	0x3fe00000
 800be9c:	4631      	mov	r1, r6
 800be9e:	4628      	mov	r0, r5
 800bea0:	f7f4 fbda 	bl	8000658 <__aeabi_dmul>
 800bea4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bea8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800beaa:	4656      	mov	r6, sl
 800beac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800beb0:	f7f4 fe82 	bl	8000bb8 <__aeabi_d2iz>
 800beb4:	4605      	mov	r5, r0
 800beb6:	f7f4 fb65 	bl	8000584 <__aeabi_i2d>
 800beba:	4602      	mov	r2, r0
 800bebc:	460b      	mov	r3, r1
 800bebe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bec2:	f7f4 fa11 	bl	80002e8 <__aeabi_dsub>
 800bec6:	3530      	adds	r5, #48	@ 0x30
 800bec8:	f806 5b01 	strb.w	r5, [r6], #1
 800becc:	4602      	mov	r2, r0
 800bece:	460b      	mov	r3, r1
 800bed0:	42a6      	cmp	r6, r4
 800bed2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bed6:	f04f 0200 	mov.w	r2, #0
 800beda:	d124      	bne.n	800bf26 <_dtoa_r+0x626>
 800bedc:	4baf      	ldr	r3, [pc, #700]	@ (800c19c <_dtoa_r+0x89c>)
 800bede:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bee2:	f7f4 fa03 	bl	80002ec <__adddf3>
 800bee6:	4602      	mov	r2, r0
 800bee8:	460b      	mov	r3, r1
 800beea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800beee:	f7f4 fe43 	bl	8000b78 <__aeabi_dcmpgt>
 800bef2:	2800      	cmp	r0, #0
 800bef4:	d163      	bne.n	800bfbe <_dtoa_r+0x6be>
 800bef6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800befa:	49a8      	ldr	r1, [pc, #672]	@ (800c19c <_dtoa_r+0x89c>)
 800befc:	2000      	movs	r0, #0
 800befe:	f7f4 f9f3 	bl	80002e8 <__aeabi_dsub>
 800bf02:	4602      	mov	r2, r0
 800bf04:	460b      	mov	r3, r1
 800bf06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf0a:	f7f4 fe17 	bl	8000b3c <__aeabi_dcmplt>
 800bf0e:	2800      	cmp	r0, #0
 800bf10:	f43f af14 	beq.w	800bd3c <_dtoa_r+0x43c>
 800bf14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bf16:	1e73      	subs	r3, r6, #1
 800bf18:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bf1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bf1e:	2b30      	cmp	r3, #48	@ 0x30
 800bf20:	d0f8      	beq.n	800bf14 <_dtoa_r+0x614>
 800bf22:	4647      	mov	r7, r8
 800bf24:	e03b      	b.n	800bf9e <_dtoa_r+0x69e>
 800bf26:	4b9e      	ldr	r3, [pc, #632]	@ (800c1a0 <_dtoa_r+0x8a0>)
 800bf28:	f7f4 fb96 	bl	8000658 <__aeabi_dmul>
 800bf2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf30:	e7bc      	b.n	800beac <_dtoa_r+0x5ac>
 800bf32:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bf36:	4656      	mov	r6, sl
 800bf38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf3c:	4620      	mov	r0, r4
 800bf3e:	4629      	mov	r1, r5
 800bf40:	f7f4 fcb4 	bl	80008ac <__aeabi_ddiv>
 800bf44:	f7f4 fe38 	bl	8000bb8 <__aeabi_d2iz>
 800bf48:	4680      	mov	r8, r0
 800bf4a:	f7f4 fb1b 	bl	8000584 <__aeabi_i2d>
 800bf4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf52:	f7f4 fb81 	bl	8000658 <__aeabi_dmul>
 800bf56:	4602      	mov	r2, r0
 800bf58:	460b      	mov	r3, r1
 800bf5a:	4620      	mov	r0, r4
 800bf5c:	4629      	mov	r1, r5
 800bf5e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bf62:	f7f4 f9c1 	bl	80002e8 <__aeabi_dsub>
 800bf66:	f806 4b01 	strb.w	r4, [r6], #1
 800bf6a:	9d03      	ldr	r5, [sp, #12]
 800bf6c:	eba6 040a 	sub.w	r4, r6, sl
 800bf70:	42a5      	cmp	r5, r4
 800bf72:	4602      	mov	r2, r0
 800bf74:	460b      	mov	r3, r1
 800bf76:	d133      	bne.n	800bfe0 <_dtoa_r+0x6e0>
 800bf78:	f7f4 f9b8 	bl	80002ec <__adddf3>
 800bf7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf80:	4604      	mov	r4, r0
 800bf82:	460d      	mov	r5, r1
 800bf84:	f7f4 fdf8 	bl	8000b78 <__aeabi_dcmpgt>
 800bf88:	b9c0      	cbnz	r0, 800bfbc <_dtoa_r+0x6bc>
 800bf8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf8e:	4620      	mov	r0, r4
 800bf90:	4629      	mov	r1, r5
 800bf92:	f7f4 fdc9 	bl	8000b28 <__aeabi_dcmpeq>
 800bf96:	b110      	cbz	r0, 800bf9e <_dtoa_r+0x69e>
 800bf98:	f018 0f01 	tst.w	r8, #1
 800bf9c:	d10e      	bne.n	800bfbc <_dtoa_r+0x6bc>
 800bf9e:	9902      	ldr	r1, [sp, #8]
 800bfa0:	4648      	mov	r0, r9
 800bfa2:	f000 fb07 	bl	800c5b4 <_Bfree>
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	7033      	strb	r3, [r6, #0]
 800bfaa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bfac:	3701      	adds	r7, #1
 800bfae:	601f      	str	r7, [r3, #0]
 800bfb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	f000 824b 	beq.w	800c44e <_dtoa_r+0xb4e>
 800bfb8:	601e      	str	r6, [r3, #0]
 800bfba:	e248      	b.n	800c44e <_dtoa_r+0xb4e>
 800bfbc:	46b8      	mov	r8, r7
 800bfbe:	4633      	mov	r3, r6
 800bfc0:	461e      	mov	r6, r3
 800bfc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bfc6:	2a39      	cmp	r2, #57	@ 0x39
 800bfc8:	d106      	bne.n	800bfd8 <_dtoa_r+0x6d8>
 800bfca:	459a      	cmp	sl, r3
 800bfcc:	d1f8      	bne.n	800bfc0 <_dtoa_r+0x6c0>
 800bfce:	2230      	movs	r2, #48	@ 0x30
 800bfd0:	f108 0801 	add.w	r8, r8, #1
 800bfd4:	f88a 2000 	strb.w	r2, [sl]
 800bfd8:	781a      	ldrb	r2, [r3, #0]
 800bfda:	3201      	adds	r2, #1
 800bfdc:	701a      	strb	r2, [r3, #0]
 800bfde:	e7a0      	b.n	800bf22 <_dtoa_r+0x622>
 800bfe0:	4b6f      	ldr	r3, [pc, #444]	@ (800c1a0 <_dtoa_r+0x8a0>)
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	f7f4 fb38 	bl	8000658 <__aeabi_dmul>
 800bfe8:	2200      	movs	r2, #0
 800bfea:	2300      	movs	r3, #0
 800bfec:	4604      	mov	r4, r0
 800bfee:	460d      	mov	r5, r1
 800bff0:	f7f4 fd9a 	bl	8000b28 <__aeabi_dcmpeq>
 800bff4:	2800      	cmp	r0, #0
 800bff6:	d09f      	beq.n	800bf38 <_dtoa_r+0x638>
 800bff8:	e7d1      	b.n	800bf9e <_dtoa_r+0x69e>
 800bffa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bffc:	2a00      	cmp	r2, #0
 800bffe:	f000 80ea 	beq.w	800c1d6 <_dtoa_r+0x8d6>
 800c002:	9a07      	ldr	r2, [sp, #28]
 800c004:	2a01      	cmp	r2, #1
 800c006:	f300 80cd 	bgt.w	800c1a4 <_dtoa_r+0x8a4>
 800c00a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c00c:	2a00      	cmp	r2, #0
 800c00e:	f000 80c1 	beq.w	800c194 <_dtoa_r+0x894>
 800c012:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c016:	9c08      	ldr	r4, [sp, #32]
 800c018:	9e00      	ldr	r6, [sp, #0]
 800c01a:	9a00      	ldr	r2, [sp, #0]
 800c01c:	441a      	add	r2, r3
 800c01e:	9200      	str	r2, [sp, #0]
 800c020:	9a06      	ldr	r2, [sp, #24]
 800c022:	2101      	movs	r1, #1
 800c024:	441a      	add	r2, r3
 800c026:	4648      	mov	r0, r9
 800c028:	9206      	str	r2, [sp, #24]
 800c02a:	f000 fb77 	bl	800c71c <__i2b>
 800c02e:	4605      	mov	r5, r0
 800c030:	b166      	cbz	r6, 800c04c <_dtoa_r+0x74c>
 800c032:	9b06      	ldr	r3, [sp, #24]
 800c034:	2b00      	cmp	r3, #0
 800c036:	dd09      	ble.n	800c04c <_dtoa_r+0x74c>
 800c038:	42b3      	cmp	r3, r6
 800c03a:	9a00      	ldr	r2, [sp, #0]
 800c03c:	bfa8      	it	ge
 800c03e:	4633      	movge	r3, r6
 800c040:	1ad2      	subs	r2, r2, r3
 800c042:	9200      	str	r2, [sp, #0]
 800c044:	9a06      	ldr	r2, [sp, #24]
 800c046:	1af6      	subs	r6, r6, r3
 800c048:	1ad3      	subs	r3, r2, r3
 800c04a:	9306      	str	r3, [sp, #24]
 800c04c:	9b08      	ldr	r3, [sp, #32]
 800c04e:	b30b      	cbz	r3, 800c094 <_dtoa_r+0x794>
 800c050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c052:	2b00      	cmp	r3, #0
 800c054:	f000 80c6 	beq.w	800c1e4 <_dtoa_r+0x8e4>
 800c058:	2c00      	cmp	r4, #0
 800c05a:	f000 80c0 	beq.w	800c1de <_dtoa_r+0x8de>
 800c05e:	4629      	mov	r1, r5
 800c060:	4622      	mov	r2, r4
 800c062:	4648      	mov	r0, r9
 800c064:	f000 fc12 	bl	800c88c <__pow5mult>
 800c068:	9a02      	ldr	r2, [sp, #8]
 800c06a:	4601      	mov	r1, r0
 800c06c:	4605      	mov	r5, r0
 800c06e:	4648      	mov	r0, r9
 800c070:	f000 fb6a 	bl	800c748 <__multiply>
 800c074:	9902      	ldr	r1, [sp, #8]
 800c076:	4680      	mov	r8, r0
 800c078:	4648      	mov	r0, r9
 800c07a:	f000 fa9b 	bl	800c5b4 <_Bfree>
 800c07e:	9b08      	ldr	r3, [sp, #32]
 800c080:	1b1b      	subs	r3, r3, r4
 800c082:	9308      	str	r3, [sp, #32]
 800c084:	f000 80b1 	beq.w	800c1ea <_dtoa_r+0x8ea>
 800c088:	9a08      	ldr	r2, [sp, #32]
 800c08a:	4641      	mov	r1, r8
 800c08c:	4648      	mov	r0, r9
 800c08e:	f000 fbfd 	bl	800c88c <__pow5mult>
 800c092:	9002      	str	r0, [sp, #8]
 800c094:	2101      	movs	r1, #1
 800c096:	4648      	mov	r0, r9
 800c098:	f000 fb40 	bl	800c71c <__i2b>
 800c09c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c09e:	4604      	mov	r4, r0
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	f000 81d8 	beq.w	800c456 <_dtoa_r+0xb56>
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	4601      	mov	r1, r0
 800c0aa:	4648      	mov	r0, r9
 800c0ac:	f000 fbee 	bl	800c88c <__pow5mult>
 800c0b0:	9b07      	ldr	r3, [sp, #28]
 800c0b2:	2b01      	cmp	r3, #1
 800c0b4:	4604      	mov	r4, r0
 800c0b6:	f300 809f 	bgt.w	800c1f8 <_dtoa_r+0x8f8>
 800c0ba:	9b04      	ldr	r3, [sp, #16]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	f040 8097 	bne.w	800c1f0 <_dtoa_r+0x8f0>
 800c0c2:	9b05      	ldr	r3, [sp, #20]
 800c0c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	f040 8093 	bne.w	800c1f4 <_dtoa_r+0x8f4>
 800c0ce:	9b05      	ldr	r3, [sp, #20]
 800c0d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c0d4:	0d1b      	lsrs	r3, r3, #20
 800c0d6:	051b      	lsls	r3, r3, #20
 800c0d8:	b133      	cbz	r3, 800c0e8 <_dtoa_r+0x7e8>
 800c0da:	9b00      	ldr	r3, [sp, #0]
 800c0dc:	3301      	adds	r3, #1
 800c0de:	9300      	str	r3, [sp, #0]
 800c0e0:	9b06      	ldr	r3, [sp, #24]
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	9306      	str	r3, [sp, #24]
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	9308      	str	r3, [sp, #32]
 800c0ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	f000 81b8 	beq.w	800c462 <_dtoa_r+0xb62>
 800c0f2:	6923      	ldr	r3, [r4, #16]
 800c0f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c0f8:	6918      	ldr	r0, [r3, #16]
 800c0fa:	f000 fac3 	bl	800c684 <__hi0bits>
 800c0fe:	f1c0 0020 	rsb	r0, r0, #32
 800c102:	9b06      	ldr	r3, [sp, #24]
 800c104:	4418      	add	r0, r3
 800c106:	f010 001f 	ands.w	r0, r0, #31
 800c10a:	f000 8082 	beq.w	800c212 <_dtoa_r+0x912>
 800c10e:	f1c0 0320 	rsb	r3, r0, #32
 800c112:	2b04      	cmp	r3, #4
 800c114:	dd73      	ble.n	800c1fe <_dtoa_r+0x8fe>
 800c116:	9b00      	ldr	r3, [sp, #0]
 800c118:	f1c0 001c 	rsb	r0, r0, #28
 800c11c:	4403      	add	r3, r0
 800c11e:	9300      	str	r3, [sp, #0]
 800c120:	9b06      	ldr	r3, [sp, #24]
 800c122:	4403      	add	r3, r0
 800c124:	4406      	add	r6, r0
 800c126:	9306      	str	r3, [sp, #24]
 800c128:	9b00      	ldr	r3, [sp, #0]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	dd05      	ble.n	800c13a <_dtoa_r+0x83a>
 800c12e:	9902      	ldr	r1, [sp, #8]
 800c130:	461a      	mov	r2, r3
 800c132:	4648      	mov	r0, r9
 800c134:	f000 fc04 	bl	800c940 <__lshift>
 800c138:	9002      	str	r0, [sp, #8]
 800c13a:	9b06      	ldr	r3, [sp, #24]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	dd05      	ble.n	800c14c <_dtoa_r+0x84c>
 800c140:	4621      	mov	r1, r4
 800c142:	461a      	mov	r2, r3
 800c144:	4648      	mov	r0, r9
 800c146:	f000 fbfb 	bl	800c940 <__lshift>
 800c14a:	4604      	mov	r4, r0
 800c14c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d061      	beq.n	800c216 <_dtoa_r+0x916>
 800c152:	9802      	ldr	r0, [sp, #8]
 800c154:	4621      	mov	r1, r4
 800c156:	f000 fc5f 	bl	800ca18 <__mcmp>
 800c15a:	2800      	cmp	r0, #0
 800c15c:	da5b      	bge.n	800c216 <_dtoa_r+0x916>
 800c15e:	2300      	movs	r3, #0
 800c160:	9902      	ldr	r1, [sp, #8]
 800c162:	220a      	movs	r2, #10
 800c164:	4648      	mov	r0, r9
 800c166:	f000 fa47 	bl	800c5f8 <__multadd>
 800c16a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c16c:	9002      	str	r0, [sp, #8]
 800c16e:	f107 38ff 	add.w	r8, r7, #4294967295
 800c172:	2b00      	cmp	r3, #0
 800c174:	f000 8177 	beq.w	800c466 <_dtoa_r+0xb66>
 800c178:	4629      	mov	r1, r5
 800c17a:	2300      	movs	r3, #0
 800c17c:	220a      	movs	r2, #10
 800c17e:	4648      	mov	r0, r9
 800c180:	f000 fa3a 	bl	800c5f8 <__multadd>
 800c184:	f1bb 0f00 	cmp.w	fp, #0
 800c188:	4605      	mov	r5, r0
 800c18a:	dc6f      	bgt.n	800c26c <_dtoa_r+0x96c>
 800c18c:	9b07      	ldr	r3, [sp, #28]
 800c18e:	2b02      	cmp	r3, #2
 800c190:	dc49      	bgt.n	800c226 <_dtoa_r+0x926>
 800c192:	e06b      	b.n	800c26c <_dtoa_r+0x96c>
 800c194:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c196:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c19a:	e73c      	b.n	800c016 <_dtoa_r+0x716>
 800c19c:	3fe00000 	.word	0x3fe00000
 800c1a0:	40240000 	.word	0x40240000
 800c1a4:	9b03      	ldr	r3, [sp, #12]
 800c1a6:	1e5c      	subs	r4, r3, #1
 800c1a8:	9b08      	ldr	r3, [sp, #32]
 800c1aa:	42a3      	cmp	r3, r4
 800c1ac:	db09      	blt.n	800c1c2 <_dtoa_r+0x8c2>
 800c1ae:	1b1c      	subs	r4, r3, r4
 800c1b0:	9b03      	ldr	r3, [sp, #12]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	f6bf af30 	bge.w	800c018 <_dtoa_r+0x718>
 800c1b8:	9b00      	ldr	r3, [sp, #0]
 800c1ba:	9a03      	ldr	r2, [sp, #12]
 800c1bc:	1a9e      	subs	r6, r3, r2
 800c1be:	2300      	movs	r3, #0
 800c1c0:	e72b      	b.n	800c01a <_dtoa_r+0x71a>
 800c1c2:	9b08      	ldr	r3, [sp, #32]
 800c1c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c1c6:	9408      	str	r4, [sp, #32]
 800c1c8:	1ae3      	subs	r3, r4, r3
 800c1ca:	441a      	add	r2, r3
 800c1cc:	9e00      	ldr	r6, [sp, #0]
 800c1ce:	9b03      	ldr	r3, [sp, #12]
 800c1d0:	920d      	str	r2, [sp, #52]	@ 0x34
 800c1d2:	2400      	movs	r4, #0
 800c1d4:	e721      	b.n	800c01a <_dtoa_r+0x71a>
 800c1d6:	9c08      	ldr	r4, [sp, #32]
 800c1d8:	9e00      	ldr	r6, [sp, #0]
 800c1da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c1dc:	e728      	b.n	800c030 <_dtoa_r+0x730>
 800c1de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c1e2:	e751      	b.n	800c088 <_dtoa_r+0x788>
 800c1e4:	9a08      	ldr	r2, [sp, #32]
 800c1e6:	9902      	ldr	r1, [sp, #8]
 800c1e8:	e750      	b.n	800c08c <_dtoa_r+0x78c>
 800c1ea:	f8cd 8008 	str.w	r8, [sp, #8]
 800c1ee:	e751      	b.n	800c094 <_dtoa_r+0x794>
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	e779      	b.n	800c0e8 <_dtoa_r+0x7e8>
 800c1f4:	9b04      	ldr	r3, [sp, #16]
 800c1f6:	e777      	b.n	800c0e8 <_dtoa_r+0x7e8>
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	9308      	str	r3, [sp, #32]
 800c1fc:	e779      	b.n	800c0f2 <_dtoa_r+0x7f2>
 800c1fe:	d093      	beq.n	800c128 <_dtoa_r+0x828>
 800c200:	9a00      	ldr	r2, [sp, #0]
 800c202:	331c      	adds	r3, #28
 800c204:	441a      	add	r2, r3
 800c206:	9200      	str	r2, [sp, #0]
 800c208:	9a06      	ldr	r2, [sp, #24]
 800c20a:	441a      	add	r2, r3
 800c20c:	441e      	add	r6, r3
 800c20e:	9206      	str	r2, [sp, #24]
 800c210:	e78a      	b.n	800c128 <_dtoa_r+0x828>
 800c212:	4603      	mov	r3, r0
 800c214:	e7f4      	b.n	800c200 <_dtoa_r+0x900>
 800c216:	9b03      	ldr	r3, [sp, #12]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	46b8      	mov	r8, r7
 800c21c:	dc20      	bgt.n	800c260 <_dtoa_r+0x960>
 800c21e:	469b      	mov	fp, r3
 800c220:	9b07      	ldr	r3, [sp, #28]
 800c222:	2b02      	cmp	r3, #2
 800c224:	dd1e      	ble.n	800c264 <_dtoa_r+0x964>
 800c226:	f1bb 0f00 	cmp.w	fp, #0
 800c22a:	f47f adb1 	bne.w	800bd90 <_dtoa_r+0x490>
 800c22e:	4621      	mov	r1, r4
 800c230:	465b      	mov	r3, fp
 800c232:	2205      	movs	r2, #5
 800c234:	4648      	mov	r0, r9
 800c236:	f000 f9df 	bl	800c5f8 <__multadd>
 800c23a:	4601      	mov	r1, r0
 800c23c:	4604      	mov	r4, r0
 800c23e:	9802      	ldr	r0, [sp, #8]
 800c240:	f000 fbea 	bl	800ca18 <__mcmp>
 800c244:	2800      	cmp	r0, #0
 800c246:	f77f ada3 	ble.w	800bd90 <_dtoa_r+0x490>
 800c24a:	4656      	mov	r6, sl
 800c24c:	2331      	movs	r3, #49	@ 0x31
 800c24e:	f806 3b01 	strb.w	r3, [r6], #1
 800c252:	f108 0801 	add.w	r8, r8, #1
 800c256:	e59f      	b.n	800bd98 <_dtoa_r+0x498>
 800c258:	9c03      	ldr	r4, [sp, #12]
 800c25a:	46b8      	mov	r8, r7
 800c25c:	4625      	mov	r5, r4
 800c25e:	e7f4      	b.n	800c24a <_dtoa_r+0x94a>
 800c260:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c266:	2b00      	cmp	r3, #0
 800c268:	f000 8101 	beq.w	800c46e <_dtoa_r+0xb6e>
 800c26c:	2e00      	cmp	r6, #0
 800c26e:	dd05      	ble.n	800c27c <_dtoa_r+0x97c>
 800c270:	4629      	mov	r1, r5
 800c272:	4632      	mov	r2, r6
 800c274:	4648      	mov	r0, r9
 800c276:	f000 fb63 	bl	800c940 <__lshift>
 800c27a:	4605      	mov	r5, r0
 800c27c:	9b08      	ldr	r3, [sp, #32]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d05c      	beq.n	800c33c <_dtoa_r+0xa3c>
 800c282:	6869      	ldr	r1, [r5, #4]
 800c284:	4648      	mov	r0, r9
 800c286:	f000 f955 	bl	800c534 <_Balloc>
 800c28a:	4606      	mov	r6, r0
 800c28c:	b928      	cbnz	r0, 800c29a <_dtoa_r+0x99a>
 800c28e:	4b82      	ldr	r3, [pc, #520]	@ (800c498 <_dtoa_r+0xb98>)
 800c290:	4602      	mov	r2, r0
 800c292:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c296:	f7ff bb4a 	b.w	800b92e <_dtoa_r+0x2e>
 800c29a:	692a      	ldr	r2, [r5, #16]
 800c29c:	3202      	adds	r2, #2
 800c29e:	0092      	lsls	r2, r2, #2
 800c2a0:	f105 010c 	add.w	r1, r5, #12
 800c2a4:	300c      	adds	r0, #12
 800c2a6:	f7ff fa74 	bl	800b792 <memcpy>
 800c2aa:	2201      	movs	r2, #1
 800c2ac:	4631      	mov	r1, r6
 800c2ae:	4648      	mov	r0, r9
 800c2b0:	f000 fb46 	bl	800c940 <__lshift>
 800c2b4:	f10a 0301 	add.w	r3, sl, #1
 800c2b8:	9300      	str	r3, [sp, #0]
 800c2ba:	eb0a 030b 	add.w	r3, sl, fp
 800c2be:	9308      	str	r3, [sp, #32]
 800c2c0:	9b04      	ldr	r3, [sp, #16]
 800c2c2:	f003 0301 	and.w	r3, r3, #1
 800c2c6:	462f      	mov	r7, r5
 800c2c8:	9306      	str	r3, [sp, #24]
 800c2ca:	4605      	mov	r5, r0
 800c2cc:	9b00      	ldr	r3, [sp, #0]
 800c2ce:	9802      	ldr	r0, [sp, #8]
 800c2d0:	4621      	mov	r1, r4
 800c2d2:	f103 3bff 	add.w	fp, r3, #4294967295
 800c2d6:	f7ff fa89 	bl	800b7ec <quorem>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	3330      	adds	r3, #48	@ 0x30
 800c2de:	9003      	str	r0, [sp, #12]
 800c2e0:	4639      	mov	r1, r7
 800c2e2:	9802      	ldr	r0, [sp, #8]
 800c2e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2e6:	f000 fb97 	bl	800ca18 <__mcmp>
 800c2ea:	462a      	mov	r2, r5
 800c2ec:	9004      	str	r0, [sp, #16]
 800c2ee:	4621      	mov	r1, r4
 800c2f0:	4648      	mov	r0, r9
 800c2f2:	f000 fbad 	bl	800ca50 <__mdiff>
 800c2f6:	68c2      	ldr	r2, [r0, #12]
 800c2f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2fa:	4606      	mov	r6, r0
 800c2fc:	bb02      	cbnz	r2, 800c340 <_dtoa_r+0xa40>
 800c2fe:	4601      	mov	r1, r0
 800c300:	9802      	ldr	r0, [sp, #8]
 800c302:	f000 fb89 	bl	800ca18 <__mcmp>
 800c306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c308:	4602      	mov	r2, r0
 800c30a:	4631      	mov	r1, r6
 800c30c:	4648      	mov	r0, r9
 800c30e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c310:	9309      	str	r3, [sp, #36]	@ 0x24
 800c312:	f000 f94f 	bl	800c5b4 <_Bfree>
 800c316:	9b07      	ldr	r3, [sp, #28]
 800c318:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c31a:	9e00      	ldr	r6, [sp, #0]
 800c31c:	ea42 0103 	orr.w	r1, r2, r3
 800c320:	9b06      	ldr	r3, [sp, #24]
 800c322:	4319      	orrs	r1, r3
 800c324:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c326:	d10d      	bne.n	800c344 <_dtoa_r+0xa44>
 800c328:	2b39      	cmp	r3, #57	@ 0x39
 800c32a:	d027      	beq.n	800c37c <_dtoa_r+0xa7c>
 800c32c:	9a04      	ldr	r2, [sp, #16]
 800c32e:	2a00      	cmp	r2, #0
 800c330:	dd01      	ble.n	800c336 <_dtoa_r+0xa36>
 800c332:	9b03      	ldr	r3, [sp, #12]
 800c334:	3331      	adds	r3, #49	@ 0x31
 800c336:	f88b 3000 	strb.w	r3, [fp]
 800c33a:	e52e      	b.n	800bd9a <_dtoa_r+0x49a>
 800c33c:	4628      	mov	r0, r5
 800c33e:	e7b9      	b.n	800c2b4 <_dtoa_r+0x9b4>
 800c340:	2201      	movs	r2, #1
 800c342:	e7e2      	b.n	800c30a <_dtoa_r+0xa0a>
 800c344:	9904      	ldr	r1, [sp, #16]
 800c346:	2900      	cmp	r1, #0
 800c348:	db04      	blt.n	800c354 <_dtoa_r+0xa54>
 800c34a:	9807      	ldr	r0, [sp, #28]
 800c34c:	4301      	orrs	r1, r0
 800c34e:	9806      	ldr	r0, [sp, #24]
 800c350:	4301      	orrs	r1, r0
 800c352:	d120      	bne.n	800c396 <_dtoa_r+0xa96>
 800c354:	2a00      	cmp	r2, #0
 800c356:	ddee      	ble.n	800c336 <_dtoa_r+0xa36>
 800c358:	9902      	ldr	r1, [sp, #8]
 800c35a:	9300      	str	r3, [sp, #0]
 800c35c:	2201      	movs	r2, #1
 800c35e:	4648      	mov	r0, r9
 800c360:	f000 faee 	bl	800c940 <__lshift>
 800c364:	4621      	mov	r1, r4
 800c366:	9002      	str	r0, [sp, #8]
 800c368:	f000 fb56 	bl	800ca18 <__mcmp>
 800c36c:	2800      	cmp	r0, #0
 800c36e:	9b00      	ldr	r3, [sp, #0]
 800c370:	dc02      	bgt.n	800c378 <_dtoa_r+0xa78>
 800c372:	d1e0      	bne.n	800c336 <_dtoa_r+0xa36>
 800c374:	07da      	lsls	r2, r3, #31
 800c376:	d5de      	bpl.n	800c336 <_dtoa_r+0xa36>
 800c378:	2b39      	cmp	r3, #57	@ 0x39
 800c37a:	d1da      	bne.n	800c332 <_dtoa_r+0xa32>
 800c37c:	2339      	movs	r3, #57	@ 0x39
 800c37e:	f88b 3000 	strb.w	r3, [fp]
 800c382:	4633      	mov	r3, r6
 800c384:	461e      	mov	r6, r3
 800c386:	3b01      	subs	r3, #1
 800c388:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c38c:	2a39      	cmp	r2, #57	@ 0x39
 800c38e:	d04e      	beq.n	800c42e <_dtoa_r+0xb2e>
 800c390:	3201      	adds	r2, #1
 800c392:	701a      	strb	r2, [r3, #0]
 800c394:	e501      	b.n	800bd9a <_dtoa_r+0x49a>
 800c396:	2a00      	cmp	r2, #0
 800c398:	dd03      	ble.n	800c3a2 <_dtoa_r+0xaa2>
 800c39a:	2b39      	cmp	r3, #57	@ 0x39
 800c39c:	d0ee      	beq.n	800c37c <_dtoa_r+0xa7c>
 800c39e:	3301      	adds	r3, #1
 800c3a0:	e7c9      	b.n	800c336 <_dtoa_r+0xa36>
 800c3a2:	9a00      	ldr	r2, [sp, #0]
 800c3a4:	9908      	ldr	r1, [sp, #32]
 800c3a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c3aa:	428a      	cmp	r2, r1
 800c3ac:	d028      	beq.n	800c400 <_dtoa_r+0xb00>
 800c3ae:	9902      	ldr	r1, [sp, #8]
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	220a      	movs	r2, #10
 800c3b4:	4648      	mov	r0, r9
 800c3b6:	f000 f91f 	bl	800c5f8 <__multadd>
 800c3ba:	42af      	cmp	r7, r5
 800c3bc:	9002      	str	r0, [sp, #8]
 800c3be:	f04f 0300 	mov.w	r3, #0
 800c3c2:	f04f 020a 	mov.w	r2, #10
 800c3c6:	4639      	mov	r1, r7
 800c3c8:	4648      	mov	r0, r9
 800c3ca:	d107      	bne.n	800c3dc <_dtoa_r+0xadc>
 800c3cc:	f000 f914 	bl	800c5f8 <__multadd>
 800c3d0:	4607      	mov	r7, r0
 800c3d2:	4605      	mov	r5, r0
 800c3d4:	9b00      	ldr	r3, [sp, #0]
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	9300      	str	r3, [sp, #0]
 800c3da:	e777      	b.n	800c2cc <_dtoa_r+0x9cc>
 800c3dc:	f000 f90c 	bl	800c5f8 <__multadd>
 800c3e0:	4629      	mov	r1, r5
 800c3e2:	4607      	mov	r7, r0
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	220a      	movs	r2, #10
 800c3e8:	4648      	mov	r0, r9
 800c3ea:	f000 f905 	bl	800c5f8 <__multadd>
 800c3ee:	4605      	mov	r5, r0
 800c3f0:	e7f0      	b.n	800c3d4 <_dtoa_r+0xad4>
 800c3f2:	f1bb 0f00 	cmp.w	fp, #0
 800c3f6:	bfcc      	ite	gt
 800c3f8:	465e      	movgt	r6, fp
 800c3fa:	2601      	movle	r6, #1
 800c3fc:	4456      	add	r6, sl
 800c3fe:	2700      	movs	r7, #0
 800c400:	9902      	ldr	r1, [sp, #8]
 800c402:	9300      	str	r3, [sp, #0]
 800c404:	2201      	movs	r2, #1
 800c406:	4648      	mov	r0, r9
 800c408:	f000 fa9a 	bl	800c940 <__lshift>
 800c40c:	4621      	mov	r1, r4
 800c40e:	9002      	str	r0, [sp, #8]
 800c410:	f000 fb02 	bl	800ca18 <__mcmp>
 800c414:	2800      	cmp	r0, #0
 800c416:	dcb4      	bgt.n	800c382 <_dtoa_r+0xa82>
 800c418:	d102      	bne.n	800c420 <_dtoa_r+0xb20>
 800c41a:	9b00      	ldr	r3, [sp, #0]
 800c41c:	07db      	lsls	r3, r3, #31
 800c41e:	d4b0      	bmi.n	800c382 <_dtoa_r+0xa82>
 800c420:	4633      	mov	r3, r6
 800c422:	461e      	mov	r6, r3
 800c424:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c428:	2a30      	cmp	r2, #48	@ 0x30
 800c42a:	d0fa      	beq.n	800c422 <_dtoa_r+0xb22>
 800c42c:	e4b5      	b.n	800bd9a <_dtoa_r+0x49a>
 800c42e:	459a      	cmp	sl, r3
 800c430:	d1a8      	bne.n	800c384 <_dtoa_r+0xa84>
 800c432:	2331      	movs	r3, #49	@ 0x31
 800c434:	f108 0801 	add.w	r8, r8, #1
 800c438:	f88a 3000 	strb.w	r3, [sl]
 800c43c:	e4ad      	b.n	800bd9a <_dtoa_r+0x49a>
 800c43e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c440:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c49c <_dtoa_r+0xb9c>
 800c444:	b11b      	cbz	r3, 800c44e <_dtoa_r+0xb4e>
 800c446:	f10a 0308 	add.w	r3, sl, #8
 800c44a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c44c:	6013      	str	r3, [r2, #0]
 800c44e:	4650      	mov	r0, sl
 800c450:	b017      	add	sp, #92	@ 0x5c
 800c452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c456:	9b07      	ldr	r3, [sp, #28]
 800c458:	2b01      	cmp	r3, #1
 800c45a:	f77f ae2e 	ble.w	800c0ba <_dtoa_r+0x7ba>
 800c45e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c460:	9308      	str	r3, [sp, #32]
 800c462:	2001      	movs	r0, #1
 800c464:	e64d      	b.n	800c102 <_dtoa_r+0x802>
 800c466:	f1bb 0f00 	cmp.w	fp, #0
 800c46a:	f77f aed9 	ble.w	800c220 <_dtoa_r+0x920>
 800c46e:	4656      	mov	r6, sl
 800c470:	9802      	ldr	r0, [sp, #8]
 800c472:	4621      	mov	r1, r4
 800c474:	f7ff f9ba 	bl	800b7ec <quorem>
 800c478:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c47c:	f806 3b01 	strb.w	r3, [r6], #1
 800c480:	eba6 020a 	sub.w	r2, r6, sl
 800c484:	4593      	cmp	fp, r2
 800c486:	ddb4      	ble.n	800c3f2 <_dtoa_r+0xaf2>
 800c488:	9902      	ldr	r1, [sp, #8]
 800c48a:	2300      	movs	r3, #0
 800c48c:	220a      	movs	r2, #10
 800c48e:	4648      	mov	r0, r9
 800c490:	f000 f8b2 	bl	800c5f8 <__multadd>
 800c494:	9002      	str	r0, [sp, #8]
 800c496:	e7eb      	b.n	800c470 <_dtoa_r+0xb70>
 800c498:	0800e169 	.word	0x0800e169
 800c49c:	0800e0ed 	.word	0x0800e0ed

0800c4a0 <_free_r>:
 800c4a0:	b538      	push	{r3, r4, r5, lr}
 800c4a2:	4605      	mov	r5, r0
 800c4a4:	2900      	cmp	r1, #0
 800c4a6:	d041      	beq.n	800c52c <_free_r+0x8c>
 800c4a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4ac:	1f0c      	subs	r4, r1, #4
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	bfb8      	it	lt
 800c4b2:	18e4      	addlt	r4, r4, r3
 800c4b4:	f7fe fa52 	bl	800a95c <__malloc_lock>
 800c4b8:	4a1d      	ldr	r2, [pc, #116]	@ (800c530 <_free_r+0x90>)
 800c4ba:	6813      	ldr	r3, [r2, #0]
 800c4bc:	b933      	cbnz	r3, 800c4cc <_free_r+0x2c>
 800c4be:	6063      	str	r3, [r4, #4]
 800c4c0:	6014      	str	r4, [r2, #0]
 800c4c2:	4628      	mov	r0, r5
 800c4c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4c8:	f7fe ba4e 	b.w	800a968 <__malloc_unlock>
 800c4cc:	42a3      	cmp	r3, r4
 800c4ce:	d908      	bls.n	800c4e2 <_free_r+0x42>
 800c4d0:	6820      	ldr	r0, [r4, #0]
 800c4d2:	1821      	adds	r1, r4, r0
 800c4d4:	428b      	cmp	r3, r1
 800c4d6:	bf01      	itttt	eq
 800c4d8:	6819      	ldreq	r1, [r3, #0]
 800c4da:	685b      	ldreq	r3, [r3, #4]
 800c4dc:	1809      	addeq	r1, r1, r0
 800c4de:	6021      	streq	r1, [r4, #0]
 800c4e0:	e7ed      	b.n	800c4be <_free_r+0x1e>
 800c4e2:	461a      	mov	r2, r3
 800c4e4:	685b      	ldr	r3, [r3, #4]
 800c4e6:	b10b      	cbz	r3, 800c4ec <_free_r+0x4c>
 800c4e8:	42a3      	cmp	r3, r4
 800c4ea:	d9fa      	bls.n	800c4e2 <_free_r+0x42>
 800c4ec:	6811      	ldr	r1, [r2, #0]
 800c4ee:	1850      	adds	r0, r2, r1
 800c4f0:	42a0      	cmp	r0, r4
 800c4f2:	d10b      	bne.n	800c50c <_free_r+0x6c>
 800c4f4:	6820      	ldr	r0, [r4, #0]
 800c4f6:	4401      	add	r1, r0
 800c4f8:	1850      	adds	r0, r2, r1
 800c4fa:	4283      	cmp	r3, r0
 800c4fc:	6011      	str	r1, [r2, #0]
 800c4fe:	d1e0      	bne.n	800c4c2 <_free_r+0x22>
 800c500:	6818      	ldr	r0, [r3, #0]
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	6053      	str	r3, [r2, #4]
 800c506:	4408      	add	r0, r1
 800c508:	6010      	str	r0, [r2, #0]
 800c50a:	e7da      	b.n	800c4c2 <_free_r+0x22>
 800c50c:	d902      	bls.n	800c514 <_free_r+0x74>
 800c50e:	230c      	movs	r3, #12
 800c510:	602b      	str	r3, [r5, #0]
 800c512:	e7d6      	b.n	800c4c2 <_free_r+0x22>
 800c514:	6820      	ldr	r0, [r4, #0]
 800c516:	1821      	adds	r1, r4, r0
 800c518:	428b      	cmp	r3, r1
 800c51a:	bf04      	itt	eq
 800c51c:	6819      	ldreq	r1, [r3, #0]
 800c51e:	685b      	ldreq	r3, [r3, #4]
 800c520:	6063      	str	r3, [r4, #4]
 800c522:	bf04      	itt	eq
 800c524:	1809      	addeq	r1, r1, r0
 800c526:	6021      	streq	r1, [r4, #0]
 800c528:	6054      	str	r4, [r2, #4]
 800c52a:	e7ca      	b.n	800c4c2 <_free_r+0x22>
 800c52c:	bd38      	pop	{r3, r4, r5, pc}
 800c52e:	bf00      	nop
 800c530:	2000423c 	.word	0x2000423c

0800c534 <_Balloc>:
 800c534:	b570      	push	{r4, r5, r6, lr}
 800c536:	69c6      	ldr	r6, [r0, #28]
 800c538:	4604      	mov	r4, r0
 800c53a:	460d      	mov	r5, r1
 800c53c:	b976      	cbnz	r6, 800c55c <_Balloc+0x28>
 800c53e:	2010      	movs	r0, #16
 800c540:	f7fe f95a 	bl	800a7f8 <malloc>
 800c544:	4602      	mov	r2, r0
 800c546:	61e0      	str	r0, [r4, #28]
 800c548:	b920      	cbnz	r0, 800c554 <_Balloc+0x20>
 800c54a:	4b18      	ldr	r3, [pc, #96]	@ (800c5ac <_Balloc+0x78>)
 800c54c:	4818      	ldr	r0, [pc, #96]	@ (800c5b0 <_Balloc+0x7c>)
 800c54e:	216b      	movs	r1, #107	@ 0x6b
 800c550:	f7ff f92e 	bl	800b7b0 <__assert_func>
 800c554:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c558:	6006      	str	r6, [r0, #0]
 800c55a:	60c6      	str	r6, [r0, #12]
 800c55c:	69e6      	ldr	r6, [r4, #28]
 800c55e:	68f3      	ldr	r3, [r6, #12]
 800c560:	b183      	cbz	r3, 800c584 <_Balloc+0x50>
 800c562:	69e3      	ldr	r3, [r4, #28]
 800c564:	68db      	ldr	r3, [r3, #12]
 800c566:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c56a:	b9b8      	cbnz	r0, 800c59c <_Balloc+0x68>
 800c56c:	2101      	movs	r1, #1
 800c56e:	fa01 f605 	lsl.w	r6, r1, r5
 800c572:	1d72      	adds	r2, r6, #5
 800c574:	0092      	lsls	r2, r2, #2
 800c576:	4620      	mov	r0, r4
 800c578:	f7fe f918 	bl	800a7ac <_calloc_r>
 800c57c:	b160      	cbz	r0, 800c598 <_Balloc+0x64>
 800c57e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c582:	e00e      	b.n	800c5a2 <_Balloc+0x6e>
 800c584:	2221      	movs	r2, #33	@ 0x21
 800c586:	2104      	movs	r1, #4
 800c588:	4620      	mov	r0, r4
 800c58a:	f7fe f90f 	bl	800a7ac <_calloc_r>
 800c58e:	69e3      	ldr	r3, [r4, #28]
 800c590:	60f0      	str	r0, [r6, #12]
 800c592:	68db      	ldr	r3, [r3, #12]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d1e4      	bne.n	800c562 <_Balloc+0x2e>
 800c598:	2000      	movs	r0, #0
 800c59a:	bd70      	pop	{r4, r5, r6, pc}
 800c59c:	6802      	ldr	r2, [r0, #0]
 800c59e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c5a8:	e7f7      	b.n	800c59a <_Balloc+0x66>
 800c5aa:	bf00      	nop
 800c5ac:	0800e0fa 	.word	0x0800e0fa
 800c5b0:	0800e17a 	.word	0x0800e17a

0800c5b4 <_Bfree>:
 800c5b4:	b570      	push	{r4, r5, r6, lr}
 800c5b6:	69c6      	ldr	r6, [r0, #28]
 800c5b8:	4605      	mov	r5, r0
 800c5ba:	460c      	mov	r4, r1
 800c5bc:	b976      	cbnz	r6, 800c5dc <_Bfree+0x28>
 800c5be:	2010      	movs	r0, #16
 800c5c0:	f7fe f91a 	bl	800a7f8 <malloc>
 800c5c4:	4602      	mov	r2, r0
 800c5c6:	61e8      	str	r0, [r5, #28]
 800c5c8:	b920      	cbnz	r0, 800c5d4 <_Bfree+0x20>
 800c5ca:	4b09      	ldr	r3, [pc, #36]	@ (800c5f0 <_Bfree+0x3c>)
 800c5cc:	4809      	ldr	r0, [pc, #36]	@ (800c5f4 <_Bfree+0x40>)
 800c5ce:	218f      	movs	r1, #143	@ 0x8f
 800c5d0:	f7ff f8ee 	bl	800b7b0 <__assert_func>
 800c5d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5d8:	6006      	str	r6, [r0, #0]
 800c5da:	60c6      	str	r6, [r0, #12]
 800c5dc:	b13c      	cbz	r4, 800c5ee <_Bfree+0x3a>
 800c5de:	69eb      	ldr	r3, [r5, #28]
 800c5e0:	6862      	ldr	r2, [r4, #4]
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c5e8:	6021      	str	r1, [r4, #0]
 800c5ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c5ee:	bd70      	pop	{r4, r5, r6, pc}
 800c5f0:	0800e0fa 	.word	0x0800e0fa
 800c5f4:	0800e17a 	.word	0x0800e17a

0800c5f8 <__multadd>:
 800c5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5fc:	690d      	ldr	r5, [r1, #16]
 800c5fe:	4607      	mov	r7, r0
 800c600:	460c      	mov	r4, r1
 800c602:	461e      	mov	r6, r3
 800c604:	f101 0c14 	add.w	ip, r1, #20
 800c608:	2000      	movs	r0, #0
 800c60a:	f8dc 3000 	ldr.w	r3, [ip]
 800c60e:	b299      	uxth	r1, r3
 800c610:	fb02 6101 	mla	r1, r2, r1, r6
 800c614:	0c1e      	lsrs	r6, r3, #16
 800c616:	0c0b      	lsrs	r3, r1, #16
 800c618:	fb02 3306 	mla	r3, r2, r6, r3
 800c61c:	b289      	uxth	r1, r1
 800c61e:	3001      	adds	r0, #1
 800c620:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c624:	4285      	cmp	r5, r0
 800c626:	f84c 1b04 	str.w	r1, [ip], #4
 800c62a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c62e:	dcec      	bgt.n	800c60a <__multadd+0x12>
 800c630:	b30e      	cbz	r6, 800c676 <__multadd+0x7e>
 800c632:	68a3      	ldr	r3, [r4, #8]
 800c634:	42ab      	cmp	r3, r5
 800c636:	dc19      	bgt.n	800c66c <__multadd+0x74>
 800c638:	6861      	ldr	r1, [r4, #4]
 800c63a:	4638      	mov	r0, r7
 800c63c:	3101      	adds	r1, #1
 800c63e:	f7ff ff79 	bl	800c534 <_Balloc>
 800c642:	4680      	mov	r8, r0
 800c644:	b928      	cbnz	r0, 800c652 <__multadd+0x5a>
 800c646:	4602      	mov	r2, r0
 800c648:	4b0c      	ldr	r3, [pc, #48]	@ (800c67c <__multadd+0x84>)
 800c64a:	480d      	ldr	r0, [pc, #52]	@ (800c680 <__multadd+0x88>)
 800c64c:	21ba      	movs	r1, #186	@ 0xba
 800c64e:	f7ff f8af 	bl	800b7b0 <__assert_func>
 800c652:	6922      	ldr	r2, [r4, #16]
 800c654:	3202      	adds	r2, #2
 800c656:	f104 010c 	add.w	r1, r4, #12
 800c65a:	0092      	lsls	r2, r2, #2
 800c65c:	300c      	adds	r0, #12
 800c65e:	f7ff f898 	bl	800b792 <memcpy>
 800c662:	4621      	mov	r1, r4
 800c664:	4638      	mov	r0, r7
 800c666:	f7ff ffa5 	bl	800c5b4 <_Bfree>
 800c66a:	4644      	mov	r4, r8
 800c66c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c670:	3501      	adds	r5, #1
 800c672:	615e      	str	r6, [r3, #20]
 800c674:	6125      	str	r5, [r4, #16]
 800c676:	4620      	mov	r0, r4
 800c678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c67c:	0800e169 	.word	0x0800e169
 800c680:	0800e17a 	.word	0x0800e17a

0800c684 <__hi0bits>:
 800c684:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c688:	4603      	mov	r3, r0
 800c68a:	bf36      	itet	cc
 800c68c:	0403      	lslcc	r3, r0, #16
 800c68e:	2000      	movcs	r0, #0
 800c690:	2010      	movcc	r0, #16
 800c692:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c696:	bf3c      	itt	cc
 800c698:	021b      	lslcc	r3, r3, #8
 800c69a:	3008      	addcc	r0, #8
 800c69c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c6a0:	bf3c      	itt	cc
 800c6a2:	011b      	lslcc	r3, r3, #4
 800c6a4:	3004      	addcc	r0, #4
 800c6a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6aa:	bf3c      	itt	cc
 800c6ac:	009b      	lslcc	r3, r3, #2
 800c6ae:	3002      	addcc	r0, #2
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	db05      	blt.n	800c6c0 <__hi0bits+0x3c>
 800c6b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c6b8:	f100 0001 	add.w	r0, r0, #1
 800c6bc:	bf08      	it	eq
 800c6be:	2020      	moveq	r0, #32
 800c6c0:	4770      	bx	lr

0800c6c2 <__lo0bits>:
 800c6c2:	6803      	ldr	r3, [r0, #0]
 800c6c4:	4602      	mov	r2, r0
 800c6c6:	f013 0007 	ands.w	r0, r3, #7
 800c6ca:	d00b      	beq.n	800c6e4 <__lo0bits+0x22>
 800c6cc:	07d9      	lsls	r1, r3, #31
 800c6ce:	d421      	bmi.n	800c714 <__lo0bits+0x52>
 800c6d0:	0798      	lsls	r0, r3, #30
 800c6d2:	bf49      	itett	mi
 800c6d4:	085b      	lsrmi	r3, r3, #1
 800c6d6:	089b      	lsrpl	r3, r3, #2
 800c6d8:	2001      	movmi	r0, #1
 800c6da:	6013      	strmi	r3, [r2, #0]
 800c6dc:	bf5c      	itt	pl
 800c6de:	6013      	strpl	r3, [r2, #0]
 800c6e0:	2002      	movpl	r0, #2
 800c6e2:	4770      	bx	lr
 800c6e4:	b299      	uxth	r1, r3
 800c6e6:	b909      	cbnz	r1, 800c6ec <__lo0bits+0x2a>
 800c6e8:	0c1b      	lsrs	r3, r3, #16
 800c6ea:	2010      	movs	r0, #16
 800c6ec:	b2d9      	uxtb	r1, r3
 800c6ee:	b909      	cbnz	r1, 800c6f4 <__lo0bits+0x32>
 800c6f0:	3008      	adds	r0, #8
 800c6f2:	0a1b      	lsrs	r3, r3, #8
 800c6f4:	0719      	lsls	r1, r3, #28
 800c6f6:	bf04      	itt	eq
 800c6f8:	091b      	lsreq	r3, r3, #4
 800c6fa:	3004      	addeq	r0, #4
 800c6fc:	0799      	lsls	r1, r3, #30
 800c6fe:	bf04      	itt	eq
 800c700:	089b      	lsreq	r3, r3, #2
 800c702:	3002      	addeq	r0, #2
 800c704:	07d9      	lsls	r1, r3, #31
 800c706:	d403      	bmi.n	800c710 <__lo0bits+0x4e>
 800c708:	085b      	lsrs	r3, r3, #1
 800c70a:	f100 0001 	add.w	r0, r0, #1
 800c70e:	d003      	beq.n	800c718 <__lo0bits+0x56>
 800c710:	6013      	str	r3, [r2, #0]
 800c712:	4770      	bx	lr
 800c714:	2000      	movs	r0, #0
 800c716:	4770      	bx	lr
 800c718:	2020      	movs	r0, #32
 800c71a:	4770      	bx	lr

0800c71c <__i2b>:
 800c71c:	b510      	push	{r4, lr}
 800c71e:	460c      	mov	r4, r1
 800c720:	2101      	movs	r1, #1
 800c722:	f7ff ff07 	bl	800c534 <_Balloc>
 800c726:	4602      	mov	r2, r0
 800c728:	b928      	cbnz	r0, 800c736 <__i2b+0x1a>
 800c72a:	4b05      	ldr	r3, [pc, #20]	@ (800c740 <__i2b+0x24>)
 800c72c:	4805      	ldr	r0, [pc, #20]	@ (800c744 <__i2b+0x28>)
 800c72e:	f240 1145 	movw	r1, #325	@ 0x145
 800c732:	f7ff f83d 	bl	800b7b0 <__assert_func>
 800c736:	2301      	movs	r3, #1
 800c738:	6144      	str	r4, [r0, #20]
 800c73a:	6103      	str	r3, [r0, #16]
 800c73c:	bd10      	pop	{r4, pc}
 800c73e:	bf00      	nop
 800c740:	0800e169 	.word	0x0800e169
 800c744:	0800e17a 	.word	0x0800e17a

0800c748 <__multiply>:
 800c748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c74c:	4617      	mov	r7, r2
 800c74e:	690a      	ldr	r2, [r1, #16]
 800c750:	693b      	ldr	r3, [r7, #16]
 800c752:	429a      	cmp	r2, r3
 800c754:	bfa8      	it	ge
 800c756:	463b      	movge	r3, r7
 800c758:	4689      	mov	r9, r1
 800c75a:	bfa4      	itt	ge
 800c75c:	460f      	movge	r7, r1
 800c75e:	4699      	movge	r9, r3
 800c760:	693d      	ldr	r5, [r7, #16]
 800c762:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	6879      	ldr	r1, [r7, #4]
 800c76a:	eb05 060a 	add.w	r6, r5, sl
 800c76e:	42b3      	cmp	r3, r6
 800c770:	b085      	sub	sp, #20
 800c772:	bfb8      	it	lt
 800c774:	3101      	addlt	r1, #1
 800c776:	f7ff fedd 	bl	800c534 <_Balloc>
 800c77a:	b930      	cbnz	r0, 800c78a <__multiply+0x42>
 800c77c:	4602      	mov	r2, r0
 800c77e:	4b41      	ldr	r3, [pc, #260]	@ (800c884 <__multiply+0x13c>)
 800c780:	4841      	ldr	r0, [pc, #260]	@ (800c888 <__multiply+0x140>)
 800c782:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c786:	f7ff f813 	bl	800b7b0 <__assert_func>
 800c78a:	f100 0414 	add.w	r4, r0, #20
 800c78e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c792:	4623      	mov	r3, r4
 800c794:	2200      	movs	r2, #0
 800c796:	4573      	cmp	r3, lr
 800c798:	d320      	bcc.n	800c7dc <__multiply+0x94>
 800c79a:	f107 0814 	add.w	r8, r7, #20
 800c79e:	f109 0114 	add.w	r1, r9, #20
 800c7a2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c7a6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c7aa:	9302      	str	r3, [sp, #8]
 800c7ac:	1beb      	subs	r3, r5, r7
 800c7ae:	3b15      	subs	r3, #21
 800c7b0:	f023 0303 	bic.w	r3, r3, #3
 800c7b4:	3304      	adds	r3, #4
 800c7b6:	3715      	adds	r7, #21
 800c7b8:	42bd      	cmp	r5, r7
 800c7ba:	bf38      	it	cc
 800c7bc:	2304      	movcc	r3, #4
 800c7be:	9301      	str	r3, [sp, #4]
 800c7c0:	9b02      	ldr	r3, [sp, #8]
 800c7c2:	9103      	str	r1, [sp, #12]
 800c7c4:	428b      	cmp	r3, r1
 800c7c6:	d80c      	bhi.n	800c7e2 <__multiply+0x9a>
 800c7c8:	2e00      	cmp	r6, #0
 800c7ca:	dd03      	ble.n	800c7d4 <__multiply+0x8c>
 800c7cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d055      	beq.n	800c880 <__multiply+0x138>
 800c7d4:	6106      	str	r6, [r0, #16]
 800c7d6:	b005      	add	sp, #20
 800c7d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7dc:	f843 2b04 	str.w	r2, [r3], #4
 800c7e0:	e7d9      	b.n	800c796 <__multiply+0x4e>
 800c7e2:	f8b1 a000 	ldrh.w	sl, [r1]
 800c7e6:	f1ba 0f00 	cmp.w	sl, #0
 800c7ea:	d01f      	beq.n	800c82c <__multiply+0xe4>
 800c7ec:	46c4      	mov	ip, r8
 800c7ee:	46a1      	mov	r9, r4
 800c7f0:	2700      	movs	r7, #0
 800c7f2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c7f6:	f8d9 3000 	ldr.w	r3, [r9]
 800c7fa:	fa1f fb82 	uxth.w	fp, r2
 800c7fe:	b29b      	uxth	r3, r3
 800c800:	fb0a 330b 	mla	r3, sl, fp, r3
 800c804:	443b      	add	r3, r7
 800c806:	f8d9 7000 	ldr.w	r7, [r9]
 800c80a:	0c12      	lsrs	r2, r2, #16
 800c80c:	0c3f      	lsrs	r7, r7, #16
 800c80e:	fb0a 7202 	mla	r2, sl, r2, r7
 800c812:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c816:	b29b      	uxth	r3, r3
 800c818:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c81c:	4565      	cmp	r5, ip
 800c81e:	f849 3b04 	str.w	r3, [r9], #4
 800c822:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c826:	d8e4      	bhi.n	800c7f2 <__multiply+0xaa>
 800c828:	9b01      	ldr	r3, [sp, #4]
 800c82a:	50e7      	str	r7, [r4, r3]
 800c82c:	9b03      	ldr	r3, [sp, #12]
 800c82e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c832:	3104      	adds	r1, #4
 800c834:	f1b9 0f00 	cmp.w	r9, #0
 800c838:	d020      	beq.n	800c87c <__multiply+0x134>
 800c83a:	6823      	ldr	r3, [r4, #0]
 800c83c:	4647      	mov	r7, r8
 800c83e:	46a4      	mov	ip, r4
 800c840:	f04f 0a00 	mov.w	sl, #0
 800c844:	f8b7 b000 	ldrh.w	fp, [r7]
 800c848:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c84c:	fb09 220b 	mla	r2, r9, fp, r2
 800c850:	4452      	add	r2, sl
 800c852:	b29b      	uxth	r3, r3
 800c854:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c858:	f84c 3b04 	str.w	r3, [ip], #4
 800c85c:	f857 3b04 	ldr.w	r3, [r7], #4
 800c860:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c864:	f8bc 3000 	ldrh.w	r3, [ip]
 800c868:	fb09 330a 	mla	r3, r9, sl, r3
 800c86c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c870:	42bd      	cmp	r5, r7
 800c872:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c876:	d8e5      	bhi.n	800c844 <__multiply+0xfc>
 800c878:	9a01      	ldr	r2, [sp, #4]
 800c87a:	50a3      	str	r3, [r4, r2]
 800c87c:	3404      	adds	r4, #4
 800c87e:	e79f      	b.n	800c7c0 <__multiply+0x78>
 800c880:	3e01      	subs	r6, #1
 800c882:	e7a1      	b.n	800c7c8 <__multiply+0x80>
 800c884:	0800e169 	.word	0x0800e169
 800c888:	0800e17a 	.word	0x0800e17a

0800c88c <__pow5mult>:
 800c88c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c890:	4615      	mov	r5, r2
 800c892:	f012 0203 	ands.w	r2, r2, #3
 800c896:	4607      	mov	r7, r0
 800c898:	460e      	mov	r6, r1
 800c89a:	d007      	beq.n	800c8ac <__pow5mult+0x20>
 800c89c:	4c25      	ldr	r4, [pc, #148]	@ (800c934 <__pow5mult+0xa8>)
 800c89e:	3a01      	subs	r2, #1
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c8a6:	f7ff fea7 	bl	800c5f8 <__multadd>
 800c8aa:	4606      	mov	r6, r0
 800c8ac:	10ad      	asrs	r5, r5, #2
 800c8ae:	d03d      	beq.n	800c92c <__pow5mult+0xa0>
 800c8b0:	69fc      	ldr	r4, [r7, #28]
 800c8b2:	b97c      	cbnz	r4, 800c8d4 <__pow5mult+0x48>
 800c8b4:	2010      	movs	r0, #16
 800c8b6:	f7fd ff9f 	bl	800a7f8 <malloc>
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	61f8      	str	r0, [r7, #28]
 800c8be:	b928      	cbnz	r0, 800c8cc <__pow5mult+0x40>
 800c8c0:	4b1d      	ldr	r3, [pc, #116]	@ (800c938 <__pow5mult+0xac>)
 800c8c2:	481e      	ldr	r0, [pc, #120]	@ (800c93c <__pow5mult+0xb0>)
 800c8c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c8c8:	f7fe ff72 	bl	800b7b0 <__assert_func>
 800c8cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c8d0:	6004      	str	r4, [r0, #0]
 800c8d2:	60c4      	str	r4, [r0, #12]
 800c8d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c8d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c8dc:	b94c      	cbnz	r4, 800c8f2 <__pow5mult+0x66>
 800c8de:	f240 2171 	movw	r1, #625	@ 0x271
 800c8e2:	4638      	mov	r0, r7
 800c8e4:	f7ff ff1a 	bl	800c71c <__i2b>
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800c8ee:	4604      	mov	r4, r0
 800c8f0:	6003      	str	r3, [r0, #0]
 800c8f2:	f04f 0900 	mov.w	r9, #0
 800c8f6:	07eb      	lsls	r3, r5, #31
 800c8f8:	d50a      	bpl.n	800c910 <__pow5mult+0x84>
 800c8fa:	4631      	mov	r1, r6
 800c8fc:	4622      	mov	r2, r4
 800c8fe:	4638      	mov	r0, r7
 800c900:	f7ff ff22 	bl	800c748 <__multiply>
 800c904:	4631      	mov	r1, r6
 800c906:	4680      	mov	r8, r0
 800c908:	4638      	mov	r0, r7
 800c90a:	f7ff fe53 	bl	800c5b4 <_Bfree>
 800c90e:	4646      	mov	r6, r8
 800c910:	106d      	asrs	r5, r5, #1
 800c912:	d00b      	beq.n	800c92c <__pow5mult+0xa0>
 800c914:	6820      	ldr	r0, [r4, #0]
 800c916:	b938      	cbnz	r0, 800c928 <__pow5mult+0x9c>
 800c918:	4622      	mov	r2, r4
 800c91a:	4621      	mov	r1, r4
 800c91c:	4638      	mov	r0, r7
 800c91e:	f7ff ff13 	bl	800c748 <__multiply>
 800c922:	6020      	str	r0, [r4, #0]
 800c924:	f8c0 9000 	str.w	r9, [r0]
 800c928:	4604      	mov	r4, r0
 800c92a:	e7e4      	b.n	800c8f6 <__pow5mult+0x6a>
 800c92c:	4630      	mov	r0, r6
 800c92e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c932:	bf00      	nop
 800c934:	0800e1f0 	.word	0x0800e1f0
 800c938:	0800e0fa 	.word	0x0800e0fa
 800c93c:	0800e17a 	.word	0x0800e17a

0800c940 <__lshift>:
 800c940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c944:	460c      	mov	r4, r1
 800c946:	6849      	ldr	r1, [r1, #4]
 800c948:	6923      	ldr	r3, [r4, #16]
 800c94a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c94e:	68a3      	ldr	r3, [r4, #8]
 800c950:	4607      	mov	r7, r0
 800c952:	4691      	mov	r9, r2
 800c954:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c958:	f108 0601 	add.w	r6, r8, #1
 800c95c:	42b3      	cmp	r3, r6
 800c95e:	db0b      	blt.n	800c978 <__lshift+0x38>
 800c960:	4638      	mov	r0, r7
 800c962:	f7ff fde7 	bl	800c534 <_Balloc>
 800c966:	4605      	mov	r5, r0
 800c968:	b948      	cbnz	r0, 800c97e <__lshift+0x3e>
 800c96a:	4602      	mov	r2, r0
 800c96c:	4b28      	ldr	r3, [pc, #160]	@ (800ca10 <__lshift+0xd0>)
 800c96e:	4829      	ldr	r0, [pc, #164]	@ (800ca14 <__lshift+0xd4>)
 800c970:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c974:	f7fe ff1c 	bl	800b7b0 <__assert_func>
 800c978:	3101      	adds	r1, #1
 800c97a:	005b      	lsls	r3, r3, #1
 800c97c:	e7ee      	b.n	800c95c <__lshift+0x1c>
 800c97e:	2300      	movs	r3, #0
 800c980:	f100 0114 	add.w	r1, r0, #20
 800c984:	f100 0210 	add.w	r2, r0, #16
 800c988:	4618      	mov	r0, r3
 800c98a:	4553      	cmp	r3, sl
 800c98c:	db33      	blt.n	800c9f6 <__lshift+0xb6>
 800c98e:	6920      	ldr	r0, [r4, #16]
 800c990:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c994:	f104 0314 	add.w	r3, r4, #20
 800c998:	f019 091f 	ands.w	r9, r9, #31
 800c99c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c9a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c9a4:	d02b      	beq.n	800c9fe <__lshift+0xbe>
 800c9a6:	f1c9 0e20 	rsb	lr, r9, #32
 800c9aa:	468a      	mov	sl, r1
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	6818      	ldr	r0, [r3, #0]
 800c9b0:	fa00 f009 	lsl.w	r0, r0, r9
 800c9b4:	4310      	orrs	r0, r2
 800c9b6:	f84a 0b04 	str.w	r0, [sl], #4
 800c9ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9be:	459c      	cmp	ip, r3
 800c9c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c9c4:	d8f3      	bhi.n	800c9ae <__lshift+0x6e>
 800c9c6:	ebac 0304 	sub.w	r3, ip, r4
 800c9ca:	3b15      	subs	r3, #21
 800c9cc:	f023 0303 	bic.w	r3, r3, #3
 800c9d0:	3304      	adds	r3, #4
 800c9d2:	f104 0015 	add.w	r0, r4, #21
 800c9d6:	4560      	cmp	r0, ip
 800c9d8:	bf88      	it	hi
 800c9da:	2304      	movhi	r3, #4
 800c9dc:	50ca      	str	r2, [r1, r3]
 800c9de:	b10a      	cbz	r2, 800c9e4 <__lshift+0xa4>
 800c9e0:	f108 0602 	add.w	r6, r8, #2
 800c9e4:	3e01      	subs	r6, #1
 800c9e6:	4638      	mov	r0, r7
 800c9e8:	612e      	str	r6, [r5, #16]
 800c9ea:	4621      	mov	r1, r4
 800c9ec:	f7ff fde2 	bl	800c5b4 <_Bfree>
 800c9f0:	4628      	mov	r0, r5
 800c9f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c9fa:	3301      	adds	r3, #1
 800c9fc:	e7c5      	b.n	800c98a <__lshift+0x4a>
 800c9fe:	3904      	subs	r1, #4
 800ca00:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca04:	f841 2f04 	str.w	r2, [r1, #4]!
 800ca08:	459c      	cmp	ip, r3
 800ca0a:	d8f9      	bhi.n	800ca00 <__lshift+0xc0>
 800ca0c:	e7ea      	b.n	800c9e4 <__lshift+0xa4>
 800ca0e:	bf00      	nop
 800ca10:	0800e169 	.word	0x0800e169
 800ca14:	0800e17a 	.word	0x0800e17a

0800ca18 <__mcmp>:
 800ca18:	690a      	ldr	r2, [r1, #16]
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	6900      	ldr	r0, [r0, #16]
 800ca1e:	1a80      	subs	r0, r0, r2
 800ca20:	b530      	push	{r4, r5, lr}
 800ca22:	d10e      	bne.n	800ca42 <__mcmp+0x2a>
 800ca24:	3314      	adds	r3, #20
 800ca26:	3114      	adds	r1, #20
 800ca28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ca2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ca30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ca34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ca38:	4295      	cmp	r5, r2
 800ca3a:	d003      	beq.n	800ca44 <__mcmp+0x2c>
 800ca3c:	d205      	bcs.n	800ca4a <__mcmp+0x32>
 800ca3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ca42:	bd30      	pop	{r4, r5, pc}
 800ca44:	42a3      	cmp	r3, r4
 800ca46:	d3f3      	bcc.n	800ca30 <__mcmp+0x18>
 800ca48:	e7fb      	b.n	800ca42 <__mcmp+0x2a>
 800ca4a:	2001      	movs	r0, #1
 800ca4c:	e7f9      	b.n	800ca42 <__mcmp+0x2a>
	...

0800ca50 <__mdiff>:
 800ca50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca54:	4689      	mov	r9, r1
 800ca56:	4606      	mov	r6, r0
 800ca58:	4611      	mov	r1, r2
 800ca5a:	4648      	mov	r0, r9
 800ca5c:	4614      	mov	r4, r2
 800ca5e:	f7ff ffdb 	bl	800ca18 <__mcmp>
 800ca62:	1e05      	subs	r5, r0, #0
 800ca64:	d112      	bne.n	800ca8c <__mdiff+0x3c>
 800ca66:	4629      	mov	r1, r5
 800ca68:	4630      	mov	r0, r6
 800ca6a:	f7ff fd63 	bl	800c534 <_Balloc>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	b928      	cbnz	r0, 800ca7e <__mdiff+0x2e>
 800ca72:	4b3f      	ldr	r3, [pc, #252]	@ (800cb70 <__mdiff+0x120>)
 800ca74:	f240 2137 	movw	r1, #567	@ 0x237
 800ca78:	483e      	ldr	r0, [pc, #248]	@ (800cb74 <__mdiff+0x124>)
 800ca7a:	f7fe fe99 	bl	800b7b0 <__assert_func>
 800ca7e:	2301      	movs	r3, #1
 800ca80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ca84:	4610      	mov	r0, r2
 800ca86:	b003      	add	sp, #12
 800ca88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca8c:	bfbc      	itt	lt
 800ca8e:	464b      	movlt	r3, r9
 800ca90:	46a1      	movlt	r9, r4
 800ca92:	4630      	mov	r0, r6
 800ca94:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ca98:	bfba      	itte	lt
 800ca9a:	461c      	movlt	r4, r3
 800ca9c:	2501      	movlt	r5, #1
 800ca9e:	2500      	movge	r5, #0
 800caa0:	f7ff fd48 	bl	800c534 <_Balloc>
 800caa4:	4602      	mov	r2, r0
 800caa6:	b918      	cbnz	r0, 800cab0 <__mdiff+0x60>
 800caa8:	4b31      	ldr	r3, [pc, #196]	@ (800cb70 <__mdiff+0x120>)
 800caaa:	f240 2145 	movw	r1, #581	@ 0x245
 800caae:	e7e3      	b.n	800ca78 <__mdiff+0x28>
 800cab0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cab4:	6926      	ldr	r6, [r4, #16]
 800cab6:	60c5      	str	r5, [r0, #12]
 800cab8:	f109 0310 	add.w	r3, r9, #16
 800cabc:	f109 0514 	add.w	r5, r9, #20
 800cac0:	f104 0e14 	add.w	lr, r4, #20
 800cac4:	f100 0b14 	add.w	fp, r0, #20
 800cac8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cacc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cad0:	9301      	str	r3, [sp, #4]
 800cad2:	46d9      	mov	r9, fp
 800cad4:	f04f 0c00 	mov.w	ip, #0
 800cad8:	9b01      	ldr	r3, [sp, #4]
 800cada:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cade:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cae2:	9301      	str	r3, [sp, #4]
 800cae4:	fa1f f38a 	uxth.w	r3, sl
 800cae8:	4619      	mov	r1, r3
 800caea:	b283      	uxth	r3, r0
 800caec:	1acb      	subs	r3, r1, r3
 800caee:	0c00      	lsrs	r0, r0, #16
 800caf0:	4463      	add	r3, ip
 800caf2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800caf6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cafa:	b29b      	uxth	r3, r3
 800cafc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cb00:	4576      	cmp	r6, lr
 800cb02:	f849 3b04 	str.w	r3, [r9], #4
 800cb06:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cb0a:	d8e5      	bhi.n	800cad8 <__mdiff+0x88>
 800cb0c:	1b33      	subs	r3, r6, r4
 800cb0e:	3b15      	subs	r3, #21
 800cb10:	f023 0303 	bic.w	r3, r3, #3
 800cb14:	3415      	adds	r4, #21
 800cb16:	3304      	adds	r3, #4
 800cb18:	42a6      	cmp	r6, r4
 800cb1a:	bf38      	it	cc
 800cb1c:	2304      	movcc	r3, #4
 800cb1e:	441d      	add	r5, r3
 800cb20:	445b      	add	r3, fp
 800cb22:	461e      	mov	r6, r3
 800cb24:	462c      	mov	r4, r5
 800cb26:	4544      	cmp	r4, r8
 800cb28:	d30e      	bcc.n	800cb48 <__mdiff+0xf8>
 800cb2a:	f108 0103 	add.w	r1, r8, #3
 800cb2e:	1b49      	subs	r1, r1, r5
 800cb30:	f021 0103 	bic.w	r1, r1, #3
 800cb34:	3d03      	subs	r5, #3
 800cb36:	45a8      	cmp	r8, r5
 800cb38:	bf38      	it	cc
 800cb3a:	2100      	movcc	r1, #0
 800cb3c:	440b      	add	r3, r1
 800cb3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cb42:	b191      	cbz	r1, 800cb6a <__mdiff+0x11a>
 800cb44:	6117      	str	r7, [r2, #16]
 800cb46:	e79d      	b.n	800ca84 <__mdiff+0x34>
 800cb48:	f854 1b04 	ldr.w	r1, [r4], #4
 800cb4c:	46e6      	mov	lr, ip
 800cb4e:	0c08      	lsrs	r0, r1, #16
 800cb50:	fa1c fc81 	uxtah	ip, ip, r1
 800cb54:	4471      	add	r1, lr
 800cb56:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cb5a:	b289      	uxth	r1, r1
 800cb5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cb60:	f846 1b04 	str.w	r1, [r6], #4
 800cb64:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cb68:	e7dd      	b.n	800cb26 <__mdiff+0xd6>
 800cb6a:	3f01      	subs	r7, #1
 800cb6c:	e7e7      	b.n	800cb3e <__mdiff+0xee>
 800cb6e:	bf00      	nop
 800cb70:	0800e169 	.word	0x0800e169
 800cb74:	0800e17a 	.word	0x0800e17a

0800cb78 <__d2b>:
 800cb78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cb7c:	460f      	mov	r7, r1
 800cb7e:	2101      	movs	r1, #1
 800cb80:	ec59 8b10 	vmov	r8, r9, d0
 800cb84:	4616      	mov	r6, r2
 800cb86:	f7ff fcd5 	bl	800c534 <_Balloc>
 800cb8a:	4604      	mov	r4, r0
 800cb8c:	b930      	cbnz	r0, 800cb9c <__d2b+0x24>
 800cb8e:	4602      	mov	r2, r0
 800cb90:	4b23      	ldr	r3, [pc, #140]	@ (800cc20 <__d2b+0xa8>)
 800cb92:	4824      	ldr	r0, [pc, #144]	@ (800cc24 <__d2b+0xac>)
 800cb94:	f240 310f 	movw	r1, #783	@ 0x30f
 800cb98:	f7fe fe0a 	bl	800b7b0 <__assert_func>
 800cb9c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cba0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cba4:	b10d      	cbz	r5, 800cbaa <__d2b+0x32>
 800cba6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cbaa:	9301      	str	r3, [sp, #4]
 800cbac:	f1b8 0300 	subs.w	r3, r8, #0
 800cbb0:	d023      	beq.n	800cbfa <__d2b+0x82>
 800cbb2:	4668      	mov	r0, sp
 800cbb4:	9300      	str	r3, [sp, #0]
 800cbb6:	f7ff fd84 	bl	800c6c2 <__lo0bits>
 800cbba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cbbe:	b1d0      	cbz	r0, 800cbf6 <__d2b+0x7e>
 800cbc0:	f1c0 0320 	rsb	r3, r0, #32
 800cbc4:	fa02 f303 	lsl.w	r3, r2, r3
 800cbc8:	430b      	orrs	r3, r1
 800cbca:	40c2      	lsrs	r2, r0
 800cbcc:	6163      	str	r3, [r4, #20]
 800cbce:	9201      	str	r2, [sp, #4]
 800cbd0:	9b01      	ldr	r3, [sp, #4]
 800cbd2:	61a3      	str	r3, [r4, #24]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	bf0c      	ite	eq
 800cbd8:	2201      	moveq	r2, #1
 800cbda:	2202      	movne	r2, #2
 800cbdc:	6122      	str	r2, [r4, #16]
 800cbde:	b1a5      	cbz	r5, 800cc0a <__d2b+0x92>
 800cbe0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cbe4:	4405      	add	r5, r0
 800cbe6:	603d      	str	r5, [r7, #0]
 800cbe8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cbec:	6030      	str	r0, [r6, #0]
 800cbee:	4620      	mov	r0, r4
 800cbf0:	b003      	add	sp, #12
 800cbf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbf6:	6161      	str	r1, [r4, #20]
 800cbf8:	e7ea      	b.n	800cbd0 <__d2b+0x58>
 800cbfa:	a801      	add	r0, sp, #4
 800cbfc:	f7ff fd61 	bl	800c6c2 <__lo0bits>
 800cc00:	9b01      	ldr	r3, [sp, #4]
 800cc02:	6163      	str	r3, [r4, #20]
 800cc04:	3020      	adds	r0, #32
 800cc06:	2201      	movs	r2, #1
 800cc08:	e7e8      	b.n	800cbdc <__d2b+0x64>
 800cc0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cc0e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cc12:	6038      	str	r0, [r7, #0]
 800cc14:	6918      	ldr	r0, [r3, #16]
 800cc16:	f7ff fd35 	bl	800c684 <__hi0bits>
 800cc1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cc1e:	e7e5      	b.n	800cbec <__d2b+0x74>
 800cc20:	0800e169 	.word	0x0800e169
 800cc24:	0800e17a 	.word	0x0800e17a

0800cc28 <_malloc_usable_size_r>:
 800cc28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc2c:	1f18      	subs	r0, r3, #4
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	bfbc      	itt	lt
 800cc32:	580b      	ldrlt	r3, [r1, r0]
 800cc34:	18c0      	addlt	r0, r0, r3
 800cc36:	4770      	bx	lr

0800cc38 <__sfputc_r>:
 800cc38:	6893      	ldr	r3, [r2, #8]
 800cc3a:	3b01      	subs	r3, #1
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	b410      	push	{r4}
 800cc40:	6093      	str	r3, [r2, #8]
 800cc42:	da08      	bge.n	800cc56 <__sfputc_r+0x1e>
 800cc44:	6994      	ldr	r4, [r2, #24]
 800cc46:	42a3      	cmp	r3, r4
 800cc48:	db01      	blt.n	800cc4e <__sfputc_r+0x16>
 800cc4a:	290a      	cmp	r1, #10
 800cc4c:	d103      	bne.n	800cc56 <__sfputc_r+0x1e>
 800cc4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc52:	f7fe bc7a 	b.w	800b54a <__swbuf_r>
 800cc56:	6813      	ldr	r3, [r2, #0]
 800cc58:	1c58      	adds	r0, r3, #1
 800cc5a:	6010      	str	r0, [r2, #0]
 800cc5c:	7019      	strb	r1, [r3, #0]
 800cc5e:	4608      	mov	r0, r1
 800cc60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc64:	4770      	bx	lr

0800cc66 <__sfputs_r>:
 800cc66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc68:	4606      	mov	r6, r0
 800cc6a:	460f      	mov	r7, r1
 800cc6c:	4614      	mov	r4, r2
 800cc6e:	18d5      	adds	r5, r2, r3
 800cc70:	42ac      	cmp	r4, r5
 800cc72:	d101      	bne.n	800cc78 <__sfputs_r+0x12>
 800cc74:	2000      	movs	r0, #0
 800cc76:	e007      	b.n	800cc88 <__sfputs_r+0x22>
 800cc78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc7c:	463a      	mov	r2, r7
 800cc7e:	4630      	mov	r0, r6
 800cc80:	f7ff ffda 	bl	800cc38 <__sfputc_r>
 800cc84:	1c43      	adds	r3, r0, #1
 800cc86:	d1f3      	bne.n	800cc70 <__sfputs_r+0xa>
 800cc88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cc8c <_vfiprintf_r>:
 800cc8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc90:	460d      	mov	r5, r1
 800cc92:	b09d      	sub	sp, #116	@ 0x74
 800cc94:	4614      	mov	r4, r2
 800cc96:	4698      	mov	r8, r3
 800cc98:	4606      	mov	r6, r0
 800cc9a:	b118      	cbz	r0, 800cca4 <_vfiprintf_r+0x18>
 800cc9c:	6a03      	ldr	r3, [r0, #32]
 800cc9e:	b90b      	cbnz	r3, 800cca4 <_vfiprintf_r+0x18>
 800cca0:	f7fe fb80 	bl	800b3a4 <__sinit>
 800cca4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cca6:	07d9      	lsls	r1, r3, #31
 800cca8:	d405      	bmi.n	800ccb6 <_vfiprintf_r+0x2a>
 800ccaa:	89ab      	ldrh	r3, [r5, #12]
 800ccac:	059a      	lsls	r2, r3, #22
 800ccae:	d402      	bmi.n	800ccb6 <_vfiprintf_r+0x2a>
 800ccb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccb2:	f7fe fd6c 	bl	800b78e <__retarget_lock_acquire_recursive>
 800ccb6:	89ab      	ldrh	r3, [r5, #12]
 800ccb8:	071b      	lsls	r3, r3, #28
 800ccba:	d501      	bpl.n	800ccc0 <_vfiprintf_r+0x34>
 800ccbc:	692b      	ldr	r3, [r5, #16]
 800ccbe:	b99b      	cbnz	r3, 800cce8 <_vfiprintf_r+0x5c>
 800ccc0:	4629      	mov	r1, r5
 800ccc2:	4630      	mov	r0, r6
 800ccc4:	f7fe fc80 	bl	800b5c8 <__swsetup_r>
 800ccc8:	b170      	cbz	r0, 800cce8 <_vfiprintf_r+0x5c>
 800ccca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cccc:	07dc      	lsls	r4, r3, #31
 800ccce:	d504      	bpl.n	800ccda <_vfiprintf_r+0x4e>
 800ccd0:	f04f 30ff 	mov.w	r0, #4294967295
 800ccd4:	b01d      	add	sp, #116	@ 0x74
 800ccd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccda:	89ab      	ldrh	r3, [r5, #12]
 800ccdc:	0598      	lsls	r0, r3, #22
 800ccde:	d4f7      	bmi.n	800ccd0 <_vfiprintf_r+0x44>
 800cce0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cce2:	f7fe fd55 	bl	800b790 <__retarget_lock_release_recursive>
 800cce6:	e7f3      	b.n	800ccd0 <_vfiprintf_r+0x44>
 800cce8:	2300      	movs	r3, #0
 800ccea:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccec:	2320      	movs	r3, #32
 800ccee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ccf2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccf6:	2330      	movs	r3, #48	@ 0x30
 800ccf8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cea8 <_vfiprintf_r+0x21c>
 800ccfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cd00:	f04f 0901 	mov.w	r9, #1
 800cd04:	4623      	mov	r3, r4
 800cd06:	469a      	mov	sl, r3
 800cd08:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd0c:	b10a      	cbz	r2, 800cd12 <_vfiprintf_r+0x86>
 800cd0e:	2a25      	cmp	r2, #37	@ 0x25
 800cd10:	d1f9      	bne.n	800cd06 <_vfiprintf_r+0x7a>
 800cd12:	ebba 0b04 	subs.w	fp, sl, r4
 800cd16:	d00b      	beq.n	800cd30 <_vfiprintf_r+0xa4>
 800cd18:	465b      	mov	r3, fp
 800cd1a:	4622      	mov	r2, r4
 800cd1c:	4629      	mov	r1, r5
 800cd1e:	4630      	mov	r0, r6
 800cd20:	f7ff ffa1 	bl	800cc66 <__sfputs_r>
 800cd24:	3001      	adds	r0, #1
 800cd26:	f000 80a7 	beq.w	800ce78 <_vfiprintf_r+0x1ec>
 800cd2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd2c:	445a      	add	r2, fp
 800cd2e:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd30:	f89a 3000 	ldrb.w	r3, [sl]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	f000 809f 	beq.w	800ce78 <_vfiprintf_r+0x1ec>
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	f04f 32ff 	mov.w	r2, #4294967295
 800cd40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd44:	f10a 0a01 	add.w	sl, sl, #1
 800cd48:	9304      	str	r3, [sp, #16]
 800cd4a:	9307      	str	r3, [sp, #28]
 800cd4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd50:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd52:	4654      	mov	r4, sl
 800cd54:	2205      	movs	r2, #5
 800cd56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd5a:	4853      	ldr	r0, [pc, #332]	@ (800cea8 <_vfiprintf_r+0x21c>)
 800cd5c:	f7f3 fa68 	bl	8000230 <memchr>
 800cd60:	9a04      	ldr	r2, [sp, #16]
 800cd62:	b9d8      	cbnz	r0, 800cd9c <_vfiprintf_r+0x110>
 800cd64:	06d1      	lsls	r1, r2, #27
 800cd66:	bf44      	itt	mi
 800cd68:	2320      	movmi	r3, #32
 800cd6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd6e:	0713      	lsls	r3, r2, #28
 800cd70:	bf44      	itt	mi
 800cd72:	232b      	movmi	r3, #43	@ 0x2b
 800cd74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd78:	f89a 3000 	ldrb.w	r3, [sl]
 800cd7c:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd7e:	d015      	beq.n	800cdac <_vfiprintf_r+0x120>
 800cd80:	9a07      	ldr	r2, [sp, #28]
 800cd82:	4654      	mov	r4, sl
 800cd84:	2000      	movs	r0, #0
 800cd86:	f04f 0c0a 	mov.w	ip, #10
 800cd8a:	4621      	mov	r1, r4
 800cd8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd90:	3b30      	subs	r3, #48	@ 0x30
 800cd92:	2b09      	cmp	r3, #9
 800cd94:	d94b      	bls.n	800ce2e <_vfiprintf_r+0x1a2>
 800cd96:	b1b0      	cbz	r0, 800cdc6 <_vfiprintf_r+0x13a>
 800cd98:	9207      	str	r2, [sp, #28]
 800cd9a:	e014      	b.n	800cdc6 <_vfiprintf_r+0x13a>
 800cd9c:	eba0 0308 	sub.w	r3, r0, r8
 800cda0:	fa09 f303 	lsl.w	r3, r9, r3
 800cda4:	4313      	orrs	r3, r2
 800cda6:	9304      	str	r3, [sp, #16]
 800cda8:	46a2      	mov	sl, r4
 800cdaa:	e7d2      	b.n	800cd52 <_vfiprintf_r+0xc6>
 800cdac:	9b03      	ldr	r3, [sp, #12]
 800cdae:	1d19      	adds	r1, r3, #4
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	9103      	str	r1, [sp, #12]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	bfbb      	ittet	lt
 800cdb8:	425b      	neglt	r3, r3
 800cdba:	f042 0202 	orrlt.w	r2, r2, #2
 800cdbe:	9307      	strge	r3, [sp, #28]
 800cdc0:	9307      	strlt	r3, [sp, #28]
 800cdc2:	bfb8      	it	lt
 800cdc4:	9204      	strlt	r2, [sp, #16]
 800cdc6:	7823      	ldrb	r3, [r4, #0]
 800cdc8:	2b2e      	cmp	r3, #46	@ 0x2e
 800cdca:	d10a      	bne.n	800cde2 <_vfiprintf_r+0x156>
 800cdcc:	7863      	ldrb	r3, [r4, #1]
 800cdce:	2b2a      	cmp	r3, #42	@ 0x2a
 800cdd0:	d132      	bne.n	800ce38 <_vfiprintf_r+0x1ac>
 800cdd2:	9b03      	ldr	r3, [sp, #12]
 800cdd4:	1d1a      	adds	r2, r3, #4
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	9203      	str	r2, [sp, #12]
 800cdda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cdde:	3402      	adds	r4, #2
 800cde0:	9305      	str	r3, [sp, #20]
 800cde2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ceb8 <_vfiprintf_r+0x22c>
 800cde6:	7821      	ldrb	r1, [r4, #0]
 800cde8:	2203      	movs	r2, #3
 800cdea:	4650      	mov	r0, sl
 800cdec:	f7f3 fa20 	bl	8000230 <memchr>
 800cdf0:	b138      	cbz	r0, 800ce02 <_vfiprintf_r+0x176>
 800cdf2:	9b04      	ldr	r3, [sp, #16]
 800cdf4:	eba0 000a 	sub.w	r0, r0, sl
 800cdf8:	2240      	movs	r2, #64	@ 0x40
 800cdfa:	4082      	lsls	r2, r0
 800cdfc:	4313      	orrs	r3, r2
 800cdfe:	3401      	adds	r4, #1
 800ce00:	9304      	str	r3, [sp, #16]
 800ce02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce06:	4829      	ldr	r0, [pc, #164]	@ (800ceac <_vfiprintf_r+0x220>)
 800ce08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ce0c:	2206      	movs	r2, #6
 800ce0e:	f7f3 fa0f 	bl	8000230 <memchr>
 800ce12:	2800      	cmp	r0, #0
 800ce14:	d03f      	beq.n	800ce96 <_vfiprintf_r+0x20a>
 800ce16:	4b26      	ldr	r3, [pc, #152]	@ (800ceb0 <_vfiprintf_r+0x224>)
 800ce18:	bb1b      	cbnz	r3, 800ce62 <_vfiprintf_r+0x1d6>
 800ce1a:	9b03      	ldr	r3, [sp, #12]
 800ce1c:	3307      	adds	r3, #7
 800ce1e:	f023 0307 	bic.w	r3, r3, #7
 800ce22:	3308      	adds	r3, #8
 800ce24:	9303      	str	r3, [sp, #12]
 800ce26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce28:	443b      	add	r3, r7
 800ce2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce2c:	e76a      	b.n	800cd04 <_vfiprintf_r+0x78>
 800ce2e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce32:	460c      	mov	r4, r1
 800ce34:	2001      	movs	r0, #1
 800ce36:	e7a8      	b.n	800cd8a <_vfiprintf_r+0xfe>
 800ce38:	2300      	movs	r3, #0
 800ce3a:	3401      	adds	r4, #1
 800ce3c:	9305      	str	r3, [sp, #20]
 800ce3e:	4619      	mov	r1, r3
 800ce40:	f04f 0c0a 	mov.w	ip, #10
 800ce44:	4620      	mov	r0, r4
 800ce46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce4a:	3a30      	subs	r2, #48	@ 0x30
 800ce4c:	2a09      	cmp	r2, #9
 800ce4e:	d903      	bls.n	800ce58 <_vfiprintf_r+0x1cc>
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d0c6      	beq.n	800cde2 <_vfiprintf_r+0x156>
 800ce54:	9105      	str	r1, [sp, #20]
 800ce56:	e7c4      	b.n	800cde2 <_vfiprintf_r+0x156>
 800ce58:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce5c:	4604      	mov	r4, r0
 800ce5e:	2301      	movs	r3, #1
 800ce60:	e7f0      	b.n	800ce44 <_vfiprintf_r+0x1b8>
 800ce62:	ab03      	add	r3, sp, #12
 800ce64:	9300      	str	r3, [sp, #0]
 800ce66:	462a      	mov	r2, r5
 800ce68:	4b12      	ldr	r3, [pc, #72]	@ (800ceb4 <_vfiprintf_r+0x228>)
 800ce6a:	a904      	add	r1, sp, #16
 800ce6c:	4630      	mov	r0, r6
 800ce6e:	f7fd fe57 	bl	800ab20 <_printf_float>
 800ce72:	4607      	mov	r7, r0
 800ce74:	1c78      	adds	r0, r7, #1
 800ce76:	d1d6      	bne.n	800ce26 <_vfiprintf_r+0x19a>
 800ce78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce7a:	07d9      	lsls	r1, r3, #31
 800ce7c:	d405      	bmi.n	800ce8a <_vfiprintf_r+0x1fe>
 800ce7e:	89ab      	ldrh	r3, [r5, #12]
 800ce80:	059a      	lsls	r2, r3, #22
 800ce82:	d402      	bmi.n	800ce8a <_vfiprintf_r+0x1fe>
 800ce84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce86:	f7fe fc83 	bl	800b790 <__retarget_lock_release_recursive>
 800ce8a:	89ab      	ldrh	r3, [r5, #12]
 800ce8c:	065b      	lsls	r3, r3, #25
 800ce8e:	f53f af1f 	bmi.w	800ccd0 <_vfiprintf_r+0x44>
 800ce92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce94:	e71e      	b.n	800ccd4 <_vfiprintf_r+0x48>
 800ce96:	ab03      	add	r3, sp, #12
 800ce98:	9300      	str	r3, [sp, #0]
 800ce9a:	462a      	mov	r2, r5
 800ce9c:	4b05      	ldr	r3, [pc, #20]	@ (800ceb4 <_vfiprintf_r+0x228>)
 800ce9e:	a904      	add	r1, sp, #16
 800cea0:	4630      	mov	r0, r6
 800cea2:	f7fe f8d5 	bl	800b050 <_printf_i>
 800cea6:	e7e4      	b.n	800ce72 <_vfiprintf_r+0x1e6>
 800cea8:	0800e1d3 	.word	0x0800e1d3
 800ceac:	0800e1dd 	.word	0x0800e1dd
 800ceb0:	0800ab21 	.word	0x0800ab21
 800ceb4:	0800cc67 	.word	0x0800cc67
 800ceb8:	0800e1d9 	.word	0x0800e1d9

0800cebc <__sflush_r>:
 800cebc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cec4:	0716      	lsls	r6, r2, #28
 800cec6:	4605      	mov	r5, r0
 800cec8:	460c      	mov	r4, r1
 800ceca:	d454      	bmi.n	800cf76 <__sflush_r+0xba>
 800cecc:	684b      	ldr	r3, [r1, #4]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	dc02      	bgt.n	800ced8 <__sflush_r+0x1c>
 800ced2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	dd48      	ble.n	800cf6a <__sflush_r+0xae>
 800ced8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ceda:	2e00      	cmp	r6, #0
 800cedc:	d045      	beq.n	800cf6a <__sflush_r+0xae>
 800cede:	2300      	movs	r3, #0
 800cee0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cee4:	682f      	ldr	r7, [r5, #0]
 800cee6:	6a21      	ldr	r1, [r4, #32]
 800cee8:	602b      	str	r3, [r5, #0]
 800ceea:	d030      	beq.n	800cf4e <__sflush_r+0x92>
 800ceec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ceee:	89a3      	ldrh	r3, [r4, #12]
 800cef0:	0759      	lsls	r1, r3, #29
 800cef2:	d505      	bpl.n	800cf00 <__sflush_r+0x44>
 800cef4:	6863      	ldr	r3, [r4, #4]
 800cef6:	1ad2      	subs	r2, r2, r3
 800cef8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cefa:	b10b      	cbz	r3, 800cf00 <__sflush_r+0x44>
 800cefc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cefe:	1ad2      	subs	r2, r2, r3
 800cf00:	2300      	movs	r3, #0
 800cf02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cf04:	6a21      	ldr	r1, [r4, #32]
 800cf06:	4628      	mov	r0, r5
 800cf08:	47b0      	blx	r6
 800cf0a:	1c43      	adds	r3, r0, #1
 800cf0c:	89a3      	ldrh	r3, [r4, #12]
 800cf0e:	d106      	bne.n	800cf1e <__sflush_r+0x62>
 800cf10:	6829      	ldr	r1, [r5, #0]
 800cf12:	291d      	cmp	r1, #29
 800cf14:	d82b      	bhi.n	800cf6e <__sflush_r+0xb2>
 800cf16:	4a2a      	ldr	r2, [pc, #168]	@ (800cfc0 <__sflush_r+0x104>)
 800cf18:	40ca      	lsrs	r2, r1
 800cf1a:	07d6      	lsls	r6, r2, #31
 800cf1c:	d527      	bpl.n	800cf6e <__sflush_r+0xb2>
 800cf1e:	2200      	movs	r2, #0
 800cf20:	6062      	str	r2, [r4, #4]
 800cf22:	04d9      	lsls	r1, r3, #19
 800cf24:	6922      	ldr	r2, [r4, #16]
 800cf26:	6022      	str	r2, [r4, #0]
 800cf28:	d504      	bpl.n	800cf34 <__sflush_r+0x78>
 800cf2a:	1c42      	adds	r2, r0, #1
 800cf2c:	d101      	bne.n	800cf32 <__sflush_r+0x76>
 800cf2e:	682b      	ldr	r3, [r5, #0]
 800cf30:	b903      	cbnz	r3, 800cf34 <__sflush_r+0x78>
 800cf32:	6560      	str	r0, [r4, #84]	@ 0x54
 800cf34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf36:	602f      	str	r7, [r5, #0]
 800cf38:	b1b9      	cbz	r1, 800cf6a <__sflush_r+0xae>
 800cf3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf3e:	4299      	cmp	r1, r3
 800cf40:	d002      	beq.n	800cf48 <__sflush_r+0x8c>
 800cf42:	4628      	mov	r0, r5
 800cf44:	f7ff faac 	bl	800c4a0 <_free_r>
 800cf48:	2300      	movs	r3, #0
 800cf4a:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf4c:	e00d      	b.n	800cf6a <__sflush_r+0xae>
 800cf4e:	2301      	movs	r3, #1
 800cf50:	4628      	mov	r0, r5
 800cf52:	47b0      	blx	r6
 800cf54:	4602      	mov	r2, r0
 800cf56:	1c50      	adds	r0, r2, #1
 800cf58:	d1c9      	bne.n	800ceee <__sflush_r+0x32>
 800cf5a:	682b      	ldr	r3, [r5, #0]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d0c6      	beq.n	800ceee <__sflush_r+0x32>
 800cf60:	2b1d      	cmp	r3, #29
 800cf62:	d001      	beq.n	800cf68 <__sflush_r+0xac>
 800cf64:	2b16      	cmp	r3, #22
 800cf66:	d11e      	bne.n	800cfa6 <__sflush_r+0xea>
 800cf68:	602f      	str	r7, [r5, #0]
 800cf6a:	2000      	movs	r0, #0
 800cf6c:	e022      	b.n	800cfb4 <__sflush_r+0xf8>
 800cf6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf72:	b21b      	sxth	r3, r3
 800cf74:	e01b      	b.n	800cfae <__sflush_r+0xf2>
 800cf76:	690f      	ldr	r7, [r1, #16]
 800cf78:	2f00      	cmp	r7, #0
 800cf7a:	d0f6      	beq.n	800cf6a <__sflush_r+0xae>
 800cf7c:	0793      	lsls	r3, r2, #30
 800cf7e:	680e      	ldr	r6, [r1, #0]
 800cf80:	bf08      	it	eq
 800cf82:	694b      	ldreq	r3, [r1, #20]
 800cf84:	600f      	str	r7, [r1, #0]
 800cf86:	bf18      	it	ne
 800cf88:	2300      	movne	r3, #0
 800cf8a:	eba6 0807 	sub.w	r8, r6, r7
 800cf8e:	608b      	str	r3, [r1, #8]
 800cf90:	f1b8 0f00 	cmp.w	r8, #0
 800cf94:	dde9      	ble.n	800cf6a <__sflush_r+0xae>
 800cf96:	6a21      	ldr	r1, [r4, #32]
 800cf98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cf9a:	4643      	mov	r3, r8
 800cf9c:	463a      	mov	r2, r7
 800cf9e:	4628      	mov	r0, r5
 800cfa0:	47b0      	blx	r6
 800cfa2:	2800      	cmp	r0, #0
 800cfa4:	dc08      	bgt.n	800cfb8 <__sflush_r+0xfc>
 800cfa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfae:	81a3      	strh	r3, [r4, #12]
 800cfb0:	f04f 30ff 	mov.w	r0, #4294967295
 800cfb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfb8:	4407      	add	r7, r0
 800cfba:	eba8 0800 	sub.w	r8, r8, r0
 800cfbe:	e7e7      	b.n	800cf90 <__sflush_r+0xd4>
 800cfc0:	20400001 	.word	0x20400001

0800cfc4 <_fflush_r>:
 800cfc4:	b538      	push	{r3, r4, r5, lr}
 800cfc6:	690b      	ldr	r3, [r1, #16]
 800cfc8:	4605      	mov	r5, r0
 800cfca:	460c      	mov	r4, r1
 800cfcc:	b913      	cbnz	r3, 800cfd4 <_fflush_r+0x10>
 800cfce:	2500      	movs	r5, #0
 800cfd0:	4628      	mov	r0, r5
 800cfd2:	bd38      	pop	{r3, r4, r5, pc}
 800cfd4:	b118      	cbz	r0, 800cfde <_fflush_r+0x1a>
 800cfd6:	6a03      	ldr	r3, [r0, #32]
 800cfd8:	b90b      	cbnz	r3, 800cfde <_fflush_r+0x1a>
 800cfda:	f7fe f9e3 	bl	800b3a4 <__sinit>
 800cfde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d0f3      	beq.n	800cfce <_fflush_r+0xa>
 800cfe6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cfe8:	07d0      	lsls	r0, r2, #31
 800cfea:	d404      	bmi.n	800cff6 <_fflush_r+0x32>
 800cfec:	0599      	lsls	r1, r3, #22
 800cfee:	d402      	bmi.n	800cff6 <_fflush_r+0x32>
 800cff0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cff2:	f7fe fbcc 	bl	800b78e <__retarget_lock_acquire_recursive>
 800cff6:	4628      	mov	r0, r5
 800cff8:	4621      	mov	r1, r4
 800cffa:	f7ff ff5f 	bl	800cebc <__sflush_r>
 800cffe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d000:	07da      	lsls	r2, r3, #31
 800d002:	4605      	mov	r5, r0
 800d004:	d4e4      	bmi.n	800cfd0 <_fflush_r+0xc>
 800d006:	89a3      	ldrh	r3, [r4, #12]
 800d008:	059b      	lsls	r3, r3, #22
 800d00a:	d4e1      	bmi.n	800cfd0 <_fflush_r+0xc>
 800d00c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d00e:	f7fe fbbf 	bl	800b790 <__retarget_lock_release_recursive>
 800d012:	e7dd      	b.n	800cfd0 <_fflush_r+0xc>

0800d014 <fiprintf>:
 800d014:	b40e      	push	{r1, r2, r3}
 800d016:	b503      	push	{r0, r1, lr}
 800d018:	4601      	mov	r1, r0
 800d01a:	ab03      	add	r3, sp, #12
 800d01c:	4805      	ldr	r0, [pc, #20]	@ (800d034 <fiprintf+0x20>)
 800d01e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d022:	6800      	ldr	r0, [r0, #0]
 800d024:	9301      	str	r3, [sp, #4]
 800d026:	f7ff fe31 	bl	800cc8c <_vfiprintf_r>
 800d02a:	b002      	add	sp, #8
 800d02c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d030:	b003      	add	sp, #12
 800d032:	4770      	bx	lr
 800d034:	20003124 	.word	0x20003124

0800d038 <__swhatbuf_r>:
 800d038:	b570      	push	{r4, r5, r6, lr}
 800d03a:	460c      	mov	r4, r1
 800d03c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d040:	2900      	cmp	r1, #0
 800d042:	b096      	sub	sp, #88	@ 0x58
 800d044:	4615      	mov	r5, r2
 800d046:	461e      	mov	r6, r3
 800d048:	da0d      	bge.n	800d066 <__swhatbuf_r+0x2e>
 800d04a:	89a3      	ldrh	r3, [r4, #12]
 800d04c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d050:	f04f 0100 	mov.w	r1, #0
 800d054:	bf14      	ite	ne
 800d056:	2340      	movne	r3, #64	@ 0x40
 800d058:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d05c:	2000      	movs	r0, #0
 800d05e:	6031      	str	r1, [r6, #0]
 800d060:	602b      	str	r3, [r5, #0]
 800d062:	b016      	add	sp, #88	@ 0x58
 800d064:	bd70      	pop	{r4, r5, r6, pc}
 800d066:	466a      	mov	r2, sp
 800d068:	f000 f848 	bl	800d0fc <_fstat_r>
 800d06c:	2800      	cmp	r0, #0
 800d06e:	dbec      	blt.n	800d04a <__swhatbuf_r+0x12>
 800d070:	9901      	ldr	r1, [sp, #4]
 800d072:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d076:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d07a:	4259      	negs	r1, r3
 800d07c:	4159      	adcs	r1, r3
 800d07e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d082:	e7eb      	b.n	800d05c <__swhatbuf_r+0x24>

0800d084 <__smakebuf_r>:
 800d084:	898b      	ldrh	r3, [r1, #12]
 800d086:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d088:	079d      	lsls	r5, r3, #30
 800d08a:	4606      	mov	r6, r0
 800d08c:	460c      	mov	r4, r1
 800d08e:	d507      	bpl.n	800d0a0 <__smakebuf_r+0x1c>
 800d090:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d094:	6023      	str	r3, [r4, #0]
 800d096:	6123      	str	r3, [r4, #16]
 800d098:	2301      	movs	r3, #1
 800d09a:	6163      	str	r3, [r4, #20]
 800d09c:	b003      	add	sp, #12
 800d09e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0a0:	ab01      	add	r3, sp, #4
 800d0a2:	466a      	mov	r2, sp
 800d0a4:	f7ff ffc8 	bl	800d038 <__swhatbuf_r>
 800d0a8:	9f00      	ldr	r7, [sp, #0]
 800d0aa:	4605      	mov	r5, r0
 800d0ac:	4639      	mov	r1, r7
 800d0ae:	4630      	mov	r0, r6
 800d0b0:	f7fd fbd4 	bl	800a85c <_malloc_r>
 800d0b4:	b948      	cbnz	r0, 800d0ca <__smakebuf_r+0x46>
 800d0b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0ba:	059a      	lsls	r2, r3, #22
 800d0bc:	d4ee      	bmi.n	800d09c <__smakebuf_r+0x18>
 800d0be:	f023 0303 	bic.w	r3, r3, #3
 800d0c2:	f043 0302 	orr.w	r3, r3, #2
 800d0c6:	81a3      	strh	r3, [r4, #12]
 800d0c8:	e7e2      	b.n	800d090 <__smakebuf_r+0xc>
 800d0ca:	89a3      	ldrh	r3, [r4, #12]
 800d0cc:	6020      	str	r0, [r4, #0]
 800d0ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0d2:	81a3      	strh	r3, [r4, #12]
 800d0d4:	9b01      	ldr	r3, [sp, #4]
 800d0d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d0da:	b15b      	cbz	r3, 800d0f4 <__smakebuf_r+0x70>
 800d0dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0e0:	4630      	mov	r0, r6
 800d0e2:	f000 f81d 	bl	800d120 <_isatty_r>
 800d0e6:	b128      	cbz	r0, 800d0f4 <__smakebuf_r+0x70>
 800d0e8:	89a3      	ldrh	r3, [r4, #12]
 800d0ea:	f023 0303 	bic.w	r3, r3, #3
 800d0ee:	f043 0301 	orr.w	r3, r3, #1
 800d0f2:	81a3      	strh	r3, [r4, #12]
 800d0f4:	89a3      	ldrh	r3, [r4, #12]
 800d0f6:	431d      	orrs	r5, r3
 800d0f8:	81a5      	strh	r5, [r4, #12]
 800d0fa:	e7cf      	b.n	800d09c <__smakebuf_r+0x18>

0800d0fc <_fstat_r>:
 800d0fc:	b538      	push	{r3, r4, r5, lr}
 800d0fe:	4d07      	ldr	r5, [pc, #28]	@ (800d11c <_fstat_r+0x20>)
 800d100:	2300      	movs	r3, #0
 800d102:	4604      	mov	r4, r0
 800d104:	4608      	mov	r0, r1
 800d106:	4611      	mov	r1, r2
 800d108:	602b      	str	r3, [r5, #0]
 800d10a:	f7f5 fbb5 	bl	8002878 <_fstat>
 800d10e:	1c43      	adds	r3, r0, #1
 800d110:	d102      	bne.n	800d118 <_fstat_r+0x1c>
 800d112:	682b      	ldr	r3, [r5, #0]
 800d114:	b103      	cbz	r3, 800d118 <_fstat_r+0x1c>
 800d116:	6023      	str	r3, [r4, #0]
 800d118:	bd38      	pop	{r3, r4, r5, pc}
 800d11a:	bf00      	nop
 800d11c:	2000437c 	.word	0x2000437c

0800d120 <_isatty_r>:
 800d120:	b538      	push	{r3, r4, r5, lr}
 800d122:	4d06      	ldr	r5, [pc, #24]	@ (800d13c <_isatty_r+0x1c>)
 800d124:	2300      	movs	r3, #0
 800d126:	4604      	mov	r4, r0
 800d128:	4608      	mov	r0, r1
 800d12a:	602b      	str	r3, [r5, #0]
 800d12c:	f7f5 fbb4 	bl	8002898 <_isatty>
 800d130:	1c43      	adds	r3, r0, #1
 800d132:	d102      	bne.n	800d13a <_isatty_r+0x1a>
 800d134:	682b      	ldr	r3, [r5, #0]
 800d136:	b103      	cbz	r3, 800d13a <_isatty_r+0x1a>
 800d138:	6023      	str	r3, [r4, #0]
 800d13a:	bd38      	pop	{r3, r4, r5, pc}
 800d13c:	2000437c 	.word	0x2000437c

0800d140 <abort>:
 800d140:	b508      	push	{r3, lr}
 800d142:	2006      	movs	r0, #6
 800d144:	f000 f84a 	bl	800d1dc <raise>
 800d148:	2001      	movs	r0, #1
 800d14a:	f7f5 fb45 	bl	80027d8 <_exit>

0800d14e <__ascii_mbtowc>:
 800d14e:	b082      	sub	sp, #8
 800d150:	b901      	cbnz	r1, 800d154 <__ascii_mbtowc+0x6>
 800d152:	a901      	add	r1, sp, #4
 800d154:	b142      	cbz	r2, 800d168 <__ascii_mbtowc+0x1a>
 800d156:	b14b      	cbz	r3, 800d16c <__ascii_mbtowc+0x1e>
 800d158:	7813      	ldrb	r3, [r2, #0]
 800d15a:	600b      	str	r3, [r1, #0]
 800d15c:	7812      	ldrb	r2, [r2, #0]
 800d15e:	1e10      	subs	r0, r2, #0
 800d160:	bf18      	it	ne
 800d162:	2001      	movne	r0, #1
 800d164:	b002      	add	sp, #8
 800d166:	4770      	bx	lr
 800d168:	4610      	mov	r0, r2
 800d16a:	e7fb      	b.n	800d164 <__ascii_mbtowc+0x16>
 800d16c:	f06f 0001 	mvn.w	r0, #1
 800d170:	e7f8      	b.n	800d164 <__ascii_mbtowc+0x16>

0800d172 <__ascii_wctomb>:
 800d172:	4603      	mov	r3, r0
 800d174:	4608      	mov	r0, r1
 800d176:	b141      	cbz	r1, 800d18a <__ascii_wctomb+0x18>
 800d178:	2aff      	cmp	r2, #255	@ 0xff
 800d17a:	d904      	bls.n	800d186 <__ascii_wctomb+0x14>
 800d17c:	228a      	movs	r2, #138	@ 0x8a
 800d17e:	601a      	str	r2, [r3, #0]
 800d180:	f04f 30ff 	mov.w	r0, #4294967295
 800d184:	4770      	bx	lr
 800d186:	700a      	strb	r2, [r1, #0]
 800d188:	2001      	movs	r0, #1
 800d18a:	4770      	bx	lr

0800d18c <_raise_r>:
 800d18c:	291f      	cmp	r1, #31
 800d18e:	b538      	push	{r3, r4, r5, lr}
 800d190:	4605      	mov	r5, r0
 800d192:	460c      	mov	r4, r1
 800d194:	d904      	bls.n	800d1a0 <_raise_r+0x14>
 800d196:	2316      	movs	r3, #22
 800d198:	6003      	str	r3, [r0, #0]
 800d19a:	f04f 30ff 	mov.w	r0, #4294967295
 800d19e:	bd38      	pop	{r3, r4, r5, pc}
 800d1a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d1a2:	b112      	cbz	r2, 800d1aa <_raise_r+0x1e>
 800d1a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d1a8:	b94b      	cbnz	r3, 800d1be <_raise_r+0x32>
 800d1aa:	4628      	mov	r0, r5
 800d1ac:	f000 f830 	bl	800d210 <_getpid_r>
 800d1b0:	4622      	mov	r2, r4
 800d1b2:	4601      	mov	r1, r0
 800d1b4:	4628      	mov	r0, r5
 800d1b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1ba:	f000 b817 	b.w	800d1ec <_kill_r>
 800d1be:	2b01      	cmp	r3, #1
 800d1c0:	d00a      	beq.n	800d1d8 <_raise_r+0x4c>
 800d1c2:	1c59      	adds	r1, r3, #1
 800d1c4:	d103      	bne.n	800d1ce <_raise_r+0x42>
 800d1c6:	2316      	movs	r3, #22
 800d1c8:	6003      	str	r3, [r0, #0]
 800d1ca:	2001      	movs	r0, #1
 800d1cc:	e7e7      	b.n	800d19e <_raise_r+0x12>
 800d1ce:	2100      	movs	r1, #0
 800d1d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d1d4:	4620      	mov	r0, r4
 800d1d6:	4798      	blx	r3
 800d1d8:	2000      	movs	r0, #0
 800d1da:	e7e0      	b.n	800d19e <_raise_r+0x12>

0800d1dc <raise>:
 800d1dc:	4b02      	ldr	r3, [pc, #8]	@ (800d1e8 <raise+0xc>)
 800d1de:	4601      	mov	r1, r0
 800d1e0:	6818      	ldr	r0, [r3, #0]
 800d1e2:	f7ff bfd3 	b.w	800d18c <_raise_r>
 800d1e6:	bf00      	nop
 800d1e8:	20003124 	.word	0x20003124

0800d1ec <_kill_r>:
 800d1ec:	b538      	push	{r3, r4, r5, lr}
 800d1ee:	4d07      	ldr	r5, [pc, #28]	@ (800d20c <_kill_r+0x20>)
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	4604      	mov	r4, r0
 800d1f4:	4608      	mov	r0, r1
 800d1f6:	4611      	mov	r1, r2
 800d1f8:	602b      	str	r3, [r5, #0]
 800d1fa:	f7f5 fadd 	bl	80027b8 <_kill>
 800d1fe:	1c43      	adds	r3, r0, #1
 800d200:	d102      	bne.n	800d208 <_kill_r+0x1c>
 800d202:	682b      	ldr	r3, [r5, #0]
 800d204:	b103      	cbz	r3, 800d208 <_kill_r+0x1c>
 800d206:	6023      	str	r3, [r4, #0]
 800d208:	bd38      	pop	{r3, r4, r5, pc}
 800d20a:	bf00      	nop
 800d20c:	2000437c 	.word	0x2000437c

0800d210 <_getpid_r>:
 800d210:	f7f5 baca 	b.w	80027a8 <_getpid>

0800d214 <_init>:
 800d214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d216:	bf00      	nop
 800d218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d21a:	bc08      	pop	{r3}
 800d21c:	469e      	mov	lr, r3
 800d21e:	4770      	bx	lr

0800d220 <_fini>:
 800d220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d222:	bf00      	nop
 800d224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d226:	bc08      	pop	{r3}
 800d228:	469e      	mov	lr, r3
 800d22a:	4770      	bx	lr
