{"vcs1":{"timestamp_begin":1728639664.017663173, "rt":1.59, "ut":0.64, "st":0.32}}
{"vcselab":{"timestamp_begin":1728639665.690370704, "rt":1.00, "ut":0.30, "st":0.21}}
{"link":{"timestamp_begin":1728639666.767160705, "rt":0.36, "ut":0.12, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728639663.433977772}
{"VCS_COMP_START_TIME": 1728639663.433977772}
{"VCS_COMP_END_TIME": 1728639668.568926440}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331440}}
{"stitch_vcselab": {"peak_mem": 231556}}
