// Seed: 2916202807
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output wire id_3,
    output supply1 id_4,
    input tri id_5
);
  assign id_3 = id_0;
  wire [-1 : 1 'b0] id_7;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_2 = 32'd62
) (
    input supply0 _id_0,
    input supply1 id_1,
    output wand _id_2,
    output supply1 id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_5 = 0;
  logic [id_2 : id_0] id_6 = 1, id_7;
  assign id_5 = id_1;
endmodule
