
eecs373uarthttp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009df4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  08009fb8  08009fb8  0000afb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3f0  0800a3f0  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3f0  0800a3f0  0000b3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3f8  0800a3f8  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3f8  0800a3f8  0000b3f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a3fc  0800a3fc  0000b3fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a400  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  200001d8  0800a5d8  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006b8  0800a5d8  0000c6b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016968  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ab0  00000000  00000000  00022b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f8  00000000  00000000  00025620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc0  00000000  00000000  00026a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bbc5  00000000  00000000  000279d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d06  00000000  00000000  0005359d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c94e  00000000  00000000  0006c2a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00178bf1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006644  00000000  00000000  00178c34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0017f278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009f9c 	.word	0x08009f9c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	08009f9c 	.word	0x08009f9c

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <FoodOrder_Init>:
    char name[20];
    uint8_t valid;
    int id;
    int box; // 0 when it has not been delivered
} FoodOrder;
void FoodOrder_Init(FoodOrder* order) {
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
    order->valid = 0;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	751a      	strb	r2, [r3, #20]
    order->box = 0;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	61da      	str	r2, [r3, #28]
    for(int i = 0; i < 20; ++i){
 8000efc:	2300      	movs	r3, #0
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	e007      	b.n	8000f12 <FoodOrder_Init+0x2a>
    	order->name[i] = '\0';
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	4413      	add	r3, r2
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 20; ++i){
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	2b13      	cmp	r3, #19
 8000f16:	ddf4      	ble.n	8000f02 <FoodOrder_Init+0x1a>
    }
}
 8000f18:	bf00      	nop
 8000f1a:	bf00      	nop
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <openDoor>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uartSend (char *str);
int prevIdCode = -1;
void openDoor(int id){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	printf("Open The door signal sent with id %d\r\n", id);
 8000f30:	6879      	ldr	r1, [r7, #4]
 8000f32:	4803      	ldr	r0, [pc, #12]	@ (8000f40 <openDoor+0x18>)
 8000f34:	f007 f8b2 	bl	800809c <iprintf>
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	08009fb8 	.word	0x08009fb8

08000f44 <readTinyCodeData>:

void readTinyCodeData(void) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b0c4      	sub	sp, #272	@ 0x110
 8000f48:	af02      	add	r7, sp, #8
    uint8_t readBuffer[256]; // Buffer to store the read data
    uint16_t contentLength = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106

    // First, read the content length
    HAL_StatusTypeDef status = HAL_I2C_Master_Receive(&hi2c2, SENSOR_ADDR, readBuffer, READ_LEN, HAL_MAX_DELAY);
 8000f50:	463a      	mov	r2, r7
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2302      	movs	r3, #2
 8000f5a:	2118      	movs	r1, #24
 8000f5c:	4831      	ldr	r0, [pc, #196]	@ (8001024 <readTinyCodeData+0xe0>)
 8000f5e:	f001 fc9b 	bl	8002898 <HAL_I2C_Master_Receive>
 8000f62:	4603      	mov	r3, r0
 8000f64:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
    if(status != HAL_OK) {
 8000f68:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d155      	bne.n	800101c <readTinyCodeData+0xd8>
        // Handle communication error
    } else {
        // If read is successful, parse the content length
        contentLength = readBuffer[0] | (readBuffer[1] << 8);
 8000f70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b21a      	sxth	r2, r3
 8000f7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f84:	785b      	ldrb	r3, [r3, #1]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b21b      	sxth	r3, r3
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        if(contentLength == 0){
 8000f92:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d03d      	beq.n	8001016 <readTinyCodeData+0xd2>
        	return;
        }
        if(contentLength > 0 && contentLength <= 254) {
 8000f9a:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d03c      	beq.n	800101c <readTinyCodeData+0xd8>
 8000fa2:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000fa6:	2bfe      	cmp	r3, #254	@ 0xfe
 8000fa8:	d838      	bhi.n	800101c <readTinyCodeData+0xd8>
            // Now, read the actual content based on the content length
            status = HAL_I2C_Master_Receive(&hi2c2, SENSOR_ADDR, readBuffer, contentLength + 2, HAL_MAX_DELAY);
 8000faa:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000fae:	3302      	adds	r3, #2
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	463a      	mov	r2, r7
 8000fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb8:	9100      	str	r1, [sp, #0]
 8000fba:	2118      	movs	r1, #24
 8000fbc:	4819      	ldr	r0, [pc, #100]	@ (8001024 <readTinyCodeData+0xe0>)
 8000fbe:	f001 fc6b 	bl	8002898 <HAL_I2C_Master_Receive>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
            if(status != HAL_OK) {
 8000fc8:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d125      	bne.n	800101c <readTinyCodeData+0xd8>
                // Handle communication error
            } else {
                // Data is now in readBuffer[2] to readBuffer[contentLength+1], process it as needed
                // Remember to handle non-UTF-8 or other data safely
            	readBuffer[contentLength + 3] = '\0';
 8000fd0:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000fd4:	3303      	adds	r3, #3
 8000fd6:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000fda:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000fde:	2100      	movs	r1, #0
 8000fe0:	54d1      	strb	r1, [r2, r3]
//            	for(int i =0; i < contentLength; ++i){
//            		printf("%c",readBuffer[2 + i]);
//            	}

            	int parsedId = atoi((char *)readBuffer + 2);
 8000fe2:	463b      	mov	r3, r7
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f006 fab6 	bl	8007558 <atoi>
 8000fec:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
            	if(parsedId == 0){
 8000ff0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d010      	beq.n	800101a <readTinyCodeData+0xd6>
                       return;
                        	}
            	if (parsedId != prevIdCode){
 8000ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8001028 <readTinyCodeData+0xe4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8001000:	429a      	cmp	r2, r3
 8001002:	d00b      	beq.n	800101c <readTinyCodeData+0xd8>
            		prevIdCode = parsedId;
 8001004:	4a08      	ldr	r2, [pc, #32]	@ (8001028 <readTinyCodeData+0xe4>)
 8001006:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800100a:	6013      	str	r3, [r2, #0]
            		openDoor(parsedId);
 800100c:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8001010:	f7ff ff8a 	bl	8000f28 <openDoor>
 8001014:	e002      	b.n	800101c <readTinyCodeData+0xd8>
        	return;
 8001016:	bf00      	nop
 8001018:	e000      	b.n	800101c <readTinyCodeData+0xd8>
                       return;
 800101a:	bf00      	nop
            }
        } else {
            // No content or content length invalid
        }
    }
}
 800101c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200001f4 	.word	0x200001f4
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1){
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0a      	ldr	r2, [pc, #40]	@ (8001064 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d10d      	bne.n	800105a <HAL_TIM_PeriodElapsedCallback+0x2e>
		  uartSend("LIST\n");
 800103e:	480a      	ldr	r0, [pc, #40]	@ (8001068 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001040:	f000 f8da 	bl	80011f8 <uartSend>
		  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);
 8001044:	4b09      	ldr	r3, [pc, #36]	@ (800106c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	b29b      	uxth	r3, r3
 800104a:	461a      	mov	r2, r3
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800104e:	4413      	add	r3, r2
 8001050:	2201      	movs	r2, #1
 8001052:	4619      	mov	r1, r3
 8001054:	4807      	ldr	r0, [pc, #28]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001056:	f004 fa2f 	bl	80054b8 <HAL_UART_Receive_IT>
	}
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40012c00 	.word	0x40012c00
 8001068:	08009fe0 	.word	0x08009fe0
 800106c:	2000055c 	.word	0x2000055c
 8001070:	200003bc 	.word	0x200003bc
 8001074:	200002dc 	.word	0x200002dc

08001078 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a06      	ldr	r2, [pc, #24]	@ (80010a0 <HAL_UART_RxCpltCallback+0x28>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d104      	bne.n	8001094 <HAL_UART_RxCpltCallback+0x1c>
		 ++i;
 800108a:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <HAL_UART_RxCpltCallback+0x2c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	4a04      	ldr	r2, [pc, #16]	@ (80010a4 <HAL_UART_RxCpltCallback+0x2c>)
 8001092:	6013      	str	r3, [r2, #0]
	}

}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	40004800 	.word	0x40004800
 80010a4:	20000560 	.word	0x20000560

080010a8 <processReceivedData>:

void processReceivedData(char* data) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	if(strcmp(data, "DATA") != 0){
 80010b0:	494c      	ldr	r1, [pc, #304]	@ (80011e4 <processReceivedData+0x13c>)
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff f8a4 	bl	8000200 <strcmp>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f040 808c 	bne.w	80011d8 <processReceivedData+0x130>
		return;
	}
  data += 5;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3305      	adds	r3, #5
 80010c4:	607b      	str	r3, [r7, #4]
    int totalOrders = atoi(data);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f006 fa46 	bl	8007558 <atoi>
 80010cc:	60b8      	str	r0, [r7, #8]
    data += 3;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	3303      	adds	r3, #3
 80010d2:	607b      	str	r3, [r7, #4]
    int processedOrders = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 80010d8:	2300      	movs	r3, #0
 80010da:	613b      	str	r3, [r7, #16]
 80010dc:	e009      	b.n	80010f2 <processReceivedData+0x4a>
          		FoodOrder_Init(&foodOrders[i]);
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	015b      	lsls	r3, r3, #5
 80010e2:	4a41      	ldr	r2, [pc, #260]	@ (80011e8 <processReceivedData+0x140>)
 80010e4:	4413      	add	r3, r2
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fefe 	bl	8000ee8 <FoodOrder_Init>
    for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	3301      	adds	r3, #1
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	2b04      	cmp	r3, #4
 80010f6:	ddf2      	ble.n	80010de <processReceivedData+0x36>
          	}
    if(totalOrders == 0){
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d06e      	beq.n	80011dc <processReceivedData+0x134>
    	return;
    }

    while(processedOrders < totalOrders){
 80010fe:	e036      	b.n	800116e <processReceivedData+0xc6>

    	foodOrders[processedOrders].id = atoi(data);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f006 fa29 	bl	8007558 <atoi>
 8001106:	4602      	mov	r2, r0
 8001108:	4937      	ldr	r1, [pc, #220]	@ (80011e8 <processReceivedData+0x140>)
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	440b      	add	r3, r1
 8001110:	3318      	adds	r3, #24
 8001112:	601a      	str	r2, [r3, #0]
    	data += 11;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	330b      	adds	r3, #11
 8001118:	607b      	str	r3, [r7, #4]
    	strcpy(foodOrders[processedOrders].name, data);
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	015b      	lsls	r3, r3, #5
 800111e:	4a32      	ldr	r2, [pc, #200]	@ (80011e8 <processReceivedData+0x140>)
 8001120:	4413      	add	r3, r2
 8001122:	6879      	ldr	r1, [r7, #4]
 8001124:	4618      	mov	r0, r3
 8001126:	f007 f88e 	bl	8008246 <strcpy>
    	while(*data != '\0'){
 800112a:	e002      	b.n	8001132 <processReceivedData+0x8a>
    		++data;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3301      	adds	r3, #1
 8001130:	607b      	str	r3, [r7, #4]
    	while(*data != '\0'){
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f8      	bne.n	800112c <processReceivedData+0x84>
    	}
    	++data;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	3301      	adds	r3, #1
 800113e:	607b      	str	r3, [r7, #4]
    	foodOrders[processedOrders].box = atoi(data);
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f006 fa09 	bl	8007558 <atoi>
 8001146:	4602      	mov	r2, r0
 8001148:	4927      	ldr	r1, [pc, #156]	@ (80011e8 <processReceivedData+0x140>)
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	015b      	lsls	r3, r3, #5
 800114e:	440b      	add	r3, r1
 8001150:	331c      	adds	r3, #28
 8001152:	601a      	str	r2, [r3, #0]
    	data += 2;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3302      	adds	r3, #2
 8001158:	607b      	str	r3, [r7, #4]
    	foodOrders[processedOrders].valid = 1;
 800115a:	4a23      	ldr	r2, [pc, #140]	@ (80011e8 <processReceivedData+0x140>)
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	015b      	lsls	r3, r3, #5
 8001160:	4413      	add	r3, r2
 8001162:	3314      	adds	r3, #20
 8001164:	2201      	movs	r2, #1
 8001166:	701a      	strb	r2, [r3, #0]
    	++processedOrders;
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	3301      	adds	r3, #1
 800116c:	617b      	str	r3, [r7, #20]
    while(processedOrders < totalOrders){
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	429a      	cmp	r2, r3
 8001174:	dbc4      	blt.n	8001100 <processReceivedData+0x58>
    }
    for(int i = 0; i < processedOrders; ++i){
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	e028      	b.n	80011ce <processReceivedData+0x126>
    	if(!foodOrders[i].valid) continue;
 800117c:	4a1a      	ldr	r2, [pc, #104]	@ (80011e8 <processReceivedData+0x140>)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	015b      	lsls	r3, r3, #5
 8001182:	4413      	add	r3, r2
 8001184:	3314      	adds	r3, #20
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d01c      	beq.n	80011c6 <processReceivedData+0x11e>
    	printf("Name: %s\n", foodOrders[i].name);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	015b      	lsls	r3, r3, #5
 8001190:	4a15      	ldr	r2, [pc, #84]	@ (80011e8 <processReceivedData+0x140>)
 8001192:	4413      	add	r3, r2
 8001194:	4619      	mov	r1, r3
 8001196:	4815      	ldr	r0, [pc, #84]	@ (80011ec <processReceivedData+0x144>)
 8001198:	f006 ff80 	bl	800809c <iprintf>
    	printf("id: %d\n", foodOrders[i].id);
 800119c:	4a12      	ldr	r2, [pc, #72]	@ (80011e8 <processReceivedData+0x140>)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	015b      	lsls	r3, r3, #5
 80011a2:	4413      	add	r3, r2
 80011a4:	3318      	adds	r3, #24
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4619      	mov	r1, r3
 80011aa:	4811      	ldr	r0, [pc, #68]	@ (80011f0 <processReceivedData+0x148>)
 80011ac:	f006 ff76 	bl	800809c <iprintf>
    	printf("box: %d\n", foodOrders[i].box);
 80011b0:	4a0d      	ldr	r2, [pc, #52]	@ (80011e8 <processReceivedData+0x140>)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	015b      	lsls	r3, r3, #5
 80011b6:	4413      	add	r3, r2
 80011b8:	331c      	adds	r3, #28
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	480d      	ldr	r0, [pc, #52]	@ (80011f4 <processReceivedData+0x14c>)
 80011c0:	f006 ff6c 	bl	800809c <iprintf>
 80011c4:	e000      	b.n	80011c8 <processReceivedData+0x120>
    	if(!foodOrders[i].valid) continue;
 80011c6:	bf00      	nop
    for(int i = 0; i < processedOrders; ++i){
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	3301      	adds	r3, #1
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	68fa      	ldr	r2, [r7, #12]
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	dbd2      	blt.n	800117c <processReceivedData+0xd4>
 80011d6:	e002      	b.n	80011de <processReceivedData+0x136>
		return;
 80011d8:	bf00      	nop
 80011da:	e000      	b.n	80011de <processReceivedData+0x136>
    	return;
 80011dc:	bf00      	nop
    }
}
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	08009fe8 	.word	0x08009fe8
 80011e8:	200004bc 	.word	0x200004bc
 80011ec:	08009ff0 	.word	0x08009ff0
 80011f0:	08009ffc 	.word	0x08009ffc
 80011f4:	0800a004 	.word	0x0800a004

080011f8 <uartSend>:
static void uartSend (char *str)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) str, strlen (str), 1000);
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff f85d 	bl	80002c0 <strlen>
 8001206:	4603      	mov	r3, r0
 8001208:	b29a      	uxth	r2, r3
 800120a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120e:	6879      	ldr	r1, [r7, #4]
 8001210:	4803      	ldr	r0, [pc, #12]	@ (8001220 <uartSend+0x28>)
 8001212:	f004 f8c3 	bl	800539c <HAL_UART_Transmit>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	200002dc 	.word	0x200002dc

08001224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	e009      	b.n	8001244 <main+0x20>
		FoodOrder_Init(&foodOrders[i]);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	015b      	lsls	r3, r3, #5
 8001234:	4a2e      	ldr	r2, [pc, #184]	@ (80012f0 <main+0xcc>)
 8001236:	4413      	add	r3, r2
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fe55 	bl	8000ee8 <FoodOrder_Init>
	for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3301      	adds	r3, #1
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b04      	cmp	r3, #4
 8001248:	ddf2      	ble.n	8001230 <main+0xc>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124a:	f000 feb6 	bl	8001fba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124e:	f000 f85b 	bl	8001308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001252:	f000 f9c9 	bl	80015e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001256:	f000 f927 	bl	80014a8 <MX_USART3_UART_Init>
  MX_LPUART1_UART_Init();
 800125a:	f000 f8d9 	bl	8001410 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 800125e:	f000 f96f 	bl	8001540 <MX_TIM1_Init>
  MX_I2C2_Init();
 8001262:	f000 f897 	bl	8001394 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim1);
 8001266:	4823      	ldr	r0, [pc, #140]	@ (80012f4 <main+0xd0>)
 8001268:	f003 fc0a 	bl	8004a80 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  while(i > 0){
 800126c:	e039      	b.n	80012e2 <main+0xbe>
//		  printf("%c", rxBuffer[rxIndex]);
	 	if (rxBuffer[rxIndex] == '\n' || rxIndex >= RX_BUFFER_SIZE - 1 ||rxBuffer[rxIndex] == '\r' ) {
 800126e:	4b22      	ldr	r3, [pc, #136]	@ (80012f8 <main+0xd4>)
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	b29b      	uxth	r3, r3
 8001274:	461a      	mov	r2, r3
 8001276:	4b21      	ldr	r3, [pc, #132]	@ (80012fc <main+0xd8>)
 8001278:	5c9b      	ldrb	r3, [r3, r2]
 800127a:	2b0a      	cmp	r3, #10
 800127c:	d00c      	beq.n	8001298 <main+0x74>
 800127e:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <main+0xd4>)
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	b29b      	uxth	r3, r3
 8001284:	2bfe      	cmp	r3, #254	@ 0xfe
 8001286:	d807      	bhi.n	8001298 <main+0x74>
 8001288:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <main+0xd4>)
 800128a:	881b      	ldrh	r3, [r3, #0]
 800128c:	b29b      	uxth	r3, r3
 800128e:	461a      	mov	r2, r3
 8001290:	4b1a      	ldr	r3, [pc, #104]	@ (80012fc <main+0xd8>)
 8001292:	5c9b      	ldrb	r3, [r3, r2]
 8001294:	2b0d      	cmp	r3, #13
 8001296:	d10d      	bne.n	80012b4 <main+0x90>
	 		// Null-terminate the string
	 		rxBuffer[rxIndex] = '\0';
 8001298:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <main+0xd4>)
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	b29b      	uxth	r3, r3
 800129e:	461a      	mov	r2, r3
 80012a0:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <main+0xd8>)
 80012a2:	2100      	movs	r1, #0
 80012a4:	5499      	strb	r1, [r3, r2]

	 		// Process received data
	 		processReceivedData(rxBuffer);
 80012a6:	4815      	ldr	r0, [pc, #84]	@ (80012fc <main+0xd8>)
 80012a8:	f7ff fefe 	bl	80010a8 <processReceivedData>

	 		// Reset index
	 		rxIndex = 0;
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <main+0xd4>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	801a      	strh	r2, [r3, #0]
 80012b2:	e006      	b.n	80012c2 <main+0x9e>
	 		} else {
	 		// Increment index to receive the next byte
	 		rxIndex++;
 80012b4:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <main+0xd4>)
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	3301      	adds	r3, #1
 80012bc:	b29a      	uxth	r2, r3
 80012be:	4b0e      	ldr	r3, [pc, #56]	@ (80012f8 <main+0xd4>)
 80012c0:	801a      	strh	r2, [r3, #0]
	 	}
	 		// Prepare to receive the next byte
	 		HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);
 80012c2:	4b0d      	ldr	r3, [pc, #52]	@ (80012f8 <main+0xd4>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <main+0xd8>)
 80012cc:	4413      	add	r3, r2
 80012ce:	2201      	movs	r2, #1
 80012d0:	4619      	mov	r1, r3
 80012d2:	480b      	ldr	r0, [pc, #44]	@ (8001300 <main+0xdc>)
 80012d4:	f004 f8f0 	bl	80054b8 <HAL_UART_Receive_IT>

	 		  --i;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001304 <main+0xe0>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	3b01      	subs	r3, #1
 80012de:	4a09      	ldr	r2, [pc, #36]	@ (8001304 <main+0xe0>)
 80012e0:	6013      	str	r3, [r2, #0]
	  while(i > 0){
 80012e2:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <main+0xe0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1c1      	bne.n	800126e <main+0x4a>
	 	  }
	  readTinyCodeData();
 80012ea:	f7ff fe2b 	bl	8000f44 <readTinyCodeData>
	  while(i > 0){
 80012ee:	e7f8      	b.n	80012e2 <main+0xbe>
 80012f0:	200004bc 	.word	0x200004bc
 80012f4:	20000370 	.word	0x20000370
 80012f8:	2000055c 	.word	0x2000055c
 80012fc:	200003bc 	.word	0x200003bc
 8001300:	200002dc 	.word	0x200002dc
 8001304:	20000560 	.word	0x20000560

08001308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b096      	sub	sp, #88	@ 0x58
 800130c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	2244      	movs	r2, #68	@ 0x44
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f006 ff15 	bl	8008146 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800131c:	463b      	mov	r3, r7
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800132a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800132e:	f001 feab 	bl	8003088 <HAL_PWREx_ControlVoltageScaling>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001338:	f000 fb66 	bl	8001a08 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800133c:	2310      	movs	r3, #16
 800133e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001340:	2301      	movs	r3, #1
 8001342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001348:	2360      	movs	r3, #96	@ 0x60
 800134a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800134c:	2300      	movs	r3, #0
 800134e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	4618      	mov	r0, r3
 8001356:	f001 ff4b 	bl	80031f0 <HAL_RCC_OscConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001360:	f000 fb52 	bl	8001a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001364:	230f      	movs	r3, #15
 8001366:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001368:	2300      	movs	r3, #0
 800136a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001378:	463b      	mov	r3, r7
 800137a:	2100      	movs	r1, #0
 800137c:	4618      	mov	r0, r3
 800137e:	f002 fb51 	bl	8003a24 <HAL_RCC_ClockConfig>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001388:	f000 fb3e 	bl	8001a08 <Error_Handler>
  }
}
 800138c:	bf00      	nop
 800138e:	3758      	adds	r7, #88	@ 0x58
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001398:	4b1b      	ldr	r3, [pc, #108]	@ (8001408 <MX_I2C2_Init+0x74>)
 800139a:	4a1c      	ldr	r2, [pc, #112]	@ (800140c <MX_I2C2_Init+0x78>)
 800139c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013a0:	f640 6214 	movw	r2, #3604	@ 0xe14
 80013a4:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80013a6:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ac:	4b16      	ldr	r3, [pc, #88]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80013b8:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013be:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013c4:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013d0:	480d      	ldr	r0, [pc, #52]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013d2:	f001 f9c5 	bl	8002760 <HAL_I2C_Init>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80013dc:	f000 fb14 	bl	8001a08 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013e0:	2100      	movs	r1, #0
 80013e2:	4809      	ldr	r0, [pc, #36]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013e4:	f001 fd98 	bl	8002f18 <HAL_I2CEx_ConfigAnalogFilter>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80013ee:	f000 fb0b 	bl	8001a08 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80013f2:	2100      	movs	r1, #0
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <MX_I2C2_Init+0x74>)
 80013f6:	f001 fdda 	bl	8002fae <HAL_I2CEx_ConfigDigitalFilter>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001400:	f000 fb02 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200001f4 	.word	0x200001f4
 800140c:	40005800 	.word	0x40005800

08001410 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001414:	4b22      	ldr	r3, [pc, #136]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 8001416:	4a23      	ldr	r2, [pc, #140]	@ (80014a4 <MX_LPUART1_UART_Init+0x94>)
 8001418:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800141a:	4b21      	ldr	r3, [pc, #132]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 800141c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001420:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001422:	4b1f      	ldr	r3, [pc, #124]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001428:	4b1d      	ldr	r3, [pc, #116]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 800142a:	2200      	movs	r2, #0
 800142c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800142e:	4b1c      	ldr	r3, [pc, #112]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001434:	4b1a      	ldr	r3, [pc, #104]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 8001436:	220c      	movs	r2, #12
 8001438:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143a:	4b19      	ldr	r3, [pc, #100]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001440:	4b17      	ldr	r3, [pc, #92]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 8001442:	2200      	movs	r2, #0
 8001444:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001446:	4b16      	ldr	r3, [pc, #88]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 8001448:	2200      	movs	r2, #0
 800144a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800144c:	4b14      	ldr	r3, [pc, #80]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 800144e:	2200      	movs	r2, #0
 8001450:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001452:	4b13      	ldr	r3, [pc, #76]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 8001454:	2200      	movs	r2, #0
 8001456:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001458:	4811      	ldr	r0, [pc, #68]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 800145a:	f003 ff4f 	bl	80052fc <HAL_UART_Init>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001464:	f000 fad0 	bl	8001a08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001468:	2100      	movs	r1, #0
 800146a:	480d      	ldr	r0, [pc, #52]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 800146c:	f005 ffa9 	bl	80073c2 <HAL_UARTEx_SetTxFifoThreshold>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001476:	f000 fac7 	bl	8001a08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800147a:	2100      	movs	r1, #0
 800147c:	4808      	ldr	r0, [pc, #32]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 800147e:	f005 ffde 	bl	800743e <HAL_UARTEx_SetRxFifoThreshold>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001488:	f000 fabe 	bl	8001a08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800148c:	4804      	ldr	r0, [pc, #16]	@ (80014a0 <MX_LPUART1_UART_Init+0x90>)
 800148e:	f005 ff5f 	bl	8007350 <HAL_UARTEx_DisableFifoMode>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001498:	f000 fab6 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000248 	.word	0x20000248
 80014a4:	40008000 	.word	0x40008000

080014a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014ac:	4b22      	ldr	r3, [pc, #136]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014ae:	4a23      	ldr	r2, [pc, #140]	@ (800153c <MX_USART3_UART_Init+0x94>)
 80014b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80014b2:	4b21      	ldr	r3, [pc, #132]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014b4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80014b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014ce:	220c      	movs	r2, #12
 80014d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d2:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d8:	4b17      	ldr	r3, [pc, #92]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014da:	2200      	movs	r2, #0
 80014dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014de:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014ea:	4b13      	ldr	r3, [pc, #76]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014f0:	4811      	ldr	r0, [pc, #68]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 80014f2:	f003 ff03 	bl	80052fc <HAL_UART_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80014fc:	f000 fa84 	bl	8001a08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001500:	2100      	movs	r1, #0
 8001502:	480d      	ldr	r0, [pc, #52]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 8001504:	f005 ff5d 	bl	80073c2 <HAL_UARTEx_SetTxFifoThreshold>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800150e:	f000 fa7b 	bl	8001a08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001512:	2100      	movs	r1, #0
 8001514:	4808      	ldr	r0, [pc, #32]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 8001516:	f005 ff92 	bl	800743e <HAL_UARTEx_SetRxFifoThreshold>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001520:	f000 fa72 	bl	8001a08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001524:	4804      	ldr	r0, [pc, #16]	@ (8001538 <MX_USART3_UART_Init+0x90>)
 8001526:	f005 ff13 	bl	8007350 <HAL_UARTEx_DisableFifoMode>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001530:	f000 fa6a 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	200002dc 	.word	0x200002dc
 800153c:	40004800 	.word	0x40004800

08001540 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001554:	1d3b      	adds	r3, r7, #4
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800155e:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 8001560:	4a20      	ldr	r2, [pc, #128]	@ (80015e4 <MX_TIM1_Init+0xa4>)
 8001562:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 799;
 8001564:	4b1e      	ldr	r3, [pc, #120]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 8001566:	f240 321f 	movw	r2, #799	@ 0x31f
 800156a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156c:	4b1c      	ldr	r3, [pc, #112]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 39999;
 8001572:	4b1b      	ldr	r3, [pc, #108]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 8001574:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8001578:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800157a:	4b19      	ldr	r3, [pc, #100]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001580:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 8001582:	2200      	movs	r2, #0
 8001584:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001586:	4b16      	ldr	r3, [pc, #88]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800158c:	4814      	ldr	r0, [pc, #80]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 800158e:	f003 fa1f 	bl	80049d0 <HAL_TIM_Base_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001598:	f000 fa36 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800159c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	4619      	mov	r1, r3
 80015a8:	480d      	ldr	r0, [pc, #52]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 80015aa:	f003 fbdb 	bl	8004d64 <HAL_TIM_ConfigClockSource>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80015b4:	f000 fa28 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b8:	2300      	movs	r3, #0
 80015ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015bc:	2300      	movs	r3, #0
 80015be:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <MX_TIM1_Init+0xa0>)
 80015ca:	f003 fdf1 	bl	80051b0 <HAL_TIMEx_MasterConfigSynchronization>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80015d4:	f000 fa18 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	3720      	adds	r7, #32
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000370 	.word	0x20000370
 80015e4:	40012c00 	.word	0x40012c00

080015e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08e      	sub	sp, #56	@ 0x38
 80015ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015fe:	4bb2      	ldr	r3, [pc, #712]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	4ab1      	ldr	r2, [pc, #708]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001604:	f043 0310 	orr.w	r3, r3, #16
 8001608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160a:	4baf      	ldr	r3, [pc, #700]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160e:	f003 0310 	and.w	r3, r3, #16
 8001612:	623b      	str	r3, [r7, #32]
 8001614:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	4bac      	ldr	r3, [pc, #688]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	4aab      	ldr	r2, [pc, #684]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001622:	4ba9      	ldr	r3, [pc, #676]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	61fb      	str	r3, [r7, #28]
 800162c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800162e:	4ba6      	ldr	r3, [pc, #664]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001632:	4aa5      	ldr	r2, [pc, #660]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001634:	f043 0320 	orr.w	r3, r3, #32
 8001638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163a:	4ba3      	ldr	r3, [pc, #652]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 800163c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163e:	f003 0320 	and.w	r3, r3, #32
 8001642:	61bb      	str	r3, [r7, #24]
 8001644:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001646:	4ba0      	ldr	r3, [pc, #640]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164a:	4a9f      	ldr	r2, [pc, #636]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 800164c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001652:	4b9d      	ldr	r3, [pc, #628]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800165e:	4b9a      	ldr	r3, [pc, #616]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001662:	4a99      	ldr	r2, [pc, #612]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800166a:	4b97      	ldr	r3, [pc, #604]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	613b      	str	r3, [r7, #16]
 8001674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001676:	4b94      	ldr	r3, [pc, #592]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167a:	4a93      	ldr	r2, [pc, #588]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 800167c:	f043 0302 	orr.w	r3, r3, #2
 8001680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001682:	4b91      	ldr	r3, [pc, #580]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800168e:	4b8e      	ldr	r3, [pc, #568]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001692:	4a8d      	ldr	r2, [pc, #564]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 8001694:	f043 0308 	orr.w	r3, r3, #8
 8001698:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169a:	4b8b      	ldr	r3, [pc, #556]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 800169c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169e:	f003 0308 	and.w	r3, r3, #8
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016a6:	4b88      	ldr	r3, [pc, #544]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016aa:	4a87      	ldr	r2, [pc, #540]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 80016ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b2:	4b85      	ldr	r3, [pc, #532]	@ (80018c8 <MX_GPIO_Init+0x2e0>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80016be:	f001 fd87 	bl	80031d0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016c2:	230c      	movs	r3, #12
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c6:	2302      	movs	r3, #2
 80016c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	2300      	movs	r3, #0
 80016d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80016d2:	230d      	movs	r3, #13
 80016d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016da:	4619      	mov	r1, r3
 80016dc:	487b      	ldr	r0, [pc, #492]	@ (80018cc <MX_GPIO_Init+0x2e4>)
 80016de:	f000 fead 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016e2:	2380      	movs	r3, #128	@ 0x80
 80016e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	2300      	movs	r3, #0
 80016f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80016f2:	230d      	movs	r3, #13
 80016f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016fa:	4619      	mov	r1, r3
 80016fc:	4874      	ldr	r0, [pc, #464]	@ (80018d0 <MX_GPIO_Init+0x2e8>)
 80016fe:	f000 fe9d 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001702:	230f      	movs	r3, #15
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001706:	230b      	movs	r3, #11
 8001708:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800170e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001712:	4619      	mov	r1, r3
 8001714:	486f      	ldr	r0, [pc, #444]	@ (80018d4 <MX_GPIO_Init+0x2ec>)
 8001716:	f000 fe91 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800171a:	2301      	movs	r3, #1
 800171c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171e:	2302      	movs	r3, #2
 8001720:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001726:	2300      	movs	r3, #0
 8001728:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800172a:	2301      	movs	r3, #1
 800172c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001732:	4619      	mov	r1, r3
 8001734:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001738:	f000 fe80 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800173c:	230a      	movs	r3, #10
 800173e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001740:	230b      	movs	r3, #11
 8001742:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001748:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800174c:	4619      	mov	r1, r3
 800174e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001752:	f000 fe73 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001756:	23f0      	movs	r3, #240	@ 0xf0
 8001758:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001762:	2303      	movs	r3, #3
 8001764:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001766:	2305      	movs	r3, #5
 8001768:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800176e:	4619      	mov	r1, r3
 8001770:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001774:	f000 fe62 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001778:	2301      	movs	r3, #1
 800177a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001784:	2300      	movs	r3, #0
 8001786:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001788:	2302      	movs	r3, #2
 800178a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001790:	4619      	mov	r1, r3
 8001792:	4851      	ldr	r0, [pc, #324]	@ (80018d8 <MX_GPIO_Init+0x2f0>)
 8001794:	f000 fe52 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001798:	2302      	movs	r3, #2
 800179a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800179c:	230b      	movs	r3, #11
 800179e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017a8:	4619      	mov	r1, r3
 80017aa:	484b      	ldr	r0, [pc, #300]	@ (80018d8 <MX_GPIO_Init+0x2f0>)
 80017ac:	f000 fe46 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80017b0:	2344      	movs	r3, #68	@ 0x44
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017b4:	2303      	movs	r3, #3
 80017b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c0:	4619      	mov	r1, r3
 80017c2:	4845      	ldr	r0, [pc, #276]	@ (80018d8 <MX_GPIO_Init+0x2f0>)
 80017c4:	f000 fe3a 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ce:	2302      	movs	r3, #2
 80017d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	2300      	movs	r3, #0
 80017d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017da:	2301      	movs	r3, #1
 80017dc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e2:	4619      	mov	r1, r3
 80017e4:	483c      	ldr	r0, [pc, #240]	@ (80018d8 <MX_GPIO_Init+0x2f0>)
 80017e6:	f000 fe29 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80017ea:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f8:	2300      	movs	r3, #0
 80017fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80017fc:	230d      	movs	r3, #13
 80017fe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001804:	4619      	mov	r1, r3
 8001806:	4834      	ldr	r0, [pc, #208]	@ (80018d8 <MX_GPIO_Init+0x2f0>)
 8001808:	f000 fe18 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800180c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800181e:	230e      	movs	r3, #14
 8001820:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001822:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001826:	4619      	mov	r1, r3
 8001828:	482b      	ldr	r0, [pc, #172]	@ (80018d8 <MX_GPIO_Init+0x2f0>)
 800182a:	f000 fe07 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800182e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001832:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001834:	2302      	movs	r3, #2
 8001836:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183c:	2300      	movs	r3, #0
 800183e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001840:	2302      	movs	r3, #2
 8001842:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001844:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001848:	4619      	mov	r1, r3
 800184a:	4824      	ldr	r0, [pc, #144]	@ (80018dc <MX_GPIO_Init+0x2f4>)
 800184c:	f000 fdf6 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001850:	2340      	movs	r3, #64	@ 0x40
 8001852:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001854:	2302      	movs	r3, #2
 8001856:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001858:	2300      	movs	r3, #0
 800185a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185c:	2300      	movs	r3, #0
 800185e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001860:	230d      	movs	r3, #13
 8001862:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001864:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001868:	4619      	mov	r1, r3
 800186a:	481a      	ldr	r0, [pc, #104]	@ (80018d4 <MX_GPIO_Init+0x2ec>)
 800186c:	f000 fde6 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001870:	2380      	movs	r3, #128	@ 0x80
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001874:	2302      	movs	r3, #2
 8001876:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187c:	2300      	movs	r3, #0
 800187e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001880:	2302      	movs	r3, #2
 8001882:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001884:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001888:	4619      	mov	r1, r3
 800188a:	4812      	ldr	r0, [pc, #72]	@ (80018d4 <MX_GPIO_Init+0x2ec>)
 800188c:	f000 fdd6 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001890:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001894:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80018a2:	230c      	movs	r3, #12
 80018a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018aa:	4619      	mov	r1, r3
 80018ac:	4809      	ldr	r0, [pc, #36]	@ (80018d4 <MX_GPIO_Init+0x2ec>)
 80018ae:	f000 fdc5 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80018b2:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b8:	2302      	movs	r3, #2
 80018ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c0:	2303      	movs	r3, #3
 80018c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80018c4:	e00c      	b.n	80018e0 <MX_GPIO_Init+0x2f8>
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000
 80018cc:	48001000 	.word	0x48001000
 80018d0:	48001400 	.word	0x48001400
 80018d4:	48000800 	.word	0x48000800
 80018d8:	48000400 	.word	0x48000400
 80018dc:	48000c00 	.word	0x48000c00
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80018e0:	230a      	movs	r3, #10
 80018e2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018e8:	4619      	mov	r1, r3
 80018ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ee:	f000 fda5 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f8:	2300      	movs	r3, #0
 80018fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001900:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001904:	4619      	mov	r1, r3
 8001906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800190a:	f000 fd97 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800190e:	2301      	movs	r3, #1
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001912:	2302      	movs	r3, #2
 8001914:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191a:	2303      	movs	r3, #3
 800191c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800191e:	2309      	movs	r3, #9
 8001920:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001926:	4619      	mov	r1, r3
 8001928:	482b      	ldr	r0, [pc, #172]	@ (80019d8 <MX_GPIO_Init+0x3f0>)
 800192a:	f000 fd87 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800192e:	2304      	movs	r3, #4
 8001930:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193a:	2303      	movs	r3, #3
 800193c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800193e:	230c      	movs	r3, #12
 8001940:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001942:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001946:	4619      	mov	r1, r3
 8001948:	4823      	ldr	r0, [pc, #140]	@ (80019d8 <MX_GPIO_Init+0x3f0>)
 800194a:	f000 fd77 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800194e:	2378      	movs	r3, #120	@ 0x78
 8001950:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001952:	2302      	movs	r3, #2
 8001954:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195a:	2303      	movs	r3, #3
 800195c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800195e:	2307      	movs	r3, #7
 8001960:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001962:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001966:	4619      	mov	r1, r3
 8001968:	481b      	ldr	r0, [pc, #108]	@ (80019d8 <MX_GPIO_Init+0x3f0>)
 800196a:	f000 fd67 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800196e:	2338      	movs	r3, #56	@ 0x38
 8001970:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001972:	2302      	movs	r3, #2
 8001974:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800197a:	2303      	movs	r3, #3
 800197c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800197e:	2306      	movs	r3, #6
 8001980:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001982:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001986:	4619      	mov	r1, r3
 8001988:	4814      	ldr	r0, [pc, #80]	@ (80019dc <MX_GPIO_Init+0x3f4>)
 800198a:	f000 fd57 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800198e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001992:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001994:	2312      	movs	r3, #18
 8001996:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199c:	2303      	movs	r3, #3
 800199e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019a0:	2304      	movs	r3, #4
 80019a2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019a8:	4619      	mov	r1, r3
 80019aa:	480c      	ldr	r0, [pc, #48]	@ (80019dc <MX_GPIO_Init+0x3f4>)
 80019ac:	f000 fd46 	bl	800243c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019b0:	2301      	movs	r3, #1
 80019b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019bc:	2300      	movs	r3, #0
 80019be:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019c0:	2302      	movs	r3, #2
 80019c2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019c8:	4619      	mov	r1, r3
 80019ca:	4805      	ldr	r0, [pc, #20]	@ (80019e0 <MX_GPIO_Init+0x3f8>)
 80019cc:	f000 fd36 	bl	800243c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019d0:	bf00      	nop
 80019d2:	3738      	adds	r7, #56	@ 0x38
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	48000c00 	.word	0x48000c00
 80019dc:	48000400 	.word	0x48000400
 80019e0:	48001000 	.word	0x48001000

080019e4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80019ec:	1d39      	adds	r1, r7, #4
 80019ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019f2:	2201      	movs	r2, #1
 80019f4:	4803      	ldr	r0, [pc, #12]	@ (8001a04 <__io_putchar+0x20>)
 80019f6:	f003 fcd1 	bl	800539c <HAL_UART_Transmit>
  return ch;
 80019fa:	687b      	ldr	r3, [r7, #4]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20000248 	.word	0x20000248

08001a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a0c:	b672      	cpsid	i
}
 8001a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <Error_Handler+0x8>

08001a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a26:	4b0c      	ldr	r3, [pc, #48]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a32:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a36:	4a08      	ldr	r2, [pc, #32]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a3e:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	40021000 	.word	0x40021000

08001a5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b0ae      	sub	sp, #184	@ 0xb8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a74:	f107 0310 	add.w	r3, r7, #16
 8001a78:	2294      	movs	r2, #148	@ 0x94
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f006 fb62 	bl	8008146 <memset>
  if(hi2c->Instance==I2C2)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a21      	ldr	r2, [pc, #132]	@ (8001b0c <HAL_I2C_MspInit+0xb0>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d13a      	bne.n	8001b02 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001a8c:	2380      	movs	r3, #128	@ 0x80
 8001a8e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001a90:	2300      	movs	r3, #0
 8001a92:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a94:	f107 0310 	add.w	r3, r7, #16
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f002 fa81 	bl	8003fa0 <HAL_RCCEx_PeriphCLKConfig>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001aa4:	f7ff ffb0 	bl	8001a08 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001aa8:	4b19      	ldr	r3, [pc, #100]	@ (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aac:	4a18      	ldr	r2, [pc, #96]	@ (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001aae:	f043 0320 	orr.w	r3, r3, #32
 8001ab2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ab4:	4b16      	ldr	r3, [pc, #88]	@ (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab8:	f003 0320 	and.w	r3, r3, #32
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    PF2     ------> I2C2_SMBA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001ac0:	2307      	movs	r3, #7
 8001ac2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ac6:	2312      	movs	r3, #18
 8001ac8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ad8:	2304      	movs	r3, #4
 8001ada:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ade:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	480b      	ldr	r0, [pc, #44]	@ (8001b14 <HAL_I2C_MspInit+0xb8>)
 8001ae6:	f000 fca9 	bl	800243c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001aea:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aee:	4a08      	ldr	r2, [pc, #32]	@ (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001af0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001af4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001af6:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001afe:	60bb      	str	r3, [r7, #8]
 8001b00:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001b02:	bf00      	nop
 8001b04:	37b8      	adds	r7, #184	@ 0xb8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40005800 	.word	0x40005800
 8001b10:	40021000 	.word	0x40021000
 8001b14:	48001400 	.word	0x48001400

08001b18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b0b0      	sub	sp, #192	@ 0xc0
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b30:	f107 0318 	add.w	r3, r7, #24
 8001b34:	2294      	movs	r2, #148	@ 0x94
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f006 fb04 	bl	8008146 <memset>
  if(huart->Instance==LPUART1)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a47      	ldr	r2, [pc, #284]	@ (8001c60 <HAL_UART_MspInit+0x148>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d13e      	bne.n	8001bc6 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001b48:	2320      	movs	r3, #32
 8001b4a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b50:	f107 0318 	add.w	r3, r7, #24
 8001b54:	4618      	mov	r0, r3
 8001b56:	f002 fa23 	bl	8003fa0 <HAL_RCCEx_PeriphCLKConfig>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b60:	f7ff ff52 	bl	8001a08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001b64:	4b3f      	ldr	r3, [pc, #252]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b68:	4a3e      	ldr	r2, [pc, #248]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001b6a:	f043 0301 	orr.w	r3, r3, #1
 8001b6e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001b70:	4b3c      	ldr	r3, [pc, #240]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b7c:	4b39      	ldr	r3, [pc, #228]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b80:	4a38      	ldr	r2, [pc, #224]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001b82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b88:	4b36      	ldr	r3, [pc, #216]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b90:	613b      	str	r3, [r7, #16]
 8001b92:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001b94:	f001 fb1c 	bl	80031d0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001b98:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001b9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bac:	2303      	movs	r3, #3
 8001bae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001bb2:	2308      	movs	r3, #8
 8001bb4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001bb8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	482a      	ldr	r0, [pc, #168]	@ (8001c68 <HAL_UART_MspInit+0x150>)
 8001bc0:	f000 fc3c 	bl	800243c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001bc4:	e047      	b.n	8001c56 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART3)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a28      	ldr	r2, [pc, #160]	@ (8001c6c <HAL_UART_MspInit+0x154>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d142      	bne.n	8001c56 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd8:	f107 0318 	add.w	r3, r7, #24
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f002 f9df 	bl	8003fa0 <HAL_RCCEx_PeriphCLKConfig>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001be8:	f7ff ff0e 	bl	8001a08 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bec:	4b1d      	ldr	r3, [pc, #116]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001bf2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c04:	4b17      	ldr	r3, [pc, #92]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c08:	4a16      	ldr	r2, [pc, #88]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001c0a:	f043 0304 	orr.w	r3, r3, #4
 8001c0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c10:	4b14      	ldr	r3, [pc, #80]	@ (8001c64 <HAL_UART_MspInit+0x14c>)
 8001c12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c14:	f003 0304 	and.w	r3, r3, #4
 8001c18:	60bb      	str	r3, [r7, #8]
 8001c1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001c1c:	2330      	movs	r3, #48	@ 0x30
 8001c1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c22:	2302      	movs	r3, #2
 8001c24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c34:	2307      	movs	r3, #7
 8001c36:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c3a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c3e:	4619      	mov	r1, r3
 8001c40:	480b      	ldr	r0, [pc, #44]	@ (8001c70 <HAL_UART_MspInit+0x158>)
 8001c42:	f000 fbfb 	bl	800243c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2100      	movs	r1, #0
 8001c4a:	2027      	movs	r0, #39	@ 0x27
 8001c4c:	f000 fb05 	bl	800225a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c50:	2027      	movs	r0, #39	@ 0x27
 8001c52:	f000 fb1e 	bl	8002292 <HAL_NVIC_EnableIRQ>
}
 8001c56:	bf00      	nop
 8001c58:	37c0      	adds	r7, #192	@ 0xc0
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40008000 	.word	0x40008000
 8001c64:	40021000 	.word	0x40021000
 8001c68:	48001800 	.word	0x48001800
 8001c6c:	40004800 	.word	0x40004800
 8001c70:	48000800 	.word	0x48000800

08001c74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	@ 0x28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a24      	ldr	r2, [pc, #144]	@ (8001d24 <HAL_TIM_Base_MspInit+0xb0>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d141      	bne.n	8001d1a <HAL_TIM_Base_MspInit+0xa6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c96:	4b24      	ldr	r3, [pc, #144]	@ (8001d28 <HAL_TIM_Base_MspInit+0xb4>)
 8001c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c9a:	4a23      	ldr	r2, [pc, #140]	@ (8001d28 <HAL_TIM_Base_MspInit+0xb4>)
 8001c9c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ca0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ca2:	4b21      	ldr	r3, [pc, #132]	@ (8001d28 <HAL_TIM_Base_MspInit+0xb4>)
 8001ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cae:	4b1e      	ldr	r3, [pc, #120]	@ (8001d28 <HAL_TIM_Base_MspInit+0xb4>)
 8001cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb2:	4a1d      	ldr	r2, [pc, #116]	@ (8001d28 <HAL_TIM_Base_MspInit+0xb4>)
 8001cb4:	f043 0310 	orr.w	r3, r3, #16
 8001cb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cba:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <HAL_TIM_Base_MspInit+0xb4>)
 8001cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cbe:	f003 0310 	and.w	r3, r3, #16
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8001cc6:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 8001cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4812      	ldr	r0, [pc, #72]	@ (8001d2c <HAL_TIM_Base_MspInit+0xb8>)
 8001ce4:	f000 fbaa 	bl	800243c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001ce8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	4619      	mov	r1, r3
 8001d04:	4809      	ldr	r0, [pc, #36]	@ (8001d2c <HAL_TIM_Base_MspInit+0xb8>)
 8001d06:	f000 fb99 	bl	800243c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	2019      	movs	r0, #25
 8001d10:	f000 faa3 	bl	800225a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001d14:	2019      	movs	r0, #25
 8001d16:	f000 fabc 	bl	8002292 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001d1a:	bf00      	nop
 8001d1c:	3728      	adds	r7, #40	@ 0x28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40012c00 	.word	0x40012c00
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	48001000 	.word	0x48001000

08001d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <NMI_Handler+0x4>

08001d38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <HardFault_Handler+0x4>

08001d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d44:	bf00      	nop
 8001d46:	e7fd      	b.n	8001d44 <MemManage_Handler+0x4>

08001d48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <BusFault_Handler+0x4>

08001d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <UsageFault_Handler+0x4>

08001d58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d66:	b480      	push	{r7}
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d86:	f000 f96d 	bl	8002064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
	...

08001d90 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d94:	4802      	ldr	r0, [pc, #8]	@ (8001da0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d96:	f002 fee3 	bl	8004b60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000370 	.word	0x20000370

08001da4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001da8:	4802      	ldr	r0, [pc, #8]	@ (8001db4 <USART3_IRQHandler+0x10>)
 8001daa:	f003 fbd1 	bl	8005550 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	200002dc 	.word	0x200002dc

08001db8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return 1;
 8001dbc:	2301      	movs	r3, #1
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <_kill>:

int _kill(int pid, int sig)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dd2:	f006 fa0b 	bl	80081ec <__errno>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2216      	movs	r2, #22
 8001dda:	601a      	str	r2, [r3, #0]
  return -1;
 8001ddc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <_exit>:

void _exit (int status)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001df0:	f04f 31ff 	mov.w	r1, #4294967295
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f7ff ffe7 	bl	8001dc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dfa:	bf00      	nop
 8001dfc:	e7fd      	b.n	8001dfa <_exit+0x12>

08001dfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b086      	sub	sp, #24
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	60f8      	str	r0, [r7, #12]
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]
 8001e0e:	e00a      	b.n	8001e26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e10:	f3af 8000 	nop.w
 8001e14:	4601      	mov	r1, r0
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	1c5a      	adds	r2, r3, #1
 8001e1a:	60ba      	str	r2, [r7, #8]
 8001e1c:	b2ca      	uxtb	r2, r1
 8001e1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	3301      	adds	r3, #1
 8001e24:	617b      	str	r3, [r7, #20]
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	dbf0      	blt.n	8001e10 <_read+0x12>
  }

  return len;
 8001e2e:	687b      	ldr	r3, [r7, #4]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e44:	2300      	movs	r3, #0
 8001e46:	617b      	str	r3, [r7, #20]
 8001e48:	e009      	b.n	8001e5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	1c5a      	adds	r2, r3, #1
 8001e4e:	60ba      	str	r2, [r7, #8]
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff fdc6 	bl	80019e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	dbf1      	blt.n	8001e4a <_write+0x12>
  }
  return len;
 8001e66:	687b      	ldr	r3, [r7, #4]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3718      	adds	r7, #24
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <_close>:

int _close(int file)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e98:	605a      	str	r2, [r3, #4]
  return 0;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <_isatty>:

int _isatty(int file)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001eb0:	2301      	movs	r3, #1
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b085      	sub	sp, #20
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ee0:	4a14      	ldr	r2, [pc, #80]	@ (8001f34 <_sbrk+0x5c>)
 8001ee2:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <_sbrk+0x60>)
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eec:	4b13      	ldr	r3, [pc, #76]	@ (8001f3c <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d102      	bne.n	8001efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef4:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <_sbrk+0x64>)
 8001ef6:	4a12      	ldr	r2, [pc, #72]	@ (8001f40 <_sbrk+0x68>)
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001efa:	4b10      	ldr	r3, [pc, #64]	@ (8001f3c <_sbrk+0x64>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d207      	bcs.n	8001f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f08:	f006 f970 	bl	80081ec <__errno>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	220c      	movs	r2, #12
 8001f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f12:	f04f 33ff 	mov.w	r3, #4294967295
 8001f16:	e009      	b.n	8001f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f18:	4b08      	ldr	r3, [pc, #32]	@ (8001f3c <_sbrk+0x64>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1e:	4b07      	ldr	r3, [pc, #28]	@ (8001f3c <_sbrk+0x64>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4413      	add	r3, r2
 8001f26:	4a05      	ldr	r2, [pc, #20]	@ (8001f3c <_sbrk+0x64>)
 8001f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	200a0000 	.word	0x200a0000
 8001f38:	00000400 	.word	0x00000400
 8001f3c:	20000564 	.word	0x20000564
 8001f40:	200006b8 	.word	0x200006b8

08001f44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001f48:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <SystemInit+0x20>)
 8001f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f4e:	4a05      	ldr	r2, [pc, #20]	@ (8001f64 <SystemInit+0x20>)
 8001f50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fa0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f6c:	f7ff ffea 	bl	8001f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f70:	480c      	ldr	r0, [pc, #48]	@ (8001fa4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f72:	490d      	ldr	r1, [pc, #52]	@ (8001fa8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f74:	4a0d      	ldr	r2, [pc, #52]	@ (8001fac <LoopForever+0xe>)
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f78:	e002      	b.n	8001f80 <LoopCopyDataInit>

08001f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7e:	3304      	adds	r3, #4

08001f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f84:	d3f9      	bcc.n	8001f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f88:	4c0a      	ldr	r4, [pc, #40]	@ (8001fb4 <LoopForever+0x16>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f8c:	e001      	b.n	8001f92 <LoopFillZerobss>

08001f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f90:	3204      	adds	r2, #4

08001f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f94:	d3fb      	bcc.n	8001f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f96:	f006 f92f 	bl	80081f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f9a:	f7ff f943 	bl	8001224 <main>

08001f9e <LoopForever>:

LoopForever:
    b LoopForever
 8001f9e:	e7fe      	b.n	8001f9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fa0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001fac:	0800a400 	.word	0x0800a400
  ldr r2, =_sbss
 8001fb0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001fb4:	200006b8 	.word	0x200006b8

08001fb8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fb8:	e7fe      	b.n	8001fb8 <ADC1_IRQHandler>

08001fba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc4:	2003      	movs	r0, #3
 8001fc6:	f000 f93d 	bl	8002244 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f000 f80e 	bl	8001fec <HAL_InitTick>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d002      	beq.n	8001fdc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	71fb      	strb	r3, [r7, #7]
 8001fda:	e001      	b.n	8001fe0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fdc:	f7ff fd1a 	bl	8001a14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ff8:	4b17      	ldr	r3, [pc, #92]	@ (8002058 <HAL_InitTick+0x6c>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d023      	beq.n	8002048 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002000:	4b16      	ldr	r3, [pc, #88]	@ (800205c <HAL_InitTick+0x70>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b14      	ldr	r3, [pc, #80]	@ (8002058 <HAL_InitTick+0x6c>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800200e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002012:	fbb2 f3f3 	udiv	r3, r2, r3
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f949 	bl	80022ae <HAL_SYSTICK_Config>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10f      	bne.n	8002042 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b0f      	cmp	r3, #15
 8002026:	d809      	bhi.n	800203c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002028:	2200      	movs	r2, #0
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	f04f 30ff 	mov.w	r0, #4294967295
 8002030:	f000 f913 	bl	800225a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002034:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <HAL_InitTick+0x74>)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	e007      	b.n	800204c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	73fb      	strb	r3, [r7, #15]
 8002040:	e004      	b.n	800204c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	73fb      	strb	r3, [r7, #15]
 8002046:	e001      	b.n	800204c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800204c:	7bfb      	ldrb	r3, [r7, #15]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	2000000c 	.word	0x2000000c
 800205c:	20000004 	.word	0x20000004
 8002060:	20000008 	.word	0x20000008

08002064 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002068:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <HAL_IncTick+0x20>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	461a      	mov	r2, r3
 800206e:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <HAL_IncTick+0x24>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4413      	add	r3, r2
 8002074:	4a04      	ldr	r2, [pc, #16]	@ (8002088 <HAL_IncTick+0x24>)
 8002076:	6013      	str	r3, [r2, #0]
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	2000000c 	.word	0x2000000c
 8002088:	20000568 	.word	0x20000568

0800208c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return uwTick;
 8002090:	4b03      	ldr	r3, [pc, #12]	@ (80020a0 <HAL_GetTick+0x14>)
 8002092:	681b      	ldr	r3, [r3, #0]
}
 8002094:	4618      	mov	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	20000568 	.word	0x20000568

080020a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b4:	4b0c      	ldr	r3, [pc, #48]	@ (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d6:	4a04      	ldr	r2, [pc, #16]	@ (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	60d3      	str	r3, [r2, #12]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f0:	4b04      	ldr	r3, [pc, #16]	@ (8002104 <__NVIC_GetPriorityGrouping+0x18>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	0a1b      	lsrs	r3, r3, #8
 80020f6:	f003 0307 	and.w	r3, r3, #7
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	db0b      	blt.n	8002132 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	f003 021f 	and.w	r2, r3, #31
 8002120:	4907      	ldr	r1, [pc, #28]	@ (8002140 <__NVIC_EnableIRQ+0x38>)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	095b      	lsrs	r3, r3, #5
 8002128:	2001      	movs	r0, #1
 800212a:	fa00 f202 	lsl.w	r2, r0, r2
 800212e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000e100 	.word	0xe000e100

08002144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	6039      	str	r1, [r7, #0]
 800214e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002154:	2b00      	cmp	r3, #0
 8002156:	db0a      	blt.n	800216e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	b2da      	uxtb	r2, r3
 800215c:	490c      	ldr	r1, [pc, #48]	@ (8002190 <__NVIC_SetPriority+0x4c>)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	0112      	lsls	r2, r2, #4
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	440b      	add	r3, r1
 8002168:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800216c:	e00a      	b.n	8002184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	b2da      	uxtb	r2, r3
 8002172:	4908      	ldr	r1, [pc, #32]	@ (8002194 <__NVIC_SetPriority+0x50>)
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	f003 030f 	and.w	r3, r3, #15
 800217a:	3b04      	subs	r3, #4
 800217c:	0112      	lsls	r2, r2, #4
 800217e:	b2d2      	uxtb	r2, r2
 8002180:	440b      	add	r3, r1
 8002182:	761a      	strb	r2, [r3, #24]
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	e000e100 	.word	0xe000e100
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002198:	b480      	push	{r7}
 800219a:	b089      	sub	sp, #36	@ 0x24
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	f1c3 0307 	rsb	r3, r3, #7
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	bf28      	it	cs
 80021b6:	2304      	movcs	r3, #4
 80021b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3304      	adds	r3, #4
 80021be:	2b06      	cmp	r3, #6
 80021c0:	d902      	bls.n	80021c8 <NVIC_EncodePriority+0x30>
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3b03      	subs	r3, #3
 80021c6:	e000      	b.n	80021ca <NVIC_EncodePriority+0x32>
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	f04f 32ff 	mov.w	r2, #4294967295
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	43da      	mvns	r2, r3
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	401a      	ands	r2, r3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021e0:	f04f 31ff 	mov.w	r1, #4294967295
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	43d9      	mvns	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f0:	4313      	orrs	r3, r2
         );
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3724      	adds	r7, #36	@ 0x24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
	...

08002200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3b01      	subs	r3, #1
 800220c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002210:	d301      	bcc.n	8002216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002212:	2301      	movs	r3, #1
 8002214:	e00f      	b.n	8002236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002216:	4a0a      	ldr	r2, [pc, #40]	@ (8002240 <SysTick_Config+0x40>)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3b01      	subs	r3, #1
 800221c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800221e:	210f      	movs	r1, #15
 8002220:	f04f 30ff 	mov.w	r0, #4294967295
 8002224:	f7ff ff8e 	bl	8002144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002228:	4b05      	ldr	r3, [pc, #20]	@ (8002240 <SysTick_Config+0x40>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800222e:	4b04      	ldr	r3, [pc, #16]	@ (8002240 <SysTick_Config+0x40>)
 8002230:	2207      	movs	r2, #7
 8002232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	e000e010 	.word	0xe000e010

08002244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff ff29 	bl	80020a4 <__NVIC_SetPriorityGrouping>
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b086      	sub	sp, #24
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	60b9      	str	r1, [r7, #8]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800226c:	f7ff ff3e 	bl	80020ec <__NVIC_GetPriorityGrouping>
 8002270:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	68b9      	ldr	r1, [r7, #8]
 8002276:	6978      	ldr	r0, [r7, #20]
 8002278:	f7ff ff8e 	bl	8002198 <NVIC_EncodePriority>
 800227c:	4602      	mov	r2, r0
 800227e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002282:	4611      	mov	r1, r2
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff ff5d 	bl	8002144 <__NVIC_SetPriority>
}
 800228a:	bf00      	nop
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	4603      	mov	r3, r0
 800229a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800229c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff ff31 	bl	8002108 <__NVIC_EnableIRQ>
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b082      	sub	sp, #8
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff ffa2 	bl	8002200 <SysTick_Config>
 80022bc:	4603      	mov	r3, r0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b085      	sub	sp, #20
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d008      	beq.n	80022f0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2204      	movs	r2, #4
 80022e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e040      	b.n	8002372 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f022 020e 	bic.w	r2, r2, #14
 80022fe:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800230a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800230e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f022 0201 	bic.w	r2, r2, #1
 800231e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002324:	f003 021c 	and.w	r2, r3, #28
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232c:	2101      	movs	r1, #1
 800232e:	fa01 f202 	lsl.w	r2, r1, r2
 8002332:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800233c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00c      	beq.n	8002360 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002350:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002354:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800235e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002370:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002372:	4618      	mov	r0, r3
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b084      	sub	sp, #16
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002386:	2300      	movs	r3, #0
 8002388:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d005      	beq.n	80023a2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2204      	movs	r2, #4
 800239a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	73fb      	strb	r3, [r7, #15]
 80023a0:	e047      	b.n	8002432 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 020e 	bic.w	r2, r2, #14
 80023b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 0201 	bic.w	r2, r2, #1
 80023c0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	f003 021c 	and.w	r2, r3, #28
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	2101      	movs	r1, #1
 80023e0:	fa01 f202 	lsl.w	r2, r1, r2
 80023e4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80023ee:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00c      	beq.n	8002412 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002402:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002406:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002410:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	4798      	blx	r3
    }
  }
  return status;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800243c:	b480      	push	{r7}
 800243e:	b087      	sub	sp, #28
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800244a:	e166      	b.n	800271a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	2101      	movs	r1, #1
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	fa01 f303 	lsl.w	r3, r1, r3
 8002458:	4013      	ands	r3, r2
 800245a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8158 	beq.w	8002714 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f003 0303 	and.w	r3, r3, #3
 800246c:	2b01      	cmp	r3, #1
 800246e:	d005      	beq.n	800247c <HAL_GPIO_Init+0x40>
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f003 0303 	and.w	r3, r3, #3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d130      	bne.n	80024de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	2203      	movs	r2, #3
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43db      	mvns	r3, r3
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4013      	ands	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	68da      	ldr	r2, [r3, #12]
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024b2:	2201      	movs	r2, #1
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	43db      	mvns	r3, r3
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	4013      	ands	r3, r2
 80024c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	091b      	lsrs	r3, r3, #4
 80024c8:	f003 0201 	and.w	r2, r3, #1
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	2b03      	cmp	r3, #3
 80024e8:	d017      	beq.n	800251a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	2203      	movs	r2, #3
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	43db      	mvns	r3, r3
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	4013      	ands	r3, r2
 8002500:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d123      	bne.n	800256e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	08da      	lsrs	r2, r3, #3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	3208      	adds	r2, #8
 800252e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002532:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	220f      	movs	r2, #15
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4013      	ands	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	691a      	ldr	r2, [r3, #16]
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	08da      	lsrs	r2, r3, #3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3208      	adds	r2, #8
 8002568:	6939      	ldr	r1, [r7, #16]
 800256a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	2203      	movs	r2, #3
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f003 0203 	and.w	r2, r3, #3
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 80b2 	beq.w	8002714 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b0:	4b61      	ldr	r3, [pc, #388]	@ (8002738 <HAL_GPIO_Init+0x2fc>)
 80025b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b4:	4a60      	ldr	r2, [pc, #384]	@ (8002738 <HAL_GPIO_Init+0x2fc>)
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	6613      	str	r3, [r2, #96]	@ 0x60
 80025bc:	4b5e      	ldr	r3, [pc, #376]	@ (8002738 <HAL_GPIO_Init+0x2fc>)
 80025be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025c8:	4a5c      	ldr	r2, [pc, #368]	@ (800273c <HAL_GPIO_Init+0x300>)
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	089b      	lsrs	r3, r3, #2
 80025ce:	3302      	adds	r3, #2
 80025d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f003 0303 	and.w	r3, r3, #3
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	220f      	movs	r2, #15
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43db      	mvns	r3, r3
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025f2:	d02b      	beq.n	800264c <HAL_GPIO_Init+0x210>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a52      	ldr	r2, [pc, #328]	@ (8002740 <HAL_GPIO_Init+0x304>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d025      	beq.n	8002648 <HAL_GPIO_Init+0x20c>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a51      	ldr	r2, [pc, #324]	@ (8002744 <HAL_GPIO_Init+0x308>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d01f      	beq.n	8002644 <HAL_GPIO_Init+0x208>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a50      	ldr	r2, [pc, #320]	@ (8002748 <HAL_GPIO_Init+0x30c>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d019      	beq.n	8002640 <HAL_GPIO_Init+0x204>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a4f      	ldr	r2, [pc, #316]	@ (800274c <HAL_GPIO_Init+0x310>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d013      	beq.n	800263c <HAL_GPIO_Init+0x200>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4a4e      	ldr	r2, [pc, #312]	@ (8002750 <HAL_GPIO_Init+0x314>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d00d      	beq.n	8002638 <HAL_GPIO_Init+0x1fc>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a4d      	ldr	r2, [pc, #308]	@ (8002754 <HAL_GPIO_Init+0x318>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d007      	beq.n	8002634 <HAL_GPIO_Init+0x1f8>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a4c      	ldr	r2, [pc, #304]	@ (8002758 <HAL_GPIO_Init+0x31c>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d101      	bne.n	8002630 <HAL_GPIO_Init+0x1f4>
 800262c:	2307      	movs	r3, #7
 800262e:	e00e      	b.n	800264e <HAL_GPIO_Init+0x212>
 8002630:	2308      	movs	r3, #8
 8002632:	e00c      	b.n	800264e <HAL_GPIO_Init+0x212>
 8002634:	2306      	movs	r3, #6
 8002636:	e00a      	b.n	800264e <HAL_GPIO_Init+0x212>
 8002638:	2305      	movs	r3, #5
 800263a:	e008      	b.n	800264e <HAL_GPIO_Init+0x212>
 800263c:	2304      	movs	r3, #4
 800263e:	e006      	b.n	800264e <HAL_GPIO_Init+0x212>
 8002640:	2303      	movs	r3, #3
 8002642:	e004      	b.n	800264e <HAL_GPIO_Init+0x212>
 8002644:	2302      	movs	r3, #2
 8002646:	e002      	b.n	800264e <HAL_GPIO_Init+0x212>
 8002648:	2301      	movs	r3, #1
 800264a:	e000      	b.n	800264e <HAL_GPIO_Init+0x212>
 800264c:	2300      	movs	r3, #0
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	f002 0203 	and.w	r2, r2, #3
 8002654:	0092      	lsls	r2, r2, #2
 8002656:	4093      	lsls	r3, r2
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4313      	orrs	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800265e:	4937      	ldr	r1, [pc, #220]	@ (800273c <HAL_GPIO_Init+0x300>)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	089b      	lsrs	r3, r3, #2
 8002664:	3302      	adds	r3, #2
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800266c:	4b3b      	ldr	r3, [pc, #236]	@ (800275c <HAL_GPIO_Init+0x320>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	43db      	mvns	r3, r3
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4013      	ands	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d003      	beq.n	8002690 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4313      	orrs	r3, r2
 800268e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002690:	4a32      	ldr	r2, [pc, #200]	@ (800275c <HAL_GPIO_Init+0x320>)
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002696:	4b31      	ldr	r3, [pc, #196]	@ (800275c <HAL_GPIO_Init+0x320>)
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	43db      	mvns	r3, r3
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	4013      	ands	r3, r2
 80026a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026ba:	4a28      	ldr	r2, [pc, #160]	@ (800275c <HAL_GPIO_Init+0x320>)
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80026c0:	4b26      	ldr	r3, [pc, #152]	@ (800275c <HAL_GPIO_Init+0x320>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4013      	ands	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026e4:	4a1d      	ldr	r2, [pc, #116]	@ (800275c <HAL_GPIO_Init+0x320>)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026ea:	4b1c      	ldr	r3, [pc, #112]	@ (800275c <HAL_GPIO_Init+0x320>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4013      	ands	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800270e:	4a13      	ldr	r2, [pc, #76]	@ (800275c <HAL_GPIO_Init+0x320>)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	3301      	adds	r3, #1
 8002718:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	f47f ae91 	bne.w	800244c <HAL_GPIO_Init+0x10>
  }
}
 800272a:	bf00      	nop
 800272c:	bf00      	nop
 800272e:	371c      	adds	r7, #28
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	40021000 	.word	0x40021000
 800273c:	40010000 	.word	0x40010000
 8002740:	48000400 	.word	0x48000400
 8002744:	48000800 	.word	0x48000800
 8002748:	48000c00 	.word	0x48000c00
 800274c:	48001000 	.word	0x48001000
 8002750:	48001400 	.word	0x48001400
 8002754:	48001800 	.word	0x48001800
 8002758:	48001c00 	.word	0x48001c00
 800275c:	40010400 	.word	0x40010400

08002760 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e08d      	b.n	800288e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d106      	bne.n	800278c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff f968 	bl	8001a5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2224      	movs	r2, #36	@ 0x24
 8002790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 0201 	bic.w	r2, r2, #1
 80027a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d107      	bne.n	80027da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	e006      	b.n	80027e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80027e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d108      	bne.n	8002802 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	e007      	b.n	8002812 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002810:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6812      	ldr	r2, [r2, #0]
 800281c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002820:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002824:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68da      	ldr	r2, [r3, #12]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002834:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	691a      	ldr	r2, [r3, #16]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69d9      	ldr	r1, [r3, #28]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a1a      	ldr	r2, [r3, #32]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2220      	movs	r2, #32
 800287a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b088      	sub	sp, #32
 800289c:	af02      	add	r7, sp, #8
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	461a      	mov	r2, r3
 80028a4:	460b      	mov	r3, r1
 80028a6:	817b      	strh	r3, [r7, #10]
 80028a8:	4613      	mov	r3, r2
 80028aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	2b20      	cmp	r3, #32
 80028b6:	f040 80db 	bne.w	8002a70 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_I2C_Master_Receive+0x30>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e0d4      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028d0:	f7ff fbdc 	bl	800208c <HAL_GetTick>
 80028d4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	2319      	movs	r3, #25
 80028dc:	2201      	movs	r2, #1
 80028de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 f8f2 	bl	8002acc <I2C_WaitOnFlagUntilTimeout>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e0bf      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2222      	movs	r2, #34	@ 0x22
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2210      	movs	r2, #16
 80028fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	893a      	ldrh	r2, [r7, #8]
 8002912:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800291e:	b29b      	uxth	r3, r3
 8002920:	2bff      	cmp	r3, #255	@ 0xff
 8002922:	d90e      	bls.n	8002942 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	22ff      	movs	r2, #255	@ 0xff
 8002928:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292e:	b2da      	uxtb	r2, r3
 8002930:	8979      	ldrh	r1, [r7, #10]
 8002932:	4b52      	ldr	r3, [pc, #328]	@ (8002a7c <HAL_I2C_Master_Receive+0x1e4>)
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f000 faba 	bl	8002eb4 <I2C_TransferConfig>
 8002940:	e06d      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002946:	b29a      	uxth	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002950:	b2da      	uxtb	r2, r3
 8002952:	8979      	ldrh	r1, [r7, #10]
 8002954:	4b49      	ldr	r3, [pc, #292]	@ (8002a7c <HAL_I2C_Master_Receive+0x1e4>)
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f000 faa9 	bl	8002eb4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002962:	e05c      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	6a39      	ldr	r1, [r7, #32]
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f941 	bl	8002bf0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e07c      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	3b01      	subs	r3, #1
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d034      	beq.n	8002a1e <HAL_I2C_Master_Receive+0x186>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d130      	bne.n	8002a1e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	2200      	movs	r2, #0
 80029c4:	2180      	movs	r1, #128	@ 0x80
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 f880 	bl	8002acc <I2C_WaitOnFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e04d      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2bff      	cmp	r3, #255	@ 0xff
 80029de:	d90e      	bls.n	80029fe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	22ff      	movs	r2, #255	@ 0xff
 80029e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ea:	b2da      	uxtb	r2, r3
 80029ec:	8979      	ldrh	r1, [r7, #10]
 80029ee:	2300      	movs	r3, #0
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029f6:	68f8      	ldr	r0, [r7, #12]
 80029f8:	f000 fa5c 	bl	8002eb4 <I2C_TransferConfig>
 80029fc:	e00f      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	8979      	ldrh	r1, [r7, #10]
 8002a10:	2300      	movs	r3, #0
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 fa4b 	bl	8002eb4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d19d      	bne.n	8002964 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	6a39      	ldr	r1, [r7, #32]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f89c 	bl	8002b6a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e01a      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2220      	movs	r2, #32
 8002a42:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6859      	ldr	r1, [r3, #4]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a80 <HAL_I2C_Master_Receive+0x1e8>)
 8002a50:	400b      	ands	r3, r1
 8002a52:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	e000      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002a70:	2302      	movs	r3, #2
  }
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	80002400 	.word	0x80002400
 8002a80:	fe00e800 	.word	0xfe00e800

08002a84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d103      	bne.n	8002aa2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d007      	beq.n	8002ac0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	699a      	ldr	r2, [r3, #24]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0201 	orr.w	r2, r2, #1
 8002abe:	619a      	str	r2, [r3, #24]
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	603b      	str	r3, [r7, #0]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002adc:	e031      	b.n	8002b42 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae4:	d02d      	beq.n	8002b42 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae6:	f7ff fad1 	bl	800208c <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d302      	bcc.n	8002afc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d122      	bne.n	8002b42 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	699a      	ldr	r2, [r3, #24]
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	4013      	ands	r3, r2
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	bf0c      	ite	eq
 8002b0c:	2301      	moveq	r3, #1
 8002b0e:	2300      	movne	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	461a      	mov	r2, r3
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d113      	bne.n	8002b42 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b1e:	f043 0220 	orr.w	r2, r3, #32
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e00f      	b.n	8002b62 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	699a      	ldr	r2, [r3, #24]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	bf0c      	ite	eq
 8002b52:	2301      	moveq	r3, #1
 8002b54:	2300      	movne	r3, #0
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	461a      	mov	r2, r3
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d0be      	beq.n	8002ade <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b084      	sub	sp, #16
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	60f8      	str	r0, [r7, #12]
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b76:	e02f      	b.n	8002bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	68b9      	ldr	r1, [r7, #8]
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f8b9 	bl	8002cf4 <I2C_IsErrorOccurred>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e02d      	b.n	8002be8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b8c:	f7ff fa7e 	bl	800208c <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	68ba      	ldr	r2, [r7, #8]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d302      	bcc.n	8002ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d11a      	bne.n	8002bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f003 0320 	and.w	r3, r3, #32
 8002bac:	2b20      	cmp	r3, #32
 8002bae:	d013      	beq.n	8002bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb4:	f043 0220 	orr.w	r2, r3, #32
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2220      	movs	r2, #32
 8002bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e007      	b.n	8002be8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	f003 0320 	and.w	r3, r3, #32
 8002be2:	2b20      	cmp	r3, #32
 8002be4:	d1c8      	bne.n	8002b78 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bfc:	e06b      	b.n	8002cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	68b9      	ldr	r1, [r7, #8]
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f000 f876 	bl	8002cf4 <I2C_IsErrorOccurred>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e069      	b.n	8002ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	f003 0320 	and.w	r3, r3, #32
 8002c1c:	2b20      	cmp	r3, #32
 8002c1e:	d138      	bne.n	8002c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	f003 0304 	and.w	r3, r3, #4
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	d105      	bne.n	8002c3a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002c36:	2300      	movs	r3, #0
 8002c38:	e055      	b.n	8002ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	f003 0310 	and.w	r3, r3, #16
 8002c44:	2b10      	cmp	r3, #16
 8002c46:	d107      	bne.n	8002c58 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2210      	movs	r2, #16
 8002c4e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2204      	movs	r2, #4
 8002c54:	645a      	str	r2, [r3, #68]	@ 0x44
 8002c56:	e002      	b.n	8002c5e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2220      	movs	r2, #32
 8002c64:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	6859      	ldr	r1, [r3, #4]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf0 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8002c72:	400b      	ands	r3, r1
 8002c74:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e029      	b.n	8002ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c92:	f7ff f9fb 	bl	800208c <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	68ba      	ldr	r2, [r7, #8]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d302      	bcc.n	8002ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d116      	bne.n	8002cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0304 	and.w	r3, r3, #4
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	d00f      	beq.n	8002cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	f043 0220 	orr.w	r2, r3, #32
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e007      	b.n	8002ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d18c      	bne.n	8002bfe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	fe00e800 	.word	0xfe00e800

08002cf4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	@ 0x28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	f003 0310 	and.w	r3, r3, #16
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d068      	beq.n	8002df2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2210      	movs	r2, #16
 8002d26:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d28:	e049      	b.n	8002dbe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d30:	d045      	beq.n	8002dbe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d32:	f7ff f9ab 	bl	800208c <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	68ba      	ldr	r2, [r7, #8]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d302      	bcc.n	8002d48 <I2C_IsErrorOccurred+0x54>
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d13a      	bne.n	8002dbe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d52:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d5a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d6a:	d121      	bne.n	8002db0 <I2C_IsErrorOccurred+0xbc>
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d72:	d01d      	beq.n	8002db0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d74:	7cfb      	ldrb	r3, [r7, #19]
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	d01a      	beq.n	8002db0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d88:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d8a:	f7ff f97f 	bl	800208c <HAL_GetTick>
 8002d8e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d90:	e00e      	b.n	8002db0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d92:	f7ff f97b 	bl	800208c <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b19      	cmp	r3, #25
 8002d9e:	d907      	bls.n	8002db0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	f043 0320 	orr.w	r3, r3, #32
 8002da6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002dae:	e006      	b.n	8002dbe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	f003 0320 	and.w	r3, r3, #32
 8002dba:	2b20      	cmp	r3, #32
 8002dbc:	d1e9      	bne.n	8002d92 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	f003 0320 	and.w	r3, r3, #32
 8002dc8:	2b20      	cmp	r3, #32
 8002dca:	d003      	beq.n	8002dd4 <I2C_IsErrorOccurred+0xe0>
 8002dcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d0aa      	beq.n	8002d2a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002dd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d103      	bne.n	8002de4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2220      	movs	r2, #32
 8002de2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002de4:	6a3b      	ldr	r3, [r7, #32]
 8002de6:	f043 0304 	orr.w	r3, r3, #4
 8002dea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00b      	beq.n	8002e1c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e04:	6a3b      	ldr	r3, [r7, #32]
 8002e06:	f043 0301 	orr.w	r3, r3, #1
 8002e0a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00b      	beq.n	8002e3e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e26:	6a3b      	ldr	r3, [r7, #32]
 8002e28:	f043 0308 	orr.w	r3, r3, #8
 8002e2c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e36:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00b      	beq.n	8002e60 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	f043 0302 	orr.w	r3, r3, #2
 8002e4e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002e60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d01c      	beq.n	8002ea2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f7ff fe0b 	bl	8002a84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6859      	ldr	r1, [r3, #4]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb0 <I2C_IsErrorOccurred+0x1bc>)
 8002e7a:	400b      	ands	r3, r1
 8002e7c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	431a      	orrs	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002ea2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3728      	adds	r7, #40	@ 0x28
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	fe00e800 	.word	0xfe00e800

08002eb4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b087      	sub	sp, #28
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	607b      	str	r3, [r7, #4]
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	817b      	strh	r3, [r7, #10]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ec6:	897b      	ldrh	r3, [r7, #10]
 8002ec8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ecc:	7a7b      	ldrb	r3, [r7, #9]
 8002ece:	041b      	lsls	r3, r3, #16
 8002ed0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ed4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ee2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	6a3b      	ldr	r3, [r7, #32]
 8002eec:	0d5b      	lsrs	r3, r3, #21
 8002eee:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <I2C_TransferConfig+0x60>)
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	ea02 0103 	and.w	r1, r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f06:	bf00      	nop
 8002f08:	371c      	adds	r7, #28
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	03ff63ff 	.word	0x03ff63ff

08002f18 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	d138      	bne.n	8002fa0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e032      	b.n	8002fa2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2224      	movs	r2, #36	@ 0x24
 8002f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0201 	bic.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f6a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6819      	ldr	r1, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0201 	orr.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	e000      	b.n	8002fa2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fa0:	2302      	movs	r3, #2
  }
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b085      	sub	sp, #20
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b20      	cmp	r3, #32
 8002fc2:	d139      	bne.n	8003038 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e033      	b.n	800303a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2224      	movs	r2, #36	@ 0x24
 8002fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 0201 	bic.w	r2, r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003000:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	021b      	lsls	r3, r3, #8
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	4313      	orrs	r3, r2
 800300a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0201 	orr.w	r2, r2, #1
 8003022:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003034:	2300      	movs	r3, #0
 8003036:	e000      	b.n	800303a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003038:	2302      	movs	r3, #2
  }
}
 800303a:	4618      	mov	r0, r3
 800303c:	3714      	adds	r7, #20
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800304c:	4b0d      	ldr	r3, [pc, #52]	@ (8003084 <HAL_PWREx_GetVoltageRange+0x3c>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003058:	d102      	bne.n	8003060 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800305a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800305e:	e00b      	b.n	8003078 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003060:	4b08      	ldr	r3, [pc, #32]	@ (8003084 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800306a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800306e:	d102      	bne.n	8003076 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003070:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003074:	e000      	b.n	8003078 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003076:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003078:	4618      	mov	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	40007000 	.word	0x40007000

08003088 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003088:	b480      	push	{r7}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d141      	bne.n	800311a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003096:	4b4b      	ldr	r3, [pc, #300]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800309e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a2:	d131      	bne.n	8003108 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030a4:	4b47      	ldr	r3, [pc, #284]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030aa:	4a46      	ldr	r2, [pc, #280]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030b4:	4b43      	ldr	r3, [pc, #268]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030bc:	4a41      	ldr	r2, [pc, #260]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80030c4:	4b40      	ldr	r3, [pc, #256]	@ (80031c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2232      	movs	r2, #50	@ 0x32
 80030ca:	fb02 f303 	mul.w	r3, r2, r3
 80030ce:	4a3f      	ldr	r2, [pc, #252]	@ (80031cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80030d0:	fba2 2303 	umull	r2, r3, r2, r3
 80030d4:	0c9b      	lsrs	r3, r3, #18
 80030d6:	3301      	adds	r3, #1
 80030d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030da:	e002      	b.n	80030e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	3b01      	subs	r3, #1
 80030e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030e2:	4b38      	ldr	r3, [pc, #224]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ee:	d102      	bne.n	80030f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f2      	bne.n	80030dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030f6:	4b33      	ldr	r3, [pc, #204]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003102:	d158      	bne.n	80031b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e057      	b.n	80031b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003108:	4b2e      	ldr	r3, [pc, #184]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800310a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800310e:	4a2d      	ldr	r2, [pc, #180]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003110:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003114:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003118:	e04d      	b.n	80031b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003120:	d141      	bne.n	80031a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003122:	4b28      	ldr	r3, [pc, #160]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800312a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800312e:	d131      	bne.n	8003194 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003130:	4b24      	ldr	r3, [pc, #144]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003136:	4a23      	ldr	r2, [pc, #140]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003138:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800313c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003140:	4b20      	ldr	r3, [pc, #128]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003148:	4a1e      	ldr	r2, [pc, #120]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800314e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003150:	4b1d      	ldr	r3, [pc, #116]	@ (80031c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2232      	movs	r2, #50	@ 0x32
 8003156:	fb02 f303 	mul.w	r3, r2, r3
 800315a:	4a1c      	ldr	r2, [pc, #112]	@ (80031cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	0c9b      	lsrs	r3, r3, #18
 8003162:	3301      	adds	r3, #1
 8003164:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003166:	e002      	b.n	800316e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	3b01      	subs	r3, #1
 800316c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800316e:	4b15      	ldr	r3, [pc, #84]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800317a:	d102      	bne.n	8003182 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1f2      	bne.n	8003168 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003182:	4b10      	ldr	r3, [pc, #64]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318e:	d112      	bne.n	80031b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e011      	b.n	80031b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003194:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800319a:	4a0a      	ldr	r2, [pc, #40]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800319c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031a4:	e007      	b.n	80031b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031a6:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031ae:	4a05      	ldr	r2, [pc, #20]	@ (80031c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031b4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	40007000 	.word	0x40007000
 80031c8:	20000004 	.word	0x20000004
 80031cc:	431bde83 	.word	0x431bde83

080031d0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80031d4:	4b05      	ldr	r3, [pc, #20]	@ (80031ec <HAL_PWREx_EnableVddIO2+0x1c>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	4a04      	ldr	r2, [pc, #16]	@ (80031ec <HAL_PWREx_EnableVddIO2+0x1c>)
 80031da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031de:	6053      	str	r3, [r2, #4]
}
 80031e0:	bf00      	nop
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	40007000 	.word	0x40007000

080031f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b088      	sub	sp, #32
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d102      	bne.n	8003204 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	f000 bc08 	b.w	8003a14 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003204:	4b96      	ldr	r3, [pc, #600]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 030c 	and.w	r3, r3, #12
 800320c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800320e:	4b94      	ldr	r3, [pc, #592]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f003 0303 	and.w	r3, r3, #3
 8003216:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0310 	and.w	r3, r3, #16
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 80e4 	beq.w	80033ee <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d007      	beq.n	800323c <HAL_RCC_OscConfig+0x4c>
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	2b0c      	cmp	r3, #12
 8003230:	f040 808b 	bne.w	800334a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2b01      	cmp	r3, #1
 8003238:	f040 8087 	bne.w	800334a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800323c:	4b88      	ldr	r3, [pc, #544]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d005      	beq.n	8003254 <HAL_RCC_OscConfig+0x64>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d101      	bne.n	8003254 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e3df      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a1a      	ldr	r2, [r3, #32]
 8003258:	4b81      	ldr	r3, [pc, #516]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b00      	cmp	r3, #0
 8003262:	d004      	beq.n	800326e <HAL_RCC_OscConfig+0x7e>
 8003264:	4b7e      	ldr	r3, [pc, #504]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800326c:	e005      	b.n	800327a <HAL_RCC_OscConfig+0x8a>
 800326e:	4b7c      	ldr	r3, [pc, #496]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003270:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003274:	091b      	lsrs	r3, r3, #4
 8003276:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800327a:	4293      	cmp	r3, r2
 800327c:	d223      	bcs.n	80032c6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	4618      	mov	r0, r3
 8003284:	f000 fdcc 	bl	8003e20 <RCC_SetFlashLatencyFromMSIRange>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e3c0      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003292:	4b73      	ldr	r3, [pc, #460]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a72      	ldr	r2, [pc, #456]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003298:	f043 0308 	orr.w	r3, r3, #8
 800329c:	6013      	str	r3, [r2, #0]
 800329e:	4b70      	ldr	r3, [pc, #448]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	496d      	ldr	r1, [pc, #436]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032b0:	4b6b      	ldr	r3, [pc, #428]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	021b      	lsls	r3, r3, #8
 80032be:	4968      	ldr	r1, [pc, #416]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	604b      	str	r3, [r1, #4]
 80032c4:	e025      	b.n	8003312 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032c6:	4b66      	ldr	r3, [pc, #408]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a65      	ldr	r2, [pc, #404]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032cc:	f043 0308 	orr.w	r3, r3, #8
 80032d0:	6013      	str	r3, [r2, #0]
 80032d2:	4b63      	ldr	r3, [pc, #396]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	4960      	ldr	r1, [pc, #384]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	021b      	lsls	r3, r3, #8
 80032f2:	495b      	ldr	r1, [pc, #364]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80032f4:	4313      	orrs	r3, r2
 80032f6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d109      	bne.n	8003312 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	4618      	mov	r0, r3
 8003304:	f000 fd8c 	bl	8003e20 <RCC_SetFlashLatencyFromMSIRange>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e380      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003312:	f000 fcc1 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8003316:	4602      	mov	r2, r0
 8003318:	4b51      	ldr	r3, [pc, #324]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	091b      	lsrs	r3, r3, #4
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	4950      	ldr	r1, [pc, #320]	@ (8003464 <HAL_RCC_OscConfig+0x274>)
 8003324:	5ccb      	ldrb	r3, [r1, r3]
 8003326:	f003 031f 	and.w	r3, r3, #31
 800332a:	fa22 f303 	lsr.w	r3, r2, r3
 800332e:	4a4e      	ldr	r2, [pc, #312]	@ (8003468 <HAL_RCC_OscConfig+0x278>)
 8003330:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003332:	4b4e      	ldr	r3, [pc, #312]	@ (800346c <HAL_RCC_OscConfig+0x27c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe fe58 	bl	8001fec <HAL_InitTick>
 800333c:	4603      	mov	r3, r0
 800333e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d052      	beq.n	80033ec <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003346:	7bfb      	ldrb	r3, [r7, #15]
 8003348:	e364      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d032      	beq.n	80033b8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003352:	4b43      	ldr	r3, [pc, #268]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a42      	ldr	r2, [pc, #264]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003358:	f043 0301 	orr.w	r3, r3, #1
 800335c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800335e:	f7fe fe95 	bl	800208c <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003366:	f7fe fe91 	bl	800208c <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e34d      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003378:	4b39      	ldr	r3, [pc, #228]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003384:	4b36      	ldr	r3, [pc, #216]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a35      	ldr	r2, [pc, #212]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 800338a:	f043 0308 	orr.w	r3, r3, #8
 800338e:	6013      	str	r3, [r2, #0]
 8003390:	4b33      	ldr	r3, [pc, #204]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	4930      	ldr	r1, [pc, #192]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033a2:	4b2f      	ldr	r3, [pc, #188]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	021b      	lsls	r3, r3, #8
 80033b0:	492b      	ldr	r1, [pc, #172]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	604b      	str	r3, [r1, #4]
 80033b6:	e01a      	b.n	80033ee <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80033b8:	4b29      	ldr	r3, [pc, #164]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a28      	ldr	r2, [pc, #160]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80033be:	f023 0301 	bic.w	r3, r3, #1
 80033c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033c4:	f7fe fe62 	bl	800208c <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033cc:	f7fe fe5e 	bl	800208c <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e31a      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033de:	4b20      	ldr	r3, [pc, #128]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1f0      	bne.n	80033cc <HAL_RCC_OscConfig+0x1dc>
 80033ea:	e000      	b.n	80033ee <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d073      	beq.n	80034e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	2b08      	cmp	r3, #8
 80033fe:	d005      	beq.n	800340c <HAL_RCC_OscConfig+0x21c>
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	2b0c      	cmp	r3, #12
 8003404:	d10e      	bne.n	8003424 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	2b03      	cmp	r3, #3
 800340a:	d10b      	bne.n	8003424 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340c:	4b14      	ldr	r3, [pc, #80]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d063      	beq.n	80034e0 <HAL_RCC_OscConfig+0x2f0>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d15f      	bne.n	80034e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e2f7      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800342c:	d106      	bne.n	800343c <HAL_RCC_OscConfig+0x24c>
 800342e:	4b0c      	ldr	r3, [pc, #48]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a0b      	ldr	r2, [pc, #44]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003438:	6013      	str	r3, [r2, #0]
 800343a:	e025      	b.n	8003488 <HAL_RCC_OscConfig+0x298>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003444:	d114      	bne.n	8003470 <HAL_RCC_OscConfig+0x280>
 8003446:	4b06      	ldr	r3, [pc, #24]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a05      	ldr	r2, [pc, #20]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 800344c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	4b03      	ldr	r3, [pc, #12]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a02      	ldr	r2, [pc, #8]	@ (8003460 <HAL_RCC_OscConfig+0x270>)
 8003458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800345c:	6013      	str	r3, [r2, #0]
 800345e:	e013      	b.n	8003488 <HAL_RCC_OscConfig+0x298>
 8003460:	40021000 	.word	0x40021000
 8003464:	0800a010 	.word	0x0800a010
 8003468:	20000004 	.word	0x20000004
 800346c:	20000008 	.word	0x20000008
 8003470:	4ba0      	ldr	r3, [pc, #640]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a9f      	ldr	r2, [pc, #636]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800347a:	6013      	str	r3, [r2, #0]
 800347c:	4b9d      	ldr	r3, [pc, #628]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a9c      	ldr	r2, [pc, #624]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003486:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d013      	beq.n	80034b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003490:	f7fe fdfc 	bl	800208c <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003498:	f7fe fdf8 	bl	800208c <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b64      	cmp	r3, #100	@ 0x64
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e2b4      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034aa:	4b92      	ldr	r3, [pc, #584]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0f0      	beq.n	8003498 <HAL_RCC_OscConfig+0x2a8>
 80034b6:	e014      	b.n	80034e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b8:	f7fe fde8 	bl	800208c <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034be:	e008      	b.n	80034d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c0:	f7fe fde4 	bl	800208c <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b64      	cmp	r3, #100	@ 0x64
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e2a0      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034d2:	4b88      	ldr	r3, [pc, #544]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1f0      	bne.n	80034c0 <HAL_RCC_OscConfig+0x2d0>
 80034de:	e000      	b.n	80034e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d060      	beq.n	80035b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	2b04      	cmp	r3, #4
 80034f2:	d005      	beq.n	8003500 <HAL_RCC_OscConfig+0x310>
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	2b0c      	cmp	r3, #12
 80034f8:	d119      	bne.n	800352e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d116      	bne.n	800352e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003500:	4b7c      	ldr	r3, [pc, #496]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003508:	2b00      	cmp	r3, #0
 800350a:	d005      	beq.n	8003518 <HAL_RCC_OscConfig+0x328>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e27d      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003518:	4b76      	ldr	r3, [pc, #472]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	061b      	lsls	r3, r3, #24
 8003526:	4973      	ldr	r1, [pc, #460]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003528:	4313      	orrs	r3, r2
 800352a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800352c:	e040      	b.n	80035b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d023      	beq.n	800357e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003536:	4b6f      	ldr	r3, [pc, #444]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a6e      	ldr	r2, [pc, #440]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 800353c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003540:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003542:	f7fe fda3 	bl	800208c <HAL_GetTick>
 8003546:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003548:	e008      	b.n	800355c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800354a:	f7fe fd9f 	bl	800208c <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d901      	bls.n	800355c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e25b      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800355c:	4b65      	ldr	r3, [pc, #404]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003564:	2b00      	cmp	r3, #0
 8003566:	d0f0      	beq.n	800354a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003568:	4b62      	ldr	r3, [pc, #392]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	061b      	lsls	r3, r3, #24
 8003576:	495f      	ldr	r1, [pc, #380]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003578:	4313      	orrs	r3, r2
 800357a:	604b      	str	r3, [r1, #4]
 800357c:	e018      	b.n	80035b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800357e:	4b5d      	ldr	r3, [pc, #372]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a5c      	ldr	r2, [pc, #368]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003584:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003588:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358a:	f7fe fd7f 	bl	800208c <HAL_GetTick>
 800358e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003590:	e008      	b.n	80035a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003592:	f7fe fd7b 	bl	800208c <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e237      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035a4:	4b53      	ldr	r3, [pc, #332]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d1f0      	bne.n	8003592 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0308 	and.w	r3, r3, #8
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d03c      	beq.n	8003636 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d01c      	beq.n	80035fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035c4:	4b4b      	ldr	r3, [pc, #300]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80035c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035ca:	4a4a      	ldr	r2, [pc, #296]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d4:	f7fe fd5a 	bl	800208c <HAL_GetTick>
 80035d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035da:	e008      	b.n	80035ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035dc:	f7fe fd56 	bl	800208c <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e212      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035ee:	4b41      	ldr	r3, [pc, #260]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80035f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d0ef      	beq.n	80035dc <HAL_RCC_OscConfig+0x3ec>
 80035fc:	e01b      	b.n	8003636 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035fe:	4b3d      	ldr	r3, [pc, #244]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003600:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003604:	4a3b      	ldr	r2, [pc, #236]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003606:	f023 0301 	bic.w	r3, r3, #1
 800360a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800360e:	f7fe fd3d 	bl	800208c <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003614:	e008      	b.n	8003628 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003616:	f7fe fd39 	bl	800208c <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e1f5      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003628:	4b32      	ldr	r3, [pc, #200]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 800362a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1ef      	bne.n	8003616 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	2b00      	cmp	r3, #0
 8003640:	f000 80a6 	beq.w	8003790 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003644:	2300      	movs	r3, #0
 8003646:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003648:	4b2a      	ldr	r3, [pc, #168]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 800364a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10d      	bne.n	8003670 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003654:	4b27      	ldr	r3, [pc, #156]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003658:	4a26      	ldr	r2, [pc, #152]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 800365a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800365e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003660:	4b24      	ldr	r3, [pc, #144]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 8003662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003668:	60bb      	str	r3, [r7, #8]
 800366a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800366c:	2301      	movs	r3, #1
 800366e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003670:	4b21      	ldr	r3, [pc, #132]	@ (80036f8 <HAL_RCC_OscConfig+0x508>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003678:	2b00      	cmp	r3, #0
 800367a:	d118      	bne.n	80036ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800367c:	4b1e      	ldr	r3, [pc, #120]	@ (80036f8 <HAL_RCC_OscConfig+0x508>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a1d      	ldr	r2, [pc, #116]	@ (80036f8 <HAL_RCC_OscConfig+0x508>)
 8003682:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003686:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003688:	f7fe fd00 	bl	800208c <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800368e:	e008      	b.n	80036a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003690:	f7fe fcfc 	bl	800208c <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e1b8      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036a2:	4b15      	ldr	r3, [pc, #84]	@ (80036f8 <HAL_RCC_OscConfig+0x508>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d0f0      	beq.n	8003690 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d108      	bne.n	80036c8 <HAL_RCC_OscConfig+0x4d8>
 80036b6:	4b0f      	ldr	r3, [pc, #60]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80036b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036bc:	4a0d      	ldr	r2, [pc, #52]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80036be:	f043 0301 	orr.w	r3, r3, #1
 80036c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036c6:	e029      	b.n	800371c <HAL_RCC_OscConfig+0x52c>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	2b05      	cmp	r3, #5
 80036ce:	d115      	bne.n	80036fc <HAL_RCC_OscConfig+0x50c>
 80036d0:	4b08      	ldr	r3, [pc, #32]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80036d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d6:	4a07      	ldr	r2, [pc, #28]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80036d8:	f043 0304 	orr.w	r3, r3, #4
 80036dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036e0:	4b04      	ldr	r3, [pc, #16]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80036e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e6:	4a03      	ldr	r2, [pc, #12]	@ (80036f4 <HAL_RCC_OscConfig+0x504>)
 80036e8:	f043 0301 	orr.w	r3, r3, #1
 80036ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036f0:	e014      	b.n	800371c <HAL_RCC_OscConfig+0x52c>
 80036f2:	bf00      	nop
 80036f4:	40021000 	.word	0x40021000
 80036f8:	40007000 	.word	0x40007000
 80036fc:	4b9d      	ldr	r3, [pc, #628]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80036fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003702:	4a9c      	ldr	r2, [pc, #624]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003704:	f023 0301 	bic.w	r3, r3, #1
 8003708:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800370c:	4b99      	ldr	r3, [pc, #612]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 800370e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003712:	4a98      	ldr	r2, [pc, #608]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003714:	f023 0304 	bic.w	r3, r3, #4
 8003718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d016      	beq.n	8003752 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003724:	f7fe fcb2 	bl	800208c <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800372a:	e00a      	b.n	8003742 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372c:	f7fe fcae 	bl	800208c <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800373a:	4293      	cmp	r3, r2
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e168      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003742:	4b8c      	ldr	r3, [pc, #560]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0ed      	beq.n	800372c <HAL_RCC_OscConfig+0x53c>
 8003750:	e015      	b.n	800377e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003752:	f7fe fc9b 	bl	800208c <HAL_GetTick>
 8003756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003758:	e00a      	b.n	8003770 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375a:	f7fe fc97 	bl	800208c <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003768:	4293      	cmp	r3, r2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e151      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003770:	4b80      	ldr	r3, [pc, #512]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1ed      	bne.n	800375a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800377e:	7ffb      	ldrb	r3, [r7, #31]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d105      	bne.n	8003790 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003784:	4b7b      	ldr	r3, [pc, #492]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003788:	4a7a      	ldr	r2, [pc, #488]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 800378a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800378e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0320 	and.w	r3, r3, #32
 8003798:	2b00      	cmp	r3, #0
 800379a:	d03c      	beq.n	8003816 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d01c      	beq.n	80037de <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80037a4:	4b73      	ldr	r3, [pc, #460]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80037a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037aa:	4a72      	ldr	r2, [pc, #456]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b4:	f7fe fc6a 	bl	800208c <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037bc:	f7fe fc66 	bl	800208c <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e122      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037ce:	4b69      	ldr	r3, [pc, #420]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80037d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0ef      	beq.n	80037bc <HAL_RCC_OscConfig+0x5cc>
 80037dc:	e01b      	b.n	8003816 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037de:	4b65      	ldr	r3, [pc, #404]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80037e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037e4:	4a63      	ldr	r2, [pc, #396]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80037e6:	f023 0301 	bic.w	r3, r3, #1
 80037ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ee:	f7fe fc4d 	bl	800208c <HAL_GetTick>
 80037f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037f4:	e008      	b.n	8003808 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037f6:	f7fe fc49 	bl	800208c <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d901      	bls.n	8003808 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e105      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003808:	4b5a      	ldr	r3, [pc, #360]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 800380a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1ef      	bne.n	80037f6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381a:	2b00      	cmp	r3, #0
 800381c:	f000 80f9 	beq.w	8003a12 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003824:	2b02      	cmp	r3, #2
 8003826:	f040 80cf 	bne.w	80039c8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800382a:	4b52      	ldr	r3, [pc, #328]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f003 0203 	and.w	r2, r3, #3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383a:	429a      	cmp	r2, r3
 800383c:	d12c      	bne.n	8003898 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003848:	3b01      	subs	r3, #1
 800384a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800384c:	429a      	cmp	r2, r3
 800384e:	d123      	bne.n	8003898 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800385a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800385c:	429a      	cmp	r2, r3
 800385e:	d11b      	bne.n	8003898 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800386c:	429a      	cmp	r2, r3
 800386e:	d113      	bne.n	8003898 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800387a:	085b      	lsrs	r3, r3, #1
 800387c:	3b01      	subs	r3, #1
 800387e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003880:	429a      	cmp	r2, r3
 8003882:	d109      	bne.n	8003898 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388e:	085b      	lsrs	r3, r3, #1
 8003890:	3b01      	subs	r3, #1
 8003892:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003894:	429a      	cmp	r2, r3
 8003896:	d071      	beq.n	800397c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	2b0c      	cmp	r3, #12
 800389c:	d068      	beq.n	8003970 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800389e:	4b35      	ldr	r3, [pc, #212]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d105      	bne.n	80038b6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80038aa:	4b32      	ldr	r3, [pc, #200]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e0ac      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80038ba:	4b2e      	ldr	r3, [pc, #184]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a2d      	ldr	r2, [pc, #180]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80038c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038c4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038c6:	f7fe fbe1 	bl	800208c <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ce:	f7fe fbdd 	bl	800208c <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e099      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038e0:	4b24      	ldr	r3, [pc, #144]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1f0      	bne.n	80038ce <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038ec:	4b21      	ldr	r3, [pc, #132]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 80038ee:	68da      	ldr	r2, [r3, #12]
 80038f0:	4b21      	ldr	r3, [pc, #132]	@ (8003978 <HAL_RCC_OscConfig+0x788>)
 80038f2:	4013      	ands	r3, r2
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038fc:	3a01      	subs	r2, #1
 80038fe:	0112      	lsls	r2, r2, #4
 8003900:	4311      	orrs	r1, r2
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003906:	0212      	lsls	r2, r2, #8
 8003908:	4311      	orrs	r1, r2
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800390e:	0852      	lsrs	r2, r2, #1
 8003910:	3a01      	subs	r2, #1
 8003912:	0552      	lsls	r2, r2, #21
 8003914:	4311      	orrs	r1, r2
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800391a:	0852      	lsrs	r2, r2, #1
 800391c:	3a01      	subs	r2, #1
 800391e:	0652      	lsls	r2, r2, #25
 8003920:	4311      	orrs	r1, r2
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003926:	06d2      	lsls	r2, r2, #27
 8003928:	430a      	orrs	r2, r1
 800392a:	4912      	ldr	r1, [pc, #72]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 800392c:	4313      	orrs	r3, r2
 800392e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003930:	4b10      	ldr	r3, [pc, #64]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a0f      	ldr	r2, [pc, #60]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003936:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800393a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800393c:	4b0d      	ldr	r3, [pc, #52]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	4a0c      	ldr	r2, [pc, #48]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003942:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003946:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003948:	f7fe fba0 	bl	800208c <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003950:	f7fe fb9c 	bl	800208c <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e058      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003962:	4b04      	ldr	r3, [pc, #16]	@ (8003974 <HAL_RCC_OscConfig+0x784>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d0f0      	beq.n	8003950 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800396e:	e050      	b.n	8003a12 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e04f      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
 8003974:	40021000 	.word	0x40021000
 8003978:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800397c:	4b27      	ldr	r3, [pc, #156]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d144      	bne.n	8003a12 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003988:	4b24      	ldr	r3, [pc, #144]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a23      	ldr	r2, [pc, #140]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 800398e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003992:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003994:	4b21      	ldr	r3, [pc, #132]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	4a20      	ldr	r2, [pc, #128]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 800399a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800399e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039a0:	f7fe fb74 	bl	800208c <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a8:	f7fe fb70 	bl	800208c <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e02c      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ba:	4b18      	ldr	r3, [pc, #96]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCC_OscConfig+0x7b8>
 80039c6:	e024      	b.n	8003a12 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	2b0c      	cmp	r3, #12
 80039cc:	d01f      	beq.n	8003a0e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ce:	4b13      	ldr	r3, [pc, #76]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a12      	ldr	r2, [pc, #72]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 80039d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039da:	f7fe fb57 	bl	800208c <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039e0:	e008      	b.n	80039f4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e2:	f7fe fb53 	bl	800208c <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e00f      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039f4:	4b09      	ldr	r3, [pc, #36]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1f0      	bne.n	80039e2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a00:	4b06      	ldr	r3, [pc, #24]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	4905      	ldr	r1, [pc, #20]	@ (8003a1c <HAL_RCC_OscConfig+0x82c>)
 8003a06:	4b06      	ldr	r3, [pc, #24]	@ (8003a20 <HAL_RCC_OscConfig+0x830>)
 8003a08:	4013      	ands	r3, r2
 8003a0a:	60cb      	str	r3, [r1, #12]
 8003a0c:	e001      	b.n	8003a12 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e000      	b.n	8003a14 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3720      	adds	r7, #32
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	feeefffc 	.word	0xfeeefffc

08003a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e11d      	b.n	8003c78 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a3c:	4b90      	ldr	r3, [pc, #576]	@ (8003c80 <HAL_RCC_ClockConfig+0x25c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 030f 	and.w	r3, r3, #15
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d910      	bls.n	8003a6c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4a:	4b8d      	ldr	r3, [pc, #564]	@ (8003c80 <HAL_RCC_ClockConfig+0x25c>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f023 020f 	bic.w	r2, r3, #15
 8003a52:	498b      	ldr	r1, [pc, #556]	@ (8003c80 <HAL_RCC_ClockConfig+0x25c>)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a5a:	4b89      	ldr	r3, [pc, #548]	@ (8003c80 <HAL_RCC_ClockConfig+0x25c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	683a      	ldr	r2, [r7, #0]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d001      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e105      	b.n	8003c78 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d010      	beq.n	8003a9a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	4b81      	ldr	r3, [pc, #516]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d908      	bls.n	8003a9a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a88:	4b7e      	ldr	r3, [pc, #504]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	497b      	ldr	r1, [pc, #492]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d079      	beq.n	8003b9a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b03      	cmp	r3, #3
 8003aac:	d11e      	bne.n	8003aec <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aae:	4b75      	ldr	r3, [pc, #468]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e0dc      	b.n	8003c78 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003abe:	f000 fa09 	bl	8003ed4 <RCC_GetSysClockFreqFromPLLSource>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	4a70      	ldr	r2, [pc, #448]	@ (8003c88 <HAL_RCC_ClockConfig+0x264>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d946      	bls.n	8003b58 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003aca:	4b6e      	ldr	r3, [pc, #440]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d140      	bne.n	8003b58 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ad6:	4b6b      	ldr	r3, [pc, #428]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ade:	4a69      	ldr	r2, [pc, #420]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003ae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ae4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003ae6:	2380      	movs	r3, #128	@ 0x80
 8003ae8:	617b      	str	r3, [r7, #20]
 8003aea:	e035      	b.n	8003b58 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d107      	bne.n	8003b04 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003af4:	4b63      	ldr	r3, [pc, #396]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d115      	bne.n	8003b2c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e0b9      	b.n	8003c78 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d107      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b0c:	4b5d      	ldr	r3, [pc, #372]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d109      	bne.n	8003b2c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e0ad      	b.n	8003c78 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b1c:	4b59      	ldr	r3, [pc, #356]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e0a5      	b.n	8003c78 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003b2c:	f000 f8b4 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8003b30:	4603      	mov	r3, r0
 8003b32:	4a55      	ldr	r2, [pc, #340]	@ (8003c88 <HAL_RCC_ClockConfig+0x264>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d90f      	bls.n	8003b58 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003b38:	4b52      	ldr	r3, [pc, #328]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d109      	bne.n	8003b58 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b44:	4b4f      	ldr	r3, [pc, #316]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b4c:	4a4d      	ldr	r2, [pc, #308]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b52:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003b54:	2380      	movs	r3, #128	@ 0x80
 8003b56:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b58:	4b4a      	ldr	r3, [pc, #296]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f023 0203 	bic.w	r2, r3, #3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	4947      	ldr	r1, [pc, #284]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b6a:	f7fe fa8f 	bl	800208c <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b70:	e00a      	b.n	8003b88 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b72:	f7fe fa8b 	bl	800208c <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e077      	b.n	8003c78 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b88:	4b3e      	ldr	r3, [pc, #248]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f003 020c 	and.w	r2, r3, #12
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d1eb      	bne.n	8003b72 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	2b80      	cmp	r3, #128	@ 0x80
 8003b9e:	d105      	bne.n	8003bac <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003ba0:	4b38      	ldr	r3, [pc, #224]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	4a37      	ldr	r2, [pc, #220]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003ba6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003baa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d010      	beq.n	8003bda <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689a      	ldr	r2, [r3, #8]
 8003bbc:	4b31      	ldr	r3, [pc, #196]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d208      	bcs.n	8003bda <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bc8:	4b2e      	ldr	r3, [pc, #184]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	492b      	ldr	r1, [pc, #172]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bda:	4b29      	ldr	r3, [pc, #164]	@ (8003c80 <HAL_RCC_ClockConfig+0x25c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d210      	bcs.n	8003c0a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be8:	4b25      	ldr	r3, [pc, #148]	@ (8003c80 <HAL_RCC_ClockConfig+0x25c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f023 020f 	bic.w	r2, r3, #15
 8003bf0:	4923      	ldr	r1, [pc, #140]	@ (8003c80 <HAL_RCC_ClockConfig+0x25c>)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf8:	4b21      	ldr	r3, [pc, #132]	@ (8003c80 <HAL_RCC_ClockConfig+0x25c>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 030f 	and.w	r3, r3, #15
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d001      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e036      	b.n	8003c78 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d008      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c16:	4b1b      	ldr	r3, [pc, #108]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	4918      	ldr	r1, [pc, #96]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0308 	and.w	r3, r3, #8
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d009      	beq.n	8003c48 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c34:	4b13      	ldr	r3, [pc, #76]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	00db      	lsls	r3, r3, #3
 8003c42:	4910      	ldr	r1, [pc, #64]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c48:	f000 f826 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c84 <HAL_RCC_ClockConfig+0x260>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	091b      	lsrs	r3, r3, #4
 8003c54:	f003 030f 	and.w	r3, r3, #15
 8003c58:	490c      	ldr	r1, [pc, #48]	@ (8003c8c <HAL_RCC_ClockConfig+0x268>)
 8003c5a:	5ccb      	ldrb	r3, [r1, r3]
 8003c5c:	f003 031f 	and.w	r3, r3, #31
 8003c60:	fa22 f303 	lsr.w	r3, r2, r3
 8003c64:	4a0a      	ldr	r2, [pc, #40]	@ (8003c90 <HAL_RCC_ClockConfig+0x26c>)
 8003c66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c68:	4b0a      	ldr	r3, [pc, #40]	@ (8003c94 <HAL_RCC_ClockConfig+0x270>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7fe f9bd 	bl	8001fec <HAL_InitTick>
 8003c72:	4603      	mov	r3, r0
 8003c74:	73fb      	strb	r3, [r7, #15]

  return status;
 8003c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3718      	adds	r7, #24
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40022000 	.word	0x40022000
 8003c84:	40021000 	.word	0x40021000
 8003c88:	04c4b400 	.word	0x04c4b400
 8003c8c:	0800a010 	.word	0x0800a010
 8003c90:	20000004 	.word	0x20000004
 8003c94:	20000008 	.word	0x20000008

08003c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b089      	sub	sp, #36	@ 0x24
 8003c9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f003 030c 	and.w	r3, r3, #12
 8003cae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	f003 0303 	and.w	r3, r3, #3
 8003cb8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d005      	beq.n	8003ccc <HAL_RCC_GetSysClockFreq+0x34>
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	2b0c      	cmp	r3, #12
 8003cc4:	d121      	bne.n	8003d0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d11e      	bne.n	8003d0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ccc:	4b34      	ldr	r3, [pc, #208]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0308 	and.w	r3, r3, #8
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d107      	bne.n	8003ce8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cd8:	4b31      	ldr	r3, [pc, #196]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cde:	0a1b      	lsrs	r3, r3, #8
 8003ce0:	f003 030f 	and.w	r3, r3, #15
 8003ce4:	61fb      	str	r3, [r7, #28]
 8003ce6:	e005      	b.n	8003cf4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ce8:	4b2d      	ldr	r3, [pc, #180]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	091b      	lsrs	r3, r3, #4
 8003cee:	f003 030f 	and.w	r3, r3, #15
 8003cf2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003cf4:	4a2b      	ldr	r2, [pc, #172]	@ (8003da4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cfc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10d      	bne.n	8003d20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d08:	e00a      	b.n	8003d20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	2b04      	cmp	r3, #4
 8003d0e:	d102      	bne.n	8003d16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d10:	4b25      	ldr	r3, [pc, #148]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d12:	61bb      	str	r3, [r7, #24]
 8003d14:	e004      	b.n	8003d20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	2b08      	cmp	r3, #8
 8003d1a:	d101      	bne.n	8003d20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d1c:	4b23      	ldr	r3, [pc, #140]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x114>)
 8003d1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	2b0c      	cmp	r3, #12
 8003d24:	d134      	bne.n	8003d90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d26:	4b1e      	ldr	r3, [pc, #120]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d003      	beq.n	8003d3e <HAL_RCC_GetSysClockFreq+0xa6>
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b03      	cmp	r3, #3
 8003d3a:	d003      	beq.n	8003d44 <HAL_RCC_GetSysClockFreq+0xac>
 8003d3c:	e005      	b.n	8003d4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d40:	617b      	str	r3, [r7, #20]
      break;
 8003d42:	e005      	b.n	8003d50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d44:	4b19      	ldr	r3, [pc, #100]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x114>)
 8003d46:	617b      	str	r3, [r7, #20]
      break;
 8003d48:	e002      	b.n	8003d50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	617b      	str	r3, [r7, #20]
      break;
 8003d4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d50:	4b13      	ldr	r3, [pc, #76]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	091b      	lsrs	r3, r3, #4
 8003d56:	f003 030f 	and.w	r3, r3, #15
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d5e:	4b10      	ldr	r3, [pc, #64]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	0a1b      	lsrs	r3, r3, #8
 8003d64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	fb03 f202 	mul.w	r2, r3, r2
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d76:	4b0a      	ldr	r3, [pc, #40]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	0e5b      	lsrs	r3, r3, #25
 8003d7c:	f003 0303 	and.w	r3, r3, #3
 8003d80:	3301      	adds	r3, #1
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d90:	69bb      	ldr	r3, [r7, #24]
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3724      	adds	r7, #36	@ 0x24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	40021000 	.word	0x40021000
 8003da4:	0800a028 	.word	0x0800a028
 8003da8:	00f42400 	.word	0x00f42400
 8003dac:	007a1200 	.word	0x007a1200

08003db0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003db0:	b480      	push	{r7}
 8003db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003db4:	4b03      	ldr	r3, [pc, #12]	@ (8003dc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003db6:	681b      	ldr	r3, [r3, #0]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	20000004 	.word	0x20000004

08003dc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003dcc:	f7ff fff0 	bl	8003db0 <HAL_RCC_GetHCLKFreq>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	4b06      	ldr	r3, [pc, #24]	@ (8003dec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	0a1b      	lsrs	r3, r3, #8
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	4904      	ldr	r1, [pc, #16]	@ (8003df0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003dde:	5ccb      	ldrb	r3, [r1, r3]
 8003de0:	f003 031f 	and.w	r3, r3, #31
 8003de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40021000 	.word	0x40021000
 8003df0:	0800a020 	.word	0x0800a020

08003df4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003df8:	f7ff ffda 	bl	8003db0 <HAL_RCC_GetHCLKFreq>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	4b06      	ldr	r3, [pc, #24]	@ (8003e18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	0adb      	lsrs	r3, r3, #11
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	4904      	ldr	r1, [pc, #16]	@ (8003e1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e0a:	5ccb      	ldrb	r3, [r1, r3]
 8003e0c:	f003 031f 	and.w	r3, r3, #31
 8003e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	0800a020 	.word	0x0800a020

08003e20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b086      	sub	sp, #24
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e28:	2300      	movs	r3, #0
 8003e2a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e2c:	4b27      	ldr	r3, [pc, #156]	@ (8003ecc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d003      	beq.n	8003e40 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e38:	f7ff f906 	bl	8003048 <HAL_PWREx_GetVoltageRange>
 8003e3c:	6178      	str	r0, [r7, #20]
 8003e3e:	e014      	b.n	8003e6a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e40:	4b22      	ldr	r3, [pc, #136]	@ (8003ecc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e44:	4a21      	ldr	r2, [pc, #132]	@ (8003ecc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003ecc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e58:	f7ff f8f6 	bl	8003048 <HAL_PWREx_GetVoltageRange>
 8003e5c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8003ecc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e62:	4a1a      	ldr	r2, [pc, #104]	@ (8003ecc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e68:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e70:	d10b      	bne.n	8003e8a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b80      	cmp	r3, #128	@ 0x80
 8003e76:	d913      	bls.n	8003ea0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e7c:	d902      	bls.n	8003e84 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e7e:	2302      	movs	r3, #2
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	e00d      	b.n	8003ea0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e84:	2301      	movs	r3, #1
 8003e86:	613b      	str	r3, [r7, #16]
 8003e88:	e00a      	b.n	8003ea0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8003e8e:	d902      	bls.n	8003e96 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003e90:	2302      	movs	r3, #2
 8003e92:	613b      	str	r3, [r7, #16]
 8003e94:	e004      	b.n	8003ea0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b70      	cmp	r3, #112	@ 0x70
 8003e9a:	d101      	bne.n	8003ea0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f023 020f 	bic.w	r2, r3, #15
 8003ea8:	4909      	ldr	r1, [pc, #36]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003eb0:	4b07      	ldr	r3, [pc, #28]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 030f 	and.w	r3, r3, #15
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d001      	beq.n	8003ec2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3718      	adds	r7, #24
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40022000 	.word	0x40022000

08003ed4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003eda:	4b2d      	ldr	r3, [pc, #180]	@ (8003f90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d00b      	beq.n	8003f02 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d825      	bhi.n	8003f3c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d008      	beq.n	8003f08 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d11f      	bne.n	8003f3c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003efc:	4b25      	ldr	r3, [pc, #148]	@ (8003f94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003efe:	613b      	str	r3, [r7, #16]
    break;
 8003f00:	e01f      	b.n	8003f42 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003f02:	4b25      	ldr	r3, [pc, #148]	@ (8003f98 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003f04:	613b      	str	r3, [r7, #16]
    break;
 8003f06:	e01c      	b.n	8003f42 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f08:	4b21      	ldr	r3, [pc, #132]	@ (8003f90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0308 	and.w	r3, r3, #8
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d107      	bne.n	8003f24 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f14:	4b1e      	ldr	r3, [pc, #120]	@ (8003f90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f1a:	0a1b      	lsrs	r3, r3, #8
 8003f1c:	f003 030f 	and.w	r3, r3, #15
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	e005      	b.n	8003f30 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f24:	4b1a      	ldr	r3, [pc, #104]	@ (8003f90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	091b      	lsrs	r3, r3, #4
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003f30:	4a1a      	ldr	r2, [pc, #104]	@ (8003f9c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f38:	613b      	str	r3, [r7, #16]
    break;
 8003f3a:	e002      	b.n	8003f42 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	613b      	str	r3, [r7, #16]
    break;
 8003f40:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f42:	4b13      	ldr	r3, [pc, #76]	@ (8003f90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	091b      	lsrs	r3, r3, #4
 8003f48:	f003 030f 	and.w	r3, r3, #15
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003f50:	4b0f      	ldr	r3, [pc, #60]	@ (8003f90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	0a1b      	lsrs	r3, r3, #8
 8003f56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	fb03 f202 	mul.w	r2, r3, r2
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f66:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f68:	4b09      	ldr	r3, [pc, #36]	@ (8003f90 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	0e5b      	lsrs	r3, r3, #25
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	3301      	adds	r3, #1
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f80:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003f82:	683b      	ldr	r3, [r7, #0]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	371c      	adds	r7, #28
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	40021000 	.word	0x40021000
 8003f94:	00f42400 	.word	0x00f42400
 8003f98:	007a1200 	.word	0x007a1200
 8003f9c:	0800a028 	.word	0x0800a028

08003fa0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003fa8:	2300      	movs	r3, #0
 8003faa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003fac:	2300      	movs	r3, #0
 8003fae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d040      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fc0:	2b80      	cmp	r3, #128	@ 0x80
 8003fc2:	d02a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003fc4:	2b80      	cmp	r3, #128	@ 0x80
 8003fc6:	d825      	bhi.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003fc8:	2b60      	cmp	r3, #96	@ 0x60
 8003fca:	d026      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003fcc:	2b60      	cmp	r3, #96	@ 0x60
 8003fce:	d821      	bhi.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003fd0:	2b40      	cmp	r3, #64	@ 0x40
 8003fd2:	d006      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003fd4:	2b40      	cmp	r3, #64	@ 0x40
 8003fd6:	d81d      	bhi.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d009      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003fdc:	2b20      	cmp	r3, #32
 8003fde:	d010      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003fe0:	e018      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fe2:	4b89      	ldr	r3, [pc, #548]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	4a88      	ldr	r2, [pc, #544]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fec:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fee:	e015      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 fb02 	bl	8004600 <RCCEx_PLLSAI1_Config>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004000:	e00c      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	3320      	adds	r3, #32
 8004006:	2100      	movs	r1, #0
 8004008:	4618      	mov	r0, r3
 800400a:	f000 fbed 	bl	80047e8 <RCCEx_PLLSAI2_Config>
 800400e:	4603      	mov	r3, r0
 8004010:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004012:	e003      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	74fb      	strb	r3, [r7, #19]
      break;
 8004018:	e000      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800401a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800401c:	7cfb      	ldrb	r3, [r7, #19]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10b      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004022:	4b79      	ldr	r3, [pc, #484]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004024:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004028:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004030:	4975      	ldr	r1, [pc, #468]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004032:	4313      	orrs	r3, r2
 8004034:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004038:	e001      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800403a:	7cfb      	ldrb	r3, [r7, #19]
 800403c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d047      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004052:	d030      	beq.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004058:	d82a      	bhi.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800405a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800405e:	d02a      	beq.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004060:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004064:	d824      	bhi.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004066:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800406a:	d008      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800406c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004070:	d81e      	bhi.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00a      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800407a:	d010      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800407c:	e018      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800407e:	4b62      	ldr	r3, [pc, #392]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	4a61      	ldr	r2, [pc, #388]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004088:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800408a:	e015      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3304      	adds	r3, #4
 8004090:	2100      	movs	r1, #0
 8004092:	4618      	mov	r0, r3
 8004094:	f000 fab4 	bl	8004600 <RCCEx_PLLSAI1_Config>
 8004098:	4603      	mov	r3, r0
 800409a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800409c:	e00c      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	3320      	adds	r3, #32
 80040a2:	2100      	movs	r1, #0
 80040a4:	4618      	mov	r0, r3
 80040a6:	f000 fb9f 	bl	80047e8 <RCCEx_PLLSAI2_Config>
 80040aa:	4603      	mov	r3, r0
 80040ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040ae:	e003      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	74fb      	strb	r3, [r7, #19]
      break;
 80040b4:	e000      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80040b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040b8:	7cfb      	ldrb	r3, [r7, #19]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10b      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80040be:	4b52      	ldr	r3, [pc, #328]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040cc:	494e      	ldr	r1, [pc, #312]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80040d4:	e001      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d6:	7cfb      	ldrb	r3, [r7, #19]
 80040d8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f000 809f 	beq.w	8004226 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040e8:	2300      	movs	r3, #0
 80040ea:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040ec:	4b46      	ldr	r3, [pc, #280]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80040f8:	2301      	movs	r3, #1
 80040fa:	e000      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80040fc:	2300      	movs	r3, #0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00d      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004102:	4b41      	ldr	r3, [pc, #260]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004106:	4a40      	ldr	r2, [pc, #256]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004108:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800410c:	6593      	str	r3, [r2, #88]	@ 0x58
 800410e:	4b3e      	ldr	r3, [pc, #248]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004116:	60bb      	str	r3, [r7, #8]
 8004118:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800411a:	2301      	movs	r3, #1
 800411c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800411e:	4b3b      	ldr	r3, [pc, #236]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a3a      	ldr	r2, [pc, #232]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004124:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004128:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800412a:	f7fd ffaf 	bl	800208c <HAL_GetTick>
 800412e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004130:	e009      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004132:	f7fd ffab 	bl	800208c <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d902      	bls.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	74fb      	strb	r3, [r7, #19]
        break;
 8004144:	e005      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004146:	4b31      	ldr	r3, [pc, #196]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800414e:	2b00      	cmp	r3, #0
 8004150:	d0ef      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004152:	7cfb      	ldrb	r3, [r7, #19]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d15b      	bne.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004158:	4b2b      	ldr	r3, [pc, #172]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800415a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800415e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004162:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d01f      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	429a      	cmp	r2, r3
 8004174:	d019      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004176:	4b24      	ldr	r3, [pc, #144]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800417c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004180:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004182:	4b21      	ldr	r3, [pc, #132]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004188:	4a1f      	ldr	r2, [pc, #124]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800418a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800418e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004192:	4b1d      	ldr	r3, [pc, #116]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004198:	4a1b      	ldr	r2, [pc, #108]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800419a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800419e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80041a2:	4a19      	ldr	r2, [pc, #100]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d016      	beq.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b4:	f7fd ff6a 	bl	800208c <HAL_GetTick>
 80041b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ba:	e00b      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041bc:	f7fd ff66 	bl	800208c <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d902      	bls.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	74fb      	strb	r3, [r7, #19]
            break;
 80041d2:	e006      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0ec      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80041e2:	7cfb      	ldrb	r3, [r7, #19]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10c      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041e8:	4b07      	ldr	r3, [pc, #28]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f8:	4903      	ldr	r1, [pc, #12]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004200:	e008      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004202:	7cfb      	ldrb	r3, [r7, #19]
 8004204:	74bb      	strb	r3, [r7, #18]
 8004206:	e005      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004208:	40021000 	.word	0x40021000
 800420c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004210:	7cfb      	ldrb	r3, [r7, #19]
 8004212:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004214:	7c7b      	ldrb	r3, [r7, #17]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d105      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800421a:	4ba0      	ldr	r3, [pc, #640]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800421c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421e:	4a9f      	ldr	r2, [pc, #636]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004220:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004224:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00a      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004232:	4b9a      	ldr	r3, [pc, #616]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004238:	f023 0203 	bic.w	r2, r3, #3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004240:	4996      	ldr	r1, [pc, #600]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004242:	4313      	orrs	r3, r2
 8004244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0302 	and.w	r3, r3, #2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00a      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004254:	4b91      	ldr	r3, [pc, #580]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800425a:	f023 020c 	bic.w	r2, r3, #12
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004262:	498e      	ldr	r1, [pc, #568]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004264:	4313      	orrs	r3, r2
 8004266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0304 	and.w	r3, r3, #4
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00a      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004276:	4b89      	ldr	r3, [pc, #548]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800427c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004284:	4985      	ldr	r1, [pc, #532]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0308 	and.w	r3, r3, #8
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00a      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004298:	4b80      	ldr	r3, [pc, #512]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800429a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042a6:	497d      	ldr	r1, [pc, #500]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0310 	and.w	r3, r3, #16
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042ba:	4b78      	ldr	r3, [pc, #480]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042c8:	4974      	ldr	r1, [pc, #464]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0320 	and.w	r3, r3, #32
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00a      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042dc:	4b6f      	ldr	r3, [pc, #444]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042ea:	496c      	ldr	r1, [pc, #432]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042fe:	4b67      	ldr	r3, [pc, #412]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004304:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800430c:	4963      	ldr	r1, [pc, #396]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00a      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004320:	4b5e      	ldr	r3, [pc, #376]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800432e:	495b      	ldr	r1, [pc, #364]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004342:	4b56      	ldr	r3, [pc, #344]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004348:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004350:	4952      	ldr	r1, [pc, #328]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00a      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004364:	4b4d      	ldr	r3, [pc, #308]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004372:	494a      	ldr	r1, [pc, #296]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004374:	4313      	orrs	r3, r2
 8004376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00a      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004386:	4b45      	ldr	r3, [pc, #276]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800438c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004394:	4941      	ldr	r1, [pc, #260]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004396:	4313      	orrs	r3, r2
 8004398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00a      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80043a8:	4b3c      	ldr	r3, [pc, #240]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043ae:	f023 0203 	bic.w	r2, r3, #3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b6:	4939      	ldr	r1, [pc, #228]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d028      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043ca:	4b34      	ldr	r3, [pc, #208]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043d8:	4930      	ldr	r1, [pc, #192]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043e8:	d106      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043ea:	4b2c      	ldr	r3, [pc, #176]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	4a2b      	ldr	r2, [pc, #172]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043f4:	60d3      	str	r3, [r2, #12]
 80043f6:	e011      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004400:	d10c      	bne.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	3304      	adds	r3, #4
 8004406:	2101      	movs	r1, #1
 8004408:	4618      	mov	r0, r3
 800440a:	f000 f8f9 	bl	8004600 <RCCEx_PLLSAI1_Config>
 800440e:	4603      	mov	r3, r0
 8004410:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004412:	7cfb      	ldrb	r3, [r7, #19]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004418:	7cfb      	ldrb	r3, [r7, #19]
 800441a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d04d      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800442c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004430:	d108      	bne.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004432:	4b1a      	ldr	r3, [pc, #104]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004434:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004438:	4a18      	ldr	r2, [pc, #96]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800443a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800443e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004442:	e012      	b.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004444:	4b15      	ldr	r3, [pc, #84]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004446:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800444a:	4a14      	ldr	r2, [pc, #80]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800444c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004450:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004454:	4b11      	ldr	r3, [pc, #68]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004462:	490e      	ldr	r1, [pc, #56]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004464:	4313      	orrs	r3, r2
 8004466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800446e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004472:	d106      	bne.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004474:	4b09      	ldr	r3, [pc, #36]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	4a08      	ldr	r2, [pc, #32]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800447a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800447e:	60d3      	str	r3, [r2, #12]
 8004480:	e020      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004486:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800448a:	d109      	bne.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800448c:	4b03      	ldr	r3, [pc, #12]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	4a02      	ldr	r2, [pc, #8]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004492:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004496:	60d3      	str	r3, [r2, #12]
 8004498:	e014      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800449a:	bf00      	nop
 800449c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044a8:	d10c      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3304      	adds	r3, #4
 80044ae:	2101      	movs	r1, #1
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 f8a5 	bl	8004600 <RCCEx_PLLSAI1_Config>
 80044b6:	4603      	mov	r3, r0
 80044b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044ba:	7cfb      	ldrb	r3, [r7, #19]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80044c0:	7cfb      	ldrb	r3, [r7, #19]
 80044c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d028      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044d0:	4b4a      	ldr	r3, [pc, #296]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044de:	4947      	ldr	r1, [pc, #284]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ee:	d106      	bne.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044f0:	4b42      	ldr	r3, [pc, #264]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4a41      	ldr	r2, [pc, #260]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044fa:	60d3      	str	r3, [r2, #12]
 80044fc:	e011      	b.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004502:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004506:	d10c      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3304      	adds	r3, #4
 800450c:	2101      	movs	r1, #1
 800450e:	4618      	mov	r0, r3
 8004510:	f000 f876 	bl	8004600 <RCCEx_PLLSAI1_Config>
 8004514:	4603      	mov	r3, r0
 8004516:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004518:	7cfb      	ldrb	r3, [r7, #19]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800451e:	7cfb      	ldrb	r3, [r7, #19]
 8004520:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d01e      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800452e:	4b33      	ldr	r3, [pc, #204]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004534:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800453e:	492f      	ldr	r1, [pc, #188]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004540:	4313      	orrs	r3, r2
 8004542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800454c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004550:	d10c      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3304      	adds	r3, #4
 8004556:	2102      	movs	r1, #2
 8004558:	4618      	mov	r0, r3
 800455a:	f000 f851 	bl	8004600 <RCCEx_PLLSAI1_Config>
 800455e:	4603      	mov	r3, r0
 8004560:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004562:	7cfb      	ldrb	r3, [r7, #19]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004568:	7cfb      	ldrb	r3, [r7, #19]
 800456a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00b      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004578:	4b20      	ldr	r3, [pc, #128]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800457a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800457e:	f023 0204 	bic.w	r2, r3, #4
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004588:	491c      	ldr	r1, [pc, #112]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800458a:	4313      	orrs	r3, r2
 800458c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00b      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800459c:	4b17      	ldr	r3, [pc, #92]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800459e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045a2:	f023 0218 	bic.w	r2, r3, #24
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ac:	4913      	ldr	r1, [pc, #76]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d017      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80045c0:	4b0e      	ldr	r3, [pc, #56]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045d0:	490a      	ldr	r1, [pc, #40]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045e2:	d105      	bne.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e4:	4b05      	ldr	r3, [pc, #20]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	4a04      	ldr	r2, [pc, #16]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045ee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80045f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3718      	adds	r7, #24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	40021000 	.word	0x40021000

08004600 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800460a:	2300      	movs	r3, #0
 800460c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800460e:	4b72      	ldr	r3, [pc, #456]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	f003 0303 	and.w	r3, r3, #3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00e      	beq.n	8004638 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800461a:	4b6f      	ldr	r3, [pc, #444]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	f003 0203 	and.w	r2, r3, #3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	429a      	cmp	r2, r3
 8004628:	d103      	bne.n	8004632 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
       ||
 800462e:	2b00      	cmp	r3, #0
 8004630:	d142      	bne.n	80046b8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	73fb      	strb	r3, [r7, #15]
 8004636:	e03f      	b.n	80046b8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b03      	cmp	r3, #3
 800463e:	d018      	beq.n	8004672 <RCCEx_PLLSAI1_Config+0x72>
 8004640:	2b03      	cmp	r3, #3
 8004642:	d825      	bhi.n	8004690 <RCCEx_PLLSAI1_Config+0x90>
 8004644:	2b01      	cmp	r3, #1
 8004646:	d002      	beq.n	800464e <RCCEx_PLLSAI1_Config+0x4e>
 8004648:	2b02      	cmp	r3, #2
 800464a:	d009      	beq.n	8004660 <RCCEx_PLLSAI1_Config+0x60>
 800464c:	e020      	b.n	8004690 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800464e:	4b62      	ldr	r3, [pc, #392]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d11d      	bne.n	8004696 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800465e:	e01a      	b.n	8004696 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004660:	4b5d      	ldr	r3, [pc, #372]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004668:	2b00      	cmp	r3, #0
 800466a:	d116      	bne.n	800469a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004670:	e013      	b.n	800469a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004672:	4b59      	ldr	r3, [pc, #356]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10f      	bne.n	800469e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800467e:	4b56      	ldr	r3, [pc, #344]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d109      	bne.n	800469e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800468e:	e006      	b.n	800469e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	73fb      	strb	r3, [r7, #15]
      break;
 8004694:	e004      	b.n	80046a0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004696:	bf00      	nop
 8004698:	e002      	b.n	80046a0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800469a:	bf00      	nop
 800469c:	e000      	b.n	80046a0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800469e:	bf00      	nop
    }

    if(status == HAL_OK)
 80046a0:	7bfb      	ldrb	r3, [r7, #15]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d108      	bne.n	80046b8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80046a6:	4b4c      	ldr	r3, [pc, #304]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f023 0203 	bic.w	r2, r3, #3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4949      	ldr	r1, [pc, #292]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f040 8086 	bne.w	80047cc <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80046c0:	4b45      	ldr	r3, [pc, #276]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a44      	ldr	r2, [pc, #272]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046cc:	f7fd fcde 	bl	800208c <HAL_GetTick>
 80046d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046d2:	e009      	b.n	80046e8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046d4:	f7fd fcda 	bl	800208c <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d902      	bls.n	80046e8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	73fb      	strb	r3, [r7, #15]
        break;
 80046e6:	e005      	b.n	80046f4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046e8:	4b3b      	ldr	r3, [pc, #236]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1ef      	bne.n	80046d4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d168      	bne.n	80047cc <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d113      	bne.n	8004728 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004700:	4b35      	ldr	r3, [pc, #212]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004702:	691a      	ldr	r2, [r3, #16]
 8004704:	4b35      	ldr	r3, [pc, #212]	@ (80047dc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004706:	4013      	ands	r3, r2
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6892      	ldr	r2, [r2, #8]
 800470c:	0211      	lsls	r1, r2, #8
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	68d2      	ldr	r2, [r2, #12]
 8004712:	06d2      	lsls	r2, r2, #27
 8004714:	4311      	orrs	r1, r2
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	6852      	ldr	r2, [r2, #4]
 800471a:	3a01      	subs	r2, #1
 800471c:	0112      	lsls	r2, r2, #4
 800471e:	430a      	orrs	r2, r1
 8004720:	492d      	ldr	r1, [pc, #180]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004722:	4313      	orrs	r3, r2
 8004724:	610b      	str	r3, [r1, #16]
 8004726:	e02d      	b.n	8004784 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d115      	bne.n	800475a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800472e:	4b2a      	ldr	r3, [pc, #168]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004730:	691a      	ldr	r2, [r3, #16]
 8004732:	4b2b      	ldr	r3, [pc, #172]	@ (80047e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004734:	4013      	ands	r3, r2
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6892      	ldr	r2, [r2, #8]
 800473a:	0211      	lsls	r1, r2, #8
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6912      	ldr	r2, [r2, #16]
 8004740:	0852      	lsrs	r2, r2, #1
 8004742:	3a01      	subs	r2, #1
 8004744:	0552      	lsls	r2, r2, #21
 8004746:	4311      	orrs	r1, r2
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6852      	ldr	r2, [r2, #4]
 800474c:	3a01      	subs	r2, #1
 800474e:	0112      	lsls	r2, r2, #4
 8004750:	430a      	orrs	r2, r1
 8004752:	4921      	ldr	r1, [pc, #132]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004754:	4313      	orrs	r3, r2
 8004756:	610b      	str	r3, [r1, #16]
 8004758:	e014      	b.n	8004784 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800475a:	4b1f      	ldr	r3, [pc, #124]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800475c:	691a      	ldr	r2, [r3, #16]
 800475e:	4b21      	ldr	r3, [pc, #132]	@ (80047e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004760:	4013      	ands	r3, r2
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6892      	ldr	r2, [r2, #8]
 8004766:	0211      	lsls	r1, r2, #8
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6952      	ldr	r2, [r2, #20]
 800476c:	0852      	lsrs	r2, r2, #1
 800476e:	3a01      	subs	r2, #1
 8004770:	0652      	lsls	r2, r2, #25
 8004772:	4311      	orrs	r1, r2
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	6852      	ldr	r2, [r2, #4]
 8004778:	3a01      	subs	r2, #1
 800477a:	0112      	lsls	r2, r2, #4
 800477c:	430a      	orrs	r2, r1
 800477e:	4916      	ldr	r1, [pc, #88]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004780:	4313      	orrs	r3, r2
 8004782:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004784:	4b14      	ldr	r3, [pc, #80]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a13      	ldr	r2, [pc, #76]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800478a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800478e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004790:	f7fd fc7c 	bl	800208c <HAL_GetTick>
 8004794:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004796:	e009      	b.n	80047ac <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004798:	f7fd fc78 	bl	800208c <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d902      	bls.n	80047ac <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	73fb      	strb	r3, [r7, #15]
          break;
 80047aa:	e005      	b.n	80047b8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047ac:	4b0a      	ldr	r3, [pc, #40]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d0ef      	beq.n	8004798 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d106      	bne.n	80047cc <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80047be:	4b06      	ldr	r3, [pc, #24]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047c0:	691a      	ldr	r2, [r3, #16]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	4904      	ldr	r1, [pc, #16]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	40021000 	.word	0x40021000
 80047dc:	07ff800f 	.word	0x07ff800f
 80047e0:	ff9f800f 	.word	0xff9f800f
 80047e4:	f9ff800f 	.word	0xf9ff800f

080047e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047f2:	2300      	movs	r3, #0
 80047f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047f6:	4b72      	ldr	r3, [pc, #456]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f003 0303 	and.w	r3, r3, #3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00e      	beq.n	8004820 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004802:	4b6f      	ldr	r3, [pc, #444]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	f003 0203 	and.w	r2, r3, #3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	429a      	cmp	r2, r3
 8004810:	d103      	bne.n	800481a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
       ||
 8004816:	2b00      	cmp	r3, #0
 8004818:	d142      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
 800481e:	e03f      	b.n	80048a0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b03      	cmp	r3, #3
 8004826:	d018      	beq.n	800485a <RCCEx_PLLSAI2_Config+0x72>
 8004828:	2b03      	cmp	r3, #3
 800482a:	d825      	bhi.n	8004878 <RCCEx_PLLSAI2_Config+0x90>
 800482c:	2b01      	cmp	r3, #1
 800482e:	d002      	beq.n	8004836 <RCCEx_PLLSAI2_Config+0x4e>
 8004830:	2b02      	cmp	r3, #2
 8004832:	d009      	beq.n	8004848 <RCCEx_PLLSAI2_Config+0x60>
 8004834:	e020      	b.n	8004878 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004836:	4b62      	ldr	r3, [pc, #392]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d11d      	bne.n	800487e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004846:	e01a      	b.n	800487e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004848:	4b5d      	ldr	r3, [pc, #372]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004850:	2b00      	cmp	r3, #0
 8004852:	d116      	bne.n	8004882 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004858:	e013      	b.n	8004882 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800485a:	4b59      	ldr	r3, [pc, #356]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10f      	bne.n	8004886 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004866:	4b56      	ldr	r3, [pc, #344]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d109      	bne.n	8004886 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004876:	e006      	b.n	8004886 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	73fb      	strb	r3, [r7, #15]
      break;
 800487c:	e004      	b.n	8004888 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800487e:	bf00      	nop
 8004880:	e002      	b.n	8004888 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004882:	bf00      	nop
 8004884:	e000      	b.n	8004888 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004886:	bf00      	nop
    }

    if(status == HAL_OK)
 8004888:	7bfb      	ldrb	r3, [r7, #15]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d108      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800488e:	4b4c      	ldr	r3, [pc, #304]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f023 0203 	bic.w	r2, r3, #3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4949      	ldr	r1, [pc, #292]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800489c:	4313      	orrs	r3, r2
 800489e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f040 8086 	bne.w	80049b4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80048a8:	4b45      	ldr	r3, [pc, #276]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a44      	ldr	r2, [pc, #272]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b4:	f7fd fbea 	bl	800208c <HAL_GetTick>
 80048b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048ba:	e009      	b.n	80048d0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80048bc:	f7fd fbe6 	bl	800208c <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d902      	bls.n	80048d0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	73fb      	strb	r3, [r7, #15]
        break;
 80048ce:	e005      	b.n	80048dc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048d0:	4b3b      	ldr	r3, [pc, #236]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1ef      	bne.n	80048bc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d168      	bne.n	80049b4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d113      	bne.n	8004910 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048e8:	4b35      	ldr	r3, [pc, #212]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048ea:	695a      	ldr	r2, [r3, #20]
 80048ec:	4b35      	ldr	r3, [pc, #212]	@ (80049c4 <RCCEx_PLLSAI2_Config+0x1dc>)
 80048ee:	4013      	ands	r3, r2
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6892      	ldr	r2, [r2, #8]
 80048f4:	0211      	lsls	r1, r2, #8
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	68d2      	ldr	r2, [r2, #12]
 80048fa:	06d2      	lsls	r2, r2, #27
 80048fc:	4311      	orrs	r1, r2
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	6852      	ldr	r2, [r2, #4]
 8004902:	3a01      	subs	r2, #1
 8004904:	0112      	lsls	r2, r2, #4
 8004906:	430a      	orrs	r2, r1
 8004908:	492d      	ldr	r1, [pc, #180]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800490a:	4313      	orrs	r3, r2
 800490c:	614b      	str	r3, [r1, #20]
 800490e:	e02d      	b.n	800496c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d115      	bne.n	8004942 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004916:	4b2a      	ldr	r3, [pc, #168]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004918:	695a      	ldr	r2, [r3, #20]
 800491a:	4b2b      	ldr	r3, [pc, #172]	@ (80049c8 <RCCEx_PLLSAI2_Config+0x1e0>)
 800491c:	4013      	ands	r3, r2
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6892      	ldr	r2, [r2, #8]
 8004922:	0211      	lsls	r1, r2, #8
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	6912      	ldr	r2, [r2, #16]
 8004928:	0852      	lsrs	r2, r2, #1
 800492a:	3a01      	subs	r2, #1
 800492c:	0552      	lsls	r2, r2, #21
 800492e:	4311      	orrs	r1, r2
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6852      	ldr	r2, [r2, #4]
 8004934:	3a01      	subs	r2, #1
 8004936:	0112      	lsls	r2, r2, #4
 8004938:	430a      	orrs	r2, r1
 800493a:	4921      	ldr	r1, [pc, #132]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800493c:	4313      	orrs	r3, r2
 800493e:	614b      	str	r3, [r1, #20]
 8004940:	e014      	b.n	800496c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004942:	4b1f      	ldr	r3, [pc, #124]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004944:	695a      	ldr	r2, [r3, #20]
 8004946:	4b21      	ldr	r3, [pc, #132]	@ (80049cc <RCCEx_PLLSAI2_Config+0x1e4>)
 8004948:	4013      	ands	r3, r2
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6892      	ldr	r2, [r2, #8]
 800494e:	0211      	lsls	r1, r2, #8
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	6952      	ldr	r2, [r2, #20]
 8004954:	0852      	lsrs	r2, r2, #1
 8004956:	3a01      	subs	r2, #1
 8004958:	0652      	lsls	r2, r2, #25
 800495a:	4311      	orrs	r1, r2
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	6852      	ldr	r2, [r2, #4]
 8004960:	3a01      	subs	r2, #1
 8004962:	0112      	lsls	r2, r2, #4
 8004964:	430a      	orrs	r2, r1
 8004966:	4916      	ldr	r1, [pc, #88]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004968:	4313      	orrs	r3, r2
 800496a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800496c:	4b14      	ldr	r3, [pc, #80]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a13      	ldr	r2, [pc, #76]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004976:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004978:	f7fd fb88 	bl	800208c <HAL_GetTick>
 800497c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800497e:	e009      	b.n	8004994 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004980:	f7fd fb84 	bl	800208c <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d902      	bls.n	8004994 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	73fb      	strb	r3, [r7, #15]
          break;
 8004992:	e005      	b.n	80049a0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004994:	4b0a      	ldr	r3, [pc, #40]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d0ef      	beq.n	8004980 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80049a0:	7bfb      	ldrb	r3, [r7, #15]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d106      	bne.n	80049b4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80049a6:	4b06      	ldr	r3, [pc, #24]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049a8:	695a      	ldr	r2, [r3, #20]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	4904      	ldr	r1, [pc, #16]	@ (80049c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80049b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3710      	adds	r7, #16
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	40021000 	.word	0x40021000
 80049c4:	07ff800f 	.word	0x07ff800f
 80049c8:	ff9f800f 	.word	0xff9f800f
 80049cc:	f9ff800f 	.word	0xf9ff800f

080049d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e049      	b.n	8004a76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d106      	bne.n	80049fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7fd f93c 	bl	8001c74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2202      	movs	r2, #2
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	4610      	mov	r0, r2
 8004a10:	f000 fa9a 	bl	8004f48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
	...

08004a80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d001      	beq.n	8004a98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e04f      	b.n	8004b38 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f042 0201 	orr.w	r2, r2, #1
 8004aae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a23      	ldr	r2, [pc, #140]	@ (8004b44 <HAL_TIM_Base_Start_IT+0xc4>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d01d      	beq.n	8004af6 <HAL_TIM_Base_Start_IT+0x76>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac2:	d018      	beq.n	8004af6 <HAL_TIM_Base_Start_IT+0x76>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a1f      	ldr	r2, [pc, #124]	@ (8004b48 <HAL_TIM_Base_Start_IT+0xc8>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d013      	beq.n	8004af6 <HAL_TIM_Base_Start_IT+0x76>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b4c <HAL_TIM_Base_Start_IT+0xcc>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d00e      	beq.n	8004af6 <HAL_TIM_Base_Start_IT+0x76>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a1c      	ldr	r2, [pc, #112]	@ (8004b50 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d009      	beq.n	8004af6 <HAL_TIM_Base_Start_IT+0x76>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b54 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d004      	beq.n	8004af6 <HAL_TIM_Base_Start_IT+0x76>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a19      	ldr	r2, [pc, #100]	@ (8004b58 <HAL_TIM_Base_Start_IT+0xd8>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d115      	bne.n	8004b22 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	4b17      	ldr	r3, [pc, #92]	@ (8004b5c <HAL_TIM_Base_Start_IT+0xdc>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2b06      	cmp	r3, #6
 8004b06:	d015      	beq.n	8004b34 <HAL_TIM_Base_Start_IT+0xb4>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b0e:	d011      	beq.n	8004b34 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0201 	orr.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b20:	e008      	b.n	8004b34 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f042 0201 	orr.w	r2, r2, #1
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	e000      	b.n	8004b36 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b34:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3714      	adds	r7, #20
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr
 8004b44:	40012c00 	.word	0x40012c00
 8004b48:	40000400 	.word	0x40000400
 8004b4c:	40000800 	.word	0x40000800
 8004b50:	40000c00 	.word	0x40000c00
 8004b54:	40013400 	.word	0x40013400
 8004b58:	40014000 	.word	0x40014000
 8004b5c:	00010007 	.word	0x00010007

08004b60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d020      	beq.n	8004bc4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d01b      	beq.n	8004bc4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f06f 0202 	mvn.w	r2, #2
 8004b94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	f003 0303 	and.w	r3, r3, #3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 f9ad 	bl	8004f0a <HAL_TIM_IC_CaptureCallback>
 8004bb0:	e005      	b.n	8004bbe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 f99f 	bl	8004ef6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 f9b0 	bl	8004f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	f003 0304 	and.w	r3, r3, #4
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d020      	beq.n	8004c10 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f003 0304 	and.w	r3, r3, #4
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d01b      	beq.n	8004c10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f06f 0204 	mvn.w	r2, #4
 8004be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2202      	movs	r2, #2
 8004be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d003      	beq.n	8004bfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f987 	bl	8004f0a <HAL_TIM_IC_CaptureCallback>
 8004bfc:	e005      	b.n	8004c0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f979 	bl	8004ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 f98a 	bl	8004f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	f003 0308 	and.w	r3, r3, #8
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d020      	beq.n	8004c5c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f003 0308 	and.w	r3, r3, #8
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01b      	beq.n	8004c5c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f06f 0208 	mvn.w	r2, #8
 8004c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2204      	movs	r2, #4
 8004c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	f003 0303 	and.w	r3, r3, #3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 f961 	bl	8004f0a <HAL_TIM_IC_CaptureCallback>
 8004c48:	e005      	b.n	8004c56 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f953 	bl	8004ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 f964 	bl	8004f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	f003 0310 	and.w	r3, r3, #16
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d020      	beq.n	8004ca8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f003 0310 	and.w	r3, r3, #16
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d01b      	beq.n	8004ca8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f06f 0210 	mvn.w	r2, #16
 8004c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2208      	movs	r2, #8
 8004c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d003      	beq.n	8004c96 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f93b 	bl	8004f0a <HAL_TIM_IC_CaptureCallback>
 8004c94:	e005      	b.n	8004ca2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 f92d 	bl	8004ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 f93e 	bl	8004f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00c      	beq.n	8004ccc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d007      	beq.n	8004ccc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f06f 0201 	mvn.w	r2, #1
 8004cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fc f9b0 	bl	800102c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00c      	beq.n	8004cf0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d007      	beq.n	8004cf0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 faf2 	bl	80052d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00c      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d007      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 faea 	bl	80052e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00c      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d007      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f8fd 	bl	8004f32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 0320 	and.w	r3, r3, #32
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00c      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0320 	and.w	r3, r3, #32
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d007      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0220 	mvn.w	r2, #32
 8004d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 fab2 	bl	80052c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d5c:	bf00      	nop
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <HAL_TIM_ConfigClockSource+0x1c>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	e0b6      	b.n	8004eee <HAL_TIM_ConfigClockSource+0x18a>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004da2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004daa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dbc:	d03e      	beq.n	8004e3c <HAL_TIM_ConfigClockSource+0xd8>
 8004dbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dc2:	f200 8087 	bhi.w	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
 8004dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dca:	f000 8086 	beq.w	8004eda <HAL_TIM_ConfigClockSource+0x176>
 8004dce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd2:	d87f      	bhi.n	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
 8004dd4:	2b70      	cmp	r3, #112	@ 0x70
 8004dd6:	d01a      	beq.n	8004e0e <HAL_TIM_ConfigClockSource+0xaa>
 8004dd8:	2b70      	cmp	r3, #112	@ 0x70
 8004dda:	d87b      	bhi.n	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
 8004ddc:	2b60      	cmp	r3, #96	@ 0x60
 8004dde:	d050      	beq.n	8004e82 <HAL_TIM_ConfigClockSource+0x11e>
 8004de0:	2b60      	cmp	r3, #96	@ 0x60
 8004de2:	d877      	bhi.n	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
 8004de4:	2b50      	cmp	r3, #80	@ 0x50
 8004de6:	d03c      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0xfe>
 8004de8:	2b50      	cmp	r3, #80	@ 0x50
 8004dea:	d873      	bhi.n	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
 8004dec:	2b40      	cmp	r3, #64	@ 0x40
 8004dee:	d058      	beq.n	8004ea2 <HAL_TIM_ConfigClockSource+0x13e>
 8004df0:	2b40      	cmp	r3, #64	@ 0x40
 8004df2:	d86f      	bhi.n	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
 8004df4:	2b30      	cmp	r3, #48	@ 0x30
 8004df6:	d064      	beq.n	8004ec2 <HAL_TIM_ConfigClockSource+0x15e>
 8004df8:	2b30      	cmp	r3, #48	@ 0x30
 8004dfa:	d86b      	bhi.n	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
 8004dfc:	2b20      	cmp	r3, #32
 8004dfe:	d060      	beq.n	8004ec2 <HAL_TIM_ConfigClockSource+0x15e>
 8004e00:	2b20      	cmp	r3, #32
 8004e02:	d867      	bhi.n	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d05c      	beq.n	8004ec2 <HAL_TIM_ConfigClockSource+0x15e>
 8004e08:	2b10      	cmp	r3, #16
 8004e0a:	d05a      	beq.n	8004ec2 <HAL_TIM_ConfigClockSource+0x15e>
 8004e0c:	e062      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e1e:	f000 f9a7 	bl	8005170 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	609a      	str	r2, [r3, #8]
      break;
 8004e3a:	e04f      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e4c:	f000 f990 	bl	8005170 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e5e:	609a      	str	r2, [r3, #8]
      break;
 8004e60:	e03c      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e6e:	461a      	mov	r2, r3
 8004e70:	f000 f904 	bl	800507c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2150      	movs	r1, #80	@ 0x50
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f000 f95d 	bl	800513a <TIM_ITRx_SetConfig>
      break;
 8004e80:	e02c      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e8e:	461a      	mov	r2, r3
 8004e90:	f000 f923 	bl	80050da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2160      	movs	r1, #96	@ 0x60
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 f94d 	bl	800513a <TIM_ITRx_SetConfig>
      break;
 8004ea0:	e01c      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eae:	461a      	mov	r2, r3
 8004eb0:	f000 f8e4 	bl	800507c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2140      	movs	r1, #64	@ 0x40
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f000 f93d 	bl	800513a <TIM_ITRx_SetConfig>
      break;
 8004ec0:	e00c      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4619      	mov	r1, r3
 8004ecc:	4610      	mov	r0, r2
 8004ece:	f000 f934 	bl	800513a <TIM_ITRx_SetConfig>
      break;
 8004ed2:	e003      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ed8:	e000      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004eda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b083      	sub	sp, #12
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004efe:	bf00      	nop
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr

08004f0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f3a:	bf00      	nop
 8004f3c:	370c      	adds	r7, #12
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
	...

08004f48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a40      	ldr	r2, [pc, #256]	@ (800505c <TIM_Base_SetConfig+0x114>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d013      	beq.n	8004f88 <TIM_Base_SetConfig+0x40>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f66:	d00f      	beq.n	8004f88 <TIM_Base_SetConfig+0x40>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a3d      	ldr	r2, [pc, #244]	@ (8005060 <TIM_Base_SetConfig+0x118>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d00b      	beq.n	8004f88 <TIM_Base_SetConfig+0x40>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a3c      	ldr	r2, [pc, #240]	@ (8005064 <TIM_Base_SetConfig+0x11c>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d007      	beq.n	8004f88 <TIM_Base_SetConfig+0x40>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a3b      	ldr	r2, [pc, #236]	@ (8005068 <TIM_Base_SetConfig+0x120>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d003      	beq.n	8004f88 <TIM_Base_SetConfig+0x40>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a3a      	ldr	r2, [pc, #232]	@ (800506c <TIM_Base_SetConfig+0x124>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d108      	bne.n	8004f9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a2f      	ldr	r2, [pc, #188]	@ (800505c <TIM_Base_SetConfig+0x114>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d01f      	beq.n	8004fe2 <TIM_Base_SetConfig+0x9a>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fa8:	d01b      	beq.n	8004fe2 <TIM_Base_SetConfig+0x9a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a2c      	ldr	r2, [pc, #176]	@ (8005060 <TIM_Base_SetConfig+0x118>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d017      	beq.n	8004fe2 <TIM_Base_SetConfig+0x9a>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a2b      	ldr	r2, [pc, #172]	@ (8005064 <TIM_Base_SetConfig+0x11c>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d013      	beq.n	8004fe2 <TIM_Base_SetConfig+0x9a>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8005068 <TIM_Base_SetConfig+0x120>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d00f      	beq.n	8004fe2 <TIM_Base_SetConfig+0x9a>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a29      	ldr	r2, [pc, #164]	@ (800506c <TIM_Base_SetConfig+0x124>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d00b      	beq.n	8004fe2 <TIM_Base_SetConfig+0x9a>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a28      	ldr	r2, [pc, #160]	@ (8005070 <TIM_Base_SetConfig+0x128>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d007      	beq.n	8004fe2 <TIM_Base_SetConfig+0x9a>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a27      	ldr	r2, [pc, #156]	@ (8005074 <TIM_Base_SetConfig+0x12c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d003      	beq.n	8004fe2 <TIM_Base_SetConfig+0x9a>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a26      	ldr	r2, [pc, #152]	@ (8005078 <TIM_Base_SetConfig+0x130>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d108      	bne.n	8004ff4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fe8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	68fa      	ldr	r2, [r7, #12]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	68fa      	ldr	r2, [r7, #12]
 8005006:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a10      	ldr	r2, [pc, #64]	@ (800505c <TIM_Base_SetConfig+0x114>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d00f      	beq.n	8005040 <TIM_Base_SetConfig+0xf8>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a12      	ldr	r2, [pc, #72]	@ (800506c <TIM_Base_SetConfig+0x124>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d00b      	beq.n	8005040 <TIM_Base_SetConfig+0xf8>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a11      	ldr	r2, [pc, #68]	@ (8005070 <TIM_Base_SetConfig+0x128>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d007      	beq.n	8005040 <TIM_Base_SetConfig+0xf8>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a10      	ldr	r2, [pc, #64]	@ (8005074 <TIM_Base_SetConfig+0x12c>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d003      	beq.n	8005040 <TIM_Base_SetConfig+0xf8>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a0f      	ldr	r2, [pc, #60]	@ (8005078 <TIM_Base_SetConfig+0x130>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d103      	bne.n	8005048 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	691a      	ldr	r2, [r3, #16]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	615a      	str	r2, [r3, #20]
}
 800504e:	bf00      	nop
 8005050:	3714      	adds	r7, #20
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	40012c00 	.word	0x40012c00
 8005060:	40000400 	.word	0x40000400
 8005064:	40000800 	.word	0x40000800
 8005068:	40000c00 	.word	0x40000c00
 800506c:	40013400 	.word	0x40013400
 8005070:	40014000 	.word	0x40014000
 8005074:	40014400 	.word	0x40014400
 8005078:	40014800 	.word	0x40014800

0800507c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	f023 0201 	bic.w	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	011b      	lsls	r3, r3, #4
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f023 030a 	bic.w	r3, r3, #10
 80050b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	621a      	str	r2, [r3, #32]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050da:	b480      	push	{r7}
 80050dc:	b087      	sub	sp, #28
 80050de:	af00      	add	r7, sp, #0
 80050e0:	60f8      	str	r0, [r7, #12]
 80050e2:	60b9      	str	r1, [r7, #8]
 80050e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	f023 0210 	bic.w	r2, r3, #16
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005104:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	031b      	lsls	r3, r3, #12
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	4313      	orrs	r3, r2
 800510e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005116:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	011b      	lsls	r3, r3, #4
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	4313      	orrs	r3, r2
 8005120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	621a      	str	r2, [r3, #32]
}
 800512e:	bf00      	nop
 8005130:	371c      	adds	r7, #28
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr

0800513a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800513a:	b480      	push	{r7}
 800513c:	b085      	sub	sp, #20
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
 8005142:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005150:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	4313      	orrs	r3, r2
 8005158:	f043 0307 	orr.w	r3, r3, #7
 800515c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	609a      	str	r2, [r3, #8]
}
 8005164:	bf00      	nop
 8005166:	3714      	adds	r7, #20
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr

08005170 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005170:	b480      	push	{r7}
 8005172:	b087      	sub	sp, #28
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
 800517c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800518a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	021a      	lsls	r2, r3, #8
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	431a      	orrs	r2, r3
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	4313      	orrs	r3, r2
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	4313      	orrs	r3, r2
 800519c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	609a      	str	r2, [r3, #8]
}
 80051a4:	bf00      	nop
 80051a6:	371c      	adds	r7, #28
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e068      	b.n	800529a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a2e      	ldr	r2, [pc, #184]	@ (80052a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d004      	beq.n	80051fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a2d      	ldr	r2, [pc, #180]	@ (80052ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d108      	bne.n	800520e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005202:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	4313      	orrs	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005214:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	4313      	orrs	r3, r2
 800521e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68fa      	ldr	r2, [r7, #12]
 8005226:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a1e      	ldr	r2, [pc, #120]	@ (80052a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d01d      	beq.n	800526e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800523a:	d018      	beq.n	800526e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a1b      	ldr	r2, [pc, #108]	@ (80052b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d013      	beq.n	800526e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a1a      	ldr	r2, [pc, #104]	@ (80052b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d00e      	beq.n	800526e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a18      	ldr	r2, [pc, #96]	@ (80052b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d009      	beq.n	800526e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a13      	ldr	r2, [pc, #76]	@ (80052ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d004      	beq.n	800526e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a14      	ldr	r2, [pc, #80]	@ (80052bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d10c      	bne.n	8005288 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005274:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	4313      	orrs	r3, r2
 800527e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68ba      	ldr	r2, [r7, #8]
 8005286:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	40012c00 	.word	0x40012c00
 80052ac:	40013400 	.word	0x40013400
 80052b0:	40000400 	.word	0x40000400
 80052b4:	40000800 	.word	0x40000800
 80052b8:	40000c00 	.word	0x40000c00
 80052bc:	40014000 	.word	0x40014000

080052c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e042      	b.n	8005394 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005314:	2b00      	cmp	r3, #0
 8005316:	d106      	bne.n	8005326 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f7fc fbf9 	bl	8001b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2224      	movs	r2, #36	@ 0x24
 800532a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0201 	bic.w	r2, r2, #1
 800533c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005342:	2b00      	cmp	r3, #0
 8005344:	d002      	beq.n	800534c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 ff42 	bl	80061d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 fc43 	bl	8005bd8 <UART_SetConfig>
 8005352:	4603      	mov	r3, r0
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e01b      	b.n	8005394 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800536a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689a      	ldr	r2, [r3, #8]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800537a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f042 0201 	orr.w	r2, r2, #1
 800538a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 ffc1 	bl	8006314 <UART_CheckIdleState>
 8005392:	4603      	mov	r3, r0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	@ 0x28
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	603b      	str	r3, [r7, #0]
 80053a8:	4613      	mov	r3, r2
 80053aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b2:	2b20      	cmp	r3, #32
 80053b4:	d17b      	bne.n	80054ae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d002      	beq.n	80053c2 <HAL_UART_Transmit+0x26>
 80053bc:	88fb      	ldrh	r3, [r7, #6]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e074      	b.n	80054b0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2221      	movs	r2, #33	@ 0x21
 80053d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053d6:	f7fc fe59 	bl	800208c <HAL_GetTick>
 80053da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	88fa      	ldrh	r2, [r7, #6]
 80053e0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	88fa      	ldrh	r2, [r7, #6]
 80053e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053f4:	d108      	bne.n	8005408 <HAL_UART_Transmit+0x6c>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d104      	bne.n	8005408 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053fe:	2300      	movs	r3, #0
 8005400:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	61bb      	str	r3, [r7, #24]
 8005406:	e003      	b.n	8005410 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800540c:	2300      	movs	r3, #0
 800540e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005410:	e030      	b.n	8005474 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	2200      	movs	r2, #0
 800541a:	2180      	movs	r1, #128	@ 0x80
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f001 f823 	bl	8006468 <UART_WaitOnFlagUntilTimeout>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d005      	beq.n	8005434 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2220      	movs	r2, #32
 800542c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e03d      	b.n	80054b0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10b      	bne.n	8005452 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	881a      	ldrh	r2, [r3, #0]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005446:	b292      	uxth	r2, r2
 8005448:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	3302      	adds	r3, #2
 800544e:	61bb      	str	r3, [r7, #24]
 8005450:	e007      	b.n	8005462 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	781a      	ldrb	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	3301      	adds	r3, #1
 8005460:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005468:	b29b      	uxth	r3, r3
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800547a:	b29b      	uxth	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1c8      	bne.n	8005412 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	9300      	str	r3, [sp, #0]
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	2200      	movs	r2, #0
 8005488:	2140      	movs	r1, #64	@ 0x40
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f000 ffec 	bl	8006468 <UART_WaitOnFlagUntilTimeout>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d005      	beq.n	80054a2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2220      	movs	r2, #32
 800549a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e006      	b.n	80054b0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	e000      	b.n	80054b0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80054ae:	2302      	movs	r3, #2
  }
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3720      	adds	r7, #32
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b08a      	sub	sp, #40	@ 0x28
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	4613      	mov	r3, r2
 80054c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054cc:	2b20      	cmp	r3, #32
 80054ce:	d137      	bne.n	8005540 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d002      	beq.n	80054dc <HAL_UART_Receive_IT+0x24>
 80054d6:	88fb      	ldrh	r3, [r7, #6]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d101      	bne.n	80054e0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e030      	b.n	8005542 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a18      	ldr	r2, [pc, #96]	@ (800554c <HAL_UART_Receive_IT+0x94>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d01f      	beq.n	8005530 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d018      	beq.n	8005530 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	e853 3f00 	ldrex	r3, [r3]
 800550a:	613b      	str	r3, [r7, #16]
   return(result);
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005512:	627b      	str	r3, [r7, #36]	@ 0x24
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	461a      	mov	r2, r3
 800551a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551c:	623b      	str	r3, [r7, #32]
 800551e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005520:	69f9      	ldr	r1, [r7, #28]
 8005522:	6a3a      	ldr	r2, [r7, #32]
 8005524:	e841 2300 	strex	r3, r2, [r1]
 8005528:	61bb      	str	r3, [r7, #24]
   return(result);
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1e6      	bne.n	80054fe <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005530:	88fb      	ldrh	r3, [r7, #6]
 8005532:	461a      	mov	r2, r3
 8005534:	68b9      	ldr	r1, [r7, #8]
 8005536:	68f8      	ldr	r0, [r7, #12]
 8005538:	f000 fffe 	bl	8006538 <UART_Start_Receive_IT>
 800553c:	4603      	mov	r3, r0
 800553e:	e000      	b.n	8005542 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005540:	2302      	movs	r3, #2
  }
}
 8005542:	4618      	mov	r0, r3
 8005544:	3728      	adds	r7, #40	@ 0x28
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	40008000 	.word	0x40008000

08005550 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b0ba      	sub	sp, #232	@ 0xe8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	69db      	ldr	r3, [r3, #28]
 800555e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005576:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800557a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800557e:	4013      	ands	r3, r2
 8005580:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005584:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005588:	2b00      	cmp	r3, #0
 800558a:	d11b      	bne.n	80055c4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800558c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005590:	f003 0320 	and.w	r3, r3, #32
 8005594:	2b00      	cmp	r3, #0
 8005596:	d015      	beq.n	80055c4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800559c:	f003 0320 	and.w	r3, r3, #32
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d105      	bne.n	80055b0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80055a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d009      	beq.n	80055c4 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f000 82e3 	beq.w	8005b80 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	4798      	blx	r3
      }
      return;
 80055c2:	e2dd      	b.n	8005b80 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 80055c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 8123 	beq.w	8005814 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80055ce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80055d2:	4b8d      	ldr	r3, [pc, #564]	@ (8005808 <HAL_UART_IRQHandler+0x2b8>)
 80055d4:	4013      	ands	r3, r2
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d106      	bne.n	80055e8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80055da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80055de:	4b8b      	ldr	r3, [pc, #556]	@ (800580c <HAL_UART_IRQHandler+0x2bc>)
 80055e0:	4013      	ands	r3, r2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 8116 	beq.w	8005814 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80055e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d011      	beq.n	8005618 <HAL_UART_IRQHandler+0xc8>
 80055f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d00b      	beq.n	8005618 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2201      	movs	r2, #1
 8005606:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800560e:	f043 0201 	orr.w	r2, r3, #1
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800561c:	f003 0302 	and.w	r3, r3, #2
 8005620:	2b00      	cmp	r3, #0
 8005622:	d011      	beq.n	8005648 <HAL_UART_IRQHandler+0xf8>
 8005624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00b      	beq.n	8005648 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2202      	movs	r2, #2
 8005636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800563e:	f043 0204 	orr.w	r2, r3, #4
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800564c:	f003 0304 	and.w	r3, r3, #4
 8005650:	2b00      	cmp	r3, #0
 8005652:	d011      	beq.n	8005678 <HAL_UART_IRQHandler+0x128>
 8005654:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005658:	f003 0301 	and.w	r3, r3, #1
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00b      	beq.n	8005678 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2204      	movs	r2, #4
 8005666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800566e:	f043 0202 	orr.w	r2, r3, #2
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800567c:	f003 0308 	and.w	r3, r3, #8
 8005680:	2b00      	cmp	r3, #0
 8005682:	d017      	beq.n	80056b4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b00      	cmp	r3, #0
 800568e:	d105      	bne.n	800569c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005690:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005694:	4b5c      	ldr	r3, [pc, #368]	@ (8005808 <HAL_UART_IRQHandler+0x2b8>)
 8005696:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00b      	beq.n	80056b4 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2208      	movs	r2, #8
 80056a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056aa:	f043 0208 	orr.w	r2, r3, #8
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80056b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d012      	beq.n	80056e6 <HAL_UART_IRQHandler+0x196>
 80056c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00c      	beq.n	80056e6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056dc:	f043 0220 	orr.w	r2, r3, #32
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	f000 8249 	beq.w	8005b84 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80056f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056f6:	f003 0320 	and.w	r3, r3, #32
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d013      	beq.n	8005726 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80056fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005702:	f003 0320 	and.w	r3, r3, #32
 8005706:	2b00      	cmp	r3, #0
 8005708:	d105      	bne.n	8005716 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800570a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800570e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d007      	beq.n	8005726 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800571a:	2b00      	cmp	r3, #0
 800571c:	d003      	beq.n	8005726 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800572c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800573a:	2b40      	cmp	r3, #64	@ 0x40
 800573c:	d005      	beq.n	800574a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800573e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005742:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005746:	2b00      	cmp	r3, #0
 8005748:	d054      	beq.n	80057f4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f001 f816 	bl	800677c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800575a:	2b40      	cmp	r3, #64	@ 0x40
 800575c:	d146      	bne.n	80057ec <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3308      	adds	r3, #8
 8005764:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005768:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800576c:	e853 3f00 	ldrex	r3, [r3]
 8005770:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005774:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005778:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800577c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	3308      	adds	r3, #8
 8005786:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800578a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800578e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005792:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005796:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800579a:	e841 2300 	strex	r3, r2, [r1]
 800579e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80057a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1d9      	bne.n	800575e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d017      	beq.n	80057e4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057ba:	4a15      	ldr	r2, [pc, #84]	@ (8005810 <HAL_UART_IRQHandler+0x2c0>)
 80057bc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7fc fdda 	bl	800237e <HAL_DMA_Abort_IT>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d019      	beq.n	8005804 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80057de:	4610      	mov	r0, r2
 80057e0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057e2:	e00f      	b.n	8005804 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f9e1 	bl	8005bac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ea:	e00b      	b.n	8005804 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f9dd 	bl	8005bac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057f2:	e007      	b.n	8005804 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f9d9 	bl	8005bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005802:	e1bf      	b.n	8005b84 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005804:	bf00      	nop
    return;
 8005806:	e1bd      	b.n	8005b84 <HAL_UART_IRQHandler+0x634>
 8005808:	10000001 	.word	0x10000001
 800580c:	04000120 	.word	0x04000120
 8005810:	08006849 	.word	0x08006849

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005818:	2b01      	cmp	r3, #1
 800581a:	f040 8153 	bne.w	8005ac4 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800581e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005822:	f003 0310 	and.w	r3, r3, #16
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 814c 	beq.w	8005ac4 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800582c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005830:	f003 0310 	and.w	r3, r3, #16
 8005834:	2b00      	cmp	r3, #0
 8005836:	f000 8145 	beq.w	8005ac4 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2210      	movs	r2, #16
 8005840:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800584c:	2b40      	cmp	r3, #64	@ 0x40
 800584e:	f040 80bb 	bne.w	80059c8 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005860:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 818f 	beq.w	8005b88 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005870:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005874:	429a      	cmp	r2, r3
 8005876:	f080 8187 	bcs.w	8005b88 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005880:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b00      	cmp	r3, #0
 8005894:	f040 8087 	bne.w	80059a6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80058a4:	e853 3f00 	ldrex	r3, [r3]
 80058a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80058ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	461a      	mov	r2, r3
 80058be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80058c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80058c6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80058ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80058d2:	e841 2300 	strex	r3, r2, [r1]
 80058d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80058da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1da      	bne.n	8005898 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3308      	adds	r3, #8
 80058e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058ec:	e853 3f00 	ldrex	r3, [r3]
 80058f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80058f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058f4:	f023 0301 	bic.w	r3, r3, #1
 80058f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	3308      	adds	r3, #8
 8005902:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005906:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800590a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800590e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005912:	e841 2300 	strex	r3, r2, [r1]
 8005916:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005918:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800591a:	2b00      	cmp	r3, #0
 800591c:	d1e1      	bne.n	80058e2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	3308      	adds	r3, #8
 8005924:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005926:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005928:	e853 3f00 	ldrex	r3, [r3]
 800592c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800592e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005930:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005934:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	3308      	adds	r3, #8
 800593e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005942:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005944:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005946:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005948:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800594a:	e841 2300 	strex	r3, r2, [r1]
 800594e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005950:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1e3      	bne.n	800591e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2220      	movs	r2, #32
 800595a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800596a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800596c:	e853 3f00 	ldrex	r3, [r3]
 8005970:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005974:	f023 0310 	bic.w	r3, r3, #16
 8005978:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	461a      	mov	r2, r3
 8005982:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005986:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005988:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800598c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800598e:	e841 2300 	strex	r3, r2, [r1]
 8005992:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005994:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1e4      	bne.n	8005964 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7fc fc90 	bl	80022c6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2202      	movs	r2, #2
 80059aa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	b29b      	uxth	r3, r3
 80059be:	4619      	mov	r1, r3
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f8fd 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80059c6:	e0df      	b.n	8005b88 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 80d1 	beq.w	8005b8c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80059ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 80cc 	beq.w	8005b8c <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059fc:	e853 3f00 	ldrex	r3, [r3]
 8005a00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	461a      	mov	r2, r3
 8005a12:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005a16:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a18:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a1e:	e841 2300 	strex	r3, r2, [r1]
 8005a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1e4      	bne.n	80059f4 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	3308      	adds	r3, #8
 8005a30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a34:	e853 3f00 	ldrex	r3, [r3]
 8005a38:	623b      	str	r3, [r7, #32]
   return(result);
 8005a3a:	6a3b      	ldr	r3, [r7, #32]
 8005a3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a40:	f023 0301 	bic.w	r3, r3, #1
 8005a44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	3308      	adds	r3, #8
 8005a4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a52:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a5a:	e841 2300 	strex	r3, r2, [r1]
 8005a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1e1      	bne.n	8005a2a <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	e853 3f00 	ldrex	r3, [r3]
 8005a86:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0310 	bic.w	r3, r3, #16
 8005a8e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	461a      	mov	r2, r3
 8005a98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a9c:	61fb      	str	r3, [r7, #28]
 8005a9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa0:	69b9      	ldr	r1, [r7, #24]
 8005aa2:	69fa      	ldr	r2, [r7, #28]
 8005aa4:	e841 2300 	strex	r3, r2, [r1]
 8005aa8:	617b      	str	r3, [r7, #20]
   return(result);
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d1e4      	bne.n	8005a7a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ab6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005aba:	4619      	mov	r1, r3
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 f87f 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ac2:	e063      	b.n	8005b8c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ac8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00e      	beq.n	8005aee <HAL_UART_IRQHandler+0x59e>
 8005ad0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ad4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d008      	beq.n	8005aee <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005ae4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f001 fc14 	bl	8007314 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005aec:	e051      	b.n	8005b92 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d014      	beq.n	8005b24 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005afa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d105      	bne.n	8005b12 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005b06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d008      	beq.n	8005b24 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d03a      	beq.n	8005b90 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	4798      	blx	r3
    }
    return;
 8005b22:	e035      	b.n	8005b90 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d009      	beq.n	8005b44 <HAL_UART_IRQHandler+0x5f4>
 8005b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d003      	beq.n	8005b44 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 fe99 	bl	8006874 <UART_EndTransmit_IT>
    return;
 8005b42:	e026      	b.n	8005b92 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005b44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d009      	beq.n	8005b64 <HAL_UART_IRQHandler+0x614>
 8005b50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d003      	beq.n	8005b64 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f001 fbed 	bl	800733c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b62:	e016      	b.n	8005b92 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005b64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d010      	beq.n	8005b92 <HAL_UART_IRQHandler+0x642>
 8005b70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	da0c      	bge.n	8005b92 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f001 fbd5 	bl	8007328 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b7e:	e008      	b.n	8005b92 <HAL_UART_IRQHandler+0x642>
      return;
 8005b80:	bf00      	nop
 8005b82:	e006      	b.n	8005b92 <HAL_UART_IRQHandler+0x642>
    return;
 8005b84:	bf00      	nop
 8005b86:	e004      	b.n	8005b92 <HAL_UART_IRQHandler+0x642>
      return;
 8005b88:	bf00      	nop
 8005b8a:	e002      	b.n	8005b92 <HAL_UART_IRQHandler+0x642>
      return;
 8005b8c:	bf00      	nop
 8005b8e:	e000      	b.n	8005b92 <HAL_UART_IRQHandler+0x642>
    return;
 8005b90:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005b92:	37e8      	adds	r7, #232	@ 0xe8
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b083      	sub	sp, #12
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ba0:	bf00      	nop
 8005ba2:	370c      	adds	r7, #12
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005bb4:	bf00      	nop
 8005bb6:	370c      	adds	r7, #12
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	460b      	mov	r3, r1
 8005bca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bcc:	bf00      	nop
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bdc:	b08c      	sub	sp, #48	@ 0x30
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005be2:	2300      	movs	r3, #0
 8005be4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	431a      	orrs	r2, r3
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	69db      	ldr	r3, [r3, #28]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	4baa      	ldr	r3, [pc, #680]	@ (8005eb0 <UART_SetConfig+0x2d8>)
 8005c08:	4013      	ands	r3, r2
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	6812      	ldr	r2, [r2, #0]
 8005c0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c10:	430b      	orrs	r3, r1
 8005c12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	68da      	ldr	r2, [r3, #12]
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a9f      	ldr	r2, [pc, #636]	@ (8005eb4 <UART_SetConfig+0x2dc>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d004      	beq.n	8005c44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c40:	4313      	orrs	r3, r2
 8005c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005c4e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	6812      	ldr	r2, [r2, #0]
 8005c56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c58:	430b      	orrs	r3, r1
 8005c5a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c62:	f023 010f 	bic.w	r1, r3, #15
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a90      	ldr	r2, [pc, #576]	@ (8005eb8 <UART_SetConfig+0x2e0>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d125      	bne.n	8005cc8 <UART_SetConfig+0xf0>
 8005c7c:	4b8f      	ldr	r3, [pc, #572]	@ (8005ebc <UART_SetConfig+0x2e4>)
 8005c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c82:	f003 0303 	and.w	r3, r3, #3
 8005c86:	2b03      	cmp	r3, #3
 8005c88:	d81a      	bhi.n	8005cc0 <UART_SetConfig+0xe8>
 8005c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c90 <UART_SetConfig+0xb8>)
 8005c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c90:	08005ca1 	.word	0x08005ca1
 8005c94:	08005cb1 	.word	0x08005cb1
 8005c98:	08005ca9 	.word	0x08005ca9
 8005c9c:	08005cb9 	.word	0x08005cb9
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca6:	e116      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005ca8:	2302      	movs	r3, #2
 8005caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cae:	e112      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005cb0:	2304      	movs	r3, #4
 8005cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb6:	e10e      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005cb8:	2308      	movs	r3, #8
 8005cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cbe:	e10a      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005cc0:	2310      	movs	r3, #16
 8005cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cc6:	e106      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a7c      	ldr	r2, [pc, #496]	@ (8005ec0 <UART_SetConfig+0x2e8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d138      	bne.n	8005d44 <UART_SetConfig+0x16c>
 8005cd2:	4b7a      	ldr	r3, [pc, #488]	@ (8005ebc <UART_SetConfig+0x2e4>)
 8005cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cd8:	f003 030c 	and.w	r3, r3, #12
 8005cdc:	2b0c      	cmp	r3, #12
 8005cde:	d82d      	bhi.n	8005d3c <UART_SetConfig+0x164>
 8005ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce8 <UART_SetConfig+0x110>)
 8005ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce6:	bf00      	nop
 8005ce8:	08005d1d 	.word	0x08005d1d
 8005cec:	08005d3d 	.word	0x08005d3d
 8005cf0:	08005d3d 	.word	0x08005d3d
 8005cf4:	08005d3d 	.word	0x08005d3d
 8005cf8:	08005d2d 	.word	0x08005d2d
 8005cfc:	08005d3d 	.word	0x08005d3d
 8005d00:	08005d3d 	.word	0x08005d3d
 8005d04:	08005d3d 	.word	0x08005d3d
 8005d08:	08005d25 	.word	0x08005d25
 8005d0c:	08005d3d 	.word	0x08005d3d
 8005d10:	08005d3d 	.word	0x08005d3d
 8005d14:	08005d3d 	.word	0x08005d3d
 8005d18:	08005d35 	.word	0x08005d35
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d22:	e0d8      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d24:	2302      	movs	r3, #2
 8005d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d2a:	e0d4      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d2c:	2304      	movs	r3, #4
 8005d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d32:	e0d0      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d34:	2308      	movs	r3, #8
 8005d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d3a:	e0cc      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d3c:	2310      	movs	r3, #16
 8005d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d42:	e0c8      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a5e      	ldr	r2, [pc, #376]	@ (8005ec4 <UART_SetConfig+0x2ec>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d125      	bne.n	8005d9a <UART_SetConfig+0x1c2>
 8005d4e:	4b5b      	ldr	r3, [pc, #364]	@ (8005ebc <UART_SetConfig+0x2e4>)
 8005d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005d58:	2b30      	cmp	r3, #48	@ 0x30
 8005d5a:	d016      	beq.n	8005d8a <UART_SetConfig+0x1b2>
 8005d5c:	2b30      	cmp	r3, #48	@ 0x30
 8005d5e:	d818      	bhi.n	8005d92 <UART_SetConfig+0x1ba>
 8005d60:	2b20      	cmp	r3, #32
 8005d62:	d00a      	beq.n	8005d7a <UART_SetConfig+0x1a2>
 8005d64:	2b20      	cmp	r3, #32
 8005d66:	d814      	bhi.n	8005d92 <UART_SetConfig+0x1ba>
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d002      	beq.n	8005d72 <UART_SetConfig+0x19a>
 8005d6c:	2b10      	cmp	r3, #16
 8005d6e:	d008      	beq.n	8005d82 <UART_SetConfig+0x1aa>
 8005d70:	e00f      	b.n	8005d92 <UART_SetConfig+0x1ba>
 8005d72:	2300      	movs	r3, #0
 8005d74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d78:	e0ad      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d80:	e0a9      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d82:	2304      	movs	r3, #4
 8005d84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d88:	e0a5      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d8a:	2308      	movs	r3, #8
 8005d8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d90:	e0a1      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d92:	2310      	movs	r3, #16
 8005d94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d98:	e09d      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a4a      	ldr	r2, [pc, #296]	@ (8005ec8 <UART_SetConfig+0x2f0>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d125      	bne.n	8005df0 <UART_SetConfig+0x218>
 8005da4:	4b45      	ldr	r3, [pc, #276]	@ (8005ebc <UART_SetConfig+0x2e4>)
 8005da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005daa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005dae:	2bc0      	cmp	r3, #192	@ 0xc0
 8005db0:	d016      	beq.n	8005de0 <UART_SetConfig+0x208>
 8005db2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005db4:	d818      	bhi.n	8005de8 <UART_SetConfig+0x210>
 8005db6:	2b80      	cmp	r3, #128	@ 0x80
 8005db8:	d00a      	beq.n	8005dd0 <UART_SetConfig+0x1f8>
 8005dba:	2b80      	cmp	r3, #128	@ 0x80
 8005dbc:	d814      	bhi.n	8005de8 <UART_SetConfig+0x210>
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d002      	beq.n	8005dc8 <UART_SetConfig+0x1f0>
 8005dc2:	2b40      	cmp	r3, #64	@ 0x40
 8005dc4:	d008      	beq.n	8005dd8 <UART_SetConfig+0x200>
 8005dc6:	e00f      	b.n	8005de8 <UART_SetConfig+0x210>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dce:	e082      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dd6:	e07e      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005dd8:	2304      	movs	r3, #4
 8005dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dde:	e07a      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005de0:	2308      	movs	r3, #8
 8005de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005de6:	e076      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005de8:	2310      	movs	r3, #16
 8005dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dee:	e072      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a35      	ldr	r2, [pc, #212]	@ (8005ecc <UART_SetConfig+0x2f4>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d12a      	bne.n	8005e50 <UART_SetConfig+0x278>
 8005dfa:	4b30      	ldr	r3, [pc, #192]	@ (8005ebc <UART_SetConfig+0x2e4>)
 8005dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e08:	d01a      	beq.n	8005e40 <UART_SetConfig+0x268>
 8005e0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e0e:	d81b      	bhi.n	8005e48 <UART_SetConfig+0x270>
 8005e10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e14:	d00c      	beq.n	8005e30 <UART_SetConfig+0x258>
 8005e16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e1a:	d815      	bhi.n	8005e48 <UART_SetConfig+0x270>
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d003      	beq.n	8005e28 <UART_SetConfig+0x250>
 8005e20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e24:	d008      	beq.n	8005e38 <UART_SetConfig+0x260>
 8005e26:	e00f      	b.n	8005e48 <UART_SetConfig+0x270>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e2e:	e052      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005e30:	2302      	movs	r3, #2
 8005e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e36:	e04e      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005e38:	2304      	movs	r3, #4
 8005e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e3e:	e04a      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005e40:	2308      	movs	r3, #8
 8005e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e46:	e046      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005e48:	2310      	movs	r3, #16
 8005e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e4e:	e042      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a17      	ldr	r2, [pc, #92]	@ (8005eb4 <UART_SetConfig+0x2dc>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d13a      	bne.n	8005ed0 <UART_SetConfig+0x2f8>
 8005e5a:	4b18      	ldr	r3, [pc, #96]	@ (8005ebc <UART_SetConfig+0x2e4>)
 8005e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005e64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e68:	d01a      	beq.n	8005ea0 <UART_SetConfig+0x2c8>
 8005e6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e6e:	d81b      	bhi.n	8005ea8 <UART_SetConfig+0x2d0>
 8005e70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e74:	d00c      	beq.n	8005e90 <UART_SetConfig+0x2b8>
 8005e76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e7a:	d815      	bhi.n	8005ea8 <UART_SetConfig+0x2d0>
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d003      	beq.n	8005e88 <UART_SetConfig+0x2b0>
 8005e80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e84:	d008      	beq.n	8005e98 <UART_SetConfig+0x2c0>
 8005e86:	e00f      	b.n	8005ea8 <UART_SetConfig+0x2d0>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e8e:	e022      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005e90:	2302      	movs	r3, #2
 8005e92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e96:	e01e      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005e98:	2304      	movs	r3, #4
 8005e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e9e:	e01a      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005ea0:	2308      	movs	r3, #8
 8005ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ea6:	e016      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005ea8:	2310      	movs	r3, #16
 8005eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eae:	e012      	b.n	8005ed6 <UART_SetConfig+0x2fe>
 8005eb0:	cfff69f3 	.word	0xcfff69f3
 8005eb4:	40008000 	.word	0x40008000
 8005eb8:	40013800 	.word	0x40013800
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	40004400 	.word	0x40004400
 8005ec4:	40004800 	.word	0x40004800
 8005ec8:	40004c00 	.word	0x40004c00
 8005ecc:	40005000 	.word	0x40005000
 8005ed0:	2310      	movs	r3, #16
 8005ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4aae      	ldr	r2, [pc, #696]	@ (8006194 <UART_SetConfig+0x5bc>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	f040 8097 	bne.w	8006010 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ee2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005ee6:	2b08      	cmp	r3, #8
 8005ee8:	d823      	bhi.n	8005f32 <UART_SetConfig+0x35a>
 8005eea:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef0 <UART_SetConfig+0x318>)
 8005eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef0:	08005f15 	.word	0x08005f15
 8005ef4:	08005f33 	.word	0x08005f33
 8005ef8:	08005f1d 	.word	0x08005f1d
 8005efc:	08005f33 	.word	0x08005f33
 8005f00:	08005f23 	.word	0x08005f23
 8005f04:	08005f33 	.word	0x08005f33
 8005f08:	08005f33 	.word	0x08005f33
 8005f0c:	08005f33 	.word	0x08005f33
 8005f10:	08005f2b 	.word	0x08005f2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f14:	f7fd ff58 	bl	8003dc8 <HAL_RCC_GetPCLK1Freq>
 8005f18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f1a:	e010      	b.n	8005f3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f1c:	4b9e      	ldr	r3, [pc, #632]	@ (8006198 <UART_SetConfig+0x5c0>)
 8005f1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f20:	e00d      	b.n	8005f3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f22:	f7fd feb9 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8005f26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f28:	e009      	b.n	8005f3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f30:	e005      	b.n	8005f3e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005f32:	2300      	movs	r3, #0
 8005f34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 8130 	beq.w	80061a6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4a:	4a94      	ldr	r2, [pc, #592]	@ (800619c <UART_SetConfig+0x5c4>)
 8005f4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f50:	461a      	mov	r2, r3
 8005f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f54:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f58:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	685a      	ldr	r2, [r3, #4]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	005b      	lsls	r3, r3, #1
 8005f62:	4413      	add	r3, r2
 8005f64:	69ba      	ldr	r2, [r7, #24]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d305      	bcc.n	8005f76 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d903      	bls.n	8005f7e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f7c:	e113      	b.n	80061a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f80:	2200      	movs	r2, #0
 8005f82:	60bb      	str	r3, [r7, #8]
 8005f84:	60fa      	str	r2, [r7, #12]
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8a:	4a84      	ldr	r2, [pc, #528]	@ (800619c <UART_SetConfig+0x5c4>)
 8005f8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	2200      	movs	r2, #0
 8005f94:	603b      	str	r3, [r7, #0]
 8005f96:	607a      	str	r2, [r7, #4]
 8005f98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f9c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005fa0:	f7fa fe2a 	bl	8000bf8 <__aeabi_uldivmod>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	4610      	mov	r0, r2
 8005faa:	4619      	mov	r1, r3
 8005fac:	f04f 0200 	mov.w	r2, #0
 8005fb0:	f04f 0300 	mov.w	r3, #0
 8005fb4:	020b      	lsls	r3, r1, #8
 8005fb6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005fba:	0202      	lsls	r2, r0, #8
 8005fbc:	6979      	ldr	r1, [r7, #20]
 8005fbe:	6849      	ldr	r1, [r1, #4]
 8005fc0:	0849      	lsrs	r1, r1, #1
 8005fc2:	2000      	movs	r0, #0
 8005fc4:	460c      	mov	r4, r1
 8005fc6:	4605      	mov	r5, r0
 8005fc8:	eb12 0804 	adds.w	r8, r2, r4
 8005fcc:	eb43 0905 	adc.w	r9, r3, r5
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	469a      	mov	sl, r3
 8005fd8:	4693      	mov	fp, r2
 8005fda:	4652      	mov	r2, sl
 8005fdc:	465b      	mov	r3, fp
 8005fde:	4640      	mov	r0, r8
 8005fe0:	4649      	mov	r1, r9
 8005fe2:	f7fa fe09 	bl	8000bf8 <__aeabi_uldivmod>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	460b      	mov	r3, r1
 8005fea:	4613      	mov	r3, r2
 8005fec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005fee:	6a3b      	ldr	r3, [r7, #32]
 8005ff0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ff4:	d308      	bcc.n	8006008 <UART_SetConfig+0x430>
 8005ff6:	6a3b      	ldr	r3, [r7, #32]
 8005ff8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ffc:	d204      	bcs.n	8006008 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6a3a      	ldr	r2, [r7, #32]
 8006004:	60da      	str	r2, [r3, #12]
 8006006:	e0ce      	b.n	80061a6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800600e:	e0ca      	b.n	80061a6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006018:	d166      	bne.n	80060e8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800601a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800601e:	2b08      	cmp	r3, #8
 8006020:	d827      	bhi.n	8006072 <UART_SetConfig+0x49a>
 8006022:	a201      	add	r2, pc, #4	@ (adr r2, 8006028 <UART_SetConfig+0x450>)
 8006024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006028:	0800604d 	.word	0x0800604d
 800602c:	08006055 	.word	0x08006055
 8006030:	0800605d 	.word	0x0800605d
 8006034:	08006073 	.word	0x08006073
 8006038:	08006063 	.word	0x08006063
 800603c:	08006073 	.word	0x08006073
 8006040:	08006073 	.word	0x08006073
 8006044:	08006073 	.word	0x08006073
 8006048:	0800606b 	.word	0x0800606b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800604c:	f7fd febc 	bl	8003dc8 <HAL_RCC_GetPCLK1Freq>
 8006050:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006052:	e014      	b.n	800607e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006054:	f7fd fece 	bl	8003df4 <HAL_RCC_GetPCLK2Freq>
 8006058:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800605a:	e010      	b.n	800607e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800605c:	4b4e      	ldr	r3, [pc, #312]	@ (8006198 <UART_SetConfig+0x5c0>)
 800605e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006060:	e00d      	b.n	800607e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006062:	f7fd fe19 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8006066:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006068:	e009      	b.n	800607e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800606a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800606e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006070:	e005      	b.n	800607e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006072:	2300      	movs	r3, #0
 8006074:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800607c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006080:	2b00      	cmp	r3, #0
 8006082:	f000 8090 	beq.w	80061a6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608a:	4a44      	ldr	r2, [pc, #272]	@ (800619c <UART_SetConfig+0x5c4>)
 800608c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006090:	461a      	mov	r2, r3
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	fbb3 f3f2 	udiv	r3, r3, r2
 8006098:	005a      	lsls	r2, r3, #1
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	085b      	lsrs	r3, r3, #1
 80060a0:	441a      	add	r2, r3
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060aa:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ac:	6a3b      	ldr	r3, [r7, #32]
 80060ae:	2b0f      	cmp	r3, #15
 80060b0:	d916      	bls.n	80060e0 <UART_SetConfig+0x508>
 80060b2:	6a3b      	ldr	r3, [r7, #32]
 80060b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b8:	d212      	bcs.n	80060e0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060ba:	6a3b      	ldr	r3, [r7, #32]
 80060bc:	b29b      	uxth	r3, r3
 80060be:	f023 030f 	bic.w	r3, r3, #15
 80060c2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	085b      	lsrs	r3, r3, #1
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	f003 0307 	and.w	r3, r3, #7
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	8bfb      	ldrh	r3, [r7, #30]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	8bfa      	ldrh	r2, [r7, #30]
 80060dc:	60da      	str	r2, [r3, #12]
 80060de:	e062      	b.n	80061a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80060e6:	e05e      	b.n	80061a6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d828      	bhi.n	8006142 <UART_SetConfig+0x56a>
 80060f0:	a201      	add	r2, pc, #4	@ (adr r2, 80060f8 <UART_SetConfig+0x520>)
 80060f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f6:	bf00      	nop
 80060f8:	0800611d 	.word	0x0800611d
 80060fc:	08006125 	.word	0x08006125
 8006100:	0800612d 	.word	0x0800612d
 8006104:	08006143 	.word	0x08006143
 8006108:	08006133 	.word	0x08006133
 800610c:	08006143 	.word	0x08006143
 8006110:	08006143 	.word	0x08006143
 8006114:	08006143 	.word	0x08006143
 8006118:	0800613b 	.word	0x0800613b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800611c:	f7fd fe54 	bl	8003dc8 <HAL_RCC_GetPCLK1Freq>
 8006120:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006122:	e014      	b.n	800614e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006124:	f7fd fe66 	bl	8003df4 <HAL_RCC_GetPCLK2Freq>
 8006128:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800612a:	e010      	b.n	800614e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800612c:	4b1a      	ldr	r3, [pc, #104]	@ (8006198 <UART_SetConfig+0x5c0>)
 800612e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006130:	e00d      	b.n	800614e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006132:	f7fd fdb1 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8006136:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006138:	e009      	b.n	800614e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800613a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800613e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006140:	e005      	b.n	800614e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006142:	2300      	movs	r3, #0
 8006144:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800614c:	bf00      	nop
    }

    if (pclk != 0U)
 800614e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006150:	2b00      	cmp	r3, #0
 8006152:	d028      	beq.n	80061a6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006158:	4a10      	ldr	r2, [pc, #64]	@ (800619c <UART_SetConfig+0x5c4>)
 800615a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800615e:	461a      	mov	r2, r3
 8006160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006162:	fbb3 f2f2 	udiv	r2, r3, r2
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	085b      	lsrs	r3, r3, #1
 800616c:	441a      	add	r2, r3
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	fbb2 f3f3 	udiv	r3, r2, r3
 8006176:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006178:	6a3b      	ldr	r3, [r7, #32]
 800617a:	2b0f      	cmp	r3, #15
 800617c:	d910      	bls.n	80061a0 <UART_SetConfig+0x5c8>
 800617e:	6a3b      	ldr	r3, [r7, #32]
 8006180:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006184:	d20c      	bcs.n	80061a0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006186:	6a3b      	ldr	r3, [r7, #32]
 8006188:	b29a      	uxth	r2, r3
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	60da      	str	r2, [r3, #12]
 8006190:	e009      	b.n	80061a6 <UART_SetConfig+0x5ce>
 8006192:	bf00      	nop
 8006194:	40008000 	.word	0x40008000
 8006198:	00f42400 	.word	0x00f42400
 800619c:	0800a058 	.word	0x0800a058
      }
      else
      {
        ret = HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	2200      	movs	r2, #0
 80061ba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	2200      	movs	r2, #0
 80061c0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80061c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3730      	adds	r7, #48	@ 0x30
 80061ca:	46bd      	mov	sp, r7
 80061cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080061d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061dc:	f003 0308 	and.w	r3, r3, #8
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00a      	beq.n	80061fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	430a      	orrs	r2, r1
 80061f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00a      	beq.n	800621c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	430a      	orrs	r2, r1
 800621a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006220:	f003 0302 	and.w	r3, r3, #2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d00a      	beq.n	800623e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	430a      	orrs	r2, r1
 800623c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006242:	f003 0304 	and.w	r3, r3, #4
 8006246:	2b00      	cmp	r3, #0
 8006248:	d00a      	beq.n	8006260 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	430a      	orrs	r2, r1
 800625e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006264:	f003 0310 	and.w	r3, r3, #16
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00a      	beq.n	8006282 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	430a      	orrs	r2, r1
 8006280:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006286:	f003 0320 	and.w	r3, r3, #32
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00a      	beq.n	80062a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	430a      	orrs	r2, r1
 80062a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d01a      	beq.n	80062e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	430a      	orrs	r2, r1
 80062c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062ce:	d10a      	bne.n	80062e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00a      	beq.n	8006308 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	430a      	orrs	r2, r1
 8006306:	605a      	str	r2, [r3, #4]
  }
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b098      	sub	sp, #96	@ 0x60
 8006318:	af02      	add	r7, sp, #8
 800631a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006324:	f7fb feb2 	bl	800208c <HAL_GetTick>
 8006328:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0308 	and.w	r3, r3, #8
 8006334:	2b08      	cmp	r3, #8
 8006336:	d12f      	bne.n	8006398 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006338:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006340:	2200      	movs	r2, #0
 8006342:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f88e 	bl	8006468 <UART_WaitOnFlagUntilTimeout>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d022      	beq.n	8006398 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635a:	e853 3f00 	ldrex	r3, [r3]
 800635e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006362:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006366:	653b      	str	r3, [r7, #80]	@ 0x50
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	461a      	mov	r2, r3
 800636e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006370:	647b      	str	r3, [r7, #68]	@ 0x44
 8006372:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006374:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006376:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006378:	e841 2300 	strex	r3, r2, [r1]
 800637c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800637e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1e6      	bne.n	8006352 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2220      	movs	r2, #32
 8006388:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e063      	b.n	8006460 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0304 	and.w	r3, r3, #4
 80063a2:	2b04      	cmp	r3, #4
 80063a4:	d149      	bne.n	800643a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063aa:	9300      	str	r3, [sp, #0]
 80063ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063ae:	2200      	movs	r2, #0
 80063b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 f857 	bl	8006468 <UART_WaitOnFlagUntilTimeout>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d03c      	beq.n	800643a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c8:	e853 3f00 	ldrex	r3, [r3]
 80063cc:	623b      	str	r3, [r7, #32]
   return(result);
 80063ce:	6a3b      	ldr	r3, [r7, #32]
 80063d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063de:	633b      	str	r3, [r7, #48]	@ 0x30
 80063e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1e6      	bne.n	80063c0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	3308      	adds	r3, #8
 80063f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	e853 3f00 	ldrex	r3, [r3]
 8006400:	60fb      	str	r3, [r7, #12]
   return(result);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f023 0301 	bic.w	r3, r3, #1
 8006408:	64bb      	str	r3, [r7, #72]	@ 0x48
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	3308      	adds	r3, #8
 8006410:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006412:	61fa      	str	r2, [r7, #28]
 8006414:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006416:	69b9      	ldr	r1, [r7, #24]
 8006418:	69fa      	ldr	r2, [r7, #28]
 800641a:	e841 2300 	strex	r3, r2, [r1]
 800641e:	617b      	str	r3, [r7, #20]
   return(result);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1e5      	bne.n	80063f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2220      	movs	r2, #32
 800642a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e012      	b.n	8006460 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2220      	movs	r2, #32
 800643e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2220      	movs	r2, #32
 8006446:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3758      	adds	r7, #88	@ 0x58
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	603b      	str	r3, [r7, #0]
 8006474:	4613      	mov	r3, r2
 8006476:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006478:	e049      	b.n	800650e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006480:	d045      	beq.n	800650e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006482:	f7fb fe03 	bl	800208c <HAL_GetTick>
 8006486:	4602      	mov	r2, r0
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	69ba      	ldr	r2, [r7, #24]
 800648e:	429a      	cmp	r2, r3
 8006490:	d302      	bcc.n	8006498 <UART_WaitOnFlagUntilTimeout+0x30>
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006498:	2303      	movs	r3, #3
 800649a:	e048      	b.n	800652e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 0304 	and.w	r3, r3, #4
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d031      	beq.n	800650e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	69db      	ldr	r3, [r3, #28]
 80064b0:	f003 0308 	and.w	r3, r3, #8
 80064b4:	2b08      	cmp	r3, #8
 80064b6:	d110      	bne.n	80064da <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2208      	movs	r2, #8
 80064be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f000 f95b 	bl	800677c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2208      	movs	r2, #8
 80064ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e029      	b.n	800652e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	69db      	ldr	r3, [r3, #28]
 80064e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064e8:	d111      	bne.n	800650e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 f941 	bl	800677c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800650a:	2303      	movs	r3, #3
 800650c:	e00f      	b.n	800652e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	69da      	ldr	r2, [r3, #28]
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	4013      	ands	r3, r2
 8006518:	68ba      	ldr	r2, [r7, #8]
 800651a:	429a      	cmp	r2, r3
 800651c:	bf0c      	ite	eq
 800651e:	2301      	moveq	r3, #1
 8006520:	2300      	movne	r3, #0
 8006522:	b2db      	uxtb	r3, r3
 8006524:	461a      	mov	r2, r3
 8006526:	79fb      	ldrb	r3, [r7, #7]
 8006528:	429a      	cmp	r2, r3
 800652a:	d0a6      	beq.n	800647a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
	...

08006538 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006538:	b480      	push	{r7}
 800653a:	b0a3      	sub	sp, #140	@ 0x8c
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	4613      	mov	r3, r2
 8006544:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	68ba      	ldr	r2, [r7, #8]
 800654a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	88fa      	ldrh	r2, [r7, #6]
 8006550:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	88fa      	ldrh	r2, [r7, #6]
 8006558:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800656a:	d10e      	bne.n	800658a <UART_Start_Receive_IT+0x52>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	691b      	ldr	r3, [r3, #16]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d105      	bne.n	8006580 <UART_Start_Receive_IT+0x48>
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800657a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800657e:	e02d      	b.n	80065dc <UART_Start_Receive_IT+0xa4>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	22ff      	movs	r2, #255	@ 0xff
 8006584:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006588:	e028      	b.n	80065dc <UART_Start_Receive_IT+0xa4>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10d      	bne.n	80065ae <UART_Start_Receive_IT+0x76>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d104      	bne.n	80065a4 <UART_Start_Receive_IT+0x6c>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	22ff      	movs	r2, #255	@ 0xff
 800659e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80065a2:	e01b      	b.n	80065dc <UART_Start_Receive_IT+0xa4>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	227f      	movs	r2, #127	@ 0x7f
 80065a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80065ac:	e016      	b.n	80065dc <UART_Start_Receive_IT+0xa4>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065b6:	d10d      	bne.n	80065d4 <UART_Start_Receive_IT+0x9c>
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d104      	bne.n	80065ca <UART_Start_Receive_IT+0x92>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	227f      	movs	r2, #127	@ 0x7f
 80065c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80065c8:	e008      	b.n	80065dc <UART_Start_Receive_IT+0xa4>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	223f      	movs	r2, #63	@ 0x3f
 80065ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80065d2:	e003      	b.n	80065dc <UART_Start_Receive_IT+0xa4>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2222      	movs	r2, #34	@ 0x22
 80065e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	3308      	adds	r3, #8
 80065f2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065f6:	e853 3f00 	ldrex	r3, [r3]
 80065fa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80065fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065fe:	f043 0301 	orr.w	r3, r3, #1
 8006602:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	3308      	adds	r3, #8
 800660c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006610:	673a      	str	r2, [r7, #112]	@ 0x70
 8006612:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006614:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006616:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006618:	e841 2300 	strex	r3, r2, [r1]
 800661c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800661e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1e3      	bne.n	80065ec <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006628:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800662c:	d14f      	bne.n	80066ce <UART_Start_Receive_IT+0x196>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006634:	88fa      	ldrh	r2, [r7, #6]
 8006636:	429a      	cmp	r2, r3
 8006638:	d349      	bcc.n	80066ce <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006642:	d107      	bne.n	8006654 <UART_Start_Receive_IT+0x11c>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d103      	bne.n	8006654 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	4a47      	ldr	r2, [pc, #284]	@ (800676c <UART_Start_Receive_IT+0x234>)
 8006650:	675a      	str	r2, [r3, #116]	@ 0x74
 8006652:	e002      	b.n	800665a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	4a46      	ldr	r2, [pc, #280]	@ (8006770 <UART_Start_Receive_IT+0x238>)
 8006658:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d01a      	beq.n	8006698 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006668:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800666a:	e853 3f00 	ldrex	r3, [r3]
 800666e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006670:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006672:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006676:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	461a      	mov	r2, r3
 8006680:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006684:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006686:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006688:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800668a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800668c:	e841 2300 	strex	r3, r2, [r1]
 8006690:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1e4      	bne.n	8006662 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	3308      	adds	r3, #8
 800669e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066a2:	e853 3f00 	ldrex	r3, [r3]
 80066a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	3308      	adds	r3, #8
 80066b6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80066b8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80066ba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80066be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066c0:	e841 2300 	strex	r3, r2, [r1]
 80066c4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80066c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1e5      	bne.n	8006698 <UART_Start_Receive_IT+0x160>
 80066cc:	e046      	b.n	800675c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d6:	d107      	bne.n	80066e8 <UART_Start_Receive_IT+0x1b0>
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d103      	bne.n	80066e8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	4a24      	ldr	r2, [pc, #144]	@ (8006774 <UART_Start_Receive_IT+0x23c>)
 80066e4:	675a      	str	r2, [r3, #116]	@ 0x74
 80066e6:	e002      	b.n	80066ee <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	4a23      	ldr	r2, [pc, #140]	@ (8006778 <UART_Start_Receive_IT+0x240>)
 80066ec:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d019      	beq.n	800672a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fe:	e853 3f00 	ldrex	r3, [r3]
 8006702:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006706:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800670a:	677b      	str	r3, [r7, #116]	@ 0x74
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	461a      	mov	r2, r3
 8006712:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006714:	637b      	str	r3, [r7, #52]	@ 0x34
 8006716:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006718:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800671a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800671c:	e841 2300 	strex	r3, r2, [r1]
 8006720:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1e6      	bne.n	80066f6 <UART_Start_Receive_IT+0x1be>
 8006728:	e018      	b.n	800675c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	e853 3f00 	ldrex	r3, [r3]
 8006736:	613b      	str	r3, [r7, #16]
   return(result);
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	f043 0320 	orr.w	r3, r3, #32
 800673e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006748:	623b      	str	r3, [r7, #32]
 800674a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674c:	69f9      	ldr	r1, [r7, #28]
 800674e:	6a3a      	ldr	r2, [r7, #32]
 8006750:	e841 2300 	strex	r3, r2, [r1]
 8006754:	61bb      	str	r3, [r7, #24]
   return(result);
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1e6      	bne.n	800672a <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800675c:	2300      	movs	r3, #0
}
 800675e:	4618      	mov	r0, r3
 8006760:	378c      	adds	r7, #140	@ 0x8c
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	08006fa9 	.word	0x08006fa9
 8006770:	08006c45 	.word	0x08006c45
 8006774:	08006a89 	.word	0x08006a89
 8006778:	080068cd 	.word	0x080068cd

0800677c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800677c:	b480      	push	{r7}
 800677e:	b095      	sub	sp, #84	@ 0x54
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800678c:	e853 3f00 	ldrex	r3, [r3]
 8006790:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006794:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006798:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	461a      	mov	r2, r3
 80067a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80067a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067aa:	e841 2300 	strex	r3, r2, [r1]
 80067ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1e6      	bne.n	8006784 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	3308      	adds	r3, #8
 80067bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067be:	6a3b      	ldr	r3, [r7, #32]
 80067c0:	e853 3f00 	ldrex	r3, [r3]
 80067c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067cc:	f023 0301 	bic.w	r3, r3, #1
 80067d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	3308      	adds	r3, #8
 80067d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067e2:	e841 2300 	strex	r3, r2, [r1]
 80067e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1e3      	bne.n	80067b6 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d118      	bne.n	8006828 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	e853 3f00 	ldrex	r3, [r3]
 8006802:	60bb      	str	r3, [r7, #8]
   return(result);
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	f023 0310 	bic.w	r3, r3, #16
 800680a:	647b      	str	r3, [r7, #68]	@ 0x44
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	461a      	mov	r2, r3
 8006812:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006814:	61bb      	str	r3, [r7, #24]
 8006816:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006818:	6979      	ldr	r1, [r7, #20]
 800681a:	69ba      	ldr	r2, [r7, #24]
 800681c:	e841 2300 	strex	r3, r2, [r1]
 8006820:	613b      	str	r3, [r7, #16]
   return(result);
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1e6      	bne.n	80067f6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2220      	movs	r2, #32
 800682c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800683c:	bf00      	nop
 800683e:	3754      	adds	r7, #84	@ 0x54
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006854:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2200      	movs	r2, #0
 800685a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f7ff f9a0 	bl	8005bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800686c:	bf00      	nop
 800686e:	3710      	adds	r7, #16
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	60bb      	str	r3, [r7, #8]
   return(result);
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006890:	61fb      	str	r3, [r7, #28]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	61bb      	str	r3, [r7, #24]
 800689c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	6979      	ldr	r1, [r7, #20]
 80068a0:	69ba      	ldr	r2, [r7, #24]
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	613b      	str	r3, [r7, #16]
   return(result);
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e6      	bne.n	800687c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2220      	movs	r2, #32
 80068b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f7ff f96b 	bl	8005b98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068c2:	bf00      	nop
 80068c4:	3720      	adds	r7, #32
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
	...

080068cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b09c      	sub	sp, #112	@ 0x70
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80068da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068e4:	2b22      	cmp	r3, #34	@ 0x22
 80068e6:	f040 80be 	bne.w	8006a66 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80068f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80068f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80068f8:	b2d9      	uxtb	r1, r3
 80068fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006904:	400a      	ands	r2, r1
 8006906:	b2d2      	uxtb	r2, r2
 8006908:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800690e:	1c5a      	adds	r2, r3, #1
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800691a:	b29b      	uxth	r3, r3
 800691c:	3b01      	subs	r3, #1
 800691e:	b29a      	uxth	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800692c:	b29b      	uxth	r3, r3
 800692e:	2b00      	cmp	r3, #0
 8006930:	f040 80a3 	bne.w	8006a7a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800693c:	e853 3f00 	ldrex	r3, [r3]
 8006940:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006942:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006944:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006948:	66bb      	str	r3, [r7, #104]	@ 0x68
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	461a      	mov	r2, r3
 8006950:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006952:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006954:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006958:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006960:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e6      	bne.n	8006934 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	3308      	adds	r3, #8
 800696c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006970:	e853 3f00 	ldrex	r3, [r3]
 8006974:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006978:	f023 0301 	bic.w	r3, r3, #1
 800697c:	667b      	str	r3, [r7, #100]	@ 0x64
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	3308      	adds	r3, #8
 8006984:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006986:	647a      	str	r2, [r7, #68]	@ 0x44
 8006988:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800698c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800698e:	e841 2300 	strex	r3, r2, [r1]
 8006992:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1e5      	bne.n	8006966 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2220      	movs	r2, #32
 800699e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a34      	ldr	r2, [pc, #208]	@ (8006a84 <UART_RxISR_8BIT+0x1b8>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d01f      	beq.n	80069f8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d018      	beq.n	80069f8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ce:	e853 3f00 	ldrex	r3, [r3]
 80069d2:	623b      	str	r3, [r7, #32]
   return(result);
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069da:	663b      	str	r3, [r7, #96]	@ 0x60
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80069e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069ec:	e841 2300 	strex	r3, r2, [r1]
 80069f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1e6      	bne.n	80069c6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d12e      	bne.n	8006a5e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	e853 3f00 	ldrex	r3, [r3]
 8006a12:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f023 0310 	bic.w	r3, r3, #16
 8006a1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	461a      	mov	r2, r3
 8006a22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a24:	61fb      	str	r3, [r7, #28]
 8006a26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a28:	69b9      	ldr	r1, [r7, #24]
 8006a2a:	69fa      	ldr	r2, [r7, #28]
 8006a2c:	e841 2300 	strex	r3, r2, [r1]
 8006a30:	617b      	str	r3, [r7, #20]
   return(result);
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1e6      	bne.n	8006a06 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	f003 0310 	and.w	r3, r3, #16
 8006a42:	2b10      	cmp	r3, #16
 8006a44:	d103      	bne.n	8006a4e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2210      	movs	r2, #16
 8006a4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a54:	4619      	mov	r1, r3
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f7ff f8b2 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006a5c:	e00d      	b.n	8006a7a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7fa fb0a 	bl	8001078 <HAL_UART_RxCpltCallback>
}
 8006a64:	e009      	b.n	8006a7a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	8b1b      	ldrh	r3, [r3, #24]
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f042 0208 	orr.w	r2, r2, #8
 8006a76:	b292      	uxth	r2, r2
 8006a78:	831a      	strh	r2, [r3, #24]
}
 8006a7a:	bf00      	nop
 8006a7c:	3770      	adds	r7, #112	@ 0x70
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	40008000 	.word	0x40008000

08006a88 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b09c      	sub	sp, #112	@ 0x70
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006a96:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006aa0:	2b22      	cmp	r3, #34	@ 0x22
 8006aa2:	f040 80be 	bne.w	8006c22 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006aac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006ab6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006aba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006abe:	4013      	ands	r3, r2
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ac4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aca:	1c9a      	adds	r2, r3, #2
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	f040 80a3 	bne.w	8006c36 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006af8:	e853 3f00 	ldrex	r3, [r3]
 8006afc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006afe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b04:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b10:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b12:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006b14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006b16:	e841 2300 	strex	r3, r2, [r1]
 8006b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006b1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1e6      	bne.n	8006af0 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	3308      	adds	r3, #8
 8006b28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b2c:	e853 3f00 	ldrex	r3, [r3]
 8006b30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b34:	f023 0301 	bic.w	r3, r3, #1
 8006b38:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	3308      	adds	r3, #8
 8006b40:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006b42:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b4a:	e841 2300 	strex	r3, r2, [r1]
 8006b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1e5      	bne.n	8006b22 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a34      	ldr	r2, [pc, #208]	@ (8006c40 <UART_RxISR_16BIT+0x1b8>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d01f      	beq.n	8006bb4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d018      	beq.n	8006bb4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b88:	6a3b      	ldr	r3, [r7, #32]
 8006b8a:	e853 3f00 	ldrex	r3, [r3]
 8006b8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ba2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ba8:	e841 2300 	strex	r3, r2, [r1]
 8006bac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d1e6      	bne.n	8006b82 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d12e      	bne.n	8006c1a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	e853 3f00 	ldrex	r3, [r3]
 8006bce:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	f023 0310 	bic.w	r3, r3, #16
 8006bd6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	461a      	mov	r2, r3
 8006bde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006be0:	61bb      	str	r3, [r7, #24]
 8006be2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be4:	6979      	ldr	r1, [r7, #20]
 8006be6:	69ba      	ldr	r2, [r7, #24]
 8006be8:	e841 2300 	strex	r3, r2, [r1]
 8006bec:	613b      	str	r3, [r7, #16]
   return(result);
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1e6      	bne.n	8006bc2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	69db      	ldr	r3, [r3, #28]
 8006bfa:	f003 0310 	and.w	r3, r3, #16
 8006bfe:	2b10      	cmp	r3, #16
 8006c00:	d103      	bne.n	8006c0a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2210      	movs	r2, #16
 8006c08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c10:	4619      	mov	r1, r3
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f7fe ffd4 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c18:	e00d      	b.n	8006c36 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7fa fa2c 	bl	8001078 <HAL_UART_RxCpltCallback>
}
 8006c20:	e009      	b.n	8006c36 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	8b1b      	ldrh	r3, [r3, #24]
 8006c28:	b29a      	uxth	r2, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f042 0208 	orr.w	r2, r2, #8
 8006c32:	b292      	uxth	r2, r2
 8006c34:	831a      	strh	r2, [r3, #24]
}
 8006c36:	bf00      	nop
 8006c38:	3770      	adds	r7, #112	@ 0x70
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	40008000 	.word	0x40008000

08006c44 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b0ac      	sub	sp, #176	@ 0xb0
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006c52:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	69db      	ldr	r3, [r3, #28]
 8006c5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c7a:	2b22      	cmp	r3, #34	@ 0x22
 8006c7c:	f040 8182 	bne.w	8006f84 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006c86:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006c8a:	e125      	b.n	8006ed8 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006c92:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006c96:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006c9a:	b2d9      	uxtb	r1, r3
 8006c9c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ca6:	400a      	ands	r2, r1
 8006ca8:	b2d2      	uxtb	r2, r2
 8006caa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb0:	1c5a      	adds	r2, r3, #1
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006cd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cd6:	f003 0307 	and.w	r3, r3, #7
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d053      	beq.n	8006d86 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006cde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d011      	beq.n	8006d0e <UART_RxISR_8BIT_FIFOEN+0xca>
 8006cea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00b      	beq.n	8006d0e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d04:	f043 0201 	orr.w	r2, r3, #1
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d011      	beq.n	8006d3e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006d1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006d1e:	f003 0301 	and.w	r3, r3, #1
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00b      	beq.n	8006d3e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d34:	f043 0204 	orr.w	r2, r3, #4
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d42:	f003 0304 	and.w	r3, r3, #4
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d011      	beq.n	8006d6e <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006d4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006d4e:	f003 0301 	and.w	r3, r3, #1
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00b      	beq.n	8006d6e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2204      	movs	r2, #4
 8006d5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d64:	f043 0202 	orr.w	r2, r3, #2
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d006      	beq.n	8006d86 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7fe ff17 	bl	8005bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	f040 80a2 	bne.w	8006ed8 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d9c:	e853 3f00 	ldrex	r3, [r3]
 8006da0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006da8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	461a      	mov	r2, r3
 8006db2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006db6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006db8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dba:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006dbc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006dbe:	e841 2300 	strex	r3, r2, [r1]
 8006dc2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006dc4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1e4      	bne.n	8006d94 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3308      	adds	r3, #8
 8006dd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006dd4:	e853 3f00 	ldrex	r3, [r3]
 8006dd8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006dda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ddc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006de0:	f023 0301 	bic.w	r3, r3, #1
 8006de4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	3308      	adds	r3, #8
 8006dee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006df2:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006df4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006df8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006dfa:	e841 2300 	strex	r3, r2, [r1]
 8006dfe:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006e00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1e1      	bne.n	8006dca <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2220      	movs	r2, #32
 8006e0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a60      	ldr	r2, [pc, #384]	@ (8006fa0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d021      	beq.n	8006e68 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d01a      	beq.n	8006e68 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e3a:	e853 3f00 	ldrex	r3, [r3]
 8006e3e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006e54:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e56:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e5a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006e62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e4      	bne.n	8006e32 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d130      	bne.n	8006ed2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7e:	e853 3f00 	ldrex	r3, [r3]
 8006e82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e86:	f023 0310 	bic.w	r3, r3, #16
 8006e8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	461a      	mov	r2, r3
 8006e94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e98:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e9a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ea0:	e841 2300 	strex	r3, r2, [r1]
 8006ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1e4      	bne.n	8006e76 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	69db      	ldr	r3, [r3, #28]
 8006eb2:	f003 0310 	and.w	r3, r3, #16
 8006eb6:	2b10      	cmp	r3, #16
 8006eb8:	d103      	bne.n	8006ec2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2210      	movs	r2, #16
 8006ec0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ec8:	4619      	mov	r1, r3
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f7fe fe78 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
 8006ed0:	e002      	b.n	8006ed8 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f7fa f8d0 	bl	8001078 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006ed8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d006      	beq.n	8006eee <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8006ee0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ee4:	f003 0320 	and.w	r3, r3, #32
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f47f aecf 	bne.w	8006c8c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ef4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006ef8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d04b      	beq.n	8006f98 <UART_RxISR_8BIT_FIFOEN+0x354>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f06:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d244      	bcs.n	8006f98 <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	3308      	adds	r3, #8
 8006f14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f16:	6a3b      	ldr	r3, [r7, #32]
 8006f18:	e853 3f00 	ldrex	r3, [r3]
 8006f1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	3308      	adds	r3, #8
 8006f2e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006f32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f3a:	e841 2300 	strex	r3, r2, [r1]
 8006f3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1e3      	bne.n	8006f0e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a16      	ldr	r2, [pc, #88]	@ (8006fa4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006f4a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	e853 3f00 	ldrex	r3, [r3]
 8006f58:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	f043 0320 	orr.w	r3, r3, #32
 8006f60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	461a      	mov	r2, r3
 8006f6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006f6e:	61bb      	str	r3, [r7, #24]
 8006f70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f72:	6979      	ldr	r1, [r7, #20]
 8006f74:	69ba      	ldr	r2, [r7, #24]
 8006f76:	e841 2300 	strex	r3, r2, [r1]
 8006f7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d1e4      	bne.n	8006f4c <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f82:	e009      	b.n	8006f98 <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	8b1b      	ldrh	r3, [r3, #24]
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f042 0208 	orr.w	r2, r2, #8
 8006f94:	b292      	uxth	r2, r2
 8006f96:	831a      	strh	r2, [r3, #24]
}
 8006f98:	bf00      	nop
 8006f9a:	37b0      	adds	r7, #176	@ 0xb0
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	40008000 	.word	0x40008000
 8006fa4:	080068cd 	.word	0x080068cd

08006fa8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b0ae      	sub	sp, #184	@ 0xb8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006fb6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	69db      	ldr	r3, [r3, #28]
 8006fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fde:	2b22      	cmp	r3, #34	@ 0x22
 8006fe0:	f040 8186 	bne.w	80072f0 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006fea:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006fee:	e129      	b.n	8007244 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006ff6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ffe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007002:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007006:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800700a:	4013      	ands	r3, r2
 800700c:	b29a      	uxth	r2, r3
 800700e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007012:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007018:	1c9a      	adds	r2, r3, #2
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007024:	b29b      	uxth	r3, r3
 8007026:	3b01      	subs	r3, #1
 8007028:	b29a      	uxth	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	69db      	ldr	r3, [r3, #28]
 8007036:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800703a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800703e:	f003 0307 	and.w	r3, r3, #7
 8007042:	2b00      	cmp	r3, #0
 8007044:	d053      	beq.n	80070ee <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007046:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800704a:	f003 0301 	and.w	r3, r3, #1
 800704e:	2b00      	cmp	r3, #0
 8007050:	d011      	beq.n	8007076 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007052:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800705a:	2b00      	cmp	r3, #0
 800705c:	d00b      	beq.n	8007076 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	2201      	movs	r2, #1
 8007064:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800706c:	f043 0201 	orr.w	r2, r3, #1
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007076:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800707a:	f003 0302 	and.w	r3, r3, #2
 800707e:	2b00      	cmp	r3, #0
 8007080:	d011      	beq.n	80070a6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007082:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007086:	f003 0301 	and.w	r3, r3, #1
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00b      	beq.n	80070a6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2202      	movs	r2, #2
 8007094:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800709c:	f043 0204 	orr.w	r2, r3, #4
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80070aa:	f003 0304 	and.w	r3, r3, #4
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d011      	beq.n	80070d6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80070b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00b      	beq.n	80070d6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2204      	movs	r2, #4
 80070c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070cc:	f043 0202 	orr.w	r2, r3, #2
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d006      	beq.n	80070ee <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f7fe fd63 	bl	8005bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f040 80a4 	bne.w	8007244 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007102:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007104:	e853 3f00 	ldrex	r3, [r3]
 8007108:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800710a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800710c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007110:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	461a      	mov	r2, r3
 800711a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800711e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007122:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007124:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007126:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800712a:	e841 2300 	strex	r3, r2, [r1]
 800712e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007130:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1e2      	bne.n	80070fc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	3308      	adds	r3, #8
 800713c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007140:	e853 3f00 	ldrex	r3, [r3]
 8007144:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007146:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007148:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800714c:	f023 0301 	bic.w	r3, r3, #1
 8007150:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	3308      	adds	r3, #8
 800715a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800715e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007160:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007162:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007164:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007166:	e841 2300 	strex	r3, r2, [r1]
 800716a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800716c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1e1      	bne.n	8007136 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2220      	movs	r2, #32
 8007176:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a60      	ldr	r2, [pc, #384]	@ (800730c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d021      	beq.n	80071d4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800719a:	2b00      	cmp	r3, #0
 800719c:	d01a      	beq.n	80071d4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071a6:	e853 3f00 	ldrex	r3, [r3]
 80071aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	461a      	mov	r2, r3
 80071bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80071c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071c2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80071c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071c8:	e841 2300 	strex	r3, r2, [r1]
 80071cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1e4      	bne.n	800719e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d130      	bne.n	800723e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ea:	e853 3f00 	ldrex	r3, [r3]
 80071ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f2:	f023 0310 	bic.w	r3, r3, #16
 80071f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	461a      	mov	r2, r3
 8007200:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007204:	647b      	str	r3, [r7, #68]	@ 0x44
 8007206:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007208:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800720a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800720c:	e841 2300 	strex	r3, r2, [r1]
 8007210:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007214:	2b00      	cmp	r3, #0
 8007216:	d1e4      	bne.n	80071e2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	f003 0310 	and.w	r3, r3, #16
 8007222:	2b10      	cmp	r3, #16
 8007224:	d103      	bne.n	800722e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2210      	movs	r2, #16
 800722c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007234:	4619      	mov	r1, r3
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f7fe fcc2 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
 800723c:	e002      	b.n	8007244 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7f9 ff1a 	bl	8001078 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007244:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007248:	2b00      	cmp	r3, #0
 800724a:	d006      	beq.n	800725a <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800724c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007250:	f003 0320 	and.w	r3, r3, #32
 8007254:	2b00      	cmp	r3, #0
 8007256:	f47f aecb 	bne.w	8006ff0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007260:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007264:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007268:	2b00      	cmp	r3, #0
 800726a:	d04b      	beq.n	8007304 <UART_RxISR_16BIT_FIFOEN+0x35c>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007272:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007276:	429a      	cmp	r2, r3
 8007278:	d244      	bcs.n	8007304 <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	3308      	adds	r3, #8
 8007280:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007284:	e853 3f00 	ldrex	r3, [r3]
 8007288:	623b      	str	r3, [r7, #32]
   return(result);
 800728a:	6a3b      	ldr	r3, [r7, #32]
 800728c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007290:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	3308      	adds	r3, #8
 800729a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800729e:	633a      	str	r2, [r7, #48]	@ 0x30
 80072a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072a6:	e841 2300 	strex	r3, r2, [r1]
 80072aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1e3      	bne.n	800727a <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a16      	ldr	r2, [pc, #88]	@ (8007310 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80072b6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	e853 3f00 	ldrex	r3, [r3]
 80072c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f043 0320 	orr.w	r3, r3, #32
 80072cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	461a      	mov	r2, r3
 80072d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072da:	61fb      	str	r3, [r7, #28]
 80072dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072de:	69b9      	ldr	r1, [r7, #24]
 80072e0:	69fa      	ldr	r2, [r7, #28]
 80072e2:	e841 2300 	strex	r3, r2, [r1]
 80072e6:	617b      	str	r3, [r7, #20]
   return(result);
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1e4      	bne.n	80072b8 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80072ee:	e009      	b.n	8007304 <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	8b1b      	ldrh	r3, [r3, #24]
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f042 0208 	orr.w	r2, r2, #8
 8007300:	b292      	uxth	r2, r2
 8007302:	831a      	strh	r2, [r3, #24]
}
 8007304:	bf00      	nop
 8007306:	37b8      	adds	r7, #184	@ 0xb8
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	40008000 	.word	0x40008000
 8007310:	08006a89 	.word	0x08006a89

08007314 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800735e:	2b01      	cmp	r3, #1
 8007360:	d101      	bne.n	8007366 <HAL_UARTEx_DisableFifoMode+0x16>
 8007362:	2302      	movs	r3, #2
 8007364:	e027      	b.n	80073b6 <HAL_UARTEx_DisableFifoMode+0x66>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2201      	movs	r2, #1
 800736a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2224      	movs	r2, #36	@ 0x24
 8007372:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f022 0201 	bic.w	r2, r2, #1
 800738c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007394:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2220      	movs	r2, #32
 80073a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3714      	adds	r7, #20
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr

080073c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b084      	sub	sp, #16
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d101      	bne.n	80073da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80073d6:	2302      	movs	r3, #2
 80073d8:	e02d      	b.n	8007436 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2224      	movs	r2, #36	@ 0x24
 80073e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f022 0201 	bic.w	r2, r2, #1
 8007400:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	430a      	orrs	r2, r1
 8007414:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f850 	bl	80074bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2220      	movs	r2, #32
 8007428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b084      	sub	sp, #16
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800744e:	2b01      	cmp	r3, #1
 8007450:	d101      	bne.n	8007456 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007452:	2302      	movs	r3, #2
 8007454:	e02d      	b.n	80074b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2201      	movs	r2, #1
 800745a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2224      	movs	r2, #36	@ 0x24
 8007462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f022 0201 	bic.w	r2, r2, #1
 800747c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	683a      	ldr	r2, [r7, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f812 	bl	80074bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
	...

080074bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80074bc:	b480      	push	{r7}
 80074be:	b085      	sub	sp, #20
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d108      	bne.n	80074de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80074dc:	e031      	b.n	8007542 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80074de:	2308      	movs	r3, #8
 80074e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80074e2:	2308      	movs	r3, #8
 80074e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	0e5b      	lsrs	r3, r3, #25
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	f003 0307 	and.w	r3, r3, #7
 80074f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	0f5b      	lsrs	r3, r3, #29
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	f003 0307 	and.w	r3, r3, #7
 8007504:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007506:	7bbb      	ldrb	r3, [r7, #14]
 8007508:	7b3a      	ldrb	r2, [r7, #12]
 800750a:	4911      	ldr	r1, [pc, #68]	@ (8007550 <UARTEx_SetNbDataToProcess+0x94>)
 800750c:	5c8a      	ldrb	r2, [r1, r2]
 800750e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007512:	7b3a      	ldrb	r2, [r7, #12]
 8007514:	490f      	ldr	r1, [pc, #60]	@ (8007554 <UARTEx_SetNbDataToProcess+0x98>)
 8007516:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007518:	fb93 f3f2 	sdiv	r3, r3, r2
 800751c:	b29a      	uxth	r2, r3
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007524:	7bfb      	ldrb	r3, [r7, #15]
 8007526:	7b7a      	ldrb	r2, [r7, #13]
 8007528:	4909      	ldr	r1, [pc, #36]	@ (8007550 <UARTEx_SetNbDataToProcess+0x94>)
 800752a:	5c8a      	ldrb	r2, [r1, r2]
 800752c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007530:	7b7a      	ldrb	r2, [r7, #13]
 8007532:	4908      	ldr	r1, [pc, #32]	@ (8007554 <UARTEx_SetNbDataToProcess+0x98>)
 8007534:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007536:	fb93 f3f2 	sdiv	r3, r3, r2
 800753a:	b29a      	uxth	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007542:	bf00      	nop
 8007544:	3714      	adds	r7, #20
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop
 8007550:	0800a070 	.word	0x0800a070
 8007554:	0800a078 	.word	0x0800a078

08007558 <atoi>:
 8007558:	220a      	movs	r2, #10
 800755a:	2100      	movs	r1, #0
 800755c:	f000 b87a 	b.w	8007654 <strtol>

08007560 <_strtol_l.constprop.0>:
 8007560:	2b24      	cmp	r3, #36	@ 0x24
 8007562:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007566:	4686      	mov	lr, r0
 8007568:	4690      	mov	r8, r2
 800756a:	d801      	bhi.n	8007570 <_strtol_l.constprop.0+0x10>
 800756c:	2b01      	cmp	r3, #1
 800756e:	d106      	bne.n	800757e <_strtol_l.constprop.0+0x1e>
 8007570:	f000 fe3c 	bl	80081ec <__errno>
 8007574:	2316      	movs	r3, #22
 8007576:	6003      	str	r3, [r0, #0]
 8007578:	2000      	movs	r0, #0
 800757a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800757e:	4834      	ldr	r0, [pc, #208]	@ (8007650 <_strtol_l.constprop.0+0xf0>)
 8007580:	460d      	mov	r5, r1
 8007582:	462a      	mov	r2, r5
 8007584:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007588:	5d06      	ldrb	r6, [r0, r4]
 800758a:	f016 0608 	ands.w	r6, r6, #8
 800758e:	d1f8      	bne.n	8007582 <_strtol_l.constprop.0+0x22>
 8007590:	2c2d      	cmp	r4, #45	@ 0x2d
 8007592:	d12d      	bne.n	80075f0 <_strtol_l.constprop.0+0x90>
 8007594:	782c      	ldrb	r4, [r5, #0]
 8007596:	2601      	movs	r6, #1
 8007598:	1c95      	adds	r5, r2, #2
 800759a:	f033 0210 	bics.w	r2, r3, #16
 800759e:	d109      	bne.n	80075b4 <_strtol_l.constprop.0+0x54>
 80075a0:	2c30      	cmp	r4, #48	@ 0x30
 80075a2:	d12a      	bne.n	80075fa <_strtol_l.constprop.0+0x9a>
 80075a4:	782a      	ldrb	r2, [r5, #0]
 80075a6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075aa:	2a58      	cmp	r2, #88	@ 0x58
 80075ac:	d125      	bne.n	80075fa <_strtol_l.constprop.0+0x9a>
 80075ae:	786c      	ldrb	r4, [r5, #1]
 80075b0:	2310      	movs	r3, #16
 80075b2:	3502      	adds	r5, #2
 80075b4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80075b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075bc:	2200      	movs	r2, #0
 80075be:	fbbc f9f3 	udiv	r9, ip, r3
 80075c2:	4610      	mov	r0, r2
 80075c4:	fb03 ca19 	mls	sl, r3, r9, ip
 80075c8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80075cc:	2f09      	cmp	r7, #9
 80075ce:	d81b      	bhi.n	8007608 <_strtol_l.constprop.0+0xa8>
 80075d0:	463c      	mov	r4, r7
 80075d2:	42a3      	cmp	r3, r4
 80075d4:	dd27      	ble.n	8007626 <_strtol_l.constprop.0+0xc6>
 80075d6:	1c57      	adds	r7, r2, #1
 80075d8:	d007      	beq.n	80075ea <_strtol_l.constprop.0+0x8a>
 80075da:	4581      	cmp	r9, r0
 80075dc:	d320      	bcc.n	8007620 <_strtol_l.constprop.0+0xc0>
 80075de:	d101      	bne.n	80075e4 <_strtol_l.constprop.0+0x84>
 80075e0:	45a2      	cmp	sl, r4
 80075e2:	db1d      	blt.n	8007620 <_strtol_l.constprop.0+0xc0>
 80075e4:	fb00 4003 	mla	r0, r0, r3, r4
 80075e8:	2201      	movs	r2, #1
 80075ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075ee:	e7eb      	b.n	80075c8 <_strtol_l.constprop.0+0x68>
 80075f0:	2c2b      	cmp	r4, #43	@ 0x2b
 80075f2:	bf04      	itt	eq
 80075f4:	782c      	ldrbeq	r4, [r5, #0]
 80075f6:	1c95      	addeq	r5, r2, #2
 80075f8:	e7cf      	b.n	800759a <_strtol_l.constprop.0+0x3a>
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1da      	bne.n	80075b4 <_strtol_l.constprop.0+0x54>
 80075fe:	2c30      	cmp	r4, #48	@ 0x30
 8007600:	bf0c      	ite	eq
 8007602:	2308      	moveq	r3, #8
 8007604:	230a      	movne	r3, #10
 8007606:	e7d5      	b.n	80075b4 <_strtol_l.constprop.0+0x54>
 8007608:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800760c:	2f19      	cmp	r7, #25
 800760e:	d801      	bhi.n	8007614 <_strtol_l.constprop.0+0xb4>
 8007610:	3c37      	subs	r4, #55	@ 0x37
 8007612:	e7de      	b.n	80075d2 <_strtol_l.constprop.0+0x72>
 8007614:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007618:	2f19      	cmp	r7, #25
 800761a:	d804      	bhi.n	8007626 <_strtol_l.constprop.0+0xc6>
 800761c:	3c57      	subs	r4, #87	@ 0x57
 800761e:	e7d8      	b.n	80075d2 <_strtol_l.constprop.0+0x72>
 8007620:	f04f 32ff 	mov.w	r2, #4294967295
 8007624:	e7e1      	b.n	80075ea <_strtol_l.constprop.0+0x8a>
 8007626:	1c53      	adds	r3, r2, #1
 8007628:	d108      	bne.n	800763c <_strtol_l.constprop.0+0xdc>
 800762a:	2322      	movs	r3, #34	@ 0x22
 800762c:	f8ce 3000 	str.w	r3, [lr]
 8007630:	4660      	mov	r0, ip
 8007632:	f1b8 0f00 	cmp.w	r8, #0
 8007636:	d0a0      	beq.n	800757a <_strtol_l.constprop.0+0x1a>
 8007638:	1e69      	subs	r1, r5, #1
 800763a:	e006      	b.n	800764a <_strtol_l.constprop.0+0xea>
 800763c:	b106      	cbz	r6, 8007640 <_strtol_l.constprop.0+0xe0>
 800763e:	4240      	negs	r0, r0
 8007640:	f1b8 0f00 	cmp.w	r8, #0
 8007644:	d099      	beq.n	800757a <_strtol_l.constprop.0+0x1a>
 8007646:	2a00      	cmp	r2, #0
 8007648:	d1f6      	bne.n	8007638 <_strtol_l.constprop.0+0xd8>
 800764a:	f8c8 1000 	str.w	r1, [r8]
 800764e:	e794      	b.n	800757a <_strtol_l.constprop.0+0x1a>
 8007650:	0800a081 	.word	0x0800a081

08007654 <strtol>:
 8007654:	4613      	mov	r3, r2
 8007656:	460a      	mov	r2, r1
 8007658:	4601      	mov	r1, r0
 800765a:	4802      	ldr	r0, [pc, #8]	@ (8007664 <strtol+0x10>)
 800765c:	6800      	ldr	r0, [r0, #0]
 800765e:	f7ff bf7f 	b.w	8007560 <_strtol_l.constprop.0>
 8007662:	bf00      	nop
 8007664:	2000001c 	.word	0x2000001c

08007668 <__cvt>:
 8007668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800766c:	ec57 6b10 	vmov	r6, r7, d0
 8007670:	2f00      	cmp	r7, #0
 8007672:	460c      	mov	r4, r1
 8007674:	4619      	mov	r1, r3
 8007676:	463b      	mov	r3, r7
 8007678:	bfbb      	ittet	lt
 800767a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800767e:	461f      	movlt	r7, r3
 8007680:	2300      	movge	r3, #0
 8007682:	232d      	movlt	r3, #45	@ 0x2d
 8007684:	700b      	strb	r3, [r1, #0]
 8007686:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007688:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800768c:	4691      	mov	r9, r2
 800768e:	f023 0820 	bic.w	r8, r3, #32
 8007692:	bfbc      	itt	lt
 8007694:	4632      	movlt	r2, r6
 8007696:	4616      	movlt	r6, r2
 8007698:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800769c:	d005      	beq.n	80076aa <__cvt+0x42>
 800769e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80076a2:	d100      	bne.n	80076a6 <__cvt+0x3e>
 80076a4:	3401      	adds	r4, #1
 80076a6:	2102      	movs	r1, #2
 80076a8:	e000      	b.n	80076ac <__cvt+0x44>
 80076aa:	2103      	movs	r1, #3
 80076ac:	ab03      	add	r3, sp, #12
 80076ae:	9301      	str	r3, [sp, #4]
 80076b0:	ab02      	add	r3, sp, #8
 80076b2:	9300      	str	r3, [sp, #0]
 80076b4:	ec47 6b10 	vmov	d0, r6, r7
 80076b8:	4653      	mov	r3, sl
 80076ba:	4622      	mov	r2, r4
 80076bc:	f000 fe54 	bl	8008368 <_dtoa_r>
 80076c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80076c4:	4605      	mov	r5, r0
 80076c6:	d119      	bne.n	80076fc <__cvt+0x94>
 80076c8:	f019 0f01 	tst.w	r9, #1
 80076cc:	d00e      	beq.n	80076ec <__cvt+0x84>
 80076ce:	eb00 0904 	add.w	r9, r0, r4
 80076d2:	2200      	movs	r2, #0
 80076d4:	2300      	movs	r3, #0
 80076d6:	4630      	mov	r0, r6
 80076d8:	4639      	mov	r1, r7
 80076da:	f7f9 fa1d 	bl	8000b18 <__aeabi_dcmpeq>
 80076de:	b108      	cbz	r0, 80076e4 <__cvt+0x7c>
 80076e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80076e4:	2230      	movs	r2, #48	@ 0x30
 80076e6:	9b03      	ldr	r3, [sp, #12]
 80076e8:	454b      	cmp	r3, r9
 80076ea:	d31e      	bcc.n	800772a <__cvt+0xc2>
 80076ec:	9b03      	ldr	r3, [sp, #12]
 80076ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80076f0:	1b5b      	subs	r3, r3, r5
 80076f2:	4628      	mov	r0, r5
 80076f4:	6013      	str	r3, [r2, #0]
 80076f6:	b004      	add	sp, #16
 80076f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007700:	eb00 0904 	add.w	r9, r0, r4
 8007704:	d1e5      	bne.n	80076d2 <__cvt+0x6a>
 8007706:	7803      	ldrb	r3, [r0, #0]
 8007708:	2b30      	cmp	r3, #48	@ 0x30
 800770a:	d10a      	bne.n	8007722 <__cvt+0xba>
 800770c:	2200      	movs	r2, #0
 800770e:	2300      	movs	r3, #0
 8007710:	4630      	mov	r0, r6
 8007712:	4639      	mov	r1, r7
 8007714:	f7f9 fa00 	bl	8000b18 <__aeabi_dcmpeq>
 8007718:	b918      	cbnz	r0, 8007722 <__cvt+0xba>
 800771a:	f1c4 0401 	rsb	r4, r4, #1
 800771e:	f8ca 4000 	str.w	r4, [sl]
 8007722:	f8da 3000 	ldr.w	r3, [sl]
 8007726:	4499      	add	r9, r3
 8007728:	e7d3      	b.n	80076d2 <__cvt+0x6a>
 800772a:	1c59      	adds	r1, r3, #1
 800772c:	9103      	str	r1, [sp, #12]
 800772e:	701a      	strb	r2, [r3, #0]
 8007730:	e7d9      	b.n	80076e6 <__cvt+0x7e>

08007732 <__exponent>:
 8007732:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007734:	2900      	cmp	r1, #0
 8007736:	bfba      	itte	lt
 8007738:	4249      	neglt	r1, r1
 800773a:	232d      	movlt	r3, #45	@ 0x2d
 800773c:	232b      	movge	r3, #43	@ 0x2b
 800773e:	2909      	cmp	r1, #9
 8007740:	7002      	strb	r2, [r0, #0]
 8007742:	7043      	strb	r3, [r0, #1]
 8007744:	dd29      	ble.n	800779a <__exponent+0x68>
 8007746:	f10d 0307 	add.w	r3, sp, #7
 800774a:	461d      	mov	r5, r3
 800774c:	270a      	movs	r7, #10
 800774e:	461a      	mov	r2, r3
 8007750:	fbb1 f6f7 	udiv	r6, r1, r7
 8007754:	fb07 1416 	mls	r4, r7, r6, r1
 8007758:	3430      	adds	r4, #48	@ 0x30
 800775a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800775e:	460c      	mov	r4, r1
 8007760:	2c63      	cmp	r4, #99	@ 0x63
 8007762:	f103 33ff 	add.w	r3, r3, #4294967295
 8007766:	4631      	mov	r1, r6
 8007768:	dcf1      	bgt.n	800774e <__exponent+0x1c>
 800776a:	3130      	adds	r1, #48	@ 0x30
 800776c:	1e94      	subs	r4, r2, #2
 800776e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007772:	1c41      	adds	r1, r0, #1
 8007774:	4623      	mov	r3, r4
 8007776:	42ab      	cmp	r3, r5
 8007778:	d30a      	bcc.n	8007790 <__exponent+0x5e>
 800777a:	f10d 0309 	add.w	r3, sp, #9
 800777e:	1a9b      	subs	r3, r3, r2
 8007780:	42ac      	cmp	r4, r5
 8007782:	bf88      	it	hi
 8007784:	2300      	movhi	r3, #0
 8007786:	3302      	adds	r3, #2
 8007788:	4403      	add	r3, r0
 800778a:	1a18      	subs	r0, r3, r0
 800778c:	b003      	add	sp, #12
 800778e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007790:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007794:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007798:	e7ed      	b.n	8007776 <__exponent+0x44>
 800779a:	2330      	movs	r3, #48	@ 0x30
 800779c:	3130      	adds	r1, #48	@ 0x30
 800779e:	7083      	strb	r3, [r0, #2]
 80077a0:	70c1      	strb	r1, [r0, #3]
 80077a2:	1d03      	adds	r3, r0, #4
 80077a4:	e7f1      	b.n	800778a <__exponent+0x58>
	...

080077a8 <_printf_float>:
 80077a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ac:	b08d      	sub	sp, #52	@ 0x34
 80077ae:	460c      	mov	r4, r1
 80077b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80077b4:	4616      	mov	r6, r2
 80077b6:	461f      	mov	r7, r3
 80077b8:	4605      	mov	r5, r0
 80077ba:	f000 fccd 	bl	8008158 <_localeconv_r>
 80077be:	6803      	ldr	r3, [r0, #0]
 80077c0:	9304      	str	r3, [sp, #16]
 80077c2:	4618      	mov	r0, r3
 80077c4:	f7f8 fd7c 	bl	80002c0 <strlen>
 80077c8:	2300      	movs	r3, #0
 80077ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80077cc:	f8d8 3000 	ldr.w	r3, [r8]
 80077d0:	9005      	str	r0, [sp, #20]
 80077d2:	3307      	adds	r3, #7
 80077d4:	f023 0307 	bic.w	r3, r3, #7
 80077d8:	f103 0208 	add.w	r2, r3, #8
 80077dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80077e0:	f8d4 b000 	ldr.w	fp, [r4]
 80077e4:	f8c8 2000 	str.w	r2, [r8]
 80077e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80077f0:	9307      	str	r3, [sp, #28]
 80077f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80077f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80077fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077fe:	4b9c      	ldr	r3, [pc, #624]	@ (8007a70 <_printf_float+0x2c8>)
 8007800:	f04f 32ff 	mov.w	r2, #4294967295
 8007804:	f7f9 f9ba 	bl	8000b7c <__aeabi_dcmpun>
 8007808:	bb70      	cbnz	r0, 8007868 <_printf_float+0xc0>
 800780a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800780e:	4b98      	ldr	r3, [pc, #608]	@ (8007a70 <_printf_float+0x2c8>)
 8007810:	f04f 32ff 	mov.w	r2, #4294967295
 8007814:	f7f9 f994 	bl	8000b40 <__aeabi_dcmple>
 8007818:	bb30      	cbnz	r0, 8007868 <_printf_float+0xc0>
 800781a:	2200      	movs	r2, #0
 800781c:	2300      	movs	r3, #0
 800781e:	4640      	mov	r0, r8
 8007820:	4649      	mov	r1, r9
 8007822:	f7f9 f983 	bl	8000b2c <__aeabi_dcmplt>
 8007826:	b110      	cbz	r0, 800782e <_printf_float+0x86>
 8007828:	232d      	movs	r3, #45	@ 0x2d
 800782a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800782e:	4a91      	ldr	r2, [pc, #580]	@ (8007a74 <_printf_float+0x2cc>)
 8007830:	4b91      	ldr	r3, [pc, #580]	@ (8007a78 <_printf_float+0x2d0>)
 8007832:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007836:	bf94      	ite	ls
 8007838:	4690      	movls	r8, r2
 800783a:	4698      	movhi	r8, r3
 800783c:	2303      	movs	r3, #3
 800783e:	6123      	str	r3, [r4, #16]
 8007840:	f02b 0304 	bic.w	r3, fp, #4
 8007844:	6023      	str	r3, [r4, #0]
 8007846:	f04f 0900 	mov.w	r9, #0
 800784a:	9700      	str	r7, [sp, #0]
 800784c:	4633      	mov	r3, r6
 800784e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007850:	4621      	mov	r1, r4
 8007852:	4628      	mov	r0, r5
 8007854:	f000 f9d2 	bl	8007bfc <_printf_common>
 8007858:	3001      	adds	r0, #1
 800785a:	f040 808d 	bne.w	8007978 <_printf_float+0x1d0>
 800785e:	f04f 30ff 	mov.w	r0, #4294967295
 8007862:	b00d      	add	sp, #52	@ 0x34
 8007864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007868:	4642      	mov	r2, r8
 800786a:	464b      	mov	r3, r9
 800786c:	4640      	mov	r0, r8
 800786e:	4649      	mov	r1, r9
 8007870:	f7f9 f984 	bl	8000b7c <__aeabi_dcmpun>
 8007874:	b140      	cbz	r0, 8007888 <_printf_float+0xe0>
 8007876:	464b      	mov	r3, r9
 8007878:	2b00      	cmp	r3, #0
 800787a:	bfbc      	itt	lt
 800787c:	232d      	movlt	r3, #45	@ 0x2d
 800787e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007882:	4a7e      	ldr	r2, [pc, #504]	@ (8007a7c <_printf_float+0x2d4>)
 8007884:	4b7e      	ldr	r3, [pc, #504]	@ (8007a80 <_printf_float+0x2d8>)
 8007886:	e7d4      	b.n	8007832 <_printf_float+0x8a>
 8007888:	6863      	ldr	r3, [r4, #4]
 800788a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800788e:	9206      	str	r2, [sp, #24]
 8007890:	1c5a      	adds	r2, r3, #1
 8007892:	d13b      	bne.n	800790c <_printf_float+0x164>
 8007894:	2306      	movs	r3, #6
 8007896:	6063      	str	r3, [r4, #4]
 8007898:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800789c:	2300      	movs	r3, #0
 800789e:	6022      	str	r2, [r4, #0]
 80078a0:	9303      	str	r3, [sp, #12]
 80078a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80078a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80078a8:	ab09      	add	r3, sp, #36	@ 0x24
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	6861      	ldr	r1, [r4, #4]
 80078ae:	ec49 8b10 	vmov	d0, r8, r9
 80078b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80078b6:	4628      	mov	r0, r5
 80078b8:	f7ff fed6 	bl	8007668 <__cvt>
 80078bc:	9b06      	ldr	r3, [sp, #24]
 80078be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078c0:	2b47      	cmp	r3, #71	@ 0x47
 80078c2:	4680      	mov	r8, r0
 80078c4:	d129      	bne.n	800791a <_printf_float+0x172>
 80078c6:	1cc8      	adds	r0, r1, #3
 80078c8:	db02      	blt.n	80078d0 <_printf_float+0x128>
 80078ca:	6863      	ldr	r3, [r4, #4]
 80078cc:	4299      	cmp	r1, r3
 80078ce:	dd41      	ble.n	8007954 <_printf_float+0x1ac>
 80078d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80078d4:	fa5f fa8a 	uxtb.w	sl, sl
 80078d8:	3901      	subs	r1, #1
 80078da:	4652      	mov	r2, sl
 80078dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80078e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80078e2:	f7ff ff26 	bl	8007732 <__exponent>
 80078e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078e8:	1813      	adds	r3, r2, r0
 80078ea:	2a01      	cmp	r2, #1
 80078ec:	4681      	mov	r9, r0
 80078ee:	6123      	str	r3, [r4, #16]
 80078f0:	dc02      	bgt.n	80078f8 <_printf_float+0x150>
 80078f2:	6822      	ldr	r2, [r4, #0]
 80078f4:	07d2      	lsls	r2, r2, #31
 80078f6:	d501      	bpl.n	80078fc <_printf_float+0x154>
 80078f8:	3301      	adds	r3, #1
 80078fa:	6123      	str	r3, [r4, #16]
 80078fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007900:	2b00      	cmp	r3, #0
 8007902:	d0a2      	beq.n	800784a <_printf_float+0xa2>
 8007904:	232d      	movs	r3, #45	@ 0x2d
 8007906:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800790a:	e79e      	b.n	800784a <_printf_float+0xa2>
 800790c:	9a06      	ldr	r2, [sp, #24]
 800790e:	2a47      	cmp	r2, #71	@ 0x47
 8007910:	d1c2      	bne.n	8007898 <_printf_float+0xf0>
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1c0      	bne.n	8007898 <_printf_float+0xf0>
 8007916:	2301      	movs	r3, #1
 8007918:	e7bd      	b.n	8007896 <_printf_float+0xee>
 800791a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800791e:	d9db      	bls.n	80078d8 <_printf_float+0x130>
 8007920:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007924:	d118      	bne.n	8007958 <_printf_float+0x1b0>
 8007926:	2900      	cmp	r1, #0
 8007928:	6863      	ldr	r3, [r4, #4]
 800792a:	dd0b      	ble.n	8007944 <_printf_float+0x19c>
 800792c:	6121      	str	r1, [r4, #16]
 800792e:	b913      	cbnz	r3, 8007936 <_printf_float+0x18e>
 8007930:	6822      	ldr	r2, [r4, #0]
 8007932:	07d0      	lsls	r0, r2, #31
 8007934:	d502      	bpl.n	800793c <_printf_float+0x194>
 8007936:	3301      	adds	r3, #1
 8007938:	440b      	add	r3, r1
 800793a:	6123      	str	r3, [r4, #16]
 800793c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800793e:	f04f 0900 	mov.w	r9, #0
 8007942:	e7db      	b.n	80078fc <_printf_float+0x154>
 8007944:	b913      	cbnz	r3, 800794c <_printf_float+0x1a4>
 8007946:	6822      	ldr	r2, [r4, #0]
 8007948:	07d2      	lsls	r2, r2, #31
 800794a:	d501      	bpl.n	8007950 <_printf_float+0x1a8>
 800794c:	3302      	adds	r3, #2
 800794e:	e7f4      	b.n	800793a <_printf_float+0x192>
 8007950:	2301      	movs	r3, #1
 8007952:	e7f2      	b.n	800793a <_printf_float+0x192>
 8007954:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007958:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800795a:	4299      	cmp	r1, r3
 800795c:	db05      	blt.n	800796a <_printf_float+0x1c2>
 800795e:	6823      	ldr	r3, [r4, #0]
 8007960:	6121      	str	r1, [r4, #16]
 8007962:	07d8      	lsls	r0, r3, #31
 8007964:	d5ea      	bpl.n	800793c <_printf_float+0x194>
 8007966:	1c4b      	adds	r3, r1, #1
 8007968:	e7e7      	b.n	800793a <_printf_float+0x192>
 800796a:	2900      	cmp	r1, #0
 800796c:	bfd4      	ite	le
 800796e:	f1c1 0202 	rsble	r2, r1, #2
 8007972:	2201      	movgt	r2, #1
 8007974:	4413      	add	r3, r2
 8007976:	e7e0      	b.n	800793a <_printf_float+0x192>
 8007978:	6823      	ldr	r3, [r4, #0]
 800797a:	055a      	lsls	r2, r3, #21
 800797c:	d407      	bmi.n	800798e <_printf_float+0x1e6>
 800797e:	6923      	ldr	r3, [r4, #16]
 8007980:	4642      	mov	r2, r8
 8007982:	4631      	mov	r1, r6
 8007984:	4628      	mov	r0, r5
 8007986:	47b8      	blx	r7
 8007988:	3001      	adds	r0, #1
 800798a:	d12b      	bne.n	80079e4 <_printf_float+0x23c>
 800798c:	e767      	b.n	800785e <_printf_float+0xb6>
 800798e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007992:	f240 80dd 	bls.w	8007b50 <_printf_float+0x3a8>
 8007996:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800799a:	2200      	movs	r2, #0
 800799c:	2300      	movs	r3, #0
 800799e:	f7f9 f8bb 	bl	8000b18 <__aeabi_dcmpeq>
 80079a2:	2800      	cmp	r0, #0
 80079a4:	d033      	beq.n	8007a0e <_printf_float+0x266>
 80079a6:	4a37      	ldr	r2, [pc, #220]	@ (8007a84 <_printf_float+0x2dc>)
 80079a8:	2301      	movs	r3, #1
 80079aa:	4631      	mov	r1, r6
 80079ac:	4628      	mov	r0, r5
 80079ae:	47b8      	blx	r7
 80079b0:	3001      	adds	r0, #1
 80079b2:	f43f af54 	beq.w	800785e <_printf_float+0xb6>
 80079b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80079ba:	4543      	cmp	r3, r8
 80079bc:	db02      	blt.n	80079c4 <_printf_float+0x21c>
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	07d8      	lsls	r0, r3, #31
 80079c2:	d50f      	bpl.n	80079e4 <_printf_float+0x23c>
 80079c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079c8:	4631      	mov	r1, r6
 80079ca:	4628      	mov	r0, r5
 80079cc:	47b8      	blx	r7
 80079ce:	3001      	adds	r0, #1
 80079d0:	f43f af45 	beq.w	800785e <_printf_float+0xb6>
 80079d4:	f04f 0900 	mov.w	r9, #0
 80079d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80079dc:	f104 0a1a 	add.w	sl, r4, #26
 80079e0:	45c8      	cmp	r8, r9
 80079e2:	dc09      	bgt.n	80079f8 <_printf_float+0x250>
 80079e4:	6823      	ldr	r3, [r4, #0]
 80079e6:	079b      	lsls	r3, r3, #30
 80079e8:	f100 8103 	bmi.w	8007bf2 <_printf_float+0x44a>
 80079ec:	68e0      	ldr	r0, [r4, #12]
 80079ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079f0:	4298      	cmp	r0, r3
 80079f2:	bfb8      	it	lt
 80079f4:	4618      	movlt	r0, r3
 80079f6:	e734      	b.n	8007862 <_printf_float+0xba>
 80079f8:	2301      	movs	r3, #1
 80079fa:	4652      	mov	r2, sl
 80079fc:	4631      	mov	r1, r6
 80079fe:	4628      	mov	r0, r5
 8007a00:	47b8      	blx	r7
 8007a02:	3001      	adds	r0, #1
 8007a04:	f43f af2b 	beq.w	800785e <_printf_float+0xb6>
 8007a08:	f109 0901 	add.w	r9, r9, #1
 8007a0c:	e7e8      	b.n	80079e0 <_printf_float+0x238>
 8007a0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	dc39      	bgt.n	8007a88 <_printf_float+0x2e0>
 8007a14:	4a1b      	ldr	r2, [pc, #108]	@ (8007a84 <_printf_float+0x2dc>)
 8007a16:	2301      	movs	r3, #1
 8007a18:	4631      	mov	r1, r6
 8007a1a:	4628      	mov	r0, r5
 8007a1c:	47b8      	blx	r7
 8007a1e:	3001      	adds	r0, #1
 8007a20:	f43f af1d 	beq.w	800785e <_printf_float+0xb6>
 8007a24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007a28:	ea59 0303 	orrs.w	r3, r9, r3
 8007a2c:	d102      	bne.n	8007a34 <_printf_float+0x28c>
 8007a2e:	6823      	ldr	r3, [r4, #0]
 8007a30:	07d9      	lsls	r1, r3, #31
 8007a32:	d5d7      	bpl.n	80079e4 <_printf_float+0x23c>
 8007a34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a38:	4631      	mov	r1, r6
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	47b8      	blx	r7
 8007a3e:	3001      	adds	r0, #1
 8007a40:	f43f af0d 	beq.w	800785e <_printf_float+0xb6>
 8007a44:	f04f 0a00 	mov.w	sl, #0
 8007a48:	f104 0b1a 	add.w	fp, r4, #26
 8007a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a4e:	425b      	negs	r3, r3
 8007a50:	4553      	cmp	r3, sl
 8007a52:	dc01      	bgt.n	8007a58 <_printf_float+0x2b0>
 8007a54:	464b      	mov	r3, r9
 8007a56:	e793      	b.n	8007980 <_printf_float+0x1d8>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	465a      	mov	r2, fp
 8007a5c:	4631      	mov	r1, r6
 8007a5e:	4628      	mov	r0, r5
 8007a60:	47b8      	blx	r7
 8007a62:	3001      	adds	r0, #1
 8007a64:	f43f aefb 	beq.w	800785e <_printf_float+0xb6>
 8007a68:	f10a 0a01 	add.w	sl, sl, #1
 8007a6c:	e7ee      	b.n	8007a4c <_printf_float+0x2a4>
 8007a6e:	bf00      	nop
 8007a70:	7fefffff 	.word	0x7fefffff
 8007a74:	0800a181 	.word	0x0800a181
 8007a78:	0800a185 	.word	0x0800a185
 8007a7c:	0800a189 	.word	0x0800a189
 8007a80:	0800a18d 	.word	0x0800a18d
 8007a84:	0800a191 	.word	0x0800a191
 8007a88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007a8e:	4553      	cmp	r3, sl
 8007a90:	bfa8      	it	ge
 8007a92:	4653      	movge	r3, sl
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	4699      	mov	r9, r3
 8007a98:	dc36      	bgt.n	8007b08 <_printf_float+0x360>
 8007a9a:	f04f 0b00 	mov.w	fp, #0
 8007a9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007aa2:	f104 021a 	add.w	r2, r4, #26
 8007aa6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007aa8:	9306      	str	r3, [sp, #24]
 8007aaa:	eba3 0309 	sub.w	r3, r3, r9
 8007aae:	455b      	cmp	r3, fp
 8007ab0:	dc31      	bgt.n	8007b16 <_printf_float+0x36e>
 8007ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ab4:	459a      	cmp	sl, r3
 8007ab6:	dc3a      	bgt.n	8007b2e <_printf_float+0x386>
 8007ab8:	6823      	ldr	r3, [r4, #0]
 8007aba:	07da      	lsls	r2, r3, #31
 8007abc:	d437      	bmi.n	8007b2e <_printf_float+0x386>
 8007abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ac0:	ebaa 0903 	sub.w	r9, sl, r3
 8007ac4:	9b06      	ldr	r3, [sp, #24]
 8007ac6:	ebaa 0303 	sub.w	r3, sl, r3
 8007aca:	4599      	cmp	r9, r3
 8007acc:	bfa8      	it	ge
 8007ace:	4699      	movge	r9, r3
 8007ad0:	f1b9 0f00 	cmp.w	r9, #0
 8007ad4:	dc33      	bgt.n	8007b3e <_printf_float+0x396>
 8007ad6:	f04f 0800 	mov.w	r8, #0
 8007ada:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ade:	f104 0b1a 	add.w	fp, r4, #26
 8007ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae4:	ebaa 0303 	sub.w	r3, sl, r3
 8007ae8:	eba3 0309 	sub.w	r3, r3, r9
 8007aec:	4543      	cmp	r3, r8
 8007aee:	f77f af79 	ble.w	80079e4 <_printf_float+0x23c>
 8007af2:	2301      	movs	r3, #1
 8007af4:	465a      	mov	r2, fp
 8007af6:	4631      	mov	r1, r6
 8007af8:	4628      	mov	r0, r5
 8007afa:	47b8      	blx	r7
 8007afc:	3001      	adds	r0, #1
 8007afe:	f43f aeae 	beq.w	800785e <_printf_float+0xb6>
 8007b02:	f108 0801 	add.w	r8, r8, #1
 8007b06:	e7ec      	b.n	8007ae2 <_printf_float+0x33a>
 8007b08:	4642      	mov	r2, r8
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	47b8      	blx	r7
 8007b10:	3001      	adds	r0, #1
 8007b12:	d1c2      	bne.n	8007a9a <_printf_float+0x2f2>
 8007b14:	e6a3      	b.n	800785e <_printf_float+0xb6>
 8007b16:	2301      	movs	r3, #1
 8007b18:	4631      	mov	r1, r6
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	9206      	str	r2, [sp, #24]
 8007b1e:	47b8      	blx	r7
 8007b20:	3001      	adds	r0, #1
 8007b22:	f43f ae9c 	beq.w	800785e <_printf_float+0xb6>
 8007b26:	9a06      	ldr	r2, [sp, #24]
 8007b28:	f10b 0b01 	add.w	fp, fp, #1
 8007b2c:	e7bb      	b.n	8007aa6 <_printf_float+0x2fe>
 8007b2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b32:	4631      	mov	r1, r6
 8007b34:	4628      	mov	r0, r5
 8007b36:	47b8      	blx	r7
 8007b38:	3001      	adds	r0, #1
 8007b3a:	d1c0      	bne.n	8007abe <_printf_float+0x316>
 8007b3c:	e68f      	b.n	800785e <_printf_float+0xb6>
 8007b3e:	9a06      	ldr	r2, [sp, #24]
 8007b40:	464b      	mov	r3, r9
 8007b42:	4442      	add	r2, r8
 8007b44:	4631      	mov	r1, r6
 8007b46:	4628      	mov	r0, r5
 8007b48:	47b8      	blx	r7
 8007b4a:	3001      	adds	r0, #1
 8007b4c:	d1c3      	bne.n	8007ad6 <_printf_float+0x32e>
 8007b4e:	e686      	b.n	800785e <_printf_float+0xb6>
 8007b50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007b54:	f1ba 0f01 	cmp.w	sl, #1
 8007b58:	dc01      	bgt.n	8007b5e <_printf_float+0x3b6>
 8007b5a:	07db      	lsls	r3, r3, #31
 8007b5c:	d536      	bpl.n	8007bcc <_printf_float+0x424>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	4642      	mov	r2, r8
 8007b62:	4631      	mov	r1, r6
 8007b64:	4628      	mov	r0, r5
 8007b66:	47b8      	blx	r7
 8007b68:	3001      	adds	r0, #1
 8007b6a:	f43f ae78 	beq.w	800785e <_printf_float+0xb6>
 8007b6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b72:	4631      	mov	r1, r6
 8007b74:	4628      	mov	r0, r5
 8007b76:	47b8      	blx	r7
 8007b78:	3001      	adds	r0, #1
 8007b7a:	f43f ae70 	beq.w	800785e <_printf_float+0xb6>
 8007b7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b82:	2200      	movs	r2, #0
 8007b84:	2300      	movs	r3, #0
 8007b86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b8a:	f7f8 ffc5 	bl	8000b18 <__aeabi_dcmpeq>
 8007b8e:	b9c0      	cbnz	r0, 8007bc2 <_printf_float+0x41a>
 8007b90:	4653      	mov	r3, sl
 8007b92:	f108 0201 	add.w	r2, r8, #1
 8007b96:	4631      	mov	r1, r6
 8007b98:	4628      	mov	r0, r5
 8007b9a:	47b8      	blx	r7
 8007b9c:	3001      	adds	r0, #1
 8007b9e:	d10c      	bne.n	8007bba <_printf_float+0x412>
 8007ba0:	e65d      	b.n	800785e <_printf_float+0xb6>
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	465a      	mov	r2, fp
 8007ba6:	4631      	mov	r1, r6
 8007ba8:	4628      	mov	r0, r5
 8007baa:	47b8      	blx	r7
 8007bac:	3001      	adds	r0, #1
 8007bae:	f43f ae56 	beq.w	800785e <_printf_float+0xb6>
 8007bb2:	f108 0801 	add.w	r8, r8, #1
 8007bb6:	45d0      	cmp	r8, sl
 8007bb8:	dbf3      	blt.n	8007ba2 <_printf_float+0x3fa>
 8007bba:	464b      	mov	r3, r9
 8007bbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007bc0:	e6df      	b.n	8007982 <_printf_float+0x1da>
 8007bc2:	f04f 0800 	mov.w	r8, #0
 8007bc6:	f104 0b1a 	add.w	fp, r4, #26
 8007bca:	e7f4      	b.n	8007bb6 <_printf_float+0x40e>
 8007bcc:	2301      	movs	r3, #1
 8007bce:	4642      	mov	r2, r8
 8007bd0:	e7e1      	b.n	8007b96 <_printf_float+0x3ee>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	464a      	mov	r2, r9
 8007bd6:	4631      	mov	r1, r6
 8007bd8:	4628      	mov	r0, r5
 8007bda:	47b8      	blx	r7
 8007bdc:	3001      	adds	r0, #1
 8007bde:	f43f ae3e 	beq.w	800785e <_printf_float+0xb6>
 8007be2:	f108 0801 	add.w	r8, r8, #1
 8007be6:	68e3      	ldr	r3, [r4, #12]
 8007be8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007bea:	1a5b      	subs	r3, r3, r1
 8007bec:	4543      	cmp	r3, r8
 8007bee:	dcf0      	bgt.n	8007bd2 <_printf_float+0x42a>
 8007bf0:	e6fc      	b.n	80079ec <_printf_float+0x244>
 8007bf2:	f04f 0800 	mov.w	r8, #0
 8007bf6:	f104 0919 	add.w	r9, r4, #25
 8007bfa:	e7f4      	b.n	8007be6 <_printf_float+0x43e>

08007bfc <_printf_common>:
 8007bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c00:	4616      	mov	r6, r2
 8007c02:	4698      	mov	r8, r3
 8007c04:	688a      	ldr	r2, [r1, #8]
 8007c06:	690b      	ldr	r3, [r1, #16]
 8007c08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	bfb8      	it	lt
 8007c10:	4613      	movlt	r3, r2
 8007c12:	6033      	str	r3, [r6, #0]
 8007c14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c18:	4607      	mov	r7, r0
 8007c1a:	460c      	mov	r4, r1
 8007c1c:	b10a      	cbz	r2, 8007c22 <_printf_common+0x26>
 8007c1e:	3301      	adds	r3, #1
 8007c20:	6033      	str	r3, [r6, #0]
 8007c22:	6823      	ldr	r3, [r4, #0]
 8007c24:	0699      	lsls	r1, r3, #26
 8007c26:	bf42      	ittt	mi
 8007c28:	6833      	ldrmi	r3, [r6, #0]
 8007c2a:	3302      	addmi	r3, #2
 8007c2c:	6033      	strmi	r3, [r6, #0]
 8007c2e:	6825      	ldr	r5, [r4, #0]
 8007c30:	f015 0506 	ands.w	r5, r5, #6
 8007c34:	d106      	bne.n	8007c44 <_printf_common+0x48>
 8007c36:	f104 0a19 	add.w	sl, r4, #25
 8007c3a:	68e3      	ldr	r3, [r4, #12]
 8007c3c:	6832      	ldr	r2, [r6, #0]
 8007c3e:	1a9b      	subs	r3, r3, r2
 8007c40:	42ab      	cmp	r3, r5
 8007c42:	dc26      	bgt.n	8007c92 <_printf_common+0x96>
 8007c44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c48:	6822      	ldr	r2, [r4, #0]
 8007c4a:	3b00      	subs	r3, #0
 8007c4c:	bf18      	it	ne
 8007c4e:	2301      	movne	r3, #1
 8007c50:	0692      	lsls	r2, r2, #26
 8007c52:	d42b      	bmi.n	8007cac <_printf_common+0xb0>
 8007c54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c58:	4641      	mov	r1, r8
 8007c5a:	4638      	mov	r0, r7
 8007c5c:	47c8      	blx	r9
 8007c5e:	3001      	adds	r0, #1
 8007c60:	d01e      	beq.n	8007ca0 <_printf_common+0xa4>
 8007c62:	6823      	ldr	r3, [r4, #0]
 8007c64:	6922      	ldr	r2, [r4, #16]
 8007c66:	f003 0306 	and.w	r3, r3, #6
 8007c6a:	2b04      	cmp	r3, #4
 8007c6c:	bf02      	ittt	eq
 8007c6e:	68e5      	ldreq	r5, [r4, #12]
 8007c70:	6833      	ldreq	r3, [r6, #0]
 8007c72:	1aed      	subeq	r5, r5, r3
 8007c74:	68a3      	ldr	r3, [r4, #8]
 8007c76:	bf0c      	ite	eq
 8007c78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c7c:	2500      	movne	r5, #0
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	bfc4      	itt	gt
 8007c82:	1a9b      	subgt	r3, r3, r2
 8007c84:	18ed      	addgt	r5, r5, r3
 8007c86:	2600      	movs	r6, #0
 8007c88:	341a      	adds	r4, #26
 8007c8a:	42b5      	cmp	r5, r6
 8007c8c:	d11a      	bne.n	8007cc4 <_printf_common+0xc8>
 8007c8e:	2000      	movs	r0, #0
 8007c90:	e008      	b.n	8007ca4 <_printf_common+0xa8>
 8007c92:	2301      	movs	r3, #1
 8007c94:	4652      	mov	r2, sl
 8007c96:	4641      	mov	r1, r8
 8007c98:	4638      	mov	r0, r7
 8007c9a:	47c8      	blx	r9
 8007c9c:	3001      	adds	r0, #1
 8007c9e:	d103      	bne.n	8007ca8 <_printf_common+0xac>
 8007ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ca8:	3501      	adds	r5, #1
 8007caa:	e7c6      	b.n	8007c3a <_printf_common+0x3e>
 8007cac:	18e1      	adds	r1, r4, r3
 8007cae:	1c5a      	adds	r2, r3, #1
 8007cb0:	2030      	movs	r0, #48	@ 0x30
 8007cb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007cb6:	4422      	add	r2, r4
 8007cb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007cbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007cc0:	3302      	adds	r3, #2
 8007cc2:	e7c7      	b.n	8007c54 <_printf_common+0x58>
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	4622      	mov	r2, r4
 8007cc8:	4641      	mov	r1, r8
 8007cca:	4638      	mov	r0, r7
 8007ccc:	47c8      	blx	r9
 8007cce:	3001      	adds	r0, #1
 8007cd0:	d0e6      	beq.n	8007ca0 <_printf_common+0xa4>
 8007cd2:	3601      	adds	r6, #1
 8007cd4:	e7d9      	b.n	8007c8a <_printf_common+0x8e>
	...

08007cd8 <_printf_i>:
 8007cd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cdc:	7e0f      	ldrb	r7, [r1, #24]
 8007cde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ce0:	2f78      	cmp	r7, #120	@ 0x78
 8007ce2:	4691      	mov	r9, r2
 8007ce4:	4680      	mov	r8, r0
 8007ce6:	460c      	mov	r4, r1
 8007ce8:	469a      	mov	sl, r3
 8007cea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007cee:	d807      	bhi.n	8007d00 <_printf_i+0x28>
 8007cf0:	2f62      	cmp	r7, #98	@ 0x62
 8007cf2:	d80a      	bhi.n	8007d0a <_printf_i+0x32>
 8007cf4:	2f00      	cmp	r7, #0
 8007cf6:	f000 80d2 	beq.w	8007e9e <_printf_i+0x1c6>
 8007cfa:	2f58      	cmp	r7, #88	@ 0x58
 8007cfc:	f000 80b9 	beq.w	8007e72 <_printf_i+0x19a>
 8007d00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d08:	e03a      	b.n	8007d80 <_printf_i+0xa8>
 8007d0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d0e:	2b15      	cmp	r3, #21
 8007d10:	d8f6      	bhi.n	8007d00 <_printf_i+0x28>
 8007d12:	a101      	add	r1, pc, #4	@ (adr r1, 8007d18 <_printf_i+0x40>)
 8007d14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d18:	08007d71 	.word	0x08007d71
 8007d1c:	08007d85 	.word	0x08007d85
 8007d20:	08007d01 	.word	0x08007d01
 8007d24:	08007d01 	.word	0x08007d01
 8007d28:	08007d01 	.word	0x08007d01
 8007d2c:	08007d01 	.word	0x08007d01
 8007d30:	08007d85 	.word	0x08007d85
 8007d34:	08007d01 	.word	0x08007d01
 8007d38:	08007d01 	.word	0x08007d01
 8007d3c:	08007d01 	.word	0x08007d01
 8007d40:	08007d01 	.word	0x08007d01
 8007d44:	08007e85 	.word	0x08007e85
 8007d48:	08007daf 	.word	0x08007daf
 8007d4c:	08007e3f 	.word	0x08007e3f
 8007d50:	08007d01 	.word	0x08007d01
 8007d54:	08007d01 	.word	0x08007d01
 8007d58:	08007ea7 	.word	0x08007ea7
 8007d5c:	08007d01 	.word	0x08007d01
 8007d60:	08007daf 	.word	0x08007daf
 8007d64:	08007d01 	.word	0x08007d01
 8007d68:	08007d01 	.word	0x08007d01
 8007d6c:	08007e47 	.word	0x08007e47
 8007d70:	6833      	ldr	r3, [r6, #0]
 8007d72:	1d1a      	adds	r2, r3, #4
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	6032      	str	r2, [r6, #0]
 8007d78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d80:	2301      	movs	r3, #1
 8007d82:	e09d      	b.n	8007ec0 <_printf_i+0x1e8>
 8007d84:	6833      	ldr	r3, [r6, #0]
 8007d86:	6820      	ldr	r0, [r4, #0]
 8007d88:	1d19      	adds	r1, r3, #4
 8007d8a:	6031      	str	r1, [r6, #0]
 8007d8c:	0606      	lsls	r6, r0, #24
 8007d8e:	d501      	bpl.n	8007d94 <_printf_i+0xbc>
 8007d90:	681d      	ldr	r5, [r3, #0]
 8007d92:	e003      	b.n	8007d9c <_printf_i+0xc4>
 8007d94:	0645      	lsls	r5, r0, #25
 8007d96:	d5fb      	bpl.n	8007d90 <_printf_i+0xb8>
 8007d98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d9c:	2d00      	cmp	r5, #0
 8007d9e:	da03      	bge.n	8007da8 <_printf_i+0xd0>
 8007da0:	232d      	movs	r3, #45	@ 0x2d
 8007da2:	426d      	negs	r5, r5
 8007da4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007da8:	4859      	ldr	r0, [pc, #356]	@ (8007f10 <_printf_i+0x238>)
 8007daa:	230a      	movs	r3, #10
 8007dac:	e011      	b.n	8007dd2 <_printf_i+0xfa>
 8007dae:	6821      	ldr	r1, [r4, #0]
 8007db0:	6833      	ldr	r3, [r6, #0]
 8007db2:	0608      	lsls	r0, r1, #24
 8007db4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007db8:	d402      	bmi.n	8007dc0 <_printf_i+0xe8>
 8007dba:	0649      	lsls	r1, r1, #25
 8007dbc:	bf48      	it	mi
 8007dbe:	b2ad      	uxthmi	r5, r5
 8007dc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007dc2:	4853      	ldr	r0, [pc, #332]	@ (8007f10 <_printf_i+0x238>)
 8007dc4:	6033      	str	r3, [r6, #0]
 8007dc6:	bf14      	ite	ne
 8007dc8:	230a      	movne	r3, #10
 8007dca:	2308      	moveq	r3, #8
 8007dcc:	2100      	movs	r1, #0
 8007dce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007dd2:	6866      	ldr	r6, [r4, #4]
 8007dd4:	60a6      	str	r6, [r4, #8]
 8007dd6:	2e00      	cmp	r6, #0
 8007dd8:	bfa2      	ittt	ge
 8007dda:	6821      	ldrge	r1, [r4, #0]
 8007ddc:	f021 0104 	bicge.w	r1, r1, #4
 8007de0:	6021      	strge	r1, [r4, #0]
 8007de2:	b90d      	cbnz	r5, 8007de8 <_printf_i+0x110>
 8007de4:	2e00      	cmp	r6, #0
 8007de6:	d04b      	beq.n	8007e80 <_printf_i+0x1a8>
 8007de8:	4616      	mov	r6, r2
 8007dea:	fbb5 f1f3 	udiv	r1, r5, r3
 8007dee:	fb03 5711 	mls	r7, r3, r1, r5
 8007df2:	5dc7      	ldrb	r7, [r0, r7]
 8007df4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007df8:	462f      	mov	r7, r5
 8007dfa:	42bb      	cmp	r3, r7
 8007dfc:	460d      	mov	r5, r1
 8007dfe:	d9f4      	bls.n	8007dea <_printf_i+0x112>
 8007e00:	2b08      	cmp	r3, #8
 8007e02:	d10b      	bne.n	8007e1c <_printf_i+0x144>
 8007e04:	6823      	ldr	r3, [r4, #0]
 8007e06:	07df      	lsls	r7, r3, #31
 8007e08:	d508      	bpl.n	8007e1c <_printf_i+0x144>
 8007e0a:	6923      	ldr	r3, [r4, #16]
 8007e0c:	6861      	ldr	r1, [r4, #4]
 8007e0e:	4299      	cmp	r1, r3
 8007e10:	bfde      	ittt	le
 8007e12:	2330      	movle	r3, #48	@ 0x30
 8007e14:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e18:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e1c:	1b92      	subs	r2, r2, r6
 8007e1e:	6122      	str	r2, [r4, #16]
 8007e20:	f8cd a000 	str.w	sl, [sp]
 8007e24:	464b      	mov	r3, r9
 8007e26:	aa03      	add	r2, sp, #12
 8007e28:	4621      	mov	r1, r4
 8007e2a:	4640      	mov	r0, r8
 8007e2c:	f7ff fee6 	bl	8007bfc <_printf_common>
 8007e30:	3001      	adds	r0, #1
 8007e32:	d14a      	bne.n	8007eca <_printf_i+0x1f2>
 8007e34:	f04f 30ff 	mov.w	r0, #4294967295
 8007e38:	b004      	add	sp, #16
 8007e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e3e:	6823      	ldr	r3, [r4, #0]
 8007e40:	f043 0320 	orr.w	r3, r3, #32
 8007e44:	6023      	str	r3, [r4, #0]
 8007e46:	4833      	ldr	r0, [pc, #204]	@ (8007f14 <_printf_i+0x23c>)
 8007e48:	2778      	movs	r7, #120	@ 0x78
 8007e4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e4e:	6823      	ldr	r3, [r4, #0]
 8007e50:	6831      	ldr	r1, [r6, #0]
 8007e52:	061f      	lsls	r7, r3, #24
 8007e54:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e58:	d402      	bmi.n	8007e60 <_printf_i+0x188>
 8007e5a:	065f      	lsls	r7, r3, #25
 8007e5c:	bf48      	it	mi
 8007e5e:	b2ad      	uxthmi	r5, r5
 8007e60:	6031      	str	r1, [r6, #0]
 8007e62:	07d9      	lsls	r1, r3, #31
 8007e64:	bf44      	itt	mi
 8007e66:	f043 0320 	orrmi.w	r3, r3, #32
 8007e6a:	6023      	strmi	r3, [r4, #0]
 8007e6c:	b11d      	cbz	r5, 8007e76 <_printf_i+0x19e>
 8007e6e:	2310      	movs	r3, #16
 8007e70:	e7ac      	b.n	8007dcc <_printf_i+0xf4>
 8007e72:	4827      	ldr	r0, [pc, #156]	@ (8007f10 <_printf_i+0x238>)
 8007e74:	e7e9      	b.n	8007e4a <_printf_i+0x172>
 8007e76:	6823      	ldr	r3, [r4, #0]
 8007e78:	f023 0320 	bic.w	r3, r3, #32
 8007e7c:	6023      	str	r3, [r4, #0]
 8007e7e:	e7f6      	b.n	8007e6e <_printf_i+0x196>
 8007e80:	4616      	mov	r6, r2
 8007e82:	e7bd      	b.n	8007e00 <_printf_i+0x128>
 8007e84:	6833      	ldr	r3, [r6, #0]
 8007e86:	6825      	ldr	r5, [r4, #0]
 8007e88:	6961      	ldr	r1, [r4, #20]
 8007e8a:	1d18      	adds	r0, r3, #4
 8007e8c:	6030      	str	r0, [r6, #0]
 8007e8e:	062e      	lsls	r6, r5, #24
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	d501      	bpl.n	8007e98 <_printf_i+0x1c0>
 8007e94:	6019      	str	r1, [r3, #0]
 8007e96:	e002      	b.n	8007e9e <_printf_i+0x1c6>
 8007e98:	0668      	lsls	r0, r5, #25
 8007e9a:	d5fb      	bpl.n	8007e94 <_printf_i+0x1bc>
 8007e9c:	8019      	strh	r1, [r3, #0]
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	6123      	str	r3, [r4, #16]
 8007ea2:	4616      	mov	r6, r2
 8007ea4:	e7bc      	b.n	8007e20 <_printf_i+0x148>
 8007ea6:	6833      	ldr	r3, [r6, #0]
 8007ea8:	1d1a      	adds	r2, r3, #4
 8007eaa:	6032      	str	r2, [r6, #0]
 8007eac:	681e      	ldr	r6, [r3, #0]
 8007eae:	6862      	ldr	r2, [r4, #4]
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	f7f8 f9b4 	bl	8000220 <memchr>
 8007eb8:	b108      	cbz	r0, 8007ebe <_printf_i+0x1e6>
 8007eba:	1b80      	subs	r0, r0, r6
 8007ebc:	6060      	str	r0, [r4, #4]
 8007ebe:	6863      	ldr	r3, [r4, #4]
 8007ec0:	6123      	str	r3, [r4, #16]
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ec8:	e7aa      	b.n	8007e20 <_printf_i+0x148>
 8007eca:	6923      	ldr	r3, [r4, #16]
 8007ecc:	4632      	mov	r2, r6
 8007ece:	4649      	mov	r1, r9
 8007ed0:	4640      	mov	r0, r8
 8007ed2:	47d0      	blx	sl
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	d0ad      	beq.n	8007e34 <_printf_i+0x15c>
 8007ed8:	6823      	ldr	r3, [r4, #0]
 8007eda:	079b      	lsls	r3, r3, #30
 8007edc:	d413      	bmi.n	8007f06 <_printf_i+0x22e>
 8007ede:	68e0      	ldr	r0, [r4, #12]
 8007ee0:	9b03      	ldr	r3, [sp, #12]
 8007ee2:	4298      	cmp	r0, r3
 8007ee4:	bfb8      	it	lt
 8007ee6:	4618      	movlt	r0, r3
 8007ee8:	e7a6      	b.n	8007e38 <_printf_i+0x160>
 8007eea:	2301      	movs	r3, #1
 8007eec:	4632      	mov	r2, r6
 8007eee:	4649      	mov	r1, r9
 8007ef0:	4640      	mov	r0, r8
 8007ef2:	47d0      	blx	sl
 8007ef4:	3001      	adds	r0, #1
 8007ef6:	d09d      	beq.n	8007e34 <_printf_i+0x15c>
 8007ef8:	3501      	adds	r5, #1
 8007efa:	68e3      	ldr	r3, [r4, #12]
 8007efc:	9903      	ldr	r1, [sp, #12]
 8007efe:	1a5b      	subs	r3, r3, r1
 8007f00:	42ab      	cmp	r3, r5
 8007f02:	dcf2      	bgt.n	8007eea <_printf_i+0x212>
 8007f04:	e7eb      	b.n	8007ede <_printf_i+0x206>
 8007f06:	2500      	movs	r5, #0
 8007f08:	f104 0619 	add.w	r6, r4, #25
 8007f0c:	e7f5      	b.n	8007efa <_printf_i+0x222>
 8007f0e:	bf00      	nop
 8007f10:	0800a193 	.word	0x0800a193
 8007f14:	0800a1a4 	.word	0x0800a1a4

08007f18 <std>:
 8007f18:	2300      	movs	r3, #0
 8007f1a:	b510      	push	{r4, lr}
 8007f1c:	4604      	mov	r4, r0
 8007f1e:	e9c0 3300 	strd	r3, r3, [r0]
 8007f22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f26:	6083      	str	r3, [r0, #8]
 8007f28:	8181      	strh	r1, [r0, #12]
 8007f2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f2c:	81c2      	strh	r2, [r0, #14]
 8007f2e:	6183      	str	r3, [r0, #24]
 8007f30:	4619      	mov	r1, r3
 8007f32:	2208      	movs	r2, #8
 8007f34:	305c      	adds	r0, #92	@ 0x5c
 8007f36:	f000 f906 	bl	8008146 <memset>
 8007f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f70 <std+0x58>)
 8007f3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f74 <std+0x5c>)
 8007f40:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f42:	4b0d      	ldr	r3, [pc, #52]	@ (8007f78 <std+0x60>)
 8007f44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f46:	4b0d      	ldr	r3, [pc, #52]	@ (8007f7c <std+0x64>)
 8007f48:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f80 <std+0x68>)
 8007f4c:	6224      	str	r4, [r4, #32]
 8007f4e:	429c      	cmp	r4, r3
 8007f50:	d006      	beq.n	8007f60 <std+0x48>
 8007f52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f56:	4294      	cmp	r4, r2
 8007f58:	d002      	beq.n	8007f60 <std+0x48>
 8007f5a:	33d0      	adds	r3, #208	@ 0xd0
 8007f5c:	429c      	cmp	r4, r3
 8007f5e:	d105      	bne.n	8007f6c <std+0x54>
 8007f60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f68:	f000 b96a 	b.w	8008240 <__retarget_lock_init_recursive>
 8007f6c:	bd10      	pop	{r4, pc}
 8007f6e:	bf00      	nop
 8007f70:	080080c1 	.word	0x080080c1
 8007f74:	080080e3 	.word	0x080080e3
 8007f78:	0800811b 	.word	0x0800811b
 8007f7c:	0800813f 	.word	0x0800813f
 8007f80:	2000056c 	.word	0x2000056c

08007f84 <stdio_exit_handler>:
 8007f84:	4a02      	ldr	r2, [pc, #8]	@ (8007f90 <stdio_exit_handler+0xc>)
 8007f86:	4903      	ldr	r1, [pc, #12]	@ (8007f94 <stdio_exit_handler+0x10>)
 8007f88:	4803      	ldr	r0, [pc, #12]	@ (8007f98 <stdio_exit_handler+0x14>)
 8007f8a:	f000 b869 	b.w	8008060 <_fwalk_sglue>
 8007f8e:	bf00      	nop
 8007f90:	20000010 	.word	0x20000010
 8007f94:	08009b81 	.word	0x08009b81
 8007f98:	20000020 	.word	0x20000020

08007f9c <cleanup_stdio>:
 8007f9c:	6841      	ldr	r1, [r0, #4]
 8007f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd0 <cleanup_stdio+0x34>)
 8007fa0:	4299      	cmp	r1, r3
 8007fa2:	b510      	push	{r4, lr}
 8007fa4:	4604      	mov	r4, r0
 8007fa6:	d001      	beq.n	8007fac <cleanup_stdio+0x10>
 8007fa8:	f001 fdea 	bl	8009b80 <_fflush_r>
 8007fac:	68a1      	ldr	r1, [r4, #8]
 8007fae:	4b09      	ldr	r3, [pc, #36]	@ (8007fd4 <cleanup_stdio+0x38>)
 8007fb0:	4299      	cmp	r1, r3
 8007fb2:	d002      	beq.n	8007fba <cleanup_stdio+0x1e>
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	f001 fde3 	bl	8009b80 <_fflush_r>
 8007fba:	68e1      	ldr	r1, [r4, #12]
 8007fbc:	4b06      	ldr	r3, [pc, #24]	@ (8007fd8 <cleanup_stdio+0x3c>)
 8007fbe:	4299      	cmp	r1, r3
 8007fc0:	d004      	beq.n	8007fcc <cleanup_stdio+0x30>
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fc8:	f001 bdda 	b.w	8009b80 <_fflush_r>
 8007fcc:	bd10      	pop	{r4, pc}
 8007fce:	bf00      	nop
 8007fd0:	2000056c 	.word	0x2000056c
 8007fd4:	200005d4 	.word	0x200005d4
 8007fd8:	2000063c 	.word	0x2000063c

08007fdc <global_stdio_init.part.0>:
 8007fdc:	b510      	push	{r4, lr}
 8007fde:	4b0b      	ldr	r3, [pc, #44]	@ (800800c <global_stdio_init.part.0+0x30>)
 8007fe0:	4c0b      	ldr	r4, [pc, #44]	@ (8008010 <global_stdio_init.part.0+0x34>)
 8007fe2:	4a0c      	ldr	r2, [pc, #48]	@ (8008014 <global_stdio_init.part.0+0x38>)
 8007fe4:	601a      	str	r2, [r3, #0]
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	2200      	movs	r2, #0
 8007fea:	2104      	movs	r1, #4
 8007fec:	f7ff ff94 	bl	8007f18 <std>
 8007ff0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	2109      	movs	r1, #9
 8007ff8:	f7ff ff8e 	bl	8007f18 <std>
 8007ffc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008000:	2202      	movs	r2, #2
 8008002:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008006:	2112      	movs	r1, #18
 8008008:	f7ff bf86 	b.w	8007f18 <std>
 800800c:	200006a4 	.word	0x200006a4
 8008010:	2000056c 	.word	0x2000056c
 8008014:	08007f85 	.word	0x08007f85

08008018 <__sfp_lock_acquire>:
 8008018:	4801      	ldr	r0, [pc, #4]	@ (8008020 <__sfp_lock_acquire+0x8>)
 800801a:	f000 b912 	b.w	8008242 <__retarget_lock_acquire_recursive>
 800801e:	bf00      	nop
 8008020:	200006ad 	.word	0x200006ad

08008024 <__sfp_lock_release>:
 8008024:	4801      	ldr	r0, [pc, #4]	@ (800802c <__sfp_lock_release+0x8>)
 8008026:	f000 b90d 	b.w	8008244 <__retarget_lock_release_recursive>
 800802a:	bf00      	nop
 800802c:	200006ad 	.word	0x200006ad

08008030 <__sinit>:
 8008030:	b510      	push	{r4, lr}
 8008032:	4604      	mov	r4, r0
 8008034:	f7ff fff0 	bl	8008018 <__sfp_lock_acquire>
 8008038:	6a23      	ldr	r3, [r4, #32]
 800803a:	b11b      	cbz	r3, 8008044 <__sinit+0x14>
 800803c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008040:	f7ff bff0 	b.w	8008024 <__sfp_lock_release>
 8008044:	4b04      	ldr	r3, [pc, #16]	@ (8008058 <__sinit+0x28>)
 8008046:	6223      	str	r3, [r4, #32]
 8008048:	4b04      	ldr	r3, [pc, #16]	@ (800805c <__sinit+0x2c>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1f5      	bne.n	800803c <__sinit+0xc>
 8008050:	f7ff ffc4 	bl	8007fdc <global_stdio_init.part.0>
 8008054:	e7f2      	b.n	800803c <__sinit+0xc>
 8008056:	bf00      	nop
 8008058:	08007f9d 	.word	0x08007f9d
 800805c:	200006a4 	.word	0x200006a4

08008060 <_fwalk_sglue>:
 8008060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008064:	4607      	mov	r7, r0
 8008066:	4688      	mov	r8, r1
 8008068:	4614      	mov	r4, r2
 800806a:	2600      	movs	r6, #0
 800806c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008070:	f1b9 0901 	subs.w	r9, r9, #1
 8008074:	d505      	bpl.n	8008082 <_fwalk_sglue+0x22>
 8008076:	6824      	ldr	r4, [r4, #0]
 8008078:	2c00      	cmp	r4, #0
 800807a:	d1f7      	bne.n	800806c <_fwalk_sglue+0xc>
 800807c:	4630      	mov	r0, r6
 800807e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008082:	89ab      	ldrh	r3, [r5, #12]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d907      	bls.n	8008098 <_fwalk_sglue+0x38>
 8008088:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800808c:	3301      	adds	r3, #1
 800808e:	d003      	beq.n	8008098 <_fwalk_sglue+0x38>
 8008090:	4629      	mov	r1, r5
 8008092:	4638      	mov	r0, r7
 8008094:	47c0      	blx	r8
 8008096:	4306      	orrs	r6, r0
 8008098:	3568      	adds	r5, #104	@ 0x68
 800809a:	e7e9      	b.n	8008070 <_fwalk_sglue+0x10>

0800809c <iprintf>:
 800809c:	b40f      	push	{r0, r1, r2, r3}
 800809e:	b507      	push	{r0, r1, r2, lr}
 80080a0:	4906      	ldr	r1, [pc, #24]	@ (80080bc <iprintf+0x20>)
 80080a2:	ab04      	add	r3, sp, #16
 80080a4:	6808      	ldr	r0, [r1, #0]
 80080a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80080aa:	6881      	ldr	r1, [r0, #8]
 80080ac:	9301      	str	r3, [sp, #4]
 80080ae:	f001 fbcb 	bl	8009848 <_vfiprintf_r>
 80080b2:	b003      	add	sp, #12
 80080b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80080b8:	b004      	add	sp, #16
 80080ba:	4770      	bx	lr
 80080bc:	2000001c 	.word	0x2000001c

080080c0 <__sread>:
 80080c0:	b510      	push	{r4, lr}
 80080c2:	460c      	mov	r4, r1
 80080c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080c8:	f000 f86c 	bl	80081a4 <_read_r>
 80080cc:	2800      	cmp	r0, #0
 80080ce:	bfab      	itete	ge
 80080d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080d2:	89a3      	ldrhlt	r3, [r4, #12]
 80080d4:	181b      	addge	r3, r3, r0
 80080d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080da:	bfac      	ite	ge
 80080dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080de:	81a3      	strhlt	r3, [r4, #12]
 80080e0:	bd10      	pop	{r4, pc}

080080e2 <__swrite>:
 80080e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080e6:	461f      	mov	r7, r3
 80080e8:	898b      	ldrh	r3, [r1, #12]
 80080ea:	05db      	lsls	r3, r3, #23
 80080ec:	4605      	mov	r5, r0
 80080ee:	460c      	mov	r4, r1
 80080f0:	4616      	mov	r6, r2
 80080f2:	d505      	bpl.n	8008100 <__swrite+0x1e>
 80080f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f8:	2302      	movs	r3, #2
 80080fa:	2200      	movs	r2, #0
 80080fc:	f000 f840 	bl	8008180 <_lseek_r>
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008106:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800810a:	81a3      	strh	r3, [r4, #12]
 800810c:	4632      	mov	r2, r6
 800810e:	463b      	mov	r3, r7
 8008110:	4628      	mov	r0, r5
 8008112:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008116:	f000 b857 	b.w	80081c8 <_write_r>

0800811a <__sseek>:
 800811a:	b510      	push	{r4, lr}
 800811c:	460c      	mov	r4, r1
 800811e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008122:	f000 f82d 	bl	8008180 <_lseek_r>
 8008126:	1c43      	adds	r3, r0, #1
 8008128:	89a3      	ldrh	r3, [r4, #12]
 800812a:	bf15      	itete	ne
 800812c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800812e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008132:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008136:	81a3      	strheq	r3, [r4, #12]
 8008138:	bf18      	it	ne
 800813a:	81a3      	strhne	r3, [r4, #12]
 800813c:	bd10      	pop	{r4, pc}

0800813e <__sclose>:
 800813e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008142:	f000 b80d 	b.w	8008160 <_close_r>

08008146 <memset>:
 8008146:	4402      	add	r2, r0
 8008148:	4603      	mov	r3, r0
 800814a:	4293      	cmp	r3, r2
 800814c:	d100      	bne.n	8008150 <memset+0xa>
 800814e:	4770      	bx	lr
 8008150:	f803 1b01 	strb.w	r1, [r3], #1
 8008154:	e7f9      	b.n	800814a <memset+0x4>
	...

08008158 <_localeconv_r>:
 8008158:	4800      	ldr	r0, [pc, #0]	@ (800815c <_localeconv_r+0x4>)
 800815a:	4770      	bx	lr
 800815c:	2000015c 	.word	0x2000015c

08008160 <_close_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	4d06      	ldr	r5, [pc, #24]	@ (800817c <_close_r+0x1c>)
 8008164:	2300      	movs	r3, #0
 8008166:	4604      	mov	r4, r0
 8008168:	4608      	mov	r0, r1
 800816a:	602b      	str	r3, [r5, #0]
 800816c:	f7f9 fe80 	bl	8001e70 <_close>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_close_r+0x1a>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_close_r+0x1a>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	200006a8 	.word	0x200006a8

08008180 <_lseek_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	4d07      	ldr	r5, [pc, #28]	@ (80081a0 <_lseek_r+0x20>)
 8008184:	4604      	mov	r4, r0
 8008186:	4608      	mov	r0, r1
 8008188:	4611      	mov	r1, r2
 800818a:	2200      	movs	r2, #0
 800818c:	602a      	str	r2, [r5, #0]
 800818e:	461a      	mov	r2, r3
 8008190:	f7f9 fe95 	bl	8001ebe <_lseek>
 8008194:	1c43      	adds	r3, r0, #1
 8008196:	d102      	bne.n	800819e <_lseek_r+0x1e>
 8008198:	682b      	ldr	r3, [r5, #0]
 800819a:	b103      	cbz	r3, 800819e <_lseek_r+0x1e>
 800819c:	6023      	str	r3, [r4, #0]
 800819e:	bd38      	pop	{r3, r4, r5, pc}
 80081a0:	200006a8 	.word	0x200006a8

080081a4 <_read_r>:
 80081a4:	b538      	push	{r3, r4, r5, lr}
 80081a6:	4d07      	ldr	r5, [pc, #28]	@ (80081c4 <_read_r+0x20>)
 80081a8:	4604      	mov	r4, r0
 80081aa:	4608      	mov	r0, r1
 80081ac:	4611      	mov	r1, r2
 80081ae:	2200      	movs	r2, #0
 80081b0:	602a      	str	r2, [r5, #0]
 80081b2:	461a      	mov	r2, r3
 80081b4:	f7f9 fe23 	bl	8001dfe <_read>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d102      	bne.n	80081c2 <_read_r+0x1e>
 80081bc:	682b      	ldr	r3, [r5, #0]
 80081be:	b103      	cbz	r3, 80081c2 <_read_r+0x1e>
 80081c0:	6023      	str	r3, [r4, #0]
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
 80081c4:	200006a8 	.word	0x200006a8

080081c8 <_write_r>:
 80081c8:	b538      	push	{r3, r4, r5, lr}
 80081ca:	4d07      	ldr	r5, [pc, #28]	@ (80081e8 <_write_r+0x20>)
 80081cc:	4604      	mov	r4, r0
 80081ce:	4608      	mov	r0, r1
 80081d0:	4611      	mov	r1, r2
 80081d2:	2200      	movs	r2, #0
 80081d4:	602a      	str	r2, [r5, #0]
 80081d6:	461a      	mov	r2, r3
 80081d8:	f7f9 fe2e 	bl	8001e38 <_write>
 80081dc:	1c43      	adds	r3, r0, #1
 80081de:	d102      	bne.n	80081e6 <_write_r+0x1e>
 80081e0:	682b      	ldr	r3, [r5, #0]
 80081e2:	b103      	cbz	r3, 80081e6 <_write_r+0x1e>
 80081e4:	6023      	str	r3, [r4, #0]
 80081e6:	bd38      	pop	{r3, r4, r5, pc}
 80081e8:	200006a8 	.word	0x200006a8

080081ec <__errno>:
 80081ec:	4b01      	ldr	r3, [pc, #4]	@ (80081f4 <__errno+0x8>)
 80081ee:	6818      	ldr	r0, [r3, #0]
 80081f0:	4770      	bx	lr
 80081f2:	bf00      	nop
 80081f4:	2000001c 	.word	0x2000001c

080081f8 <__libc_init_array>:
 80081f8:	b570      	push	{r4, r5, r6, lr}
 80081fa:	4d0d      	ldr	r5, [pc, #52]	@ (8008230 <__libc_init_array+0x38>)
 80081fc:	4c0d      	ldr	r4, [pc, #52]	@ (8008234 <__libc_init_array+0x3c>)
 80081fe:	1b64      	subs	r4, r4, r5
 8008200:	10a4      	asrs	r4, r4, #2
 8008202:	2600      	movs	r6, #0
 8008204:	42a6      	cmp	r6, r4
 8008206:	d109      	bne.n	800821c <__libc_init_array+0x24>
 8008208:	4d0b      	ldr	r5, [pc, #44]	@ (8008238 <__libc_init_array+0x40>)
 800820a:	4c0c      	ldr	r4, [pc, #48]	@ (800823c <__libc_init_array+0x44>)
 800820c:	f001 fec6 	bl	8009f9c <_init>
 8008210:	1b64      	subs	r4, r4, r5
 8008212:	10a4      	asrs	r4, r4, #2
 8008214:	2600      	movs	r6, #0
 8008216:	42a6      	cmp	r6, r4
 8008218:	d105      	bne.n	8008226 <__libc_init_array+0x2e>
 800821a:	bd70      	pop	{r4, r5, r6, pc}
 800821c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008220:	4798      	blx	r3
 8008222:	3601      	adds	r6, #1
 8008224:	e7ee      	b.n	8008204 <__libc_init_array+0xc>
 8008226:	f855 3b04 	ldr.w	r3, [r5], #4
 800822a:	4798      	blx	r3
 800822c:	3601      	adds	r6, #1
 800822e:	e7f2      	b.n	8008216 <__libc_init_array+0x1e>
 8008230:	0800a3f8 	.word	0x0800a3f8
 8008234:	0800a3f8 	.word	0x0800a3f8
 8008238:	0800a3f8 	.word	0x0800a3f8
 800823c:	0800a3fc 	.word	0x0800a3fc

08008240 <__retarget_lock_init_recursive>:
 8008240:	4770      	bx	lr

08008242 <__retarget_lock_acquire_recursive>:
 8008242:	4770      	bx	lr

08008244 <__retarget_lock_release_recursive>:
 8008244:	4770      	bx	lr

08008246 <strcpy>:
 8008246:	4603      	mov	r3, r0
 8008248:	f811 2b01 	ldrb.w	r2, [r1], #1
 800824c:	f803 2b01 	strb.w	r2, [r3], #1
 8008250:	2a00      	cmp	r2, #0
 8008252:	d1f9      	bne.n	8008248 <strcpy+0x2>
 8008254:	4770      	bx	lr

08008256 <quorem>:
 8008256:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800825a:	6903      	ldr	r3, [r0, #16]
 800825c:	690c      	ldr	r4, [r1, #16]
 800825e:	42a3      	cmp	r3, r4
 8008260:	4607      	mov	r7, r0
 8008262:	db7e      	blt.n	8008362 <quorem+0x10c>
 8008264:	3c01      	subs	r4, #1
 8008266:	f101 0814 	add.w	r8, r1, #20
 800826a:	00a3      	lsls	r3, r4, #2
 800826c:	f100 0514 	add.w	r5, r0, #20
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800827c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008280:	3301      	adds	r3, #1
 8008282:	429a      	cmp	r2, r3
 8008284:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008288:	fbb2 f6f3 	udiv	r6, r2, r3
 800828c:	d32e      	bcc.n	80082ec <quorem+0x96>
 800828e:	f04f 0a00 	mov.w	sl, #0
 8008292:	46c4      	mov	ip, r8
 8008294:	46ae      	mov	lr, r5
 8008296:	46d3      	mov	fp, sl
 8008298:	f85c 3b04 	ldr.w	r3, [ip], #4
 800829c:	b298      	uxth	r0, r3
 800829e:	fb06 a000 	mla	r0, r6, r0, sl
 80082a2:	0c02      	lsrs	r2, r0, #16
 80082a4:	0c1b      	lsrs	r3, r3, #16
 80082a6:	fb06 2303 	mla	r3, r6, r3, r2
 80082aa:	f8de 2000 	ldr.w	r2, [lr]
 80082ae:	b280      	uxth	r0, r0
 80082b0:	b292      	uxth	r2, r2
 80082b2:	1a12      	subs	r2, r2, r0
 80082b4:	445a      	add	r2, fp
 80082b6:	f8de 0000 	ldr.w	r0, [lr]
 80082ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082be:	b29b      	uxth	r3, r3
 80082c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80082c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80082c8:	b292      	uxth	r2, r2
 80082ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80082ce:	45e1      	cmp	r9, ip
 80082d0:	f84e 2b04 	str.w	r2, [lr], #4
 80082d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80082d8:	d2de      	bcs.n	8008298 <quorem+0x42>
 80082da:	9b00      	ldr	r3, [sp, #0]
 80082dc:	58eb      	ldr	r3, [r5, r3]
 80082de:	b92b      	cbnz	r3, 80082ec <quorem+0x96>
 80082e0:	9b01      	ldr	r3, [sp, #4]
 80082e2:	3b04      	subs	r3, #4
 80082e4:	429d      	cmp	r5, r3
 80082e6:	461a      	mov	r2, r3
 80082e8:	d32f      	bcc.n	800834a <quorem+0xf4>
 80082ea:	613c      	str	r4, [r7, #16]
 80082ec:	4638      	mov	r0, r7
 80082ee:	f001 f979 	bl	80095e4 <__mcmp>
 80082f2:	2800      	cmp	r0, #0
 80082f4:	db25      	blt.n	8008342 <quorem+0xec>
 80082f6:	4629      	mov	r1, r5
 80082f8:	2000      	movs	r0, #0
 80082fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80082fe:	f8d1 c000 	ldr.w	ip, [r1]
 8008302:	fa1f fe82 	uxth.w	lr, r2
 8008306:	fa1f f38c 	uxth.w	r3, ip
 800830a:	eba3 030e 	sub.w	r3, r3, lr
 800830e:	4403      	add	r3, r0
 8008310:	0c12      	lsrs	r2, r2, #16
 8008312:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008316:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800831a:	b29b      	uxth	r3, r3
 800831c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008320:	45c1      	cmp	r9, r8
 8008322:	f841 3b04 	str.w	r3, [r1], #4
 8008326:	ea4f 4022 	mov.w	r0, r2, asr #16
 800832a:	d2e6      	bcs.n	80082fa <quorem+0xa4>
 800832c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008330:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008334:	b922      	cbnz	r2, 8008340 <quorem+0xea>
 8008336:	3b04      	subs	r3, #4
 8008338:	429d      	cmp	r5, r3
 800833a:	461a      	mov	r2, r3
 800833c:	d30b      	bcc.n	8008356 <quorem+0x100>
 800833e:	613c      	str	r4, [r7, #16]
 8008340:	3601      	adds	r6, #1
 8008342:	4630      	mov	r0, r6
 8008344:	b003      	add	sp, #12
 8008346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800834a:	6812      	ldr	r2, [r2, #0]
 800834c:	3b04      	subs	r3, #4
 800834e:	2a00      	cmp	r2, #0
 8008350:	d1cb      	bne.n	80082ea <quorem+0x94>
 8008352:	3c01      	subs	r4, #1
 8008354:	e7c6      	b.n	80082e4 <quorem+0x8e>
 8008356:	6812      	ldr	r2, [r2, #0]
 8008358:	3b04      	subs	r3, #4
 800835a:	2a00      	cmp	r2, #0
 800835c:	d1ef      	bne.n	800833e <quorem+0xe8>
 800835e:	3c01      	subs	r4, #1
 8008360:	e7ea      	b.n	8008338 <quorem+0xe2>
 8008362:	2000      	movs	r0, #0
 8008364:	e7ee      	b.n	8008344 <quorem+0xee>
	...

08008368 <_dtoa_r>:
 8008368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800836c:	69c7      	ldr	r7, [r0, #28]
 800836e:	b099      	sub	sp, #100	@ 0x64
 8008370:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008374:	ec55 4b10 	vmov	r4, r5, d0
 8008378:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800837a:	9109      	str	r1, [sp, #36]	@ 0x24
 800837c:	4683      	mov	fp, r0
 800837e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008380:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008382:	b97f      	cbnz	r7, 80083a4 <_dtoa_r+0x3c>
 8008384:	2010      	movs	r0, #16
 8008386:	f000 fdfd 	bl	8008f84 <malloc>
 800838a:	4602      	mov	r2, r0
 800838c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008390:	b920      	cbnz	r0, 800839c <_dtoa_r+0x34>
 8008392:	4ba7      	ldr	r3, [pc, #668]	@ (8008630 <_dtoa_r+0x2c8>)
 8008394:	21ef      	movs	r1, #239	@ 0xef
 8008396:	48a7      	ldr	r0, [pc, #668]	@ (8008634 <_dtoa_r+0x2cc>)
 8008398:	f001 fccc 	bl	8009d34 <__assert_func>
 800839c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80083a0:	6007      	str	r7, [r0, #0]
 80083a2:	60c7      	str	r7, [r0, #12]
 80083a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80083a8:	6819      	ldr	r1, [r3, #0]
 80083aa:	b159      	cbz	r1, 80083c4 <_dtoa_r+0x5c>
 80083ac:	685a      	ldr	r2, [r3, #4]
 80083ae:	604a      	str	r2, [r1, #4]
 80083b0:	2301      	movs	r3, #1
 80083b2:	4093      	lsls	r3, r2
 80083b4:	608b      	str	r3, [r1, #8]
 80083b6:	4658      	mov	r0, fp
 80083b8:	f000 feda 	bl	8009170 <_Bfree>
 80083bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80083c0:	2200      	movs	r2, #0
 80083c2:	601a      	str	r2, [r3, #0]
 80083c4:	1e2b      	subs	r3, r5, #0
 80083c6:	bfb9      	ittee	lt
 80083c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80083cc:	9303      	strlt	r3, [sp, #12]
 80083ce:	2300      	movge	r3, #0
 80083d0:	6033      	strge	r3, [r6, #0]
 80083d2:	9f03      	ldr	r7, [sp, #12]
 80083d4:	4b98      	ldr	r3, [pc, #608]	@ (8008638 <_dtoa_r+0x2d0>)
 80083d6:	bfbc      	itt	lt
 80083d8:	2201      	movlt	r2, #1
 80083da:	6032      	strlt	r2, [r6, #0]
 80083dc:	43bb      	bics	r3, r7
 80083de:	d112      	bne.n	8008406 <_dtoa_r+0x9e>
 80083e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80083e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80083e6:	6013      	str	r3, [r2, #0]
 80083e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80083ec:	4323      	orrs	r3, r4
 80083ee:	f000 854d 	beq.w	8008e8c <_dtoa_r+0xb24>
 80083f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80083f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800864c <_dtoa_r+0x2e4>
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 854f 	beq.w	8008e9c <_dtoa_r+0xb34>
 80083fe:	f10a 0303 	add.w	r3, sl, #3
 8008402:	f000 bd49 	b.w	8008e98 <_dtoa_r+0xb30>
 8008406:	ed9d 7b02 	vldr	d7, [sp, #8]
 800840a:	2200      	movs	r2, #0
 800840c:	ec51 0b17 	vmov	r0, r1, d7
 8008410:	2300      	movs	r3, #0
 8008412:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008416:	f7f8 fb7f 	bl	8000b18 <__aeabi_dcmpeq>
 800841a:	4680      	mov	r8, r0
 800841c:	b158      	cbz	r0, 8008436 <_dtoa_r+0xce>
 800841e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008420:	2301      	movs	r3, #1
 8008422:	6013      	str	r3, [r2, #0]
 8008424:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008426:	b113      	cbz	r3, 800842e <_dtoa_r+0xc6>
 8008428:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800842a:	4b84      	ldr	r3, [pc, #528]	@ (800863c <_dtoa_r+0x2d4>)
 800842c:	6013      	str	r3, [r2, #0]
 800842e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008650 <_dtoa_r+0x2e8>
 8008432:	f000 bd33 	b.w	8008e9c <_dtoa_r+0xb34>
 8008436:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800843a:	aa16      	add	r2, sp, #88	@ 0x58
 800843c:	a917      	add	r1, sp, #92	@ 0x5c
 800843e:	4658      	mov	r0, fp
 8008440:	f001 f980 	bl	8009744 <__d2b>
 8008444:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008448:	4681      	mov	r9, r0
 800844a:	2e00      	cmp	r6, #0
 800844c:	d077      	beq.n	800853e <_dtoa_r+0x1d6>
 800844e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008450:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008458:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800845c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008460:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008464:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008468:	4619      	mov	r1, r3
 800846a:	2200      	movs	r2, #0
 800846c:	4b74      	ldr	r3, [pc, #464]	@ (8008640 <_dtoa_r+0x2d8>)
 800846e:	f7f7 ff33 	bl	80002d8 <__aeabi_dsub>
 8008472:	a369      	add	r3, pc, #420	@ (adr r3, 8008618 <_dtoa_r+0x2b0>)
 8008474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008478:	f7f8 f8e6 	bl	8000648 <__aeabi_dmul>
 800847c:	a368      	add	r3, pc, #416	@ (adr r3, 8008620 <_dtoa_r+0x2b8>)
 800847e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008482:	f7f7 ff2b 	bl	80002dc <__adddf3>
 8008486:	4604      	mov	r4, r0
 8008488:	4630      	mov	r0, r6
 800848a:	460d      	mov	r5, r1
 800848c:	f7f8 f872 	bl	8000574 <__aeabi_i2d>
 8008490:	a365      	add	r3, pc, #404	@ (adr r3, 8008628 <_dtoa_r+0x2c0>)
 8008492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008496:	f7f8 f8d7 	bl	8000648 <__aeabi_dmul>
 800849a:	4602      	mov	r2, r0
 800849c:	460b      	mov	r3, r1
 800849e:	4620      	mov	r0, r4
 80084a0:	4629      	mov	r1, r5
 80084a2:	f7f7 ff1b 	bl	80002dc <__adddf3>
 80084a6:	4604      	mov	r4, r0
 80084a8:	460d      	mov	r5, r1
 80084aa:	f7f8 fb7d 	bl	8000ba8 <__aeabi_d2iz>
 80084ae:	2200      	movs	r2, #0
 80084b0:	4607      	mov	r7, r0
 80084b2:	2300      	movs	r3, #0
 80084b4:	4620      	mov	r0, r4
 80084b6:	4629      	mov	r1, r5
 80084b8:	f7f8 fb38 	bl	8000b2c <__aeabi_dcmplt>
 80084bc:	b140      	cbz	r0, 80084d0 <_dtoa_r+0x168>
 80084be:	4638      	mov	r0, r7
 80084c0:	f7f8 f858 	bl	8000574 <__aeabi_i2d>
 80084c4:	4622      	mov	r2, r4
 80084c6:	462b      	mov	r3, r5
 80084c8:	f7f8 fb26 	bl	8000b18 <__aeabi_dcmpeq>
 80084cc:	b900      	cbnz	r0, 80084d0 <_dtoa_r+0x168>
 80084ce:	3f01      	subs	r7, #1
 80084d0:	2f16      	cmp	r7, #22
 80084d2:	d851      	bhi.n	8008578 <_dtoa_r+0x210>
 80084d4:	4b5b      	ldr	r3, [pc, #364]	@ (8008644 <_dtoa_r+0x2dc>)
 80084d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80084da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084e2:	f7f8 fb23 	bl	8000b2c <__aeabi_dcmplt>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	d048      	beq.n	800857c <_dtoa_r+0x214>
 80084ea:	3f01      	subs	r7, #1
 80084ec:	2300      	movs	r3, #0
 80084ee:	9312      	str	r3, [sp, #72]	@ 0x48
 80084f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80084f2:	1b9b      	subs	r3, r3, r6
 80084f4:	1e5a      	subs	r2, r3, #1
 80084f6:	bf44      	itt	mi
 80084f8:	f1c3 0801 	rsbmi	r8, r3, #1
 80084fc:	2300      	movmi	r3, #0
 80084fe:	9208      	str	r2, [sp, #32]
 8008500:	bf54      	ite	pl
 8008502:	f04f 0800 	movpl.w	r8, #0
 8008506:	9308      	strmi	r3, [sp, #32]
 8008508:	2f00      	cmp	r7, #0
 800850a:	db39      	blt.n	8008580 <_dtoa_r+0x218>
 800850c:	9b08      	ldr	r3, [sp, #32]
 800850e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008510:	443b      	add	r3, r7
 8008512:	9308      	str	r3, [sp, #32]
 8008514:	2300      	movs	r3, #0
 8008516:	930a      	str	r3, [sp, #40]	@ 0x28
 8008518:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800851a:	2b09      	cmp	r3, #9
 800851c:	d864      	bhi.n	80085e8 <_dtoa_r+0x280>
 800851e:	2b05      	cmp	r3, #5
 8008520:	bfc4      	itt	gt
 8008522:	3b04      	subgt	r3, #4
 8008524:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008528:	f1a3 0302 	sub.w	r3, r3, #2
 800852c:	bfcc      	ite	gt
 800852e:	2400      	movgt	r4, #0
 8008530:	2401      	movle	r4, #1
 8008532:	2b03      	cmp	r3, #3
 8008534:	d863      	bhi.n	80085fe <_dtoa_r+0x296>
 8008536:	e8df f003 	tbb	[pc, r3]
 800853a:	372a      	.short	0x372a
 800853c:	5535      	.short	0x5535
 800853e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008542:	441e      	add	r6, r3
 8008544:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008548:	2b20      	cmp	r3, #32
 800854a:	bfc1      	itttt	gt
 800854c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008550:	409f      	lslgt	r7, r3
 8008552:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008556:	fa24 f303 	lsrgt.w	r3, r4, r3
 800855a:	bfd6      	itet	le
 800855c:	f1c3 0320 	rsble	r3, r3, #32
 8008560:	ea47 0003 	orrgt.w	r0, r7, r3
 8008564:	fa04 f003 	lslle.w	r0, r4, r3
 8008568:	f7f7 fff4 	bl	8000554 <__aeabi_ui2d>
 800856c:	2201      	movs	r2, #1
 800856e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008572:	3e01      	subs	r6, #1
 8008574:	9214      	str	r2, [sp, #80]	@ 0x50
 8008576:	e777      	b.n	8008468 <_dtoa_r+0x100>
 8008578:	2301      	movs	r3, #1
 800857a:	e7b8      	b.n	80084ee <_dtoa_r+0x186>
 800857c:	9012      	str	r0, [sp, #72]	@ 0x48
 800857e:	e7b7      	b.n	80084f0 <_dtoa_r+0x188>
 8008580:	427b      	negs	r3, r7
 8008582:	930a      	str	r3, [sp, #40]	@ 0x28
 8008584:	2300      	movs	r3, #0
 8008586:	eba8 0807 	sub.w	r8, r8, r7
 800858a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800858c:	e7c4      	b.n	8008518 <_dtoa_r+0x1b0>
 800858e:	2300      	movs	r3, #0
 8008590:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008592:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008594:	2b00      	cmp	r3, #0
 8008596:	dc35      	bgt.n	8008604 <_dtoa_r+0x29c>
 8008598:	2301      	movs	r3, #1
 800859a:	9300      	str	r3, [sp, #0]
 800859c:	9307      	str	r3, [sp, #28]
 800859e:	461a      	mov	r2, r3
 80085a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80085a2:	e00b      	b.n	80085bc <_dtoa_r+0x254>
 80085a4:	2301      	movs	r3, #1
 80085a6:	e7f3      	b.n	8008590 <_dtoa_r+0x228>
 80085a8:	2300      	movs	r3, #0
 80085aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085ae:	18fb      	adds	r3, r7, r3
 80085b0:	9300      	str	r3, [sp, #0]
 80085b2:	3301      	adds	r3, #1
 80085b4:	2b01      	cmp	r3, #1
 80085b6:	9307      	str	r3, [sp, #28]
 80085b8:	bfb8      	it	lt
 80085ba:	2301      	movlt	r3, #1
 80085bc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80085c0:	2100      	movs	r1, #0
 80085c2:	2204      	movs	r2, #4
 80085c4:	f102 0514 	add.w	r5, r2, #20
 80085c8:	429d      	cmp	r5, r3
 80085ca:	d91f      	bls.n	800860c <_dtoa_r+0x2a4>
 80085cc:	6041      	str	r1, [r0, #4]
 80085ce:	4658      	mov	r0, fp
 80085d0:	f000 fd8e 	bl	80090f0 <_Balloc>
 80085d4:	4682      	mov	sl, r0
 80085d6:	2800      	cmp	r0, #0
 80085d8:	d13c      	bne.n	8008654 <_dtoa_r+0x2ec>
 80085da:	4b1b      	ldr	r3, [pc, #108]	@ (8008648 <_dtoa_r+0x2e0>)
 80085dc:	4602      	mov	r2, r0
 80085de:	f240 11af 	movw	r1, #431	@ 0x1af
 80085e2:	e6d8      	b.n	8008396 <_dtoa_r+0x2e>
 80085e4:	2301      	movs	r3, #1
 80085e6:	e7e0      	b.n	80085aa <_dtoa_r+0x242>
 80085e8:	2401      	movs	r4, #1
 80085ea:	2300      	movs	r3, #0
 80085ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80085ee:	940b      	str	r4, [sp, #44]	@ 0x2c
 80085f0:	f04f 33ff 	mov.w	r3, #4294967295
 80085f4:	9300      	str	r3, [sp, #0]
 80085f6:	9307      	str	r3, [sp, #28]
 80085f8:	2200      	movs	r2, #0
 80085fa:	2312      	movs	r3, #18
 80085fc:	e7d0      	b.n	80085a0 <_dtoa_r+0x238>
 80085fe:	2301      	movs	r3, #1
 8008600:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008602:	e7f5      	b.n	80085f0 <_dtoa_r+0x288>
 8008604:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008606:	9300      	str	r3, [sp, #0]
 8008608:	9307      	str	r3, [sp, #28]
 800860a:	e7d7      	b.n	80085bc <_dtoa_r+0x254>
 800860c:	3101      	adds	r1, #1
 800860e:	0052      	lsls	r2, r2, #1
 8008610:	e7d8      	b.n	80085c4 <_dtoa_r+0x25c>
 8008612:	bf00      	nop
 8008614:	f3af 8000 	nop.w
 8008618:	636f4361 	.word	0x636f4361
 800861c:	3fd287a7 	.word	0x3fd287a7
 8008620:	8b60c8b3 	.word	0x8b60c8b3
 8008624:	3fc68a28 	.word	0x3fc68a28
 8008628:	509f79fb 	.word	0x509f79fb
 800862c:	3fd34413 	.word	0x3fd34413
 8008630:	0800a1c2 	.word	0x0800a1c2
 8008634:	0800a1d9 	.word	0x0800a1d9
 8008638:	7ff00000 	.word	0x7ff00000
 800863c:	0800a192 	.word	0x0800a192
 8008640:	3ff80000 	.word	0x3ff80000
 8008644:	0800a2d0 	.word	0x0800a2d0
 8008648:	0800a231 	.word	0x0800a231
 800864c:	0800a1be 	.word	0x0800a1be
 8008650:	0800a191 	.word	0x0800a191
 8008654:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008658:	6018      	str	r0, [r3, #0]
 800865a:	9b07      	ldr	r3, [sp, #28]
 800865c:	2b0e      	cmp	r3, #14
 800865e:	f200 80a4 	bhi.w	80087aa <_dtoa_r+0x442>
 8008662:	2c00      	cmp	r4, #0
 8008664:	f000 80a1 	beq.w	80087aa <_dtoa_r+0x442>
 8008668:	2f00      	cmp	r7, #0
 800866a:	dd33      	ble.n	80086d4 <_dtoa_r+0x36c>
 800866c:	4bad      	ldr	r3, [pc, #692]	@ (8008924 <_dtoa_r+0x5bc>)
 800866e:	f007 020f 	and.w	r2, r7, #15
 8008672:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008676:	ed93 7b00 	vldr	d7, [r3]
 800867a:	05f8      	lsls	r0, r7, #23
 800867c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008680:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008684:	d516      	bpl.n	80086b4 <_dtoa_r+0x34c>
 8008686:	4ba8      	ldr	r3, [pc, #672]	@ (8008928 <_dtoa_r+0x5c0>)
 8008688:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800868c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008690:	f7f8 f904 	bl	800089c <__aeabi_ddiv>
 8008694:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008698:	f004 040f 	and.w	r4, r4, #15
 800869c:	2603      	movs	r6, #3
 800869e:	4da2      	ldr	r5, [pc, #648]	@ (8008928 <_dtoa_r+0x5c0>)
 80086a0:	b954      	cbnz	r4, 80086b8 <_dtoa_r+0x350>
 80086a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086aa:	f7f8 f8f7 	bl	800089c <__aeabi_ddiv>
 80086ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086b2:	e028      	b.n	8008706 <_dtoa_r+0x39e>
 80086b4:	2602      	movs	r6, #2
 80086b6:	e7f2      	b.n	800869e <_dtoa_r+0x336>
 80086b8:	07e1      	lsls	r1, r4, #31
 80086ba:	d508      	bpl.n	80086ce <_dtoa_r+0x366>
 80086bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086c4:	f7f7 ffc0 	bl	8000648 <__aeabi_dmul>
 80086c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086cc:	3601      	adds	r6, #1
 80086ce:	1064      	asrs	r4, r4, #1
 80086d0:	3508      	adds	r5, #8
 80086d2:	e7e5      	b.n	80086a0 <_dtoa_r+0x338>
 80086d4:	f000 80d2 	beq.w	800887c <_dtoa_r+0x514>
 80086d8:	427c      	negs	r4, r7
 80086da:	4b92      	ldr	r3, [pc, #584]	@ (8008924 <_dtoa_r+0x5bc>)
 80086dc:	4d92      	ldr	r5, [pc, #584]	@ (8008928 <_dtoa_r+0x5c0>)
 80086de:	f004 020f 	and.w	r2, r4, #15
 80086e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086ee:	f7f7 ffab 	bl	8000648 <__aeabi_dmul>
 80086f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086f6:	1124      	asrs	r4, r4, #4
 80086f8:	2300      	movs	r3, #0
 80086fa:	2602      	movs	r6, #2
 80086fc:	2c00      	cmp	r4, #0
 80086fe:	f040 80b2 	bne.w	8008866 <_dtoa_r+0x4fe>
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1d3      	bne.n	80086ae <_dtoa_r+0x346>
 8008706:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008708:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800870c:	2b00      	cmp	r3, #0
 800870e:	f000 80b7 	beq.w	8008880 <_dtoa_r+0x518>
 8008712:	4b86      	ldr	r3, [pc, #536]	@ (800892c <_dtoa_r+0x5c4>)
 8008714:	2200      	movs	r2, #0
 8008716:	4620      	mov	r0, r4
 8008718:	4629      	mov	r1, r5
 800871a:	f7f8 fa07 	bl	8000b2c <__aeabi_dcmplt>
 800871e:	2800      	cmp	r0, #0
 8008720:	f000 80ae 	beq.w	8008880 <_dtoa_r+0x518>
 8008724:	9b07      	ldr	r3, [sp, #28]
 8008726:	2b00      	cmp	r3, #0
 8008728:	f000 80aa 	beq.w	8008880 <_dtoa_r+0x518>
 800872c:	9b00      	ldr	r3, [sp, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	dd37      	ble.n	80087a2 <_dtoa_r+0x43a>
 8008732:	1e7b      	subs	r3, r7, #1
 8008734:	9304      	str	r3, [sp, #16]
 8008736:	4620      	mov	r0, r4
 8008738:	4b7d      	ldr	r3, [pc, #500]	@ (8008930 <_dtoa_r+0x5c8>)
 800873a:	2200      	movs	r2, #0
 800873c:	4629      	mov	r1, r5
 800873e:	f7f7 ff83 	bl	8000648 <__aeabi_dmul>
 8008742:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008746:	9c00      	ldr	r4, [sp, #0]
 8008748:	3601      	adds	r6, #1
 800874a:	4630      	mov	r0, r6
 800874c:	f7f7 ff12 	bl	8000574 <__aeabi_i2d>
 8008750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008754:	f7f7 ff78 	bl	8000648 <__aeabi_dmul>
 8008758:	4b76      	ldr	r3, [pc, #472]	@ (8008934 <_dtoa_r+0x5cc>)
 800875a:	2200      	movs	r2, #0
 800875c:	f7f7 fdbe 	bl	80002dc <__adddf3>
 8008760:	4605      	mov	r5, r0
 8008762:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008766:	2c00      	cmp	r4, #0
 8008768:	f040 808d 	bne.w	8008886 <_dtoa_r+0x51e>
 800876c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008770:	4b71      	ldr	r3, [pc, #452]	@ (8008938 <_dtoa_r+0x5d0>)
 8008772:	2200      	movs	r2, #0
 8008774:	f7f7 fdb0 	bl	80002d8 <__aeabi_dsub>
 8008778:	4602      	mov	r2, r0
 800877a:	460b      	mov	r3, r1
 800877c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008780:	462a      	mov	r2, r5
 8008782:	4633      	mov	r3, r6
 8008784:	f7f8 f9f0 	bl	8000b68 <__aeabi_dcmpgt>
 8008788:	2800      	cmp	r0, #0
 800878a:	f040 828b 	bne.w	8008ca4 <_dtoa_r+0x93c>
 800878e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008792:	462a      	mov	r2, r5
 8008794:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008798:	f7f8 f9c8 	bl	8000b2c <__aeabi_dcmplt>
 800879c:	2800      	cmp	r0, #0
 800879e:	f040 8128 	bne.w	80089f2 <_dtoa_r+0x68a>
 80087a2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80087a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80087aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f2c0 815a 	blt.w	8008a66 <_dtoa_r+0x6fe>
 80087b2:	2f0e      	cmp	r7, #14
 80087b4:	f300 8157 	bgt.w	8008a66 <_dtoa_r+0x6fe>
 80087b8:	4b5a      	ldr	r3, [pc, #360]	@ (8008924 <_dtoa_r+0x5bc>)
 80087ba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80087be:	ed93 7b00 	vldr	d7, [r3]
 80087c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	ed8d 7b00 	vstr	d7, [sp]
 80087ca:	da03      	bge.n	80087d4 <_dtoa_r+0x46c>
 80087cc:	9b07      	ldr	r3, [sp, #28]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	f340 8101 	ble.w	80089d6 <_dtoa_r+0x66e>
 80087d4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80087d8:	4656      	mov	r6, sl
 80087da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087de:	4620      	mov	r0, r4
 80087e0:	4629      	mov	r1, r5
 80087e2:	f7f8 f85b 	bl	800089c <__aeabi_ddiv>
 80087e6:	f7f8 f9df 	bl	8000ba8 <__aeabi_d2iz>
 80087ea:	4680      	mov	r8, r0
 80087ec:	f7f7 fec2 	bl	8000574 <__aeabi_i2d>
 80087f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087f4:	f7f7 ff28 	bl	8000648 <__aeabi_dmul>
 80087f8:	4602      	mov	r2, r0
 80087fa:	460b      	mov	r3, r1
 80087fc:	4620      	mov	r0, r4
 80087fe:	4629      	mov	r1, r5
 8008800:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008804:	f7f7 fd68 	bl	80002d8 <__aeabi_dsub>
 8008808:	f806 4b01 	strb.w	r4, [r6], #1
 800880c:	9d07      	ldr	r5, [sp, #28]
 800880e:	eba6 040a 	sub.w	r4, r6, sl
 8008812:	42a5      	cmp	r5, r4
 8008814:	4602      	mov	r2, r0
 8008816:	460b      	mov	r3, r1
 8008818:	f040 8117 	bne.w	8008a4a <_dtoa_r+0x6e2>
 800881c:	f7f7 fd5e 	bl	80002dc <__adddf3>
 8008820:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008824:	4604      	mov	r4, r0
 8008826:	460d      	mov	r5, r1
 8008828:	f7f8 f99e 	bl	8000b68 <__aeabi_dcmpgt>
 800882c:	2800      	cmp	r0, #0
 800882e:	f040 80f9 	bne.w	8008a24 <_dtoa_r+0x6bc>
 8008832:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008836:	4620      	mov	r0, r4
 8008838:	4629      	mov	r1, r5
 800883a:	f7f8 f96d 	bl	8000b18 <__aeabi_dcmpeq>
 800883e:	b118      	cbz	r0, 8008848 <_dtoa_r+0x4e0>
 8008840:	f018 0f01 	tst.w	r8, #1
 8008844:	f040 80ee 	bne.w	8008a24 <_dtoa_r+0x6bc>
 8008848:	4649      	mov	r1, r9
 800884a:	4658      	mov	r0, fp
 800884c:	f000 fc90 	bl	8009170 <_Bfree>
 8008850:	2300      	movs	r3, #0
 8008852:	7033      	strb	r3, [r6, #0]
 8008854:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008856:	3701      	adds	r7, #1
 8008858:	601f      	str	r7, [r3, #0]
 800885a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 831d 	beq.w	8008e9c <_dtoa_r+0xb34>
 8008862:	601e      	str	r6, [r3, #0]
 8008864:	e31a      	b.n	8008e9c <_dtoa_r+0xb34>
 8008866:	07e2      	lsls	r2, r4, #31
 8008868:	d505      	bpl.n	8008876 <_dtoa_r+0x50e>
 800886a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800886e:	f7f7 feeb 	bl	8000648 <__aeabi_dmul>
 8008872:	3601      	adds	r6, #1
 8008874:	2301      	movs	r3, #1
 8008876:	1064      	asrs	r4, r4, #1
 8008878:	3508      	adds	r5, #8
 800887a:	e73f      	b.n	80086fc <_dtoa_r+0x394>
 800887c:	2602      	movs	r6, #2
 800887e:	e742      	b.n	8008706 <_dtoa_r+0x39e>
 8008880:	9c07      	ldr	r4, [sp, #28]
 8008882:	9704      	str	r7, [sp, #16]
 8008884:	e761      	b.n	800874a <_dtoa_r+0x3e2>
 8008886:	4b27      	ldr	r3, [pc, #156]	@ (8008924 <_dtoa_r+0x5bc>)
 8008888:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800888a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800888e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008892:	4454      	add	r4, sl
 8008894:	2900      	cmp	r1, #0
 8008896:	d053      	beq.n	8008940 <_dtoa_r+0x5d8>
 8008898:	4928      	ldr	r1, [pc, #160]	@ (800893c <_dtoa_r+0x5d4>)
 800889a:	2000      	movs	r0, #0
 800889c:	f7f7 fffe 	bl	800089c <__aeabi_ddiv>
 80088a0:	4633      	mov	r3, r6
 80088a2:	462a      	mov	r2, r5
 80088a4:	f7f7 fd18 	bl	80002d8 <__aeabi_dsub>
 80088a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80088ac:	4656      	mov	r6, sl
 80088ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088b2:	f7f8 f979 	bl	8000ba8 <__aeabi_d2iz>
 80088b6:	4605      	mov	r5, r0
 80088b8:	f7f7 fe5c 	bl	8000574 <__aeabi_i2d>
 80088bc:	4602      	mov	r2, r0
 80088be:	460b      	mov	r3, r1
 80088c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088c4:	f7f7 fd08 	bl	80002d8 <__aeabi_dsub>
 80088c8:	3530      	adds	r5, #48	@ 0x30
 80088ca:	4602      	mov	r2, r0
 80088cc:	460b      	mov	r3, r1
 80088ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80088d2:	f806 5b01 	strb.w	r5, [r6], #1
 80088d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80088da:	f7f8 f927 	bl	8000b2c <__aeabi_dcmplt>
 80088de:	2800      	cmp	r0, #0
 80088e0:	d171      	bne.n	80089c6 <_dtoa_r+0x65e>
 80088e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088e6:	4911      	ldr	r1, [pc, #68]	@ (800892c <_dtoa_r+0x5c4>)
 80088e8:	2000      	movs	r0, #0
 80088ea:	f7f7 fcf5 	bl	80002d8 <__aeabi_dsub>
 80088ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80088f2:	f7f8 f91b 	bl	8000b2c <__aeabi_dcmplt>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	f040 8095 	bne.w	8008a26 <_dtoa_r+0x6be>
 80088fc:	42a6      	cmp	r6, r4
 80088fe:	f43f af50 	beq.w	80087a2 <_dtoa_r+0x43a>
 8008902:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008906:	4b0a      	ldr	r3, [pc, #40]	@ (8008930 <_dtoa_r+0x5c8>)
 8008908:	2200      	movs	r2, #0
 800890a:	f7f7 fe9d 	bl	8000648 <__aeabi_dmul>
 800890e:	4b08      	ldr	r3, [pc, #32]	@ (8008930 <_dtoa_r+0x5c8>)
 8008910:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008914:	2200      	movs	r2, #0
 8008916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800891a:	f7f7 fe95 	bl	8000648 <__aeabi_dmul>
 800891e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008922:	e7c4      	b.n	80088ae <_dtoa_r+0x546>
 8008924:	0800a2d0 	.word	0x0800a2d0
 8008928:	0800a2a8 	.word	0x0800a2a8
 800892c:	3ff00000 	.word	0x3ff00000
 8008930:	40240000 	.word	0x40240000
 8008934:	401c0000 	.word	0x401c0000
 8008938:	40140000 	.word	0x40140000
 800893c:	3fe00000 	.word	0x3fe00000
 8008940:	4631      	mov	r1, r6
 8008942:	4628      	mov	r0, r5
 8008944:	f7f7 fe80 	bl	8000648 <__aeabi_dmul>
 8008948:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800894c:	9415      	str	r4, [sp, #84]	@ 0x54
 800894e:	4656      	mov	r6, sl
 8008950:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008954:	f7f8 f928 	bl	8000ba8 <__aeabi_d2iz>
 8008958:	4605      	mov	r5, r0
 800895a:	f7f7 fe0b 	bl	8000574 <__aeabi_i2d>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008966:	f7f7 fcb7 	bl	80002d8 <__aeabi_dsub>
 800896a:	3530      	adds	r5, #48	@ 0x30
 800896c:	f806 5b01 	strb.w	r5, [r6], #1
 8008970:	4602      	mov	r2, r0
 8008972:	460b      	mov	r3, r1
 8008974:	42a6      	cmp	r6, r4
 8008976:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800897a:	f04f 0200 	mov.w	r2, #0
 800897e:	d124      	bne.n	80089ca <_dtoa_r+0x662>
 8008980:	4bac      	ldr	r3, [pc, #688]	@ (8008c34 <_dtoa_r+0x8cc>)
 8008982:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008986:	f7f7 fca9 	bl	80002dc <__adddf3>
 800898a:	4602      	mov	r2, r0
 800898c:	460b      	mov	r3, r1
 800898e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008992:	f7f8 f8e9 	bl	8000b68 <__aeabi_dcmpgt>
 8008996:	2800      	cmp	r0, #0
 8008998:	d145      	bne.n	8008a26 <_dtoa_r+0x6be>
 800899a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800899e:	49a5      	ldr	r1, [pc, #660]	@ (8008c34 <_dtoa_r+0x8cc>)
 80089a0:	2000      	movs	r0, #0
 80089a2:	f7f7 fc99 	bl	80002d8 <__aeabi_dsub>
 80089a6:	4602      	mov	r2, r0
 80089a8:	460b      	mov	r3, r1
 80089aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089ae:	f7f8 f8bd 	bl	8000b2c <__aeabi_dcmplt>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	f43f aef5 	beq.w	80087a2 <_dtoa_r+0x43a>
 80089b8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80089ba:	1e73      	subs	r3, r6, #1
 80089bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80089be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80089c2:	2b30      	cmp	r3, #48	@ 0x30
 80089c4:	d0f8      	beq.n	80089b8 <_dtoa_r+0x650>
 80089c6:	9f04      	ldr	r7, [sp, #16]
 80089c8:	e73e      	b.n	8008848 <_dtoa_r+0x4e0>
 80089ca:	4b9b      	ldr	r3, [pc, #620]	@ (8008c38 <_dtoa_r+0x8d0>)
 80089cc:	f7f7 fe3c 	bl	8000648 <__aeabi_dmul>
 80089d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089d4:	e7bc      	b.n	8008950 <_dtoa_r+0x5e8>
 80089d6:	d10c      	bne.n	80089f2 <_dtoa_r+0x68a>
 80089d8:	4b98      	ldr	r3, [pc, #608]	@ (8008c3c <_dtoa_r+0x8d4>)
 80089da:	2200      	movs	r2, #0
 80089dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089e0:	f7f7 fe32 	bl	8000648 <__aeabi_dmul>
 80089e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089e8:	f7f8 f8b4 	bl	8000b54 <__aeabi_dcmpge>
 80089ec:	2800      	cmp	r0, #0
 80089ee:	f000 8157 	beq.w	8008ca0 <_dtoa_r+0x938>
 80089f2:	2400      	movs	r4, #0
 80089f4:	4625      	mov	r5, r4
 80089f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089f8:	43db      	mvns	r3, r3
 80089fa:	9304      	str	r3, [sp, #16]
 80089fc:	4656      	mov	r6, sl
 80089fe:	2700      	movs	r7, #0
 8008a00:	4621      	mov	r1, r4
 8008a02:	4658      	mov	r0, fp
 8008a04:	f000 fbb4 	bl	8009170 <_Bfree>
 8008a08:	2d00      	cmp	r5, #0
 8008a0a:	d0dc      	beq.n	80089c6 <_dtoa_r+0x65e>
 8008a0c:	b12f      	cbz	r7, 8008a1a <_dtoa_r+0x6b2>
 8008a0e:	42af      	cmp	r7, r5
 8008a10:	d003      	beq.n	8008a1a <_dtoa_r+0x6b2>
 8008a12:	4639      	mov	r1, r7
 8008a14:	4658      	mov	r0, fp
 8008a16:	f000 fbab 	bl	8009170 <_Bfree>
 8008a1a:	4629      	mov	r1, r5
 8008a1c:	4658      	mov	r0, fp
 8008a1e:	f000 fba7 	bl	8009170 <_Bfree>
 8008a22:	e7d0      	b.n	80089c6 <_dtoa_r+0x65e>
 8008a24:	9704      	str	r7, [sp, #16]
 8008a26:	4633      	mov	r3, r6
 8008a28:	461e      	mov	r6, r3
 8008a2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a2e:	2a39      	cmp	r2, #57	@ 0x39
 8008a30:	d107      	bne.n	8008a42 <_dtoa_r+0x6da>
 8008a32:	459a      	cmp	sl, r3
 8008a34:	d1f8      	bne.n	8008a28 <_dtoa_r+0x6c0>
 8008a36:	9a04      	ldr	r2, [sp, #16]
 8008a38:	3201      	adds	r2, #1
 8008a3a:	9204      	str	r2, [sp, #16]
 8008a3c:	2230      	movs	r2, #48	@ 0x30
 8008a3e:	f88a 2000 	strb.w	r2, [sl]
 8008a42:	781a      	ldrb	r2, [r3, #0]
 8008a44:	3201      	adds	r2, #1
 8008a46:	701a      	strb	r2, [r3, #0]
 8008a48:	e7bd      	b.n	80089c6 <_dtoa_r+0x65e>
 8008a4a:	4b7b      	ldr	r3, [pc, #492]	@ (8008c38 <_dtoa_r+0x8d0>)
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f7f7 fdfb 	bl	8000648 <__aeabi_dmul>
 8008a52:	2200      	movs	r2, #0
 8008a54:	2300      	movs	r3, #0
 8008a56:	4604      	mov	r4, r0
 8008a58:	460d      	mov	r5, r1
 8008a5a:	f7f8 f85d 	bl	8000b18 <__aeabi_dcmpeq>
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	f43f aebb 	beq.w	80087da <_dtoa_r+0x472>
 8008a64:	e6f0      	b.n	8008848 <_dtoa_r+0x4e0>
 8008a66:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008a68:	2a00      	cmp	r2, #0
 8008a6a:	f000 80db 	beq.w	8008c24 <_dtoa_r+0x8bc>
 8008a6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a70:	2a01      	cmp	r2, #1
 8008a72:	f300 80bf 	bgt.w	8008bf4 <_dtoa_r+0x88c>
 8008a76:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008a78:	2a00      	cmp	r2, #0
 8008a7a:	f000 80b7 	beq.w	8008bec <_dtoa_r+0x884>
 8008a7e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008a82:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a84:	4646      	mov	r6, r8
 8008a86:	9a08      	ldr	r2, [sp, #32]
 8008a88:	2101      	movs	r1, #1
 8008a8a:	441a      	add	r2, r3
 8008a8c:	4658      	mov	r0, fp
 8008a8e:	4498      	add	r8, r3
 8008a90:	9208      	str	r2, [sp, #32]
 8008a92:	f000 fc21 	bl	80092d8 <__i2b>
 8008a96:	4605      	mov	r5, r0
 8008a98:	b15e      	cbz	r6, 8008ab2 <_dtoa_r+0x74a>
 8008a9a:	9b08      	ldr	r3, [sp, #32]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	dd08      	ble.n	8008ab2 <_dtoa_r+0x74a>
 8008aa0:	42b3      	cmp	r3, r6
 8008aa2:	9a08      	ldr	r2, [sp, #32]
 8008aa4:	bfa8      	it	ge
 8008aa6:	4633      	movge	r3, r6
 8008aa8:	eba8 0803 	sub.w	r8, r8, r3
 8008aac:	1af6      	subs	r6, r6, r3
 8008aae:	1ad3      	subs	r3, r2, r3
 8008ab0:	9308      	str	r3, [sp, #32]
 8008ab2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ab4:	b1f3      	cbz	r3, 8008af4 <_dtoa_r+0x78c>
 8008ab6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	f000 80b7 	beq.w	8008c2c <_dtoa_r+0x8c4>
 8008abe:	b18c      	cbz	r4, 8008ae4 <_dtoa_r+0x77c>
 8008ac0:	4629      	mov	r1, r5
 8008ac2:	4622      	mov	r2, r4
 8008ac4:	4658      	mov	r0, fp
 8008ac6:	f000 fcc7 	bl	8009458 <__pow5mult>
 8008aca:	464a      	mov	r2, r9
 8008acc:	4601      	mov	r1, r0
 8008ace:	4605      	mov	r5, r0
 8008ad0:	4658      	mov	r0, fp
 8008ad2:	f000 fc17 	bl	8009304 <__multiply>
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	9004      	str	r0, [sp, #16]
 8008ada:	4658      	mov	r0, fp
 8008adc:	f000 fb48 	bl	8009170 <_Bfree>
 8008ae0:	9b04      	ldr	r3, [sp, #16]
 8008ae2:	4699      	mov	r9, r3
 8008ae4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ae6:	1b1a      	subs	r2, r3, r4
 8008ae8:	d004      	beq.n	8008af4 <_dtoa_r+0x78c>
 8008aea:	4649      	mov	r1, r9
 8008aec:	4658      	mov	r0, fp
 8008aee:	f000 fcb3 	bl	8009458 <__pow5mult>
 8008af2:	4681      	mov	r9, r0
 8008af4:	2101      	movs	r1, #1
 8008af6:	4658      	mov	r0, fp
 8008af8:	f000 fbee 	bl	80092d8 <__i2b>
 8008afc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008afe:	4604      	mov	r4, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f000 81cf 	beq.w	8008ea4 <_dtoa_r+0xb3c>
 8008b06:	461a      	mov	r2, r3
 8008b08:	4601      	mov	r1, r0
 8008b0a:	4658      	mov	r0, fp
 8008b0c:	f000 fca4 	bl	8009458 <__pow5mult>
 8008b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	4604      	mov	r4, r0
 8008b16:	f300 8095 	bgt.w	8008c44 <_dtoa_r+0x8dc>
 8008b1a:	9b02      	ldr	r3, [sp, #8]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	f040 8087 	bne.w	8008c30 <_dtoa_r+0x8c8>
 8008b22:	9b03      	ldr	r3, [sp, #12]
 8008b24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	f040 8089 	bne.w	8008c40 <_dtoa_r+0x8d8>
 8008b2e:	9b03      	ldr	r3, [sp, #12]
 8008b30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b34:	0d1b      	lsrs	r3, r3, #20
 8008b36:	051b      	lsls	r3, r3, #20
 8008b38:	b12b      	cbz	r3, 8008b46 <_dtoa_r+0x7de>
 8008b3a:	9b08      	ldr	r3, [sp, #32]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	9308      	str	r3, [sp, #32]
 8008b40:	f108 0801 	add.w	r8, r8, #1
 8008b44:	2301      	movs	r3, #1
 8008b46:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 81b0 	beq.w	8008eb0 <_dtoa_r+0xb48>
 8008b50:	6923      	ldr	r3, [r4, #16]
 8008b52:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b56:	6918      	ldr	r0, [r3, #16]
 8008b58:	f000 fb72 	bl	8009240 <__hi0bits>
 8008b5c:	f1c0 0020 	rsb	r0, r0, #32
 8008b60:	9b08      	ldr	r3, [sp, #32]
 8008b62:	4418      	add	r0, r3
 8008b64:	f010 001f 	ands.w	r0, r0, #31
 8008b68:	d077      	beq.n	8008c5a <_dtoa_r+0x8f2>
 8008b6a:	f1c0 0320 	rsb	r3, r0, #32
 8008b6e:	2b04      	cmp	r3, #4
 8008b70:	dd6b      	ble.n	8008c4a <_dtoa_r+0x8e2>
 8008b72:	9b08      	ldr	r3, [sp, #32]
 8008b74:	f1c0 001c 	rsb	r0, r0, #28
 8008b78:	4403      	add	r3, r0
 8008b7a:	4480      	add	r8, r0
 8008b7c:	4406      	add	r6, r0
 8008b7e:	9308      	str	r3, [sp, #32]
 8008b80:	f1b8 0f00 	cmp.w	r8, #0
 8008b84:	dd05      	ble.n	8008b92 <_dtoa_r+0x82a>
 8008b86:	4649      	mov	r1, r9
 8008b88:	4642      	mov	r2, r8
 8008b8a:	4658      	mov	r0, fp
 8008b8c:	f000 fcbe 	bl	800950c <__lshift>
 8008b90:	4681      	mov	r9, r0
 8008b92:	9b08      	ldr	r3, [sp, #32]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	dd05      	ble.n	8008ba4 <_dtoa_r+0x83c>
 8008b98:	4621      	mov	r1, r4
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	4658      	mov	r0, fp
 8008b9e:	f000 fcb5 	bl	800950c <__lshift>
 8008ba2:	4604      	mov	r4, r0
 8008ba4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d059      	beq.n	8008c5e <_dtoa_r+0x8f6>
 8008baa:	4621      	mov	r1, r4
 8008bac:	4648      	mov	r0, r9
 8008bae:	f000 fd19 	bl	80095e4 <__mcmp>
 8008bb2:	2800      	cmp	r0, #0
 8008bb4:	da53      	bge.n	8008c5e <_dtoa_r+0x8f6>
 8008bb6:	1e7b      	subs	r3, r7, #1
 8008bb8:	9304      	str	r3, [sp, #16]
 8008bba:	4649      	mov	r1, r9
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	220a      	movs	r2, #10
 8008bc0:	4658      	mov	r0, fp
 8008bc2:	f000 faf7 	bl	80091b4 <__multadd>
 8008bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bc8:	4681      	mov	r9, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	f000 8172 	beq.w	8008eb4 <_dtoa_r+0xb4c>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	4629      	mov	r1, r5
 8008bd4:	220a      	movs	r2, #10
 8008bd6:	4658      	mov	r0, fp
 8008bd8:	f000 faec 	bl	80091b4 <__multadd>
 8008bdc:	9b00      	ldr	r3, [sp, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	4605      	mov	r5, r0
 8008be2:	dc67      	bgt.n	8008cb4 <_dtoa_r+0x94c>
 8008be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	dc41      	bgt.n	8008c6e <_dtoa_r+0x906>
 8008bea:	e063      	b.n	8008cb4 <_dtoa_r+0x94c>
 8008bec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008bee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008bf2:	e746      	b.n	8008a82 <_dtoa_r+0x71a>
 8008bf4:	9b07      	ldr	r3, [sp, #28]
 8008bf6:	1e5c      	subs	r4, r3, #1
 8008bf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bfa:	42a3      	cmp	r3, r4
 8008bfc:	bfbf      	itttt	lt
 8008bfe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008c00:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008c02:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008c04:	1ae3      	sublt	r3, r4, r3
 8008c06:	bfb4      	ite	lt
 8008c08:	18d2      	addlt	r2, r2, r3
 8008c0a:	1b1c      	subge	r4, r3, r4
 8008c0c:	9b07      	ldr	r3, [sp, #28]
 8008c0e:	bfbc      	itt	lt
 8008c10:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008c12:	2400      	movlt	r4, #0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	bfb5      	itete	lt
 8008c18:	eba8 0603 	sublt.w	r6, r8, r3
 8008c1c:	9b07      	ldrge	r3, [sp, #28]
 8008c1e:	2300      	movlt	r3, #0
 8008c20:	4646      	movge	r6, r8
 8008c22:	e730      	b.n	8008a86 <_dtoa_r+0x71e>
 8008c24:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008c26:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008c28:	4646      	mov	r6, r8
 8008c2a:	e735      	b.n	8008a98 <_dtoa_r+0x730>
 8008c2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c2e:	e75c      	b.n	8008aea <_dtoa_r+0x782>
 8008c30:	2300      	movs	r3, #0
 8008c32:	e788      	b.n	8008b46 <_dtoa_r+0x7de>
 8008c34:	3fe00000 	.word	0x3fe00000
 8008c38:	40240000 	.word	0x40240000
 8008c3c:	40140000 	.word	0x40140000
 8008c40:	9b02      	ldr	r3, [sp, #8]
 8008c42:	e780      	b.n	8008b46 <_dtoa_r+0x7de>
 8008c44:	2300      	movs	r3, #0
 8008c46:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c48:	e782      	b.n	8008b50 <_dtoa_r+0x7e8>
 8008c4a:	d099      	beq.n	8008b80 <_dtoa_r+0x818>
 8008c4c:	9a08      	ldr	r2, [sp, #32]
 8008c4e:	331c      	adds	r3, #28
 8008c50:	441a      	add	r2, r3
 8008c52:	4498      	add	r8, r3
 8008c54:	441e      	add	r6, r3
 8008c56:	9208      	str	r2, [sp, #32]
 8008c58:	e792      	b.n	8008b80 <_dtoa_r+0x818>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	e7f6      	b.n	8008c4c <_dtoa_r+0x8e4>
 8008c5e:	9b07      	ldr	r3, [sp, #28]
 8008c60:	9704      	str	r7, [sp, #16]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	dc20      	bgt.n	8008ca8 <_dtoa_r+0x940>
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	dd1e      	ble.n	8008cac <_dtoa_r+0x944>
 8008c6e:	9b00      	ldr	r3, [sp, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f47f aec0 	bne.w	80089f6 <_dtoa_r+0x68e>
 8008c76:	4621      	mov	r1, r4
 8008c78:	2205      	movs	r2, #5
 8008c7a:	4658      	mov	r0, fp
 8008c7c:	f000 fa9a 	bl	80091b4 <__multadd>
 8008c80:	4601      	mov	r1, r0
 8008c82:	4604      	mov	r4, r0
 8008c84:	4648      	mov	r0, r9
 8008c86:	f000 fcad 	bl	80095e4 <__mcmp>
 8008c8a:	2800      	cmp	r0, #0
 8008c8c:	f77f aeb3 	ble.w	80089f6 <_dtoa_r+0x68e>
 8008c90:	4656      	mov	r6, sl
 8008c92:	2331      	movs	r3, #49	@ 0x31
 8008c94:	f806 3b01 	strb.w	r3, [r6], #1
 8008c98:	9b04      	ldr	r3, [sp, #16]
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	9304      	str	r3, [sp, #16]
 8008c9e:	e6ae      	b.n	80089fe <_dtoa_r+0x696>
 8008ca0:	9c07      	ldr	r4, [sp, #28]
 8008ca2:	9704      	str	r7, [sp, #16]
 8008ca4:	4625      	mov	r5, r4
 8008ca6:	e7f3      	b.n	8008c90 <_dtoa_r+0x928>
 8008ca8:	9b07      	ldr	r3, [sp, #28]
 8008caa:	9300      	str	r3, [sp, #0]
 8008cac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f000 8104 	beq.w	8008ebc <_dtoa_r+0xb54>
 8008cb4:	2e00      	cmp	r6, #0
 8008cb6:	dd05      	ble.n	8008cc4 <_dtoa_r+0x95c>
 8008cb8:	4629      	mov	r1, r5
 8008cba:	4632      	mov	r2, r6
 8008cbc:	4658      	mov	r0, fp
 8008cbe:	f000 fc25 	bl	800950c <__lshift>
 8008cc2:	4605      	mov	r5, r0
 8008cc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d05a      	beq.n	8008d80 <_dtoa_r+0xa18>
 8008cca:	6869      	ldr	r1, [r5, #4]
 8008ccc:	4658      	mov	r0, fp
 8008cce:	f000 fa0f 	bl	80090f0 <_Balloc>
 8008cd2:	4606      	mov	r6, r0
 8008cd4:	b928      	cbnz	r0, 8008ce2 <_dtoa_r+0x97a>
 8008cd6:	4b84      	ldr	r3, [pc, #528]	@ (8008ee8 <_dtoa_r+0xb80>)
 8008cd8:	4602      	mov	r2, r0
 8008cda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008cde:	f7ff bb5a 	b.w	8008396 <_dtoa_r+0x2e>
 8008ce2:	692a      	ldr	r2, [r5, #16]
 8008ce4:	3202      	adds	r2, #2
 8008ce6:	0092      	lsls	r2, r2, #2
 8008ce8:	f105 010c 	add.w	r1, r5, #12
 8008cec:	300c      	adds	r0, #12
 8008cee:	f001 f813 	bl	8009d18 <memcpy>
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	4631      	mov	r1, r6
 8008cf6:	4658      	mov	r0, fp
 8008cf8:	f000 fc08 	bl	800950c <__lshift>
 8008cfc:	f10a 0301 	add.w	r3, sl, #1
 8008d00:	9307      	str	r3, [sp, #28]
 8008d02:	9b00      	ldr	r3, [sp, #0]
 8008d04:	4453      	add	r3, sl
 8008d06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d08:	9b02      	ldr	r3, [sp, #8]
 8008d0a:	f003 0301 	and.w	r3, r3, #1
 8008d0e:	462f      	mov	r7, r5
 8008d10:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d12:	4605      	mov	r5, r0
 8008d14:	9b07      	ldr	r3, [sp, #28]
 8008d16:	4621      	mov	r1, r4
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	4648      	mov	r0, r9
 8008d1c:	9300      	str	r3, [sp, #0]
 8008d1e:	f7ff fa9a 	bl	8008256 <quorem>
 8008d22:	4639      	mov	r1, r7
 8008d24:	9002      	str	r0, [sp, #8]
 8008d26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d2a:	4648      	mov	r0, r9
 8008d2c:	f000 fc5a 	bl	80095e4 <__mcmp>
 8008d30:	462a      	mov	r2, r5
 8008d32:	9008      	str	r0, [sp, #32]
 8008d34:	4621      	mov	r1, r4
 8008d36:	4658      	mov	r0, fp
 8008d38:	f000 fc70 	bl	800961c <__mdiff>
 8008d3c:	68c2      	ldr	r2, [r0, #12]
 8008d3e:	4606      	mov	r6, r0
 8008d40:	bb02      	cbnz	r2, 8008d84 <_dtoa_r+0xa1c>
 8008d42:	4601      	mov	r1, r0
 8008d44:	4648      	mov	r0, r9
 8008d46:	f000 fc4d 	bl	80095e4 <__mcmp>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	4631      	mov	r1, r6
 8008d4e:	4658      	mov	r0, fp
 8008d50:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d52:	f000 fa0d 	bl	8009170 <_Bfree>
 8008d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d5a:	9e07      	ldr	r6, [sp, #28]
 8008d5c:	ea43 0102 	orr.w	r1, r3, r2
 8008d60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d62:	4319      	orrs	r1, r3
 8008d64:	d110      	bne.n	8008d88 <_dtoa_r+0xa20>
 8008d66:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008d6a:	d029      	beq.n	8008dc0 <_dtoa_r+0xa58>
 8008d6c:	9b08      	ldr	r3, [sp, #32]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	dd02      	ble.n	8008d78 <_dtoa_r+0xa10>
 8008d72:	9b02      	ldr	r3, [sp, #8]
 8008d74:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008d78:	9b00      	ldr	r3, [sp, #0]
 8008d7a:	f883 8000 	strb.w	r8, [r3]
 8008d7e:	e63f      	b.n	8008a00 <_dtoa_r+0x698>
 8008d80:	4628      	mov	r0, r5
 8008d82:	e7bb      	b.n	8008cfc <_dtoa_r+0x994>
 8008d84:	2201      	movs	r2, #1
 8008d86:	e7e1      	b.n	8008d4c <_dtoa_r+0x9e4>
 8008d88:	9b08      	ldr	r3, [sp, #32]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	db04      	blt.n	8008d98 <_dtoa_r+0xa30>
 8008d8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d90:	430b      	orrs	r3, r1
 8008d92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d94:	430b      	orrs	r3, r1
 8008d96:	d120      	bne.n	8008dda <_dtoa_r+0xa72>
 8008d98:	2a00      	cmp	r2, #0
 8008d9a:	dded      	ble.n	8008d78 <_dtoa_r+0xa10>
 8008d9c:	4649      	mov	r1, r9
 8008d9e:	2201      	movs	r2, #1
 8008da0:	4658      	mov	r0, fp
 8008da2:	f000 fbb3 	bl	800950c <__lshift>
 8008da6:	4621      	mov	r1, r4
 8008da8:	4681      	mov	r9, r0
 8008daa:	f000 fc1b 	bl	80095e4 <__mcmp>
 8008dae:	2800      	cmp	r0, #0
 8008db0:	dc03      	bgt.n	8008dba <_dtoa_r+0xa52>
 8008db2:	d1e1      	bne.n	8008d78 <_dtoa_r+0xa10>
 8008db4:	f018 0f01 	tst.w	r8, #1
 8008db8:	d0de      	beq.n	8008d78 <_dtoa_r+0xa10>
 8008dba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008dbe:	d1d8      	bne.n	8008d72 <_dtoa_r+0xa0a>
 8008dc0:	9a00      	ldr	r2, [sp, #0]
 8008dc2:	2339      	movs	r3, #57	@ 0x39
 8008dc4:	7013      	strb	r3, [r2, #0]
 8008dc6:	4633      	mov	r3, r6
 8008dc8:	461e      	mov	r6, r3
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008dd0:	2a39      	cmp	r2, #57	@ 0x39
 8008dd2:	d052      	beq.n	8008e7a <_dtoa_r+0xb12>
 8008dd4:	3201      	adds	r2, #1
 8008dd6:	701a      	strb	r2, [r3, #0]
 8008dd8:	e612      	b.n	8008a00 <_dtoa_r+0x698>
 8008dda:	2a00      	cmp	r2, #0
 8008ddc:	dd07      	ble.n	8008dee <_dtoa_r+0xa86>
 8008dde:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008de2:	d0ed      	beq.n	8008dc0 <_dtoa_r+0xa58>
 8008de4:	9a00      	ldr	r2, [sp, #0]
 8008de6:	f108 0301 	add.w	r3, r8, #1
 8008dea:	7013      	strb	r3, [r2, #0]
 8008dec:	e608      	b.n	8008a00 <_dtoa_r+0x698>
 8008dee:	9b07      	ldr	r3, [sp, #28]
 8008df0:	9a07      	ldr	r2, [sp, #28]
 8008df2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008df6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d028      	beq.n	8008e4e <_dtoa_r+0xae6>
 8008dfc:	4649      	mov	r1, r9
 8008dfe:	2300      	movs	r3, #0
 8008e00:	220a      	movs	r2, #10
 8008e02:	4658      	mov	r0, fp
 8008e04:	f000 f9d6 	bl	80091b4 <__multadd>
 8008e08:	42af      	cmp	r7, r5
 8008e0a:	4681      	mov	r9, r0
 8008e0c:	f04f 0300 	mov.w	r3, #0
 8008e10:	f04f 020a 	mov.w	r2, #10
 8008e14:	4639      	mov	r1, r7
 8008e16:	4658      	mov	r0, fp
 8008e18:	d107      	bne.n	8008e2a <_dtoa_r+0xac2>
 8008e1a:	f000 f9cb 	bl	80091b4 <__multadd>
 8008e1e:	4607      	mov	r7, r0
 8008e20:	4605      	mov	r5, r0
 8008e22:	9b07      	ldr	r3, [sp, #28]
 8008e24:	3301      	adds	r3, #1
 8008e26:	9307      	str	r3, [sp, #28]
 8008e28:	e774      	b.n	8008d14 <_dtoa_r+0x9ac>
 8008e2a:	f000 f9c3 	bl	80091b4 <__multadd>
 8008e2e:	4629      	mov	r1, r5
 8008e30:	4607      	mov	r7, r0
 8008e32:	2300      	movs	r3, #0
 8008e34:	220a      	movs	r2, #10
 8008e36:	4658      	mov	r0, fp
 8008e38:	f000 f9bc 	bl	80091b4 <__multadd>
 8008e3c:	4605      	mov	r5, r0
 8008e3e:	e7f0      	b.n	8008e22 <_dtoa_r+0xaba>
 8008e40:	9b00      	ldr	r3, [sp, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	bfcc      	ite	gt
 8008e46:	461e      	movgt	r6, r3
 8008e48:	2601      	movle	r6, #1
 8008e4a:	4456      	add	r6, sl
 8008e4c:	2700      	movs	r7, #0
 8008e4e:	4649      	mov	r1, r9
 8008e50:	2201      	movs	r2, #1
 8008e52:	4658      	mov	r0, fp
 8008e54:	f000 fb5a 	bl	800950c <__lshift>
 8008e58:	4621      	mov	r1, r4
 8008e5a:	4681      	mov	r9, r0
 8008e5c:	f000 fbc2 	bl	80095e4 <__mcmp>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	dcb0      	bgt.n	8008dc6 <_dtoa_r+0xa5e>
 8008e64:	d102      	bne.n	8008e6c <_dtoa_r+0xb04>
 8008e66:	f018 0f01 	tst.w	r8, #1
 8008e6a:	d1ac      	bne.n	8008dc6 <_dtoa_r+0xa5e>
 8008e6c:	4633      	mov	r3, r6
 8008e6e:	461e      	mov	r6, r3
 8008e70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e74:	2a30      	cmp	r2, #48	@ 0x30
 8008e76:	d0fa      	beq.n	8008e6e <_dtoa_r+0xb06>
 8008e78:	e5c2      	b.n	8008a00 <_dtoa_r+0x698>
 8008e7a:	459a      	cmp	sl, r3
 8008e7c:	d1a4      	bne.n	8008dc8 <_dtoa_r+0xa60>
 8008e7e:	9b04      	ldr	r3, [sp, #16]
 8008e80:	3301      	adds	r3, #1
 8008e82:	9304      	str	r3, [sp, #16]
 8008e84:	2331      	movs	r3, #49	@ 0x31
 8008e86:	f88a 3000 	strb.w	r3, [sl]
 8008e8a:	e5b9      	b.n	8008a00 <_dtoa_r+0x698>
 8008e8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e8e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008eec <_dtoa_r+0xb84>
 8008e92:	b11b      	cbz	r3, 8008e9c <_dtoa_r+0xb34>
 8008e94:	f10a 0308 	add.w	r3, sl, #8
 8008e98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008e9a:	6013      	str	r3, [r2, #0]
 8008e9c:	4650      	mov	r0, sl
 8008e9e:	b019      	add	sp, #100	@ 0x64
 8008ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	f77f ae37 	ble.w	8008b1a <_dtoa_r+0x7b2>
 8008eac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008eae:	930a      	str	r3, [sp, #40]	@ 0x28
 8008eb0:	2001      	movs	r0, #1
 8008eb2:	e655      	b.n	8008b60 <_dtoa_r+0x7f8>
 8008eb4:	9b00      	ldr	r3, [sp, #0]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f77f aed6 	ble.w	8008c68 <_dtoa_r+0x900>
 8008ebc:	4656      	mov	r6, sl
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4648      	mov	r0, r9
 8008ec2:	f7ff f9c8 	bl	8008256 <quorem>
 8008ec6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008eca:	f806 8b01 	strb.w	r8, [r6], #1
 8008ece:	9b00      	ldr	r3, [sp, #0]
 8008ed0:	eba6 020a 	sub.w	r2, r6, sl
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	ddb3      	ble.n	8008e40 <_dtoa_r+0xad8>
 8008ed8:	4649      	mov	r1, r9
 8008eda:	2300      	movs	r3, #0
 8008edc:	220a      	movs	r2, #10
 8008ede:	4658      	mov	r0, fp
 8008ee0:	f000 f968 	bl	80091b4 <__multadd>
 8008ee4:	4681      	mov	r9, r0
 8008ee6:	e7ea      	b.n	8008ebe <_dtoa_r+0xb56>
 8008ee8:	0800a231 	.word	0x0800a231
 8008eec:	0800a1b5 	.word	0x0800a1b5

08008ef0 <_free_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	4605      	mov	r5, r0
 8008ef4:	2900      	cmp	r1, #0
 8008ef6:	d041      	beq.n	8008f7c <_free_r+0x8c>
 8008ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008efc:	1f0c      	subs	r4, r1, #4
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	bfb8      	it	lt
 8008f02:	18e4      	addlt	r4, r4, r3
 8008f04:	f000 f8e8 	bl	80090d8 <__malloc_lock>
 8008f08:	4a1d      	ldr	r2, [pc, #116]	@ (8008f80 <_free_r+0x90>)
 8008f0a:	6813      	ldr	r3, [r2, #0]
 8008f0c:	b933      	cbnz	r3, 8008f1c <_free_r+0x2c>
 8008f0e:	6063      	str	r3, [r4, #4]
 8008f10:	6014      	str	r4, [r2, #0]
 8008f12:	4628      	mov	r0, r5
 8008f14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f18:	f000 b8e4 	b.w	80090e4 <__malloc_unlock>
 8008f1c:	42a3      	cmp	r3, r4
 8008f1e:	d908      	bls.n	8008f32 <_free_r+0x42>
 8008f20:	6820      	ldr	r0, [r4, #0]
 8008f22:	1821      	adds	r1, r4, r0
 8008f24:	428b      	cmp	r3, r1
 8008f26:	bf01      	itttt	eq
 8008f28:	6819      	ldreq	r1, [r3, #0]
 8008f2a:	685b      	ldreq	r3, [r3, #4]
 8008f2c:	1809      	addeq	r1, r1, r0
 8008f2e:	6021      	streq	r1, [r4, #0]
 8008f30:	e7ed      	b.n	8008f0e <_free_r+0x1e>
 8008f32:	461a      	mov	r2, r3
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	b10b      	cbz	r3, 8008f3c <_free_r+0x4c>
 8008f38:	42a3      	cmp	r3, r4
 8008f3a:	d9fa      	bls.n	8008f32 <_free_r+0x42>
 8008f3c:	6811      	ldr	r1, [r2, #0]
 8008f3e:	1850      	adds	r0, r2, r1
 8008f40:	42a0      	cmp	r0, r4
 8008f42:	d10b      	bne.n	8008f5c <_free_r+0x6c>
 8008f44:	6820      	ldr	r0, [r4, #0]
 8008f46:	4401      	add	r1, r0
 8008f48:	1850      	adds	r0, r2, r1
 8008f4a:	4283      	cmp	r3, r0
 8008f4c:	6011      	str	r1, [r2, #0]
 8008f4e:	d1e0      	bne.n	8008f12 <_free_r+0x22>
 8008f50:	6818      	ldr	r0, [r3, #0]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	6053      	str	r3, [r2, #4]
 8008f56:	4408      	add	r0, r1
 8008f58:	6010      	str	r0, [r2, #0]
 8008f5a:	e7da      	b.n	8008f12 <_free_r+0x22>
 8008f5c:	d902      	bls.n	8008f64 <_free_r+0x74>
 8008f5e:	230c      	movs	r3, #12
 8008f60:	602b      	str	r3, [r5, #0]
 8008f62:	e7d6      	b.n	8008f12 <_free_r+0x22>
 8008f64:	6820      	ldr	r0, [r4, #0]
 8008f66:	1821      	adds	r1, r4, r0
 8008f68:	428b      	cmp	r3, r1
 8008f6a:	bf04      	itt	eq
 8008f6c:	6819      	ldreq	r1, [r3, #0]
 8008f6e:	685b      	ldreq	r3, [r3, #4]
 8008f70:	6063      	str	r3, [r4, #4]
 8008f72:	bf04      	itt	eq
 8008f74:	1809      	addeq	r1, r1, r0
 8008f76:	6021      	streq	r1, [r4, #0]
 8008f78:	6054      	str	r4, [r2, #4]
 8008f7a:	e7ca      	b.n	8008f12 <_free_r+0x22>
 8008f7c:	bd38      	pop	{r3, r4, r5, pc}
 8008f7e:	bf00      	nop
 8008f80:	200006b4 	.word	0x200006b4

08008f84 <malloc>:
 8008f84:	4b02      	ldr	r3, [pc, #8]	@ (8008f90 <malloc+0xc>)
 8008f86:	4601      	mov	r1, r0
 8008f88:	6818      	ldr	r0, [r3, #0]
 8008f8a:	f000 b825 	b.w	8008fd8 <_malloc_r>
 8008f8e:	bf00      	nop
 8008f90:	2000001c 	.word	0x2000001c

08008f94 <sbrk_aligned>:
 8008f94:	b570      	push	{r4, r5, r6, lr}
 8008f96:	4e0f      	ldr	r6, [pc, #60]	@ (8008fd4 <sbrk_aligned+0x40>)
 8008f98:	460c      	mov	r4, r1
 8008f9a:	6831      	ldr	r1, [r6, #0]
 8008f9c:	4605      	mov	r5, r0
 8008f9e:	b911      	cbnz	r1, 8008fa6 <sbrk_aligned+0x12>
 8008fa0:	f000 feaa 	bl	8009cf8 <_sbrk_r>
 8008fa4:	6030      	str	r0, [r6, #0]
 8008fa6:	4621      	mov	r1, r4
 8008fa8:	4628      	mov	r0, r5
 8008faa:	f000 fea5 	bl	8009cf8 <_sbrk_r>
 8008fae:	1c43      	adds	r3, r0, #1
 8008fb0:	d103      	bne.n	8008fba <sbrk_aligned+0x26>
 8008fb2:	f04f 34ff 	mov.w	r4, #4294967295
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	bd70      	pop	{r4, r5, r6, pc}
 8008fba:	1cc4      	adds	r4, r0, #3
 8008fbc:	f024 0403 	bic.w	r4, r4, #3
 8008fc0:	42a0      	cmp	r0, r4
 8008fc2:	d0f8      	beq.n	8008fb6 <sbrk_aligned+0x22>
 8008fc4:	1a21      	subs	r1, r4, r0
 8008fc6:	4628      	mov	r0, r5
 8008fc8:	f000 fe96 	bl	8009cf8 <_sbrk_r>
 8008fcc:	3001      	adds	r0, #1
 8008fce:	d1f2      	bne.n	8008fb6 <sbrk_aligned+0x22>
 8008fd0:	e7ef      	b.n	8008fb2 <sbrk_aligned+0x1e>
 8008fd2:	bf00      	nop
 8008fd4:	200006b0 	.word	0x200006b0

08008fd8 <_malloc_r>:
 8008fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fdc:	1ccd      	adds	r5, r1, #3
 8008fde:	f025 0503 	bic.w	r5, r5, #3
 8008fe2:	3508      	adds	r5, #8
 8008fe4:	2d0c      	cmp	r5, #12
 8008fe6:	bf38      	it	cc
 8008fe8:	250c      	movcc	r5, #12
 8008fea:	2d00      	cmp	r5, #0
 8008fec:	4606      	mov	r6, r0
 8008fee:	db01      	blt.n	8008ff4 <_malloc_r+0x1c>
 8008ff0:	42a9      	cmp	r1, r5
 8008ff2:	d904      	bls.n	8008ffe <_malloc_r+0x26>
 8008ff4:	230c      	movs	r3, #12
 8008ff6:	6033      	str	r3, [r6, #0]
 8008ff8:	2000      	movs	r0, #0
 8008ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ffe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80090d4 <_malloc_r+0xfc>
 8009002:	f000 f869 	bl	80090d8 <__malloc_lock>
 8009006:	f8d8 3000 	ldr.w	r3, [r8]
 800900a:	461c      	mov	r4, r3
 800900c:	bb44      	cbnz	r4, 8009060 <_malloc_r+0x88>
 800900e:	4629      	mov	r1, r5
 8009010:	4630      	mov	r0, r6
 8009012:	f7ff ffbf 	bl	8008f94 <sbrk_aligned>
 8009016:	1c43      	adds	r3, r0, #1
 8009018:	4604      	mov	r4, r0
 800901a:	d158      	bne.n	80090ce <_malloc_r+0xf6>
 800901c:	f8d8 4000 	ldr.w	r4, [r8]
 8009020:	4627      	mov	r7, r4
 8009022:	2f00      	cmp	r7, #0
 8009024:	d143      	bne.n	80090ae <_malloc_r+0xd6>
 8009026:	2c00      	cmp	r4, #0
 8009028:	d04b      	beq.n	80090c2 <_malloc_r+0xea>
 800902a:	6823      	ldr	r3, [r4, #0]
 800902c:	4639      	mov	r1, r7
 800902e:	4630      	mov	r0, r6
 8009030:	eb04 0903 	add.w	r9, r4, r3
 8009034:	f000 fe60 	bl	8009cf8 <_sbrk_r>
 8009038:	4581      	cmp	r9, r0
 800903a:	d142      	bne.n	80090c2 <_malloc_r+0xea>
 800903c:	6821      	ldr	r1, [r4, #0]
 800903e:	1a6d      	subs	r5, r5, r1
 8009040:	4629      	mov	r1, r5
 8009042:	4630      	mov	r0, r6
 8009044:	f7ff ffa6 	bl	8008f94 <sbrk_aligned>
 8009048:	3001      	adds	r0, #1
 800904a:	d03a      	beq.n	80090c2 <_malloc_r+0xea>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	442b      	add	r3, r5
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	f8d8 3000 	ldr.w	r3, [r8]
 8009056:	685a      	ldr	r2, [r3, #4]
 8009058:	bb62      	cbnz	r2, 80090b4 <_malloc_r+0xdc>
 800905a:	f8c8 7000 	str.w	r7, [r8]
 800905e:	e00f      	b.n	8009080 <_malloc_r+0xa8>
 8009060:	6822      	ldr	r2, [r4, #0]
 8009062:	1b52      	subs	r2, r2, r5
 8009064:	d420      	bmi.n	80090a8 <_malloc_r+0xd0>
 8009066:	2a0b      	cmp	r2, #11
 8009068:	d917      	bls.n	800909a <_malloc_r+0xc2>
 800906a:	1961      	adds	r1, r4, r5
 800906c:	42a3      	cmp	r3, r4
 800906e:	6025      	str	r5, [r4, #0]
 8009070:	bf18      	it	ne
 8009072:	6059      	strne	r1, [r3, #4]
 8009074:	6863      	ldr	r3, [r4, #4]
 8009076:	bf08      	it	eq
 8009078:	f8c8 1000 	streq.w	r1, [r8]
 800907c:	5162      	str	r2, [r4, r5]
 800907e:	604b      	str	r3, [r1, #4]
 8009080:	4630      	mov	r0, r6
 8009082:	f000 f82f 	bl	80090e4 <__malloc_unlock>
 8009086:	f104 000b 	add.w	r0, r4, #11
 800908a:	1d23      	adds	r3, r4, #4
 800908c:	f020 0007 	bic.w	r0, r0, #7
 8009090:	1ac2      	subs	r2, r0, r3
 8009092:	bf1c      	itt	ne
 8009094:	1a1b      	subne	r3, r3, r0
 8009096:	50a3      	strne	r3, [r4, r2]
 8009098:	e7af      	b.n	8008ffa <_malloc_r+0x22>
 800909a:	6862      	ldr	r2, [r4, #4]
 800909c:	42a3      	cmp	r3, r4
 800909e:	bf0c      	ite	eq
 80090a0:	f8c8 2000 	streq.w	r2, [r8]
 80090a4:	605a      	strne	r2, [r3, #4]
 80090a6:	e7eb      	b.n	8009080 <_malloc_r+0xa8>
 80090a8:	4623      	mov	r3, r4
 80090aa:	6864      	ldr	r4, [r4, #4]
 80090ac:	e7ae      	b.n	800900c <_malloc_r+0x34>
 80090ae:	463c      	mov	r4, r7
 80090b0:	687f      	ldr	r7, [r7, #4]
 80090b2:	e7b6      	b.n	8009022 <_malloc_r+0x4a>
 80090b4:	461a      	mov	r2, r3
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	42a3      	cmp	r3, r4
 80090ba:	d1fb      	bne.n	80090b4 <_malloc_r+0xdc>
 80090bc:	2300      	movs	r3, #0
 80090be:	6053      	str	r3, [r2, #4]
 80090c0:	e7de      	b.n	8009080 <_malloc_r+0xa8>
 80090c2:	230c      	movs	r3, #12
 80090c4:	6033      	str	r3, [r6, #0]
 80090c6:	4630      	mov	r0, r6
 80090c8:	f000 f80c 	bl	80090e4 <__malloc_unlock>
 80090cc:	e794      	b.n	8008ff8 <_malloc_r+0x20>
 80090ce:	6005      	str	r5, [r0, #0]
 80090d0:	e7d6      	b.n	8009080 <_malloc_r+0xa8>
 80090d2:	bf00      	nop
 80090d4:	200006b4 	.word	0x200006b4

080090d8 <__malloc_lock>:
 80090d8:	4801      	ldr	r0, [pc, #4]	@ (80090e0 <__malloc_lock+0x8>)
 80090da:	f7ff b8b2 	b.w	8008242 <__retarget_lock_acquire_recursive>
 80090de:	bf00      	nop
 80090e0:	200006ac 	.word	0x200006ac

080090e4 <__malloc_unlock>:
 80090e4:	4801      	ldr	r0, [pc, #4]	@ (80090ec <__malloc_unlock+0x8>)
 80090e6:	f7ff b8ad 	b.w	8008244 <__retarget_lock_release_recursive>
 80090ea:	bf00      	nop
 80090ec:	200006ac 	.word	0x200006ac

080090f0 <_Balloc>:
 80090f0:	b570      	push	{r4, r5, r6, lr}
 80090f2:	69c6      	ldr	r6, [r0, #28]
 80090f4:	4604      	mov	r4, r0
 80090f6:	460d      	mov	r5, r1
 80090f8:	b976      	cbnz	r6, 8009118 <_Balloc+0x28>
 80090fa:	2010      	movs	r0, #16
 80090fc:	f7ff ff42 	bl	8008f84 <malloc>
 8009100:	4602      	mov	r2, r0
 8009102:	61e0      	str	r0, [r4, #28]
 8009104:	b920      	cbnz	r0, 8009110 <_Balloc+0x20>
 8009106:	4b18      	ldr	r3, [pc, #96]	@ (8009168 <_Balloc+0x78>)
 8009108:	4818      	ldr	r0, [pc, #96]	@ (800916c <_Balloc+0x7c>)
 800910a:	216b      	movs	r1, #107	@ 0x6b
 800910c:	f000 fe12 	bl	8009d34 <__assert_func>
 8009110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009114:	6006      	str	r6, [r0, #0]
 8009116:	60c6      	str	r6, [r0, #12]
 8009118:	69e6      	ldr	r6, [r4, #28]
 800911a:	68f3      	ldr	r3, [r6, #12]
 800911c:	b183      	cbz	r3, 8009140 <_Balloc+0x50>
 800911e:	69e3      	ldr	r3, [r4, #28]
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009126:	b9b8      	cbnz	r0, 8009158 <_Balloc+0x68>
 8009128:	2101      	movs	r1, #1
 800912a:	fa01 f605 	lsl.w	r6, r1, r5
 800912e:	1d72      	adds	r2, r6, #5
 8009130:	0092      	lsls	r2, r2, #2
 8009132:	4620      	mov	r0, r4
 8009134:	f000 fe1c 	bl	8009d70 <_calloc_r>
 8009138:	b160      	cbz	r0, 8009154 <_Balloc+0x64>
 800913a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800913e:	e00e      	b.n	800915e <_Balloc+0x6e>
 8009140:	2221      	movs	r2, #33	@ 0x21
 8009142:	2104      	movs	r1, #4
 8009144:	4620      	mov	r0, r4
 8009146:	f000 fe13 	bl	8009d70 <_calloc_r>
 800914a:	69e3      	ldr	r3, [r4, #28]
 800914c:	60f0      	str	r0, [r6, #12]
 800914e:	68db      	ldr	r3, [r3, #12]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1e4      	bne.n	800911e <_Balloc+0x2e>
 8009154:	2000      	movs	r0, #0
 8009156:	bd70      	pop	{r4, r5, r6, pc}
 8009158:	6802      	ldr	r2, [r0, #0]
 800915a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800915e:	2300      	movs	r3, #0
 8009160:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009164:	e7f7      	b.n	8009156 <_Balloc+0x66>
 8009166:	bf00      	nop
 8009168:	0800a1c2 	.word	0x0800a1c2
 800916c:	0800a242 	.word	0x0800a242

08009170 <_Bfree>:
 8009170:	b570      	push	{r4, r5, r6, lr}
 8009172:	69c6      	ldr	r6, [r0, #28]
 8009174:	4605      	mov	r5, r0
 8009176:	460c      	mov	r4, r1
 8009178:	b976      	cbnz	r6, 8009198 <_Bfree+0x28>
 800917a:	2010      	movs	r0, #16
 800917c:	f7ff ff02 	bl	8008f84 <malloc>
 8009180:	4602      	mov	r2, r0
 8009182:	61e8      	str	r0, [r5, #28]
 8009184:	b920      	cbnz	r0, 8009190 <_Bfree+0x20>
 8009186:	4b09      	ldr	r3, [pc, #36]	@ (80091ac <_Bfree+0x3c>)
 8009188:	4809      	ldr	r0, [pc, #36]	@ (80091b0 <_Bfree+0x40>)
 800918a:	218f      	movs	r1, #143	@ 0x8f
 800918c:	f000 fdd2 	bl	8009d34 <__assert_func>
 8009190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009194:	6006      	str	r6, [r0, #0]
 8009196:	60c6      	str	r6, [r0, #12]
 8009198:	b13c      	cbz	r4, 80091aa <_Bfree+0x3a>
 800919a:	69eb      	ldr	r3, [r5, #28]
 800919c:	6862      	ldr	r2, [r4, #4]
 800919e:	68db      	ldr	r3, [r3, #12]
 80091a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091a4:	6021      	str	r1, [r4, #0]
 80091a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091aa:	bd70      	pop	{r4, r5, r6, pc}
 80091ac:	0800a1c2 	.word	0x0800a1c2
 80091b0:	0800a242 	.word	0x0800a242

080091b4 <__multadd>:
 80091b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091b8:	690d      	ldr	r5, [r1, #16]
 80091ba:	4607      	mov	r7, r0
 80091bc:	460c      	mov	r4, r1
 80091be:	461e      	mov	r6, r3
 80091c0:	f101 0c14 	add.w	ip, r1, #20
 80091c4:	2000      	movs	r0, #0
 80091c6:	f8dc 3000 	ldr.w	r3, [ip]
 80091ca:	b299      	uxth	r1, r3
 80091cc:	fb02 6101 	mla	r1, r2, r1, r6
 80091d0:	0c1e      	lsrs	r6, r3, #16
 80091d2:	0c0b      	lsrs	r3, r1, #16
 80091d4:	fb02 3306 	mla	r3, r2, r6, r3
 80091d8:	b289      	uxth	r1, r1
 80091da:	3001      	adds	r0, #1
 80091dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091e0:	4285      	cmp	r5, r0
 80091e2:	f84c 1b04 	str.w	r1, [ip], #4
 80091e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091ea:	dcec      	bgt.n	80091c6 <__multadd+0x12>
 80091ec:	b30e      	cbz	r6, 8009232 <__multadd+0x7e>
 80091ee:	68a3      	ldr	r3, [r4, #8]
 80091f0:	42ab      	cmp	r3, r5
 80091f2:	dc19      	bgt.n	8009228 <__multadd+0x74>
 80091f4:	6861      	ldr	r1, [r4, #4]
 80091f6:	4638      	mov	r0, r7
 80091f8:	3101      	adds	r1, #1
 80091fa:	f7ff ff79 	bl	80090f0 <_Balloc>
 80091fe:	4680      	mov	r8, r0
 8009200:	b928      	cbnz	r0, 800920e <__multadd+0x5a>
 8009202:	4602      	mov	r2, r0
 8009204:	4b0c      	ldr	r3, [pc, #48]	@ (8009238 <__multadd+0x84>)
 8009206:	480d      	ldr	r0, [pc, #52]	@ (800923c <__multadd+0x88>)
 8009208:	21ba      	movs	r1, #186	@ 0xba
 800920a:	f000 fd93 	bl	8009d34 <__assert_func>
 800920e:	6922      	ldr	r2, [r4, #16]
 8009210:	3202      	adds	r2, #2
 8009212:	f104 010c 	add.w	r1, r4, #12
 8009216:	0092      	lsls	r2, r2, #2
 8009218:	300c      	adds	r0, #12
 800921a:	f000 fd7d 	bl	8009d18 <memcpy>
 800921e:	4621      	mov	r1, r4
 8009220:	4638      	mov	r0, r7
 8009222:	f7ff ffa5 	bl	8009170 <_Bfree>
 8009226:	4644      	mov	r4, r8
 8009228:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800922c:	3501      	adds	r5, #1
 800922e:	615e      	str	r6, [r3, #20]
 8009230:	6125      	str	r5, [r4, #16]
 8009232:	4620      	mov	r0, r4
 8009234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009238:	0800a231 	.word	0x0800a231
 800923c:	0800a242 	.word	0x0800a242

08009240 <__hi0bits>:
 8009240:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009244:	4603      	mov	r3, r0
 8009246:	bf36      	itet	cc
 8009248:	0403      	lslcc	r3, r0, #16
 800924a:	2000      	movcs	r0, #0
 800924c:	2010      	movcc	r0, #16
 800924e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009252:	bf3c      	itt	cc
 8009254:	021b      	lslcc	r3, r3, #8
 8009256:	3008      	addcc	r0, #8
 8009258:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800925c:	bf3c      	itt	cc
 800925e:	011b      	lslcc	r3, r3, #4
 8009260:	3004      	addcc	r0, #4
 8009262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009266:	bf3c      	itt	cc
 8009268:	009b      	lslcc	r3, r3, #2
 800926a:	3002      	addcc	r0, #2
 800926c:	2b00      	cmp	r3, #0
 800926e:	db05      	blt.n	800927c <__hi0bits+0x3c>
 8009270:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009274:	f100 0001 	add.w	r0, r0, #1
 8009278:	bf08      	it	eq
 800927a:	2020      	moveq	r0, #32
 800927c:	4770      	bx	lr

0800927e <__lo0bits>:
 800927e:	6803      	ldr	r3, [r0, #0]
 8009280:	4602      	mov	r2, r0
 8009282:	f013 0007 	ands.w	r0, r3, #7
 8009286:	d00b      	beq.n	80092a0 <__lo0bits+0x22>
 8009288:	07d9      	lsls	r1, r3, #31
 800928a:	d421      	bmi.n	80092d0 <__lo0bits+0x52>
 800928c:	0798      	lsls	r0, r3, #30
 800928e:	bf49      	itett	mi
 8009290:	085b      	lsrmi	r3, r3, #1
 8009292:	089b      	lsrpl	r3, r3, #2
 8009294:	2001      	movmi	r0, #1
 8009296:	6013      	strmi	r3, [r2, #0]
 8009298:	bf5c      	itt	pl
 800929a:	6013      	strpl	r3, [r2, #0]
 800929c:	2002      	movpl	r0, #2
 800929e:	4770      	bx	lr
 80092a0:	b299      	uxth	r1, r3
 80092a2:	b909      	cbnz	r1, 80092a8 <__lo0bits+0x2a>
 80092a4:	0c1b      	lsrs	r3, r3, #16
 80092a6:	2010      	movs	r0, #16
 80092a8:	b2d9      	uxtb	r1, r3
 80092aa:	b909      	cbnz	r1, 80092b0 <__lo0bits+0x32>
 80092ac:	3008      	adds	r0, #8
 80092ae:	0a1b      	lsrs	r3, r3, #8
 80092b0:	0719      	lsls	r1, r3, #28
 80092b2:	bf04      	itt	eq
 80092b4:	091b      	lsreq	r3, r3, #4
 80092b6:	3004      	addeq	r0, #4
 80092b8:	0799      	lsls	r1, r3, #30
 80092ba:	bf04      	itt	eq
 80092bc:	089b      	lsreq	r3, r3, #2
 80092be:	3002      	addeq	r0, #2
 80092c0:	07d9      	lsls	r1, r3, #31
 80092c2:	d403      	bmi.n	80092cc <__lo0bits+0x4e>
 80092c4:	085b      	lsrs	r3, r3, #1
 80092c6:	f100 0001 	add.w	r0, r0, #1
 80092ca:	d003      	beq.n	80092d4 <__lo0bits+0x56>
 80092cc:	6013      	str	r3, [r2, #0]
 80092ce:	4770      	bx	lr
 80092d0:	2000      	movs	r0, #0
 80092d2:	4770      	bx	lr
 80092d4:	2020      	movs	r0, #32
 80092d6:	4770      	bx	lr

080092d8 <__i2b>:
 80092d8:	b510      	push	{r4, lr}
 80092da:	460c      	mov	r4, r1
 80092dc:	2101      	movs	r1, #1
 80092de:	f7ff ff07 	bl	80090f0 <_Balloc>
 80092e2:	4602      	mov	r2, r0
 80092e4:	b928      	cbnz	r0, 80092f2 <__i2b+0x1a>
 80092e6:	4b05      	ldr	r3, [pc, #20]	@ (80092fc <__i2b+0x24>)
 80092e8:	4805      	ldr	r0, [pc, #20]	@ (8009300 <__i2b+0x28>)
 80092ea:	f240 1145 	movw	r1, #325	@ 0x145
 80092ee:	f000 fd21 	bl	8009d34 <__assert_func>
 80092f2:	2301      	movs	r3, #1
 80092f4:	6144      	str	r4, [r0, #20]
 80092f6:	6103      	str	r3, [r0, #16]
 80092f8:	bd10      	pop	{r4, pc}
 80092fa:	bf00      	nop
 80092fc:	0800a231 	.word	0x0800a231
 8009300:	0800a242 	.word	0x0800a242

08009304 <__multiply>:
 8009304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009308:	4614      	mov	r4, r2
 800930a:	690a      	ldr	r2, [r1, #16]
 800930c:	6923      	ldr	r3, [r4, #16]
 800930e:	429a      	cmp	r2, r3
 8009310:	bfa8      	it	ge
 8009312:	4623      	movge	r3, r4
 8009314:	460f      	mov	r7, r1
 8009316:	bfa4      	itt	ge
 8009318:	460c      	movge	r4, r1
 800931a:	461f      	movge	r7, r3
 800931c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009320:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009324:	68a3      	ldr	r3, [r4, #8]
 8009326:	6861      	ldr	r1, [r4, #4]
 8009328:	eb0a 0609 	add.w	r6, sl, r9
 800932c:	42b3      	cmp	r3, r6
 800932e:	b085      	sub	sp, #20
 8009330:	bfb8      	it	lt
 8009332:	3101      	addlt	r1, #1
 8009334:	f7ff fedc 	bl	80090f0 <_Balloc>
 8009338:	b930      	cbnz	r0, 8009348 <__multiply+0x44>
 800933a:	4602      	mov	r2, r0
 800933c:	4b44      	ldr	r3, [pc, #272]	@ (8009450 <__multiply+0x14c>)
 800933e:	4845      	ldr	r0, [pc, #276]	@ (8009454 <__multiply+0x150>)
 8009340:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009344:	f000 fcf6 	bl	8009d34 <__assert_func>
 8009348:	f100 0514 	add.w	r5, r0, #20
 800934c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009350:	462b      	mov	r3, r5
 8009352:	2200      	movs	r2, #0
 8009354:	4543      	cmp	r3, r8
 8009356:	d321      	bcc.n	800939c <__multiply+0x98>
 8009358:	f107 0114 	add.w	r1, r7, #20
 800935c:	f104 0214 	add.w	r2, r4, #20
 8009360:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009364:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009368:	9302      	str	r3, [sp, #8]
 800936a:	1b13      	subs	r3, r2, r4
 800936c:	3b15      	subs	r3, #21
 800936e:	f023 0303 	bic.w	r3, r3, #3
 8009372:	3304      	adds	r3, #4
 8009374:	f104 0715 	add.w	r7, r4, #21
 8009378:	42ba      	cmp	r2, r7
 800937a:	bf38      	it	cc
 800937c:	2304      	movcc	r3, #4
 800937e:	9301      	str	r3, [sp, #4]
 8009380:	9b02      	ldr	r3, [sp, #8]
 8009382:	9103      	str	r1, [sp, #12]
 8009384:	428b      	cmp	r3, r1
 8009386:	d80c      	bhi.n	80093a2 <__multiply+0x9e>
 8009388:	2e00      	cmp	r6, #0
 800938a:	dd03      	ble.n	8009394 <__multiply+0x90>
 800938c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009390:	2b00      	cmp	r3, #0
 8009392:	d05b      	beq.n	800944c <__multiply+0x148>
 8009394:	6106      	str	r6, [r0, #16]
 8009396:	b005      	add	sp, #20
 8009398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800939c:	f843 2b04 	str.w	r2, [r3], #4
 80093a0:	e7d8      	b.n	8009354 <__multiply+0x50>
 80093a2:	f8b1 a000 	ldrh.w	sl, [r1]
 80093a6:	f1ba 0f00 	cmp.w	sl, #0
 80093aa:	d024      	beq.n	80093f6 <__multiply+0xf2>
 80093ac:	f104 0e14 	add.w	lr, r4, #20
 80093b0:	46a9      	mov	r9, r5
 80093b2:	f04f 0c00 	mov.w	ip, #0
 80093b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80093ba:	f8d9 3000 	ldr.w	r3, [r9]
 80093be:	fa1f fb87 	uxth.w	fp, r7
 80093c2:	b29b      	uxth	r3, r3
 80093c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80093c8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80093cc:	f8d9 7000 	ldr.w	r7, [r9]
 80093d0:	4463      	add	r3, ip
 80093d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80093d6:	fb0a c70b 	mla	r7, sl, fp, ip
 80093da:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80093de:	b29b      	uxth	r3, r3
 80093e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80093e4:	4572      	cmp	r2, lr
 80093e6:	f849 3b04 	str.w	r3, [r9], #4
 80093ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80093ee:	d8e2      	bhi.n	80093b6 <__multiply+0xb2>
 80093f0:	9b01      	ldr	r3, [sp, #4]
 80093f2:	f845 c003 	str.w	ip, [r5, r3]
 80093f6:	9b03      	ldr	r3, [sp, #12]
 80093f8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80093fc:	3104      	adds	r1, #4
 80093fe:	f1b9 0f00 	cmp.w	r9, #0
 8009402:	d021      	beq.n	8009448 <__multiply+0x144>
 8009404:	682b      	ldr	r3, [r5, #0]
 8009406:	f104 0c14 	add.w	ip, r4, #20
 800940a:	46ae      	mov	lr, r5
 800940c:	f04f 0a00 	mov.w	sl, #0
 8009410:	f8bc b000 	ldrh.w	fp, [ip]
 8009414:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009418:	fb09 770b 	mla	r7, r9, fp, r7
 800941c:	4457      	add	r7, sl
 800941e:	b29b      	uxth	r3, r3
 8009420:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009424:	f84e 3b04 	str.w	r3, [lr], #4
 8009428:	f85c 3b04 	ldr.w	r3, [ip], #4
 800942c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009430:	f8be 3000 	ldrh.w	r3, [lr]
 8009434:	fb09 330a 	mla	r3, r9, sl, r3
 8009438:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800943c:	4562      	cmp	r2, ip
 800943e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009442:	d8e5      	bhi.n	8009410 <__multiply+0x10c>
 8009444:	9f01      	ldr	r7, [sp, #4]
 8009446:	51eb      	str	r3, [r5, r7]
 8009448:	3504      	adds	r5, #4
 800944a:	e799      	b.n	8009380 <__multiply+0x7c>
 800944c:	3e01      	subs	r6, #1
 800944e:	e79b      	b.n	8009388 <__multiply+0x84>
 8009450:	0800a231 	.word	0x0800a231
 8009454:	0800a242 	.word	0x0800a242

08009458 <__pow5mult>:
 8009458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800945c:	4615      	mov	r5, r2
 800945e:	f012 0203 	ands.w	r2, r2, #3
 8009462:	4607      	mov	r7, r0
 8009464:	460e      	mov	r6, r1
 8009466:	d007      	beq.n	8009478 <__pow5mult+0x20>
 8009468:	4c25      	ldr	r4, [pc, #148]	@ (8009500 <__pow5mult+0xa8>)
 800946a:	3a01      	subs	r2, #1
 800946c:	2300      	movs	r3, #0
 800946e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009472:	f7ff fe9f 	bl	80091b4 <__multadd>
 8009476:	4606      	mov	r6, r0
 8009478:	10ad      	asrs	r5, r5, #2
 800947a:	d03d      	beq.n	80094f8 <__pow5mult+0xa0>
 800947c:	69fc      	ldr	r4, [r7, #28]
 800947e:	b97c      	cbnz	r4, 80094a0 <__pow5mult+0x48>
 8009480:	2010      	movs	r0, #16
 8009482:	f7ff fd7f 	bl	8008f84 <malloc>
 8009486:	4602      	mov	r2, r0
 8009488:	61f8      	str	r0, [r7, #28]
 800948a:	b928      	cbnz	r0, 8009498 <__pow5mult+0x40>
 800948c:	4b1d      	ldr	r3, [pc, #116]	@ (8009504 <__pow5mult+0xac>)
 800948e:	481e      	ldr	r0, [pc, #120]	@ (8009508 <__pow5mult+0xb0>)
 8009490:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009494:	f000 fc4e 	bl	8009d34 <__assert_func>
 8009498:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800949c:	6004      	str	r4, [r0, #0]
 800949e:	60c4      	str	r4, [r0, #12]
 80094a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80094a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094a8:	b94c      	cbnz	r4, 80094be <__pow5mult+0x66>
 80094aa:	f240 2171 	movw	r1, #625	@ 0x271
 80094ae:	4638      	mov	r0, r7
 80094b0:	f7ff ff12 	bl	80092d8 <__i2b>
 80094b4:	2300      	movs	r3, #0
 80094b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80094ba:	4604      	mov	r4, r0
 80094bc:	6003      	str	r3, [r0, #0]
 80094be:	f04f 0900 	mov.w	r9, #0
 80094c2:	07eb      	lsls	r3, r5, #31
 80094c4:	d50a      	bpl.n	80094dc <__pow5mult+0x84>
 80094c6:	4631      	mov	r1, r6
 80094c8:	4622      	mov	r2, r4
 80094ca:	4638      	mov	r0, r7
 80094cc:	f7ff ff1a 	bl	8009304 <__multiply>
 80094d0:	4631      	mov	r1, r6
 80094d2:	4680      	mov	r8, r0
 80094d4:	4638      	mov	r0, r7
 80094d6:	f7ff fe4b 	bl	8009170 <_Bfree>
 80094da:	4646      	mov	r6, r8
 80094dc:	106d      	asrs	r5, r5, #1
 80094de:	d00b      	beq.n	80094f8 <__pow5mult+0xa0>
 80094e0:	6820      	ldr	r0, [r4, #0]
 80094e2:	b938      	cbnz	r0, 80094f4 <__pow5mult+0x9c>
 80094e4:	4622      	mov	r2, r4
 80094e6:	4621      	mov	r1, r4
 80094e8:	4638      	mov	r0, r7
 80094ea:	f7ff ff0b 	bl	8009304 <__multiply>
 80094ee:	6020      	str	r0, [r4, #0]
 80094f0:	f8c0 9000 	str.w	r9, [r0]
 80094f4:	4604      	mov	r4, r0
 80094f6:	e7e4      	b.n	80094c2 <__pow5mult+0x6a>
 80094f8:	4630      	mov	r0, r6
 80094fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094fe:	bf00      	nop
 8009500:	0800a29c 	.word	0x0800a29c
 8009504:	0800a1c2 	.word	0x0800a1c2
 8009508:	0800a242 	.word	0x0800a242

0800950c <__lshift>:
 800950c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009510:	460c      	mov	r4, r1
 8009512:	6849      	ldr	r1, [r1, #4]
 8009514:	6923      	ldr	r3, [r4, #16]
 8009516:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800951a:	68a3      	ldr	r3, [r4, #8]
 800951c:	4607      	mov	r7, r0
 800951e:	4691      	mov	r9, r2
 8009520:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009524:	f108 0601 	add.w	r6, r8, #1
 8009528:	42b3      	cmp	r3, r6
 800952a:	db0b      	blt.n	8009544 <__lshift+0x38>
 800952c:	4638      	mov	r0, r7
 800952e:	f7ff fddf 	bl	80090f0 <_Balloc>
 8009532:	4605      	mov	r5, r0
 8009534:	b948      	cbnz	r0, 800954a <__lshift+0x3e>
 8009536:	4602      	mov	r2, r0
 8009538:	4b28      	ldr	r3, [pc, #160]	@ (80095dc <__lshift+0xd0>)
 800953a:	4829      	ldr	r0, [pc, #164]	@ (80095e0 <__lshift+0xd4>)
 800953c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009540:	f000 fbf8 	bl	8009d34 <__assert_func>
 8009544:	3101      	adds	r1, #1
 8009546:	005b      	lsls	r3, r3, #1
 8009548:	e7ee      	b.n	8009528 <__lshift+0x1c>
 800954a:	2300      	movs	r3, #0
 800954c:	f100 0114 	add.w	r1, r0, #20
 8009550:	f100 0210 	add.w	r2, r0, #16
 8009554:	4618      	mov	r0, r3
 8009556:	4553      	cmp	r3, sl
 8009558:	db33      	blt.n	80095c2 <__lshift+0xb6>
 800955a:	6920      	ldr	r0, [r4, #16]
 800955c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009560:	f104 0314 	add.w	r3, r4, #20
 8009564:	f019 091f 	ands.w	r9, r9, #31
 8009568:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800956c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009570:	d02b      	beq.n	80095ca <__lshift+0xbe>
 8009572:	f1c9 0e20 	rsb	lr, r9, #32
 8009576:	468a      	mov	sl, r1
 8009578:	2200      	movs	r2, #0
 800957a:	6818      	ldr	r0, [r3, #0]
 800957c:	fa00 f009 	lsl.w	r0, r0, r9
 8009580:	4310      	orrs	r0, r2
 8009582:	f84a 0b04 	str.w	r0, [sl], #4
 8009586:	f853 2b04 	ldr.w	r2, [r3], #4
 800958a:	459c      	cmp	ip, r3
 800958c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009590:	d8f3      	bhi.n	800957a <__lshift+0x6e>
 8009592:	ebac 0304 	sub.w	r3, ip, r4
 8009596:	3b15      	subs	r3, #21
 8009598:	f023 0303 	bic.w	r3, r3, #3
 800959c:	3304      	adds	r3, #4
 800959e:	f104 0015 	add.w	r0, r4, #21
 80095a2:	4584      	cmp	ip, r0
 80095a4:	bf38      	it	cc
 80095a6:	2304      	movcc	r3, #4
 80095a8:	50ca      	str	r2, [r1, r3]
 80095aa:	b10a      	cbz	r2, 80095b0 <__lshift+0xa4>
 80095ac:	f108 0602 	add.w	r6, r8, #2
 80095b0:	3e01      	subs	r6, #1
 80095b2:	4638      	mov	r0, r7
 80095b4:	612e      	str	r6, [r5, #16]
 80095b6:	4621      	mov	r1, r4
 80095b8:	f7ff fdda 	bl	8009170 <_Bfree>
 80095bc:	4628      	mov	r0, r5
 80095be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80095c6:	3301      	adds	r3, #1
 80095c8:	e7c5      	b.n	8009556 <__lshift+0x4a>
 80095ca:	3904      	subs	r1, #4
 80095cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80095d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80095d4:	459c      	cmp	ip, r3
 80095d6:	d8f9      	bhi.n	80095cc <__lshift+0xc0>
 80095d8:	e7ea      	b.n	80095b0 <__lshift+0xa4>
 80095da:	bf00      	nop
 80095dc:	0800a231 	.word	0x0800a231
 80095e0:	0800a242 	.word	0x0800a242

080095e4 <__mcmp>:
 80095e4:	690a      	ldr	r2, [r1, #16]
 80095e6:	4603      	mov	r3, r0
 80095e8:	6900      	ldr	r0, [r0, #16]
 80095ea:	1a80      	subs	r0, r0, r2
 80095ec:	b530      	push	{r4, r5, lr}
 80095ee:	d10e      	bne.n	800960e <__mcmp+0x2a>
 80095f0:	3314      	adds	r3, #20
 80095f2:	3114      	adds	r1, #20
 80095f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80095f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80095fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009600:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009604:	4295      	cmp	r5, r2
 8009606:	d003      	beq.n	8009610 <__mcmp+0x2c>
 8009608:	d205      	bcs.n	8009616 <__mcmp+0x32>
 800960a:	f04f 30ff 	mov.w	r0, #4294967295
 800960e:	bd30      	pop	{r4, r5, pc}
 8009610:	42a3      	cmp	r3, r4
 8009612:	d3f3      	bcc.n	80095fc <__mcmp+0x18>
 8009614:	e7fb      	b.n	800960e <__mcmp+0x2a>
 8009616:	2001      	movs	r0, #1
 8009618:	e7f9      	b.n	800960e <__mcmp+0x2a>
	...

0800961c <__mdiff>:
 800961c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009620:	4689      	mov	r9, r1
 8009622:	4606      	mov	r6, r0
 8009624:	4611      	mov	r1, r2
 8009626:	4648      	mov	r0, r9
 8009628:	4614      	mov	r4, r2
 800962a:	f7ff ffdb 	bl	80095e4 <__mcmp>
 800962e:	1e05      	subs	r5, r0, #0
 8009630:	d112      	bne.n	8009658 <__mdiff+0x3c>
 8009632:	4629      	mov	r1, r5
 8009634:	4630      	mov	r0, r6
 8009636:	f7ff fd5b 	bl	80090f0 <_Balloc>
 800963a:	4602      	mov	r2, r0
 800963c:	b928      	cbnz	r0, 800964a <__mdiff+0x2e>
 800963e:	4b3f      	ldr	r3, [pc, #252]	@ (800973c <__mdiff+0x120>)
 8009640:	f240 2137 	movw	r1, #567	@ 0x237
 8009644:	483e      	ldr	r0, [pc, #248]	@ (8009740 <__mdiff+0x124>)
 8009646:	f000 fb75 	bl	8009d34 <__assert_func>
 800964a:	2301      	movs	r3, #1
 800964c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009650:	4610      	mov	r0, r2
 8009652:	b003      	add	sp, #12
 8009654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009658:	bfbc      	itt	lt
 800965a:	464b      	movlt	r3, r9
 800965c:	46a1      	movlt	r9, r4
 800965e:	4630      	mov	r0, r6
 8009660:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009664:	bfba      	itte	lt
 8009666:	461c      	movlt	r4, r3
 8009668:	2501      	movlt	r5, #1
 800966a:	2500      	movge	r5, #0
 800966c:	f7ff fd40 	bl	80090f0 <_Balloc>
 8009670:	4602      	mov	r2, r0
 8009672:	b918      	cbnz	r0, 800967c <__mdiff+0x60>
 8009674:	4b31      	ldr	r3, [pc, #196]	@ (800973c <__mdiff+0x120>)
 8009676:	f240 2145 	movw	r1, #581	@ 0x245
 800967a:	e7e3      	b.n	8009644 <__mdiff+0x28>
 800967c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009680:	6926      	ldr	r6, [r4, #16]
 8009682:	60c5      	str	r5, [r0, #12]
 8009684:	f109 0310 	add.w	r3, r9, #16
 8009688:	f109 0514 	add.w	r5, r9, #20
 800968c:	f104 0e14 	add.w	lr, r4, #20
 8009690:	f100 0b14 	add.w	fp, r0, #20
 8009694:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009698:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800969c:	9301      	str	r3, [sp, #4]
 800969e:	46d9      	mov	r9, fp
 80096a0:	f04f 0c00 	mov.w	ip, #0
 80096a4:	9b01      	ldr	r3, [sp, #4]
 80096a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80096aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80096ae:	9301      	str	r3, [sp, #4]
 80096b0:	fa1f f38a 	uxth.w	r3, sl
 80096b4:	4619      	mov	r1, r3
 80096b6:	b283      	uxth	r3, r0
 80096b8:	1acb      	subs	r3, r1, r3
 80096ba:	0c00      	lsrs	r0, r0, #16
 80096bc:	4463      	add	r3, ip
 80096be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80096c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80096cc:	4576      	cmp	r6, lr
 80096ce:	f849 3b04 	str.w	r3, [r9], #4
 80096d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096d6:	d8e5      	bhi.n	80096a4 <__mdiff+0x88>
 80096d8:	1b33      	subs	r3, r6, r4
 80096da:	3b15      	subs	r3, #21
 80096dc:	f023 0303 	bic.w	r3, r3, #3
 80096e0:	3415      	adds	r4, #21
 80096e2:	3304      	adds	r3, #4
 80096e4:	42a6      	cmp	r6, r4
 80096e6:	bf38      	it	cc
 80096e8:	2304      	movcc	r3, #4
 80096ea:	441d      	add	r5, r3
 80096ec:	445b      	add	r3, fp
 80096ee:	461e      	mov	r6, r3
 80096f0:	462c      	mov	r4, r5
 80096f2:	4544      	cmp	r4, r8
 80096f4:	d30e      	bcc.n	8009714 <__mdiff+0xf8>
 80096f6:	f108 0103 	add.w	r1, r8, #3
 80096fa:	1b49      	subs	r1, r1, r5
 80096fc:	f021 0103 	bic.w	r1, r1, #3
 8009700:	3d03      	subs	r5, #3
 8009702:	45a8      	cmp	r8, r5
 8009704:	bf38      	it	cc
 8009706:	2100      	movcc	r1, #0
 8009708:	440b      	add	r3, r1
 800970a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800970e:	b191      	cbz	r1, 8009736 <__mdiff+0x11a>
 8009710:	6117      	str	r7, [r2, #16]
 8009712:	e79d      	b.n	8009650 <__mdiff+0x34>
 8009714:	f854 1b04 	ldr.w	r1, [r4], #4
 8009718:	46e6      	mov	lr, ip
 800971a:	0c08      	lsrs	r0, r1, #16
 800971c:	fa1c fc81 	uxtah	ip, ip, r1
 8009720:	4471      	add	r1, lr
 8009722:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009726:	b289      	uxth	r1, r1
 8009728:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800972c:	f846 1b04 	str.w	r1, [r6], #4
 8009730:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009734:	e7dd      	b.n	80096f2 <__mdiff+0xd6>
 8009736:	3f01      	subs	r7, #1
 8009738:	e7e7      	b.n	800970a <__mdiff+0xee>
 800973a:	bf00      	nop
 800973c:	0800a231 	.word	0x0800a231
 8009740:	0800a242 	.word	0x0800a242

08009744 <__d2b>:
 8009744:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009748:	460f      	mov	r7, r1
 800974a:	2101      	movs	r1, #1
 800974c:	ec59 8b10 	vmov	r8, r9, d0
 8009750:	4616      	mov	r6, r2
 8009752:	f7ff fccd 	bl	80090f0 <_Balloc>
 8009756:	4604      	mov	r4, r0
 8009758:	b930      	cbnz	r0, 8009768 <__d2b+0x24>
 800975a:	4602      	mov	r2, r0
 800975c:	4b23      	ldr	r3, [pc, #140]	@ (80097ec <__d2b+0xa8>)
 800975e:	4824      	ldr	r0, [pc, #144]	@ (80097f0 <__d2b+0xac>)
 8009760:	f240 310f 	movw	r1, #783	@ 0x30f
 8009764:	f000 fae6 	bl	8009d34 <__assert_func>
 8009768:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800976c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009770:	b10d      	cbz	r5, 8009776 <__d2b+0x32>
 8009772:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009776:	9301      	str	r3, [sp, #4]
 8009778:	f1b8 0300 	subs.w	r3, r8, #0
 800977c:	d023      	beq.n	80097c6 <__d2b+0x82>
 800977e:	4668      	mov	r0, sp
 8009780:	9300      	str	r3, [sp, #0]
 8009782:	f7ff fd7c 	bl	800927e <__lo0bits>
 8009786:	e9dd 1200 	ldrd	r1, r2, [sp]
 800978a:	b1d0      	cbz	r0, 80097c2 <__d2b+0x7e>
 800978c:	f1c0 0320 	rsb	r3, r0, #32
 8009790:	fa02 f303 	lsl.w	r3, r2, r3
 8009794:	430b      	orrs	r3, r1
 8009796:	40c2      	lsrs	r2, r0
 8009798:	6163      	str	r3, [r4, #20]
 800979a:	9201      	str	r2, [sp, #4]
 800979c:	9b01      	ldr	r3, [sp, #4]
 800979e:	61a3      	str	r3, [r4, #24]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	bf0c      	ite	eq
 80097a4:	2201      	moveq	r2, #1
 80097a6:	2202      	movne	r2, #2
 80097a8:	6122      	str	r2, [r4, #16]
 80097aa:	b1a5      	cbz	r5, 80097d6 <__d2b+0x92>
 80097ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80097b0:	4405      	add	r5, r0
 80097b2:	603d      	str	r5, [r7, #0]
 80097b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80097b8:	6030      	str	r0, [r6, #0]
 80097ba:	4620      	mov	r0, r4
 80097bc:	b003      	add	sp, #12
 80097be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097c2:	6161      	str	r1, [r4, #20]
 80097c4:	e7ea      	b.n	800979c <__d2b+0x58>
 80097c6:	a801      	add	r0, sp, #4
 80097c8:	f7ff fd59 	bl	800927e <__lo0bits>
 80097cc:	9b01      	ldr	r3, [sp, #4]
 80097ce:	6163      	str	r3, [r4, #20]
 80097d0:	3020      	adds	r0, #32
 80097d2:	2201      	movs	r2, #1
 80097d4:	e7e8      	b.n	80097a8 <__d2b+0x64>
 80097d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80097da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80097de:	6038      	str	r0, [r7, #0]
 80097e0:	6918      	ldr	r0, [r3, #16]
 80097e2:	f7ff fd2d 	bl	8009240 <__hi0bits>
 80097e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80097ea:	e7e5      	b.n	80097b8 <__d2b+0x74>
 80097ec:	0800a231 	.word	0x0800a231
 80097f0:	0800a242 	.word	0x0800a242

080097f4 <__sfputc_r>:
 80097f4:	6893      	ldr	r3, [r2, #8]
 80097f6:	3b01      	subs	r3, #1
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	b410      	push	{r4}
 80097fc:	6093      	str	r3, [r2, #8]
 80097fe:	da08      	bge.n	8009812 <__sfputc_r+0x1e>
 8009800:	6994      	ldr	r4, [r2, #24]
 8009802:	42a3      	cmp	r3, r4
 8009804:	db01      	blt.n	800980a <__sfputc_r+0x16>
 8009806:	290a      	cmp	r1, #10
 8009808:	d103      	bne.n	8009812 <__sfputc_r+0x1e>
 800980a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800980e:	f000 b9df 	b.w	8009bd0 <__swbuf_r>
 8009812:	6813      	ldr	r3, [r2, #0]
 8009814:	1c58      	adds	r0, r3, #1
 8009816:	6010      	str	r0, [r2, #0]
 8009818:	7019      	strb	r1, [r3, #0]
 800981a:	4608      	mov	r0, r1
 800981c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009820:	4770      	bx	lr

08009822 <__sfputs_r>:
 8009822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009824:	4606      	mov	r6, r0
 8009826:	460f      	mov	r7, r1
 8009828:	4614      	mov	r4, r2
 800982a:	18d5      	adds	r5, r2, r3
 800982c:	42ac      	cmp	r4, r5
 800982e:	d101      	bne.n	8009834 <__sfputs_r+0x12>
 8009830:	2000      	movs	r0, #0
 8009832:	e007      	b.n	8009844 <__sfputs_r+0x22>
 8009834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009838:	463a      	mov	r2, r7
 800983a:	4630      	mov	r0, r6
 800983c:	f7ff ffda 	bl	80097f4 <__sfputc_r>
 8009840:	1c43      	adds	r3, r0, #1
 8009842:	d1f3      	bne.n	800982c <__sfputs_r+0xa>
 8009844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009848 <_vfiprintf_r>:
 8009848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800984c:	460d      	mov	r5, r1
 800984e:	b09d      	sub	sp, #116	@ 0x74
 8009850:	4614      	mov	r4, r2
 8009852:	4698      	mov	r8, r3
 8009854:	4606      	mov	r6, r0
 8009856:	b118      	cbz	r0, 8009860 <_vfiprintf_r+0x18>
 8009858:	6a03      	ldr	r3, [r0, #32]
 800985a:	b90b      	cbnz	r3, 8009860 <_vfiprintf_r+0x18>
 800985c:	f7fe fbe8 	bl	8008030 <__sinit>
 8009860:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009862:	07d9      	lsls	r1, r3, #31
 8009864:	d405      	bmi.n	8009872 <_vfiprintf_r+0x2a>
 8009866:	89ab      	ldrh	r3, [r5, #12]
 8009868:	059a      	lsls	r2, r3, #22
 800986a:	d402      	bmi.n	8009872 <_vfiprintf_r+0x2a>
 800986c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800986e:	f7fe fce8 	bl	8008242 <__retarget_lock_acquire_recursive>
 8009872:	89ab      	ldrh	r3, [r5, #12]
 8009874:	071b      	lsls	r3, r3, #28
 8009876:	d501      	bpl.n	800987c <_vfiprintf_r+0x34>
 8009878:	692b      	ldr	r3, [r5, #16]
 800987a:	b99b      	cbnz	r3, 80098a4 <_vfiprintf_r+0x5c>
 800987c:	4629      	mov	r1, r5
 800987e:	4630      	mov	r0, r6
 8009880:	f000 f9e4 	bl	8009c4c <__swsetup_r>
 8009884:	b170      	cbz	r0, 80098a4 <_vfiprintf_r+0x5c>
 8009886:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009888:	07dc      	lsls	r4, r3, #31
 800988a:	d504      	bpl.n	8009896 <_vfiprintf_r+0x4e>
 800988c:	f04f 30ff 	mov.w	r0, #4294967295
 8009890:	b01d      	add	sp, #116	@ 0x74
 8009892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009896:	89ab      	ldrh	r3, [r5, #12]
 8009898:	0598      	lsls	r0, r3, #22
 800989a:	d4f7      	bmi.n	800988c <_vfiprintf_r+0x44>
 800989c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800989e:	f7fe fcd1 	bl	8008244 <__retarget_lock_release_recursive>
 80098a2:	e7f3      	b.n	800988c <_vfiprintf_r+0x44>
 80098a4:	2300      	movs	r3, #0
 80098a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80098a8:	2320      	movs	r3, #32
 80098aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80098ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80098b2:	2330      	movs	r3, #48	@ 0x30
 80098b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a64 <_vfiprintf_r+0x21c>
 80098b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098bc:	f04f 0901 	mov.w	r9, #1
 80098c0:	4623      	mov	r3, r4
 80098c2:	469a      	mov	sl, r3
 80098c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098c8:	b10a      	cbz	r2, 80098ce <_vfiprintf_r+0x86>
 80098ca:	2a25      	cmp	r2, #37	@ 0x25
 80098cc:	d1f9      	bne.n	80098c2 <_vfiprintf_r+0x7a>
 80098ce:	ebba 0b04 	subs.w	fp, sl, r4
 80098d2:	d00b      	beq.n	80098ec <_vfiprintf_r+0xa4>
 80098d4:	465b      	mov	r3, fp
 80098d6:	4622      	mov	r2, r4
 80098d8:	4629      	mov	r1, r5
 80098da:	4630      	mov	r0, r6
 80098dc:	f7ff ffa1 	bl	8009822 <__sfputs_r>
 80098e0:	3001      	adds	r0, #1
 80098e2:	f000 80a7 	beq.w	8009a34 <_vfiprintf_r+0x1ec>
 80098e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098e8:	445a      	add	r2, fp
 80098ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80098ec:	f89a 3000 	ldrb.w	r3, [sl]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	f000 809f 	beq.w	8009a34 <_vfiprintf_r+0x1ec>
 80098f6:	2300      	movs	r3, #0
 80098f8:	f04f 32ff 	mov.w	r2, #4294967295
 80098fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009900:	f10a 0a01 	add.w	sl, sl, #1
 8009904:	9304      	str	r3, [sp, #16]
 8009906:	9307      	str	r3, [sp, #28]
 8009908:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800990c:	931a      	str	r3, [sp, #104]	@ 0x68
 800990e:	4654      	mov	r4, sl
 8009910:	2205      	movs	r2, #5
 8009912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009916:	4853      	ldr	r0, [pc, #332]	@ (8009a64 <_vfiprintf_r+0x21c>)
 8009918:	f7f6 fc82 	bl	8000220 <memchr>
 800991c:	9a04      	ldr	r2, [sp, #16]
 800991e:	b9d8      	cbnz	r0, 8009958 <_vfiprintf_r+0x110>
 8009920:	06d1      	lsls	r1, r2, #27
 8009922:	bf44      	itt	mi
 8009924:	2320      	movmi	r3, #32
 8009926:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800992a:	0713      	lsls	r3, r2, #28
 800992c:	bf44      	itt	mi
 800992e:	232b      	movmi	r3, #43	@ 0x2b
 8009930:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009934:	f89a 3000 	ldrb.w	r3, [sl]
 8009938:	2b2a      	cmp	r3, #42	@ 0x2a
 800993a:	d015      	beq.n	8009968 <_vfiprintf_r+0x120>
 800993c:	9a07      	ldr	r2, [sp, #28]
 800993e:	4654      	mov	r4, sl
 8009940:	2000      	movs	r0, #0
 8009942:	f04f 0c0a 	mov.w	ip, #10
 8009946:	4621      	mov	r1, r4
 8009948:	f811 3b01 	ldrb.w	r3, [r1], #1
 800994c:	3b30      	subs	r3, #48	@ 0x30
 800994e:	2b09      	cmp	r3, #9
 8009950:	d94b      	bls.n	80099ea <_vfiprintf_r+0x1a2>
 8009952:	b1b0      	cbz	r0, 8009982 <_vfiprintf_r+0x13a>
 8009954:	9207      	str	r2, [sp, #28]
 8009956:	e014      	b.n	8009982 <_vfiprintf_r+0x13a>
 8009958:	eba0 0308 	sub.w	r3, r0, r8
 800995c:	fa09 f303 	lsl.w	r3, r9, r3
 8009960:	4313      	orrs	r3, r2
 8009962:	9304      	str	r3, [sp, #16]
 8009964:	46a2      	mov	sl, r4
 8009966:	e7d2      	b.n	800990e <_vfiprintf_r+0xc6>
 8009968:	9b03      	ldr	r3, [sp, #12]
 800996a:	1d19      	adds	r1, r3, #4
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	9103      	str	r1, [sp, #12]
 8009970:	2b00      	cmp	r3, #0
 8009972:	bfbb      	ittet	lt
 8009974:	425b      	neglt	r3, r3
 8009976:	f042 0202 	orrlt.w	r2, r2, #2
 800997a:	9307      	strge	r3, [sp, #28]
 800997c:	9307      	strlt	r3, [sp, #28]
 800997e:	bfb8      	it	lt
 8009980:	9204      	strlt	r2, [sp, #16]
 8009982:	7823      	ldrb	r3, [r4, #0]
 8009984:	2b2e      	cmp	r3, #46	@ 0x2e
 8009986:	d10a      	bne.n	800999e <_vfiprintf_r+0x156>
 8009988:	7863      	ldrb	r3, [r4, #1]
 800998a:	2b2a      	cmp	r3, #42	@ 0x2a
 800998c:	d132      	bne.n	80099f4 <_vfiprintf_r+0x1ac>
 800998e:	9b03      	ldr	r3, [sp, #12]
 8009990:	1d1a      	adds	r2, r3, #4
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	9203      	str	r2, [sp, #12]
 8009996:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800999a:	3402      	adds	r4, #2
 800999c:	9305      	str	r3, [sp, #20]
 800999e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a74 <_vfiprintf_r+0x22c>
 80099a2:	7821      	ldrb	r1, [r4, #0]
 80099a4:	2203      	movs	r2, #3
 80099a6:	4650      	mov	r0, sl
 80099a8:	f7f6 fc3a 	bl	8000220 <memchr>
 80099ac:	b138      	cbz	r0, 80099be <_vfiprintf_r+0x176>
 80099ae:	9b04      	ldr	r3, [sp, #16]
 80099b0:	eba0 000a 	sub.w	r0, r0, sl
 80099b4:	2240      	movs	r2, #64	@ 0x40
 80099b6:	4082      	lsls	r2, r0
 80099b8:	4313      	orrs	r3, r2
 80099ba:	3401      	adds	r4, #1
 80099bc:	9304      	str	r3, [sp, #16]
 80099be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099c2:	4829      	ldr	r0, [pc, #164]	@ (8009a68 <_vfiprintf_r+0x220>)
 80099c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099c8:	2206      	movs	r2, #6
 80099ca:	f7f6 fc29 	bl	8000220 <memchr>
 80099ce:	2800      	cmp	r0, #0
 80099d0:	d03f      	beq.n	8009a52 <_vfiprintf_r+0x20a>
 80099d2:	4b26      	ldr	r3, [pc, #152]	@ (8009a6c <_vfiprintf_r+0x224>)
 80099d4:	bb1b      	cbnz	r3, 8009a1e <_vfiprintf_r+0x1d6>
 80099d6:	9b03      	ldr	r3, [sp, #12]
 80099d8:	3307      	adds	r3, #7
 80099da:	f023 0307 	bic.w	r3, r3, #7
 80099de:	3308      	adds	r3, #8
 80099e0:	9303      	str	r3, [sp, #12]
 80099e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099e4:	443b      	add	r3, r7
 80099e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80099e8:	e76a      	b.n	80098c0 <_vfiprintf_r+0x78>
 80099ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80099ee:	460c      	mov	r4, r1
 80099f0:	2001      	movs	r0, #1
 80099f2:	e7a8      	b.n	8009946 <_vfiprintf_r+0xfe>
 80099f4:	2300      	movs	r3, #0
 80099f6:	3401      	adds	r4, #1
 80099f8:	9305      	str	r3, [sp, #20]
 80099fa:	4619      	mov	r1, r3
 80099fc:	f04f 0c0a 	mov.w	ip, #10
 8009a00:	4620      	mov	r0, r4
 8009a02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a06:	3a30      	subs	r2, #48	@ 0x30
 8009a08:	2a09      	cmp	r2, #9
 8009a0a:	d903      	bls.n	8009a14 <_vfiprintf_r+0x1cc>
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d0c6      	beq.n	800999e <_vfiprintf_r+0x156>
 8009a10:	9105      	str	r1, [sp, #20]
 8009a12:	e7c4      	b.n	800999e <_vfiprintf_r+0x156>
 8009a14:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a18:	4604      	mov	r4, r0
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e7f0      	b.n	8009a00 <_vfiprintf_r+0x1b8>
 8009a1e:	ab03      	add	r3, sp, #12
 8009a20:	9300      	str	r3, [sp, #0]
 8009a22:	462a      	mov	r2, r5
 8009a24:	4b12      	ldr	r3, [pc, #72]	@ (8009a70 <_vfiprintf_r+0x228>)
 8009a26:	a904      	add	r1, sp, #16
 8009a28:	4630      	mov	r0, r6
 8009a2a:	f7fd febd 	bl	80077a8 <_printf_float>
 8009a2e:	4607      	mov	r7, r0
 8009a30:	1c78      	adds	r0, r7, #1
 8009a32:	d1d6      	bne.n	80099e2 <_vfiprintf_r+0x19a>
 8009a34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a36:	07d9      	lsls	r1, r3, #31
 8009a38:	d405      	bmi.n	8009a46 <_vfiprintf_r+0x1fe>
 8009a3a:	89ab      	ldrh	r3, [r5, #12]
 8009a3c:	059a      	lsls	r2, r3, #22
 8009a3e:	d402      	bmi.n	8009a46 <_vfiprintf_r+0x1fe>
 8009a40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a42:	f7fe fbff 	bl	8008244 <__retarget_lock_release_recursive>
 8009a46:	89ab      	ldrh	r3, [r5, #12]
 8009a48:	065b      	lsls	r3, r3, #25
 8009a4a:	f53f af1f 	bmi.w	800988c <_vfiprintf_r+0x44>
 8009a4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a50:	e71e      	b.n	8009890 <_vfiprintf_r+0x48>
 8009a52:	ab03      	add	r3, sp, #12
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	462a      	mov	r2, r5
 8009a58:	4b05      	ldr	r3, [pc, #20]	@ (8009a70 <_vfiprintf_r+0x228>)
 8009a5a:	a904      	add	r1, sp, #16
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	f7fe f93b 	bl	8007cd8 <_printf_i>
 8009a62:	e7e4      	b.n	8009a2e <_vfiprintf_r+0x1e6>
 8009a64:	0800a398 	.word	0x0800a398
 8009a68:	0800a3a2 	.word	0x0800a3a2
 8009a6c:	080077a9 	.word	0x080077a9
 8009a70:	08009823 	.word	0x08009823
 8009a74:	0800a39e 	.word	0x0800a39e

08009a78 <__sflush_r>:
 8009a78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a80:	0716      	lsls	r6, r2, #28
 8009a82:	4605      	mov	r5, r0
 8009a84:	460c      	mov	r4, r1
 8009a86:	d454      	bmi.n	8009b32 <__sflush_r+0xba>
 8009a88:	684b      	ldr	r3, [r1, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	dc02      	bgt.n	8009a94 <__sflush_r+0x1c>
 8009a8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	dd48      	ble.n	8009b26 <__sflush_r+0xae>
 8009a94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a96:	2e00      	cmp	r6, #0
 8009a98:	d045      	beq.n	8009b26 <__sflush_r+0xae>
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009aa0:	682f      	ldr	r7, [r5, #0]
 8009aa2:	6a21      	ldr	r1, [r4, #32]
 8009aa4:	602b      	str	r3, [r5, #0]
 8009aa6:	d030      	beq.n	8009b0a <__sflush_r+0x92>
 8009aa8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009aaa:	89a3      	ldrh	r3, [r4, #12]
 8009aac:	0759      	lsls	r1, r3, #29
 8009aae:	d505      	bpl.n	8009abc <__sflush_r+0x44>
 8009ab0:	6863      	ldr	r3, [r4, #4]
 8009ab2:	1ad2      	subs	r2, r2, r3
 8009ab4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ab6:	b10b      	cbz	r3, 8009abc <__sflush_r+0x44>
 8009ab8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009aba:	1ad2      	subs	r2, r2, r3
 8009abc:	2300      	movs	r3, #0
 8009abe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ac0:	6a21      	ldr	r1, [r4, #32]
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	47b0      	blx	r6
 8009ac6:	1c43      	adds	r3, r0, #1
 8009ac8:	89a3      	ldrh	r3, [r4, #12]
 8009aca:	d106      	bne.n	8009ada <__sflush_r+0x62>
 8009acc:	6829      	ldr	r1, [r5, #0]
 8009ace:	291d      	cmp	r1, #29
 8009ad0:	d82b      	bhi.n	8009b2a <__sflush_r+0xb2>
 8009ad2:	4a2a      	ldr	r2, [pc, #168]	@ (8009b7c <__sflush_r+0x104>)
 8009ad4:	410a      	asrs	r2, r1
 8009ad6:	07d6      	lsls	r6, r2, #31
 8009ad8:	d427      	bmi.n	8009b2a <__sflush_r+0xb2>
 8009ada:	2200      	movs	r2, #0
 8009adc:	6062      	str	r2, [r4, #4]
 8009ade:	04d9      	lsls	r1, r3, #19
 8009ae0:	6922      	ldr	r2, [r4, #16]
 8009ae2:	6022      	str	r2, [r4, #0]
 8009ae4:	d504      	bpl.n	8009af0 <__sflush_r+0x78>
 8009ae6:	1c42      	adds	r2, r0, #1
 8009ae8:	d101      	bne.n	8009aee <__sflush_r+0x76>
 8009aea:	682b      	ldr	r3, [r5, #0]
 8009aec:	b903      	cbnz	r3, 8009af0 <__sflush_r+0x78>
 8009aee:	6560      	str	r0, [r4, #84]	@ 0x54
 8009af0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009af2:	602f      	str	r7, [r5, #0]
 8009af4:	b1b9      	cbz	r1, 8009b26 <__sflush_r+0xae>
 8009af6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009afa:	4299      	cmp	r1, r3
 8009afc:	d002      	beq.n	8009b04 <__sflush_r+0x8c>
 8009afe:	4628      	mov	r0, r5
 8009b00:	f7ff f9f6 	bl	8008ef0 <_free_r>
 8009b04:	2300      	movs	r3, #0
 8009b06:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b08:	e00d      	b.n	8009b26 <__sflush_r+0xae>
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	47b0      	blx	r6
 8009b10:	4602      	mov	r2, r0
 8009b12:	1c50      	adds	r0, r2, #1
 8009b14:	d1c9      	bne.n	8009aaa <__sflush_r+0x32>
 8009b16:	682b      	ldr	r3, [r5, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d0c6      	beq.n	8009aaa <__sflush_r+0x32>
 8009b1c:	2b1d      	cmp	r3, #29
 8009b1e:	d001      	beq.n	8009b24 <__sflush_r+0xac>
 8009b20:	2b16      	cmp	r3, #22
 8009b22:	d11e      	bne.n	8009b62 <__sflush_r+0xea>
 8009b24:	602f      	str	r7, [r5, #0]
 8009b26:	2000      	movs	r0, #0
 8009b28:	e022      	b.n	8009b70 <__sflush_r+0xf8>
 8009b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b2e:	b21b      	sxth	r3, r3
 8009b30:	e01b      	b.n	8009b6a <__sflush_r+0xf2>
 8009b32:	690f      	ldr	r7, [r1, #16]
 8009b34:	2f00      	cmp	r7, #0
 8009b36:	d0f6      	beq.n	8009b26 <__sflush_r+0xae>
 8009b38:	0793      	lsls	r3, r2, #30
 8009b3a:	680e      	ldr	r6, [r1, #0]
 8009b3c:	bf08      	it	eq
 8009b3e:	694b      	ldreq	r3, [r1, #20]
 8009b40:	600f      	str	r7, [r1, #0]
 8009b42:	bf18      	it	ne
 8009b44:	2300      	movne	r3, #0
 8009b46:	eba6 0807 	sub.w	r8, r6, r7
 8009b4a:	608b      	str	r3, [r1, #8]
 8009b4c:	f1b8 0f00 	cmp.w	r8, #0
 8009b50:	dde9      	ble.n	8009b26 <__sflush_r+0xae>
 8009b52:	6a21      	ldr	r1, [r4, #32]
 8009b54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b56:	4643      	mov	r3, r8
 8009b58:	463a      	mov	r2, r7
 8009b5a:	4628      	mov	r0, r5
 8009b5c:	47b0      	blx	r6
 8009b5e:	2800      	cmp	r0, #0
 8009b60:	dc08      	bgt.n	8009b74 <__sflush_r+0xfc>
 8009b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b6a:	81a3      	strh	r3, [r4, #12]
 8009b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b74:	4407      	add	r7, r0
 8009b76:	eba8 0800 	sub.w	r8, r8, r0
 8009b7a:	e7e7      	b.n	8009b4c <__sflush_r+0xd4>
 8009b7c:	dfbffffe 	.word	0xdfbffffe

08009b80 <_fflush_r>:
 8009b80:	b538      	push	{r3, r4, r5, lr}
 8009b82:	690b      	ldr	r3, [r1, #16]
 8009b84:	4605      	mov	r5, r0
 8009b86:	460c      	mov	r4, r1
 8009b88:	b913      	cbnz	r3, 8009b90 <_fflush_r+0x10>
 8009b8a:	2500      	movs	r5, #0
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	bd38      	pop	{r3, r4, r5, pc}
 8009b90:	b118      	cbz	r0, 8009b9a <_fflush_r+0x1a>
 8009b92:	6a03      	ldr	r3, [r0, #32]
 8009b94:	b90b      	cbnz	r3, 8009b9a <_fflush_r+0x1a>
 8009b96:	f7fe fa4b 	bl	8008030 <__sinit>
 8009b9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d0f3      	beq.n	8009b8a <_fflush_r+0xa>
 8009ba2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009ba4:	07d0      	lsls	r0, r2, #31
 8009ba6:	d404      	bmi.n	8009bb2 <_fflush_r+0x32>
 8009ba8:	0599      	lsls	r1, r3, #22
 8009baa:	d402      	bmi.n	8009bb2 <_fflush_r+0x32>
 8009bac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bae:	f7fe fb48 	bl	8008242 <__retarget_lock_acquire_recursive>
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	f7ff ff5f 	bl	8009a78 <__sflush_r>
 8009bba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bbc:	07da      	lsls	r2, r3, #31
 8009bbe:	4605      	mov	r5, r0
 8009bc0:	d4e4      	bmi.n	8009b8c <_fflush_r+0xc>
 8009bc2:	89a3      	ldrh	r3, [r4, #12]
 8009bc4:	059b      	lsls	r3, r3, #22
 8009bc6:	d4e1      	bmi.n	8009b8c <_fflush_r+0xc>
 8009bc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bca:	f7fe fb3b 	bl	8008244 <__retarget_lock_release_recursive>
 8009bce:	e7dd      	b.n	8009b8c <_fflush_r+0xc>

08009bd0 <__swbuf_r>:
 8009bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bd2:	460e      	mov	r6, r1
 8009bd4:	4614      	mov	r4, r2
 8009bd6:	4605      	mov	r5, r0
 8009bd8:	b118      	cbz	r0, 8009be2 <__swbuf_r+0x12>
 8009bda:	6a03      	ldr	r3, [r0, #32]
 8009bdc:	b90b      	cbnz	r3, 8009be2 <__swbuf_r+0x12>
 8009bde:	f7fe fa27 	bl	8008030 <__sinit>
 8009be2:	69a3      	ldr	r3, [r4, #24]
 8009be4:	60a3      	str	r3, [r4, #8]
 8009be6:	89a3      	ldrh	r3, [r4, #12]
 8009be8:	071a      	lsls	r2, r3, #28
 8009bea:	d501      	bpl.n	8009bf0 <__swbuf_r+0x20>
 8009bec:	6923      	ldr	r3, [r4, #16]
 8009bee:	b943      	cbnz	r3, 8009c02 <__swbuf_r+0x32>
 8009bf0:	4621      	mov	r1, r4
 8009bf2:	4628      	mov	r0, r5
 8009bf4:	f000 f82a 	bl	8009c4c <__swsetup_r>
 8009bf8:	b118      	cbz	r0, 8009c02 <__swbuf_r+0x32>
 8009bfa:	f04f 37ff 	mov.w	r7, #4294967295
 8009bfe:	4638      	mov	r0, r7
 8009c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	6922      	ldr	r2, [r4, #16]
 8009c06:	1a98      	subs	r0, r3, r2
 8009c08:	6963      	ldr	r3, [r4, #20]
 8009c0a:	b2f6      	uxtb	r6, r6
 8009c0c:	4283      	cmp	r3, r0
 8009c0e:	4637      	mov	r7, r6
 8009c10:	dc05      	bgt.n	8009c1e <__swbuf_r+0x4e>
 8009c12:	4621      	mov	r1, r4
 8009c14:	4628      	mov	r0, r5
 8009c16:	f7ff ffb3 	bl	8009b80 <_fflush_r>
 8009c1a:	2800      	cmp	r0, #0
 8009c1c:	d1ed      	bne.n	8009bfa <__swbuf_r+0x2a>
 8009c1e:	68a3      	ldr	r3, [r4, #8]
 8009c20:	3b01      	subs	r3, #1
 8009c22:	60a3      	str	r3, [r4, #8]
 8009c24:	6823      	ldr	r3, [r4, #0]
 8009c26:	1c5a      	adds	r2, r3, #1
 8009c28:	6022      	str	r2, [r4, #0]
 8009c2a:	701e      	strb	r6, [r3, #0]
 8009c2c:	6962      	ldr	r2, [r4, #20]
 8009c2e:	1c43      	adds	r3, r0, #1
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d004      	beq.n	8009c3e <__swbuf_r+0x6e>
 8009c34:	89a3      	ldrh	r3, [r4, #12]
 8009c36:	07db      	lsls	r3, r3, #31
 8009c38:	d5e1      	bpl.n	8009bfe <__swbuf_r+0x2e>
 8009c3a:	2e0a      	cmp	r6, #10
 8009c3c:	d1df      	bne.n	8009bfe <__swbuf_r+0x2e>
 8009c3e:	4621      	mov	r1, r4
 8009c40:	4628      	mov	r0, r5
 8009c42:	f7ff ff9d 	bl	8009b80 <_fflush_r>
 8009c46:	2800      	cmp	r0, #0
 8009c48:	d0d9      	beq.n	8009bfe <__swbuf_r+0x2e>
 8009c4a:	e7d6      	b.n	8009bfa <__swbuf_r+0x2a>

08009c4c <__swsetup_r>:
 8009c4c:	b538      	push	{r3, r4, r5, lr}
 8009c4e:	4b29      	ldr	r3, [pc, #164]	@ (8009cf4 <__swsetup_r+0xa8>)
 8009c50:	4605      	mov	r5, r0
 8009c52:	6818      	ldr	r0, [r3, #0]
 8009c54:	460c      	mov	r4, r1
 8009c56:	b118      	cbz	r0, 8009c60 <__swsetup_r+0x14>
 8009c58:	6a03      	ldr	r3, [r0, #32]
 8009c5a:	b90b      	cbnz	r3, 8009c60 <__swsetup_r+0x14>
 8009c5c:	f7fe f9e8 	bl	8008030 <__sinit>
 8009c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c64:	0719      	lsls	r1, r3, #28
 8009c66:	d422      	bmi.n	8009cae <__swsetup_r+0x62>
 8009c68:	06da      	lsls	r2, r3, #27
 8009c6a:	d407      	bmi.n	8009c7c <__swsetup_r+0x30>
 8009c6c:	2209      	movs	r2, #9
 8009c6e:	602a      	str	r2, [r5, #0]
 8009c70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c74:	81a3      	strh	r3, [r4, #12]
 8009c76:	f04f 30ff 	mov.w	r0, #4294967295
 8009c7a:	e033      	b.n	8009ce4 <__swsetup_r+0x98>
 8009c7c:	0758      	lsls	r0, r3, #29
 8009c7e:	d512      	bpl.n	8009ca6 <__swsetup_r+0x5a>
 8009c80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c82:	b141      	cbz	r1, 8009c96 <__swsetup_r+0x4a>
 8009c84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c88:	4299      	cmp	r1, r3
 8009c8a:	d002      	beq.n	8009c92 <__swsetup_r+0x46>
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	f7ff f92f 	bl	8008ef0 <_free_r>
 8009c92:	2300      	movs	r3, #0
 8009c94:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c96:	89a3      	ldrh	r3, [r4, #12]
 8009c98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c9c:	81a3      	strh	r3, [r4, #12]
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	6063      	str	r3, [r4, #4]
 8009ca2:	6923      	ldr	r3, [r4, #16]
 8009ca4:	6023      	str	r3, [r4, #0]
 8009ca6:	89a3      	ldrh	r3, [r4, #12]
 8009ca8:	f043 0308 	orr.w	r3, r3, #8
 8009cac:	81a3      	strh	r3, [r4, #12]
 8009cae:	6923      	ldr	r3, [r4, #16]
 8009cb0:	b94b      	cbnz	r3, 8009cc6 <__swsetup_r+0x7a>
 8009cb2:	89a3      	ldrh	r3, [r4, #12]
 8009cb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009cb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cbc:	d003      	beq.n	8009cc6 <__swsetup_r+0x7a>
 8009cbe:	4621      	mov	r1, r4
 8009cc0:	4628      	mov	r0, r5
 8009cc2:	f000 f8c1 	bl	8009e48 <__smakebuf_r>
 8009cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cca:	f013 0201 	ands.w	r2, r3, #1
 8009cce:	d00a      	beq.n	8009ce6 <__swsetup_r+0x9a>
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	60a2      	str	r2, [r4, #8]
 8009cd4:	6962      	ldr	r2, [r4, #20]
 8009cd6:	4252      	negs	r2, r2
 8009cd8:	61a2      	str	r2, [r4, #24]
 8009cda:	6922      	ldr	r2, [r4, #16]
 8009cdc:	b942      	cbnz	r2, 8009cf0 <__swsetup_r+0xa4>
 8009cde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ce2:	d1c5      	bne.n	8009c70 <__swsetup_r+0x24>
 8009ce4:	bd38      	pop	{r3, r4, r5, pc}
 8009ce6:	0799      	lsls	r1, r3, #30
 8009ce8:	bf58      	it	pl
 8009cea:	6962      	ldrpl	r2, [r4, #20]
 8009cec:	60a2      	str	r2, [r4, #8]
 8009cee:	e7f4      	b.n	8009cda <__swsetup_r+0x8e>
 8009cf0:	2000      	movs	r0, #0
 8009cf2:	e7f7      	b.n	8009ce4 <__swsetup_r+0x98>
 8009cf4:	2000001c 	.word	0x2000001c

08009cf8 <_sbrk_r>:
 8009cf8:	b538      	push	{r3, r4, r5, lr}
 8009cfa:	4d06      	ldr	r5, [pc, #24]	@ (8009d14 <_sbrk_r+0x1c>)
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	4604      	mov	r4, r0
 8009d00:	4608      	mov	r0, r1
 8009d02:	602b      	str	r3, [r5, #0]
 8009d04:	f7f8 f8e8 	bl	8001ed8 <_sbrk>
 8009d08:	1c43      	adds	r3, r0, #1
 8009d0a:	d102      	bne.n	8009d12 <_sbrk_r+0x1a>
 8009d0c:	682b      	ldr	r3, [r5, #0]
 8009d0e:	b103      	cbz	r3, 8009d12 <_sbrk_r+0x1a>
 8009d10:	6023      	str	r3, [r4, #0]
 8009d12:	bd38      	pop	{r3, r4, r5, pc}
 8009d14:	200006a8 	.word	0x200006a8

08009d18 <memcpy>:
 8009d18:	440a      	add	r2, r1
 8009d1a:	4291      	cmp	r1, r2
 8009d1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d20:	d100      	bne.n	8009d24 <memcpy+0xc>
 8009d22:	4770      	bx	lr
 8009d24:	b510      	push	{r4, lr}
 8009d26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d2e:	4291      	cmp	r1, r2
 8009d30:	d1f9      	bne.n	8009d26 <memcpy+0xe>
 8009d32:	bd10      	pop	{r4, pc}

08009d34 <__assert_func>:
 8009d34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d36:	4614      	mov	r4, r2
 8009d38:	461a      	mov	r2, r3
 8009d3a:	4b09      	ldr	r3, [pc, #36]	@ (8009d60 <__assert_func+0x2c>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4605      	mov	r5, r0
 8009d40:	68d8      	ldr	r0, [r3, #12]
 8009d42:	b954      	cbnz	r4, 8009d5a <__assert_func+0x26>
 8009d44:	4b07      	ldr	r3, [pc, #28]	@ (8009d64 <__assert_func+0x30>)
 8009d46:	461c      	mov	r4, r3
 8009d48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d4c:	9100      	str	r1, [sp, #0]
 8009d4e:	462b      	mov	r3, r5
 8009d50:	4905      	ldr	r1, [pc, #20]	@ (8009d68 <__assert_func+0x34>)
 8009d52:	f000 f841 	bl	8009dd8 <fiprintf>
 8009d56:	f000 f8d5 	bl	8009f04 <abort>
 8009d5a:	4b04      	ldr	r3, [pc, #16]	@ (8009d6c <__assert_func+0x38>)
 8009d5c:	e7f4      	b.n	8009d48 <__assert_func+0x14>
 8009d5e:	bf00      	nop
 8009d60:	2000001c 	.word	0x2000001c
 8009d64:	0800a3ee 	.word	0x0800a3ee
 8009d68:	0800a3c0 	.word	0x0800a3c0
 8009d6c:	0800a3b3 	.word	0x0800a3b3

08009d70 <_calloc_r>:
 8009d70:	b570      	push	{r4, r5, r6, lr}
 8009d72:	fba1 5402 	umull	r5, r4, r1, r2
 8009d76:	b93c      	cbnz	r4, 8009d88 <_calloc_r+0x18>
 8009d78:	4629      	mov	r1, r5
 8009d7a:	f7ff f92d 	bl	8008fd8 <_malloc_r>
 8009d7e:	4606      	mov	r6, r0
 8009d80:	b928      	cbnz	r0, 8009d8e <_calloc_r+0x1e>
 8009d82:	2600      	movs	r6, #0
 8009d84:	4630      	mov	r0, r6
 8009d86:	bd70      	pop	{r4, r5, r6, pc}
 8009d88:	220c      	movs	r2, #12
 8009d8a:	6002      	str	r2, [r0, #0]
 8009d8c:	e7f9      	b.n	8009d82 <_calloc_r+0x12>
 8009d8e:	462a      	mov	r2, r5
 8009d90:	4621      	mov	r1, r4
 8009d92:	f7fe f9d8 	bl	8008146 <memset>
 8009d96:	e7f5      	b.n	8009d84 <_calloc_r+0x14>

08009d98 <__ascii_mbtowc>:
 8009d98:	b082      	sub	sp, #8
 8009d9a:	b901      	cbnz	r1, 8009d9e <__ascii_mbtowc+0x6>
 8009d9c:	a901      	add	r1, sp, #4
 8009d9e:	b142      	cbz	r2, 8009db2 <__ascii_mbtowc+0x1a>
 8009da0:	b14b      	cbz	r3, 8009db6 <__ascii_mbtowc+0x1e>
 8009da2:	7813      	ldrb	r3, [r2, #0]
 8009da4:	600b      	str	r3, [r1, #0]
 8009da6:	7812      	ldrb	r2, [r2, #0]
 8009da8:	1e10      	subs	r0, r2, #0
 8009daa:	bf18      	it	ne
 8009dac:	2001      	movne	r0, #1
 8009dae:	b002      	add	sp, #8
 8009db0:	4770      	bx	lr
 8009db2:	4610      	mov	r0, r2
 8009db4:	e7fb      	b.n	8009dae <__ascii_mbtowc+0x16>
 8009db6:	f06f 0001 	mvn.w	r0, #1
 8009dba:	e7f8      	b.n	8009dae <__ascii_mbtowc+0x16>

08009dbc <__ascii_wctomb>:
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	4608      	mov	r0, r1
 8009dc0:	b141      	cbz	r1, 8009dd4 <__ascii_wctomb+0x18>
 8009dc2:	2aff      	cmp	r2, #255	@ 0xff
 8009dc4:	d904      	bls.n	8009dd0 <__ascii_wctomb+0x14>
 8009dc6:	228a      	movs	r2, #138	@ 0x8a
 8009dc8:	601a      	str	r2, [r3, #0]
 8009dca:	f04f 30ff 	mov.w	r0, #4294967295
 8009dce:	4770      	bx	lr
 8009dd0:	700a      	strb	r2, [r1, #0]
 8009dd2:	2001      	movs	r0, #1
 8009dd4:	4770      	bx	lr
	...

08009dd8 <fiprintf>:
 8009dd8:	b40e      	push	{r1, r2, r3}
 8009dda:	b503      	push	{r0, r1, lr}
 8009ddc:	4601      	mov	r1, r0
 8009dde:	ab03      	add	r3, sp, #12
 8009de0:	4805      	ldr	r0, [pc, #20]	@ (8009df8 <fiprintf+0x20>)
 8009de2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009de6:	6800      	ldr	r0, [r0, #0]
 8009de8:	9301      	str	r3, [sp, #4]
 8009dea:	f7ff fd2d 	bl	8009848 <_vfiprintf_r>
 8009dee:	b002      	add	sp, #8
 8009df0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009df4:	b003      	add	sp, #12
 8009df6:	4770      	bx	lr
 8009df8:	2000001c 	.word	0x2000001c

08009dfc <__swhatbuf_r>:
 8009dfc:	b570      	push	{r4, r5, r6, lr}
 8009dfe:	460c      	mov	r4, r1
 8009e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e04:	2900      	cmp	r1, #0
 8009e06:	b096      	sub	sp, #88	@ 0x58
 8009e08:	4615      	mov	r5, r2
 8009e0a:	461e      	mov	r6, r3
 8009e0c:	da0d      	bge.n	8009e2a <__swhatbuf_r+0x2e>
 8009e0e:	89a3      	ldrh	r3, [r4, #12]
 8009e10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e14:	f04f 0100 	mov.w	r1, #0
 8009e18:	bf14      	ite	ne
 8009e1a:	2340      	movne	r3, #64	@ 0x40
 8009e1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e20:	2000      	movs	r0, #0
 8009e22:	6031      	str	r1, [r6, #0]
 8009e24:	602b      	str	r3, [r5, #0]
 8009e26:	b016      	add	sp, #88	@ 0x58
 8009e28:	bd70      	pop	{r4, r5, r6, pc}
 8009e2a:	466a      	mov	r2, sp
 8009e2c:	f000 f848 	bl	8009ec0 <_fstat_r>
 8009e30:	2800      	cmp	r0, #0
 8009e32:	dbec      	blt.n	8009e0e <__swhatbuf_r+0x12>
 8009e34:	9901      	ldr	r1, [sp, #4]
 8009e36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e3e:	4259      	negs	r1, r3
 8009e40:	4159      	adcs	r1, r3
 8009e42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e46:	e7eb      	b.n	8009e20 <__swhatbuf_r+0x24>

08009e48 <__smakebuf_r>:
 8009e48:	898b      	ldrh	r3, [r1, #12]
 8009e4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e4c:	079d      	lsls	r5, r3, #30
 8009e4e:	4606      	mov	r6, r0
 8009e50:	460c      	mov	r4, r1
 8009e52:	d507      	bpl.n	8009e64 <__smakebuf_r+0x1c>
 8009e54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	6123      	str	r3, [r4, #16]
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	6163      	str	r3, [r4, #20]
 8009e60:	b003      	add	sp, #12
 8009e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e64:	ab01      	add	r3, sp, #4
 8009e66:	466a      	mov	r2, sp
 8009e68:	f7ff ffc8 	bl	8009dfc <__swhatbuf_r>
 8009e6c:	9f00      	ldr	r7, [sp, #0]
 8009e6e:	4605      	mov	r5, r0
 8009e70:	4639      	mov	r1, r7
 8009e72:	4630      	mov	r0, r6
 8009e74:	f7ff f8b0 	bl	8008fd8 <_malloc_r>
 8009e78:	b948      	cbnz	r0, 8009e8e <__smakebuf_r+0x46>
 8009e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7e:	059a      	lsls	r2, r3, #22
 8009e80:	d4ee      	bmi.n	8009e60 <__smakebuf_r+0x18>
 8009e82:	f023 0303 	bic.w	r3, r3, #3
 8009e86:	f043 0302 	orr.w	r3, r3, #2
 8009e8a:	81a3      	strh	r3, [r4, #12]
 8009e8c:	e7e2      	b.n	8009e54 <__smakebuf_r+0xc>
 8009e8e:	89a3      	ldrh	r3, [r4, #12]
 8009e90:	6020      	str	r0, [r4, #0]
 8009e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e96:	81a3      	strh	r3, [r4, #12]
 8009e98:	9b01      	ldr	r3, [sp, #4]
 8009e9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e9e:	b15b      	cbz	r3, 8009eb8 <__smakebuf_r+0x70>
 8009ea0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ea4:	4630      	mov	r0, r6
 8009ea6:	f000 f81d 	bl	8009ee4 <_isatty_r>
 8009eaa:	b128      	cbz	r0, 8009eb8 <__smakebuf_r+0x70>
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	f023 0303 	bic.w	r3, r3, #3
 8009eb2:	f043 0301 	orr.w	r3, r3, #1
 8009eb6:	81a3      	strh	r3, [r4, #12]
 8009eb8:	89a3      	ldrh	r3, [r4, #12]
 8009eba:	431d      	orrs	r5, r3
 8009ebc:	81a5      	strh	r5, [r4, #12]
 8009ebe:	e7cf      	b.n	8009e60 <__smakebuf_r+0x18>

08009ec0 <_fstat_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	4d07      	ldr	r5, [pc, #28]	@ (8009ee0 <_fstat_r+0x20>)
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	4608      	mov	r0, r1
 8009eca:	4611      	mov	r1, r2
 8009ecc:	602b      	str	r3, [r5, #0]
 8009ece:	f7f7 ffdb 	bl	8001e88 <_fstat>
 8009ed2:	1c43      	adds	r3, r0, #1
 8009ed4:	d102      	bne.n	8009edc <_fstat_r+0x1c>
 8009ed6:	682b      	ldr	r3, [r5, #0]
 8009ed8:	b103      	cbz	r3, 8009edc <_fstat_r+0x1c>
 8009eda:	6023      	str	r3, [r4, #0]
 8009edc:	bd38      	pop	{r3, r4, r5, pc}
 8009ede:	bf00      	nop
 8009ee0:	200006a8 	.word	0x200006a8

08009ee4 <_isatty_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	4d06      	ldr	r5, [pc, #24]	@ (8009f00 <_isatty_r+0x1c>)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	4604      	mov	r4, r0
 8009eec:	4608      	mov	r0, r1
 8009eee:	602b      	str	r3, [r5, #0]
 8009ef0:	f7f7 ffda 	bl	8001ea8 <_isatty>
 8009ef4:	1c43      	adds	r3, r0, #1
 8009ef6:	d102      	bne.n	8009efe <_isatty_r+0x1a>
 8009ef8:	682b      	ldr	r3, [r5, #0]
 8009efa:	b103      	cbz	r3, 8009efe <_isatty_r+0x1a>
 8009efc:	6023      	str	r3, [r4, #0]
 8009efe:	bd38      	pop	{r3, r4, r5, pc}
 8009f00:	200006a8 	.word	0x200006a8

08009f04 <abort>:
 8009f04:	b508      	push	{r3, lr}
 8009f06:	2006      	movs	r0, #6
 8009f08:	f000 f82c 	bl	8009f64 <raise>
 8009f0c:	2001      	movs	r0, #1
 8009f0e:	f7f7 ff6b 	bl	8001de8 <_exit>

08009f12 <_raise_r>:
 8009f12:	291f      	cmp	r1, #31
 8009f14:	b538      	push	{r3, r4, r5, lr}
 8009f16:	4605      	mov	r5, r0
 8009f18:	460c      	mov	r4, r1
 8009f1a:	d904      	bls.n	8009f26 <_raise_r+0x14>
 8009f1c:	2316      	movs	r3, #22
 8009f1e:	6003      	str	r3, [r0, #0]
 8009f20:	f04f 30ff 	mov.w	r0, #4294967295
 8009f24:	bd38      	pop	{r3, r4, r5, pc}
 8009f26:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009f28:	b112      	cbz	r2, 8009f30 <_raise_r+0x1e>
 8009f2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f2e:	b94b      	cbnz	r3, 8009f44 <_raise_r+0x32>
 8009f30:	4628      	mov	r0, r5
 8009f32:	f000 f831 	bl	8009f98 <_getpid_r>
 8009f36:	4622      	mov	r2, r4
 8009f38:	4601      	mov	r1, r0
 8009f3a:	4628      	mov	r0, r5
 8009f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f40:	f000 b818 	b.w	8009f74 <_kill_r>
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d00a      	beq.n	8009f5e <_raise_r+0x4c>
 8009f48:	1c59      	adds	r1, r3, #1
 8009f4a:	d103      	bne.n	8009f54 <_raise_r+0x42>
 8009f4c:	2316      	movs	r3, #22
 8009f4e:	6003      	str	r3, [r0, #0]
 8009f50:	2001      	movs	r0, #1
 8009f52:	e7e7      	b.n	8009f24 <_raise_r+0x12>
 8009f54:	2100      	movs	r1, #0
 8009f56:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	4798      	blx	r3
 8009f5e:	2000      	movs	r0, #0
 8009f60:	e7e0      	b.n	8009f24 <_raise_r+0x12>
	...

08009f64 <raise>:
 8009f64:	4b02      	ldr	r3, [pc, #8]	@ (8009f70 <raise+0xc>)
 8009f66:	4601      	mov	r1, r0
 8009f68:	6818      	ldr	r0, [r3, #0]
 8009f6a:	f7ff bfd2 	b.w	8009f12 <_raise_r>
 8009f6e:	bf00      	nop
 8009f70:	2000001c 	.word	0x2000001c

08009f74 <_kill_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	4d07      	ldr	r5, [pc, #28]	@ (8009f94 <_kill_r+0x20>)
 8009f78:	2300      	movs	r3, #0
 8009f7a:	4604      	mov	r4, r0
 8009f7c:	4608      	mov	r0, r1
 8009f7e:	4611      	mov	r1, r2
 8009f80:	602b      	str	r3, [r5, #0]
 8009f82:	f7f7 ff21 	bl	8001dc8 <_kill>
 8009f86:	1c43      	adds	r3, r0, #1
 8009f88:	d102      	bne.n	8009f90 <_kill_r+0x1c>
 8009f8a:	682b      	ldr	r3, [r5, #0]
 8009f8c:	b103      	cbz	r3, 8009f90 <_kill_r+0x1c>
 8009f8e:	6023      	str	r3, [r4, #0]
 8009f90:	bd38      	pop	{r3, r4, r5, pc}
 8009f92:	bf00      	nop
 8009f94:	200006a8 	.word	0x200006a8

08009f98 <_getpid_r>:
 8009f98:	f7f7 bf0e 	b.w	8001db8 <_getpid>

08009f9c <_init>:
 8009f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f9e:	bf00      	nop
 8009fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fa2:	bc08      	pop	{r3}
 8009fa4:	469e      	mov	lr, r3
 8009fa6:	4770      	bx	lr

08009fa8 <_fini>:
 8009fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009faa:	bf00      	nop
 8009fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fae:	bc08      	pop	{r3}
 8009fb0:	469e      	mov	lr, r3
 8009fb2:	4770      	bx	lr
