<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: verilog_parser.tab.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('da/ddf/verilog__parser_8tab_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">verilog_parser.tab.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;list&gt;</code><br/>
<code>#include &lt;string.h&gt;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d81/verilog__frontend_8h_source.html">verilog_frontend.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d7f/log_8h_source.html">kernel/log.h</a>&quot;</code><br/>
<code>#include &lt;stddef.h&gt;</code><br/>
<code>#include &lt;stdio.h&gt;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for verilog_parser.tab.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d4/db6/verilog__parser_8tab_8cc__incl.png" border="0" usemap="#verilog__parser_8tab_8cc" alt=""/></div>
<map name="verilog__parser_8tab_8cc" id="verilog__parser_8tab_8cc">
<area shape="rect" id="node4" href="../../d9/d81/verilog__frontend_8h.html" title="verilog_frontend.h" alt="" coords="695,80,819,107"/><area shape="rect" id="node22" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="1697,229,1785,256"/><area shape="rect" id="node5" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="839,155,943,181"/><area shape="rect" id="node28" href="../../db/df0/ast_8h.html" title="frontends/ast/ast.h" alt="" coords="560,155,689,181"/><area shape="rect" id="node26" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="245,229,333,256"/><area shape="rect" id="node27" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="1225,229,1340,256"/></map>
</div>
</div>
<p><a href="../../da/ddf/verilog__parser_8tab_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d97/unionyyalloc.html">yyalloc</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d4/d56/namespaceVERILOG__FRONTEND"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html">VERILOG_FRONTEND</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9f092f5b1dca6a6249fb2c7c8065b031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9f092f5b1dca6a6249fb2c7c8065b031">YYBISON</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a9f092f5b1dca6a6249fb2c7c8065b031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ebd0ca5807efcc6a5ae4fb72dd1553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a72ebd0ca5807efcc6a5ae4fb72dd1553">YYBISON_VERSION</a>&#160;&#160;&#160;&quot;3.0.2&quot;</td></tr>
<tr class="separator:a72ebd0ca5807efcc6a5ae4fb72dd1553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50db5aef8c2b6f13961b2480b37f84c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a50db5aef8c2b6f13961b2480b37f84c0">YYSKELETON_NAME</a>&#160;&#160;&#160;&quot;yacc.c&quot;</td></tr>
<tr class="separator:a50db5aef8c2b6f13961b2480b37f84c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa797a1f3c4fc9b12d1e4d569612767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9fa797a1f3c4fc9b12d1e4d569612767">YYPURE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9fa797a1f3c4fc9b12d1e4d569612767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa6e4af11755f8cf8e5ddb26833e918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3aa6e4af11755f8cf8e5ddb26833e918">YYPUSH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3aa6e4af11755f8cf8e5ddb26833e918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f059b8a9d6c30a1e44e1b80d3fd6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a90f059b8a9d6c30a1e44e1b80d3fd6c8">YYPULL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90f059b8a9d6c30a1e44e1b80d3fd6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7482716c0f7d5bc8387ad56daa3a9fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7482716c0f7d5bc8387ad56daa3a9fde">yyparse</a>&#160;&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#ada1c813824823cd6b1d0d283ebdf3697">frontend_verilog_yyparse</a></td></tr>
<tr class="separator:a7482716c0f7d5bc8387ad56daa3a9fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5611300548b2030d86b6ab9168132b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a5611300548b2030d86b6ab9168132b88">yylex</a>&#160;&#160;&#160;<a class="el" href="../../df/d7e/verilog__lexer_8cc.html#a3f6af6bcda473b5616f01909a5e0df47">frontend_verilog_yylex</a></td></tr>
<tr class="separator:a5611300548b2030d86b6ab9168132b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2adb2274e61b81cf475d1ebea69d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#afd2adb2274e61b81cf475d1ebea69d50">yyerror</a>&#160;&#160;&#160;<a class="el" href="../../d9/d81/verilog__frontend_8h.html#a7a073315f146ec97bae23e070cf3a393">frontend_verilog_yyerror</a></td></tr>
<tr class="separator:afd2adb2274e61b81cf475d1ebea69d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fde6236fcb0f6e5d1d20ce98d9f0d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a>&#160;&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a4461d786d43b13a087b529f364ab9ce3">frontend_verilog_yydebug</a></td></tr>
<tr class="separator:a7fde6236fcb0f6e5d1d20ce98d9f0d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956a31a9c729bfe871bb770d99e1942d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a956a31a9c729bfe871bb770d99e1942d">yynerrs</a>&#160;&#160;&#160;frontend_verilog_yynerrs</td></tr>
<tr class="separator:a956a31a9c729bfe871bb770d99e1942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75acfb3798e577ebd296e604e422e86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a>&#160;&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a54c11a7c0d83b3a9f2820349b9f1fd32">frontend_verilog_yylval</a></td></tr>
<tr class="separator:a75acfb3798e577ebd296e604e422e86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34af3aa88645c2f95bbb4d573f8713cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a>&#160;&#160;&#160;frontend_verilog_yychar</td></tr>
<tr class="separator:a34af3aa88645c2f95bbb4d573f8713cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6c82f7ce4ad9cc8c6c08b7a2de5b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a5a6c82f7ce4ad9cc8c6c08b7a2de5b84">YY_NULLPTR</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5a6c82f7ce4ad9cc8c6c08b7a2de5b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0943f558a560b9b5fa0593d7e36496c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a0943f558a560b9b5fa0593d7e36496c1">YYERROR_VERBOSE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0943f558a560b9b5fa0593d7e36496c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e3a13e06d426da4e69ee4e2dcea96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad7e3a13e06d426da4e69ee4e2dcea96e">YY_FRONTEND_VERILOG_YY_FRONTENDS_VERILOG_VERILOG_PARSER_TAB_H_INCLUDED</a></td></tr>
<tr class="separator:ad7e3a13e06d426da4e69ee4e2dcea96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853b3bfad6d2b2ff693dce81182e0c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a853b3bfad6d2b2ff693dce81182e0c2e">YYDEBUG</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a853b3bfad6d2b2ff693dce81182e0c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ca0fbcc6d7aa5e8f47b11fc0048208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a69ca0fbcc6d7aa5e8f47b11fc0048208">YYTOKENTYPE</a></td></tr>
<tr class="separator:a69ca0fbcc6d7aa5e8f47b11fc0048208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3dbf169c5ee24cf6af37c61cf3995d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a2e3dbf169c5ee24cf6af37c61cf3995d">YYSTYPE_IS_TRIVIAL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2e3dbf169c5ee24cf6af37c61cf3995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0232d21120b2cfc5e5f82f0fbadab3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af0232d21120b2cfc5e5f82f0fbadab3c">YYSTYPE_IS_DECLARED</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af0232d21120b2cfc5e5f82f0fbadab3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d535939e93253736c6eeda569d24de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>&#160;&#160;&#160;size_t</td></tr>
<tr class="separator:a7d535939e93253736c6eeda569d24de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bb7ad82d4a7e2df49ff6a8fb484109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ab4bb7ad82d4a7e2df49ff6a8fb484109">YYSIZE_MAXIMUM</a>&#160;&#160;&#160;((<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>) -1)</td></tr>
<tr class="separator:ab4bb7ad82d4a7e2df49ff6a8fb484109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25298af10c853371e8da3227e3feaaa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a25298af10c853371e8da3227e3feaaa0">YY_</a>(Msgid)&#160;&#160;&#160;Msgid</td></tr>
<tr class="separator:a25298af10c853371e8da3227e3feaaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b07478214400ec2e160dffd1d945266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9b07478214400ec2e160dffd1d945266">YY_ATTRIBUTE</a>(Spec)&#160;&#160;&#160;/* empty */</td></tr>
<tr class="separator:a9b07478214400ec2e160dffd1d945266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1405f082b8df6353a9d53c9709c4d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad1405f082b8df6353a9d53c9709c4d03">YY_ATTRIBUTE_PURE</a>&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9b07478214400ec2e160dffd1d945266">YY_ATTRIBUTE</a> ((__pure__))</td></tr>
<tr class="separator:ad1405f082b8df6353a9d53c9709c4d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab312a884bd41ff11bbd1aa6c1a0e1b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ab312a884bd41ff11bbd1aa6c1a0e1b0a">YY_ATTRIBUTE_UNUSED</a>&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9b07478214400ec2e160dffd1d945266">YY_ATTRIBUTE</a> ((__unused__))</td></tr>
<tr class="separator:ab312a884bd41ff11bbd1aa6c1a0e1b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc60192553b70b37149691b71022d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#afdc60192553b70b37149691b71022d5a">_Noreturn</a>&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9b07478214400ec2e160dffd1d945266">YY_ATTRIBUTE</a> ((__noreturn__))</td></tr>
<tr class="separator:afdc60192553b70b37149691b71022d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c61e326f5675cc74eb9e1a6906595c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a33c61e326f5675cc74eb9e1a6906595c">YYUSE</a>(E)&#160;&#160;&#160;((void) (E))</td></tr>
<tr class="separator:a33c61e326f5675cc74eb9e1a6906595c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d890db48971847b837a6a1397c9059a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6d890db48971847b837a6a1397c9059a">YY_INITIAL_VALUE</a>(Value)&#160;&#160;&#160;Value</td></tr>
<tr class="separator:a6d890db48971847b837a6a1397c9059a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145ddbb780f86b5f35ddfffb23e62d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a145ddbb780f86b5f35ddfffb23e62d4d">YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</a></td></tr>
<tr class="separator:a145ddbb780f86b5f35ddfffb23e62d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b2abbe8d335b7933a69ac2f05a015d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a2b2abbe8d335b7933a69ac2f05a015d2">YY_IGNORE_MAYBE_UNINITIALIZED_END</a></td></tr>
<tr class="separator:a2b2abbe8d335b7933a69ac2f05a015d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45042ce56e04d634420d76caeb2ee73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af45042ce56e04d634420d76caeb2ee73">YYSTACK_ALLOC</a>&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a573b05852d8f080c907dfba725773d7a">YYMALLOC</a></td></tr>
<tr class="separator:af45042ce56e04d634420d76caeb2ee73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9dc526fd390d4808252bd631c4c2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a>&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ac8adfd73c006c1926f387feb1eced3ca">YYFREE</a></td></tr>
<tr class="separator:a1a9dc526fd390d4808252bd631c4c2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e55d995c7458f2f4af94a426d0adde8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7e55d995c7458f2f4af94a426d0adde8">YYSTACK_ALLOC_MAXIMUM</a>&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ab4bb7ad82d4a7e2df49ff6a8fb484109">YYSIZE_MAXIMUM</a></td></tr>
<tr class="separator:a7e55d995c7458f2f4af94a426d0adde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573b05852d8f080c907dfba725773d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a573b05852d8f080c907dfba725773d7a">YYMALLOC</a>&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a5faf6a2d99f50a4655dd390199a8db7b">malloc</a></td></tr>
<tr class="separator:a573b05852d8f080c907dfba725773d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8adfd73c006c1926f387feb1eced3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ac8adfd73c006c1926f387feb1eced3ca">YYFREE</a>&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37">free</a></td></tr>
<tr class="separator:ac8adfd73c006c1926f387feb1eced3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd15dd0fa87ffba0371c6d6a0cc9631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#afcd15dd0fa87ffba0371c6d6a0cc9631">YYSTACK_GAP_MAXIMUM</a>&#160;&#160;&#160;(sizeof (union <a class="el" href="../../d8/d97/unionyyalloc.html">yyalloc</a>) - 1)</td></tr>
<tr class="separator:afcd15dd0fa87ffba0371c6d6a0cc9631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40beb355f2cf230a99e2e2bb54909a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a40beb355f2cf230a99e2e2bb54909a5a">YYSTACK_BYTES</a>(N)</td></tr>
<tr class="separator:a40beb355f2cf230a99e2e2bb54909a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b270b13a13550fb9cefc929dad206ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3b270b13a13550fb9cefc929dad206ac">YYCOPY_NEEDED</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3b270b13a13550fb9cefc929dad206ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae780b90b638f37309f20dc07f94e8221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae780b90b638f37309f20dc07f94e8221">YYSTACK_RELOCATE</a>(Stack_alloc, Stack)</td></tr>
<tr class="separator:ae780b90b638f37309f20dc07f94e8221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afade70b6df3e9712582bb8dc3bec185d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#afade70b6df3e9712582bb8dc3bec185d">YYCOPY</a>(Dst, Src, Count)</td></tr>
<tr class="separator:afade70b6df3e9712582bb8dc3bec185d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6419f3fd69ecb6b7e063410fd4e73b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6419f3fd69ecb6b7e063410fd4e73b2f">YYFINAL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6419f3fd69ecb6b7e063410fd4e73b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67923760a28e3b7ed3aa2cfaef7f9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a>&#160;&#160;&#160;1179</td></tr>
<tr class="separator:ae67923760a28e3b7ed3aa2cfaef7f9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d260730a6c379a94ea28f63a7b9275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>&#160;&#160;&#160;104</td></tr>
<tr class="separator:a75d260730a6c379a94ea28f63a7b9275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54ae9e588f0ecc32eabbfdf1959df10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af54ae9e588f0ecc32eabbfdf1959df10">YYNNTS</a>&#160;&#160;&#160;156</td></tr>
<tr class="separator:af54ae9e588f0ecc32eabbfdf1959df10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceaba8997dc3867478ae3b816647eb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aceaba8997dc3867478ae3b816647eb7c">YYNRULES</a>&#160;&#160;&#160;338</td></tr>
<tr class="separator:aceaba8997dc3867478ae3b816647eb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c387ba2caaade8bf8f78ed30023f79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a2c387ba2caaade8bf8f78ed30023f79f">YYNSTATES</a>&#160;&#160;&#160;650</td></tr>
<tr class="separator:a2c387ba2caaade8bf8f78ed30023f79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926181abd06b6d1df27b6133971c24ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a926181abd06b6d1df27b6133971c24ce">YYUNDEFTOK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a926181abd06b6d1df27b6133971c24ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f5ed4bc4517eff0ef1b17541192a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3f5ed4bc4517eff0ef1b17541192a58">YYMAXUTOK</a>&#160;&#160;&#160;332</td></tr>
<tr class="separator:af3f5ed4bc4517eff0ef1b17541192a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad19ee88e33c02c4e720b28f78249bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aad19ee88e33c02c4e720b28f78249bd7">YYTRANSLATE</a>(YYX)&#160;&#160;&#160;((unsigned int) (YYX) &lt;= <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3f5ed4bc4517eff0ef1b17541192a58">YYMAXUTOK</a> ? <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a384fb3797a340a5415c03719ebab9c67">yytranslate</a>[YYX] : <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a926181abd06b6d1df27b6133971c24ce">YYUNDEFTOK</a>)</td></tr>
<tr class="separator:aad19ee88e33c02c4e720b28f78249bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62bf0ed0c4360b077071b5cf3177823b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a62bf0ed0c4360b077071b5cf3177823b">YYPACT_NINF</a>&#160;&#160;&#160;-521</td></tr>
<tr class="separator:a62bf0ed0c4360b077071b5cf3177823b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2101757251d6084a66a33bcd68df0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3e2101757251d6084a66a33bcd68df0f">yypact_value_is_default</a>(Yystate)&#160;&#160;&#160;(!!((Yystate) == (-521)))</td></tr>
<tr class="separator:a3e2101757251d6084a66a33bcd68df0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504faa93b92f37fcc147f68e8d111a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a504faa93b92f37fcc147f68e8d111a1d">YYTABLE_NINF</a>&#160;&#160;&#160;-252</td></tr>
<tr class="separator:a504faa93b92f37fcc147f68e8d111a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af325a12ad294897b19b9d5ef665772f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af325a12ad294897b19b9d5ef665772f6">yytable_value_is_error</a>(Yytable_value)&#160;&#160;&#160;0</td></tr>
<tr class="separator:af325a12ad294897b19b9d5ef665772f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20bf055e53dc4fd5afddfd752a4d1adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a20bf055e53dc4fd5afddfd752a4d1adb">yyerrok</a>&#160;&#160;&#160;(yyerrstatus = 0)</td></tr>
<tr class="separator:a20bf055e53dc4fd5afddfd752a4d1adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5035d59933b3f5388c44f596145db047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a5035d59933b3f5388c44f596145db047">yyclearin</a>&#160;&#160;&#160;(<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9e2c7c7373b818c86b2df7106a92327c">yychar</a> = <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>)</td></tr>
<tr class="separator:a5035d59933b3f5388c44f596145db047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59196b3765411a06cf234cf9bcae2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>&#160;&#160;&#160;(-2)</td></tr>
<tr class="separator:ae59196b3765411a06cf234cf9bcae2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1e3628411fabac03abe0a337322016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3b1e3628411fabac03abe0a337322016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c7a65b580c214b2ea832fd7bdd472e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa6c7a65b580c214b2ea832fd7bdd472e">YYACCEPT</a>&#160;&#160;&#160;goto yyacceptlab</td></tr>
<tr class="separator:aa6c7a65b580c214b2ea832fd7bdd472e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bcde0b05b9aa4ec5169092d9d211dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3bcde0b05b9aa4ec5169092d9d211dbd">YYABORT</a>&#160;&#160;&#160;goto yyabortlab</td></tr>
<tr class="separator:a3bcde0b05b9aa4ec5169092d9d211dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1eef6197be78122699013d0784acc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af1eef6197be78122699013d0784acc80">YYERROR</a>&#160;&#160;&#160;goto yyerrorlab</td></tr>
<tr class="separator:af1eef6197be78122699013d0784acc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad860e18ca4b79fc589895b531bdb7948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad860e18ca4b79fc589895b531bdb7948">YYRECOVERING</a>()&#160;&#160;&#160;(!!yyerrstatus)</td></tr>
<tr class="separator:ad860e18ca4b79fc589895b531bdb7948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfcaf974b837e3efc130377e9837b4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#adfcaf974b837e3efc130377e9837b4fd">YYBACKUP</a>(Token, Value)</td></tr>
<tr class="separator:adfcaf974b837e3efc130377e9837b4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b58b1851184ddb3b60fede50bc7946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2b58b1851184ddb3b60fede50bc7946">YYTERROR</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad2b58b1851184ddb3b60fede50bc7946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552f295255821fa7dea11b0237e1d61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a552f295255821fa7dea11b0237e1d61a">YYERRCODE</a>&#160;&#160;&#160;256</td></tr>
<tr class="separator:a552f295255821fa7dea11b0237e1d61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b78184b3e3414afdaf2bbbff4a8bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a>&#160;&#160;&#160;fprintf</td></tr>
<tr class="separator:af3b78184b3e3414afdaf2bbbff4a8bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d6ca80e87922f90264f1a4a802ea04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a>(Args)</td></tr>
<tr class="separator:af6d6ca80e87922f90264f1a4a802ea04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c7d936ca7e6c34687ff71f29b8cfd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a52c7d936ca7e6c34687ff71f29b8cfd1">YY_LOCATION_PRINT</a>(File, Loc)&#160;&#160;&#160;((void) 0)</td></tr>
<tr class="separator:a52c7d936ca7e6c34687ff71f29b8cfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c510d33cb388afc9411141ba3076a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a>(Title, Type, Value, Location)</td></tr>
<tr class="separator:a1c510d33cb388afc9411141ba3076a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a52157fbe194e3a347afc4ef750af77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a>(Bottom, Top)</td></tr>
<tr class="separator:a7a52157fbe194e3a347afc4ef750af77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ad456240785266cadae498ddae9310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a49ad456240785266cadae498ddae9310">YY_REDUCE_PRINT</a>(Rule)</td></tr>
<tr class="separator:a49ad456240785266cadae498ddae9310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1508a3a38ec5d64c27e8eca25330b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aeb1508a3a38ec5d64c27e8eca25330b5">YYINITDEPTH</a>&#160;&#160;&#160;200</td></tr>
<tr class="separator:aeb1508a3a38ec5d64c27e8eca25330b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ba2b263c446ffed1c888c4b42ae40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a14ba2b263c446ffed1c888c4b42ae40c">YYMAXDEPTH</a>&#160;&#160;&#160;10000</td></tr>
<tr class="separator:a14ba2b263c446ffed1c888c4b42ae40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f9773cd9c031026b2ef4c1ee7be1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a>(N)&#160;&#160;&#160;(yyvsp -= (N), yyssp -= (N))</td></tr>
<tr class="separator:ad2f9773cd9c031026b2ef4c1ee7be1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ac56824fbd095909aa72c2a98afb4b9f0"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ac56824fbd095909aa72c2a98afb4b9f0">YYSTYPE</a></td></tr>
<tr class="separator:ac56824fbd095909aa72c2a98afb4b9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c09f9dcfd0f7a32f598ea3910d2206"><td class="memItemLeft" align="right" valign="top">typedef unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a></td></tr>
<tr class="separator:a79c09f9dcfd0f7a32f598ea3910d2206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed557a488f2c08c0956e2237f8eba464"><td class="memItemLeft" align="right" valign="top">typedef signed char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aed557a488f2c08c0956e2237f8eba464">yytype_int8</a></td></tr>
<tr class="separator:aed557a488f2c08c0956e2237f8eba464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c27c9da5ed06a830b216c8934e6b28"><td class="memItemLeft" align="right" valign="top">typedef unsigned short int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a></td></tr>
<tr class="separator:a00c27c9da5ed06a830b216c8934e6b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5b97f0021a4f6c5922ead3744ab297"><td class="memItemLeft" align="right" valign="top">typedef short int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a></td></tr>
<tr class="separator:ade5b97f0021a4f6c5922ead3744ab297"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a15c9f7bd2f0e9686df5d9df4f3314aa9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9">yytokentype</a> { <br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb">TOK_ID</a> = 258, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5398b6916e9d82112e997d81011592ff">TOK_VALUE</a> = 259, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef">TOK_STRING</a> = 260, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae31763c23645e878553de1322dcb8d49">TOK_INT</a> = 261, 
<br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae7f9267c4739333da41c297e0d84d0d0">TOK_AUTOIDX</a> = 262, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39">TOK_MODULE</a> = 263, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f">TOK_WIRE</a> = 264, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac70f7eb0cabb648729baf2cd576c76b2">TOK_WIDTH</a> = 265, 
<br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9">TOK_INPUT</a> = 266, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8">TOK_OUTPUT</a> = 267, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf">TOK_INOUT</a> = 268, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9018a9bc4df47adb740c3ee54ef015b9">TOK_CELL</a> = 269, 
<br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a976ad2703ebc36576889113e4dea4c18">TOK_CONNECT</a> = 270, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a586f8cb0f655a81b274944ef17484dfa">TOK_SWITCH</a> = 271, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc">TOK_CASE</a> = 272, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215">TOK_ASSIGN</a> = 273, 
<br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae2db19db75523de0acfb529c73439224">TOK_SYNC</a> = 274, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a204317417c0a1f56cead225302c701e7">TOK_LOW</a> = 275, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a41ff049c1922ae802b0c3ba852d71918">TOK_HIGH</a> = 276, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2">TOK_POSEDGE</a> = 277, 
<br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee">TOK_NEGEDGE</a> = 278, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7aef18b58001415782ae69c51ca97bd7">TOK_EDGE</a> = 279, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf">TOK_ALWAYS</a> = 280, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a888f23f56e32f87891f11de302135586">TOK_INIT</a> = 281, 
<br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0e36be876c316ed7f42d30170987db3b">TOK_UPDATE</a> = 282, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad6f7c6f5badd85c495a2d8fc5b41ceb0">TOK_PROCESS</a> = 283, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc">TOK_END</a> = 284, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abbdda049b6794c615ad18f3f95ee913e">TOK_INVALID</a> = 285, 
<br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aca8460f6f4f68f6ef4d9f62510f3dd84">TOK_EOL</a> = 286, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9fcac356bb6836b236addcbd5e8e6283">TOK_OFFSET</a> = 287, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f">TOK_PARAMETER</a> = 288, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afb14f51f553fdb6495e12bda21540cb3">TOK_ATTRIBUTE</a> = 289, 
<br/>
&#160;&#160;<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a529cc0ded6d3f25e3a2544fb308dadf7">TOK_MEMORY</a> = 290, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a378bb9b0816189bd965686a91f3c28eb">TOK_SIZE</a> = 291, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8">TOK_SIGNED</a> = 292, 
<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae7ab42c64b20119ae4d49035f0b4a055">TOK_UPTO</a> = 293, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb">TOK_ID</a> = 258, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5398b6916e9d82112e997d81011592ff">TOK_VALUE</a> = 259, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef">TOK_STRING</a> = 260, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae31763c23645e878553de1322dcb8d49">TOK_INT</a> = 261, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae7f9267c4739333da41c297e0d84d0d0">TOK_AUTOIDX</a> = 262, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39">TOK_MODULE</a> = 263, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f">TOK_WIRE</a> = 264, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac70f7eb0cabb648729baf2cd576c76b2">TOK_WIDTH</a> = 265, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9">TOK_INPUT</a> = 266, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8">TOK_OUTPUT</a> = 267, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf">TOK_INOUT</a> = 268, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9018a9bc4df47adb740c3ee54ef015b9">TOK_CELL</a> = 269, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a976ad2703ebc36576889113e4dea4c18">TOK_CONNECT</a> = 270, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a586f8cb0f655a81b274944ef17484dfa">TOK_SWITCH</a> = 271, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc">TOK_CASE</a> = 272, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215">TOK_ASSIGN</a> = 273, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae2db19db75523de0acfb529c73439224">TOK_SYNC</a> = 274, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a204317417c0a1f56cead225302c701e7">TOK_LOW</a> = 275, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a41ff049c1922ae802b0c3ba852d71918">TOK_HIGH</a> = 276, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2">TOK_POSEDGE</a> = 277, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee">TOK_NEGEDGE</a> = 278, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7aef18b58001415782ae69c51ca97bd7">TOK_EDGE</a> = 279, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf">TOK_ALWAYS</a> = 280, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a888f23f56e32f87891f11de302135586">TOK_INIT</a> = 281, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0e36be876c316ed7f42d30170987db3b">TOK_UPDATE</a> = 282, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad6f7c6f5badd85c495a2d8fc5b41ceb0">TOK_PROCESS</a> = 283, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc">TOK_END</a> = 284, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abbdda049b6794c615ad18f3f95ee913e">TOK_INVALID</a> = 285, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aca8460f6f4f68f6ef4d9f62510f3dd84">TOK_EOL</a> = 286, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9fcac356bb6836b236addcbd5e8e6283">TOK_OFFSET</a> = 287, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f">TOK_PARAMETER</a> = 288, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afb14f51f553fdb6495e12bda21540cb3">TOK_ATTRIBUTE</a> = 289, 
<br/>
&#160;&#160;<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a529cc0ded6d3f25e3a2544fb308dadf7">TOK_MEMORY</a> = 290, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a378bb9b0816189bd965686a91f3c28eb">TOK_SIZE</a> = 291, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8">TOK_SIGNED</a> = 292, 
<a class="el" href="../../d0/de5/ilang__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae7ab42c64b20119ae4d49035f0b4a055">TOK_UPTO</a> = 293, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef">TOK_STRING</a> = 258, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb">TOK_ID</a> = 259, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac6e2af1f642b1310b927ff0e1a58f003">TOK_CONST</a> = 260, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a113554a4c102d51f1deee704aa49c739">TOK_REALVAL</a> = 261, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8be32a50dba68c4767932394b00e71b">TOK_PRIMITIVE</a> = 262, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a51057611f085dc0d0106a986ee22cb10">ATTR_BEGIN</a> = 263, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff1c08039c1c4419673206647a373959">ATTR_END</a> = 264, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6d3e92f24e01fdc33beef8c9ad4bbee3">DEFATTR_BEGIN</a> = 265, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a3369a9bb0e5a766f3a70ecb57edf28a7">DEFATTR_END</a> = 266, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39">TOK_MODULE</a> = 267, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a72dc17244542a55c5b96e21dc188f9cb">TOK_ENDMODULE</a> = 268, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f">TOK_PARAMETER</a> = 269, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a12a3e7f8b7e22c9b07f90b4b038c4cb4">TOK_LOCALPARAM</a> = 270, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1a443c5c1e5105a9770d358afe6c4537">TOK_DEFPARAM</a> = 271, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9">TOK_INPUT</a> = 272, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8">TOK_OUTPUT</a> = 273, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf">TOK_INOUT</a> = 274, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f">TOK_WIRE</a> = 275, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a86aa317c72bdde804a221af47349a40a">TOK_REG</a> = 276, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7a97eb6460bcde5f66faca2e51730a82">TOK_INTEGER</a> = 277, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8">TOK_SIGNED</a> = 278, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215">TOK_ASSIGN</a> = 279, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf">TOK_ALWAYS</a> = 280, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac0afb234acb09fc7c92bbb6ef8abab0d">TOK_INITIAL</a> = 281, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acc81df327e1eecdd3afc016f248ba658">TOK_BEGIN</a> = 282, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc">TOK_END</a> = 283, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a28dd4809849b70364665cce314940bff">TOK_IF</a> = 284, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9adc2d9632ea8598c447cca671691c3e21">TOK_ELSE</a> = 285, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a704c56c00b5aa61d6341e95d773fa8c7">TOK_FOR</a> = 286, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aa75ee6e7bd8eaf3b787c97626e78bf71">TOK_WHILE</a> = 287, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aaa9f1652d1e8b17413594448475f1524">TOK_REPEAT</a> = 288, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5aad99d5cf3566c44adf4315aa3ffa1a">TOK_DPI_FUNCTION</a> = 289, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2">TOK_POSEDGE</a> = 290, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee">TOK_NEGEDGE</a> = 291, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a780be26c548e285625baea0cba46490c">TOK_OR</a> = 292, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc">TOK_CASE</a> = 293, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a81d885ae22cab723262f99733810f9d0">TOK_CASEX</a> = 294, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5d814e1d3b6a3280d2394079bdcbb8e6">TOK_CASEZ</a> = 295, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a18c69de7caf4d0c51fbae428d4a4e763">TOK_ENDCASE</a> = 296, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad7a228213a2e95503c481f1658ba6d87">TOK_DEFAULT</a> = 297, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5aef8ae06529a5561f2af5da569938d9">TOK_FUNCTION</a> = 298, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a57f5085138efbb487556f8010dd35dfd">TOK_ENDFUNCTION</a> = 299, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fa72efbf27d99f68af0e12fe423e05d">TOK_TASK</a> = 300, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a3c3db66b274cd86e77ed3a410f695655">TOK_ENDTASK</a> = 301, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ecf0173a5b9320a2b0132c2422cad0b">TOK_GENERATE</a> = 302, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abb171b777a8c304cf09ebf1758fcbbe2">TOK_ENDGENERATE</a> = 303, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4c256b8b3968d85f1fce012d85feeca6">TOK_GENVAR</a> = 304, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fd1cb8f1f005089fbc0e0fb5a8d4d93">TOK_REAL</a> = 305, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a92269e6f9b670767b570913f15e2bbc6">TOK_SYNOPSYS_FULL_CASE</a> = 306, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14773927f0b9ecc0c2852b61e9dae5b7">TOK_SYNOPSYS_PARALLEL_CASE</a> = 307, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a28e408e3a67e66e50e304ffafdf63d7a">TOK_SUPPLY0</a> = 308, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe64910279a75d0a92e04d473d4ac1de">TOK_SUPPLY1</a> = 309, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a595d1f0342f4d6cd9e216c9048d0847b">TOK_TO_SIGNED</a> = 310, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6b77b1d677e5f4a19f2377d15710ba26">TOK_TO_UNSIGNED</a> = 311, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0426cc014e60ffa9f2819bfdb3eb8163">TOK_POS_INDEXED</a> = 312, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a210b044a69eb9b8cb5292b64c90e51db">TOK_NEG_INDEXED</a> = 313, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a130e04c639f13ba99944f0f9c0373999">TOK_ASSERT</a> = 314, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a64e6be81c313d2bb992cee4f4a5b61a7">TOK_PROPERTY</a> = 315, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe059072d93e5ba7ff07f00905d5817b">OP_LOR</a> = 316, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0d8a35b2384a06e8f4e49f884fc07ebd">OP_LAND</a> = 317, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a47ac4d5d2bfd042bbd06dfd1c170d40f">OP_NOR</a> = 318, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a273d26795c21fd43ebe0a42326ec19bf">OP_XNOR</a> = 319, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae52ecd5606cd643cd080aa585d43fde8">OP_NAND</a> = 320, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1634898deb6e4d1bcb15416034c641c5">OP_EQ</a> = 321, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0db4ea709dc00820af1a1f405a7c5855">OP_NE</a> = 322, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aab0ade59b7ea997bbde0e21e27f51373">OP_EQX</a> = 323, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a658a5436d9b9ea34c05cec54c7bea369">OP_NEX</a> = 324, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acef6e71b662db063ff532d89500bb0c0">OP_LE</a> = 325, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a2c757131e6e1c94b27f44f7303697c29">OP_GE</a> = 326, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a845012132d1f5f2d1cd125326476c25b">OP_SHL</a> = 327, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a789f5e2846cb039c0273aff134011fd4">OP_SHR</a> = 328, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9ebb6eb15d52903b708da776813d902c">OP_SSHL</a> = 329, 
<br/>
&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afb5329e1375ba5f61dd2d0be4c4c622d">OP_SSHR</a> = 330, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a35127684be890cfd81d556dc84d5f9db">OP_POW</a> = 331, 
<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abfd863fefec47fba0fb1dcf81f239ea3">UNARY_OPS</a> = 332, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef">TOK_STRING</a> = 258, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb">TOK_ID</a> = 259, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac6e2af1f642b1310b927ff0e1a58f003">TOK_CONST</a> = 260, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a113554a4c102d51f1deee704aa49c739">TOK_REALVAL</a> = 261, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8be32a50dba68c4767932394b00e71b">TOK_PRIMITIVE</a> = 262, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a51057611f085dc0d0106a986ee22cb10">ATTR_BEGIN</a> = 263, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff1c08039c1c4419673206647a373959">ATTR_END</a> = 264, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6d3e92f24e01fdc33beef8c9ad4bbee3">DEFATTR_BEGIN</a> = 265, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a3369a9bb0e5a766f3a70ecb57edf28a7">DEFATTR_END</a> = 266, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39">TOK_MODULE</a> = 267, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a72dc17244542a55c5b96e21dc188f9cb">TOK_ENDMODULE</a> = 268, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f">TOK_PARAMETER</a> = 269, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a12a3e7f8b7e22c9b07f90b4b038c4cb4">TOK_LOCALPARAM</a> = 270, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1a443c5c1e5105a9770d358afe6c4537">TOK_DEFPARAM</a> = 271, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9">TOK_INPUT</a> = 272, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8">TOK_OUTPUT</a> = 273, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf">TOK_INOUT</a> = 274, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f">TOK_WIRE</a> = 275, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a86aa317c72bdde804a221af47349a40a">TOK_REG</a> = 276, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7a97eb6460bcde5f66faca2e51730a82">TOK_INTEGER</a> = 277, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8">TOK_SIGNED</a> = 278, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215">TOK_ASSIGN</a> = 279, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf">TOK_ALWAYS</a> = 280, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac0afb234acb09fc7c92bbb6ef8abab0d">TOK_INITIAL</a> = 281, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acc81df327e1eecdd3afc016f248ba658">TOK_BEGIN</a> = 282, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc">TOK_END</a> = 283, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a28dd4809849b70364665cce314940bff">TOK_IF</a> = 284, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9adc2d9632ea8598c447cca671691c3e21">TOK_ELSE</a> = 285, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a704c56c00b5aa61d6341e95d773fa8c7">TOK_FOR</a> = 286, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aa75ee6e7bd8eaf3b787c97626e78bf71">TOK_WHILE</a> = 287, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aaa9f1652d1e8b17413594448475f1524">TOK_REPEAT</a> = 288, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5aad99d5cf3566c44adf4315aa3ffa1a">TOK_DPI_FUNCTION</a> = 289, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2">TOK_POSEDGE</a> = 290, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee">TOK_NEGEDGE</a> = 291, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a780be26c548e285625baea0cba46490c">TOK_OR</a> = 292, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc">TOK_CASE</a> = 293, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a81d885ae22cab723262f99733810f9d0">TOK_CASEX</a> = 294, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5d814e1d3b6a3280d2394079bdcbb8e6">TOK_CASEZ</a> = 295, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a18c69de7caf4d0c51fbae428d4a4e763">TOK_ENDCASE</a> = 296, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad7a228213a2e95503c481f1658ba6d87">TOK_DEFAULT</a> = 297, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5aef8ae06529a5561f2af5da569938d9">TOK_FUNCTION</a> = 298, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a57f5085138efbb487556f8010dd35dfd">TOK_ENDFUNCTION</a> = 299, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fa72efbf27d99f68af0e12fe423e05d">TOK_TASK</a> = 300, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a3c3db66b274cd86e77ed3a410f695655">TOK_ENDTASK</a> = 301, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ecf0173a5b9320a2b0132c2422cad0b">TOK_GENERATE</a> = 302, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abb171b777a8c304cf09ebf1758fcbbe2">TOK_ENDGENERATE</a> = 303, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4c256b8b3968d85f1fce012d85feeca6">TOK_GENVAR</a> = 304, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fd1cb8f1f005089fbc0e0fb5a8d4d93">TOK_REAL</a> = 305, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a92269e6f9b670767b570913f15e2bbc6">TOK_SYNOPSYS_FULL_CASE</a> = 306, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14773927f0b9ecc0c2852b61e9dae5b7">TOK_SYNOPSYS_PARALLEL_CASE</a> = 307, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a28e408e3a67e66e50e304ffafdf63d7a">TOK_SUPPLY0</a> = 308, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe64910279a75d0a92e04d473d4ac1de">TOK_SUPPLY1</a> = 309, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a595d1f0342f4d6cd9e216c9048d0847b">TOK_TO_SIGNED</a> = 310, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6b77b1d677e5f4a19f2377d15710ba26">TOK_TO_UNSIGNED</a> = 311, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0426cc014e60ffa9f2819bfdb3eb8163">TOK_POS_INDEXED</a> = 312, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a210b044a69eb9b8cb5292b64c90e51db">TOK_NEG_INDEXED</a> = 313, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a130e04c639f13ba99944f0f9c0373999">TOK_ASSERT</a> = 314, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a64e6be81c313d2bb992cee4f4a5b61a7">TOK_PROPERTY</a> = 315, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe059072d93e5ba7ff07f00905d5817b">OP_LOR</a> = 316, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0d8a35b2384a06e8f4e49f884fc07ebd">OP_LAND</a> = 317, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a47ac4d5d2bfd042bbd06dfd1c170d40f">OP_NOR</a> = 318, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a273d26795c21fd43ebe0a42326ec19bf">OP_XNOR</a> = 319, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae52ecd5606cd643cd080aa585d43fde8">OP_NAND</a> = 320, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1634898deb6e4d1bcb15416034c641c5">OP_EQ</a> = 321, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0db4ea709dc00820af1a1f405a7c5855">OP_NE</a> = 322, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aab0ade59b7ea997bbde0e21e27f51373">OP_EQX</a> = 323, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a658a5436d9b9ea34c05cec54c7bea369">OP_NEX</a> = 324, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acef6e71b662db063ff532d89500bb0c0">OP_LE</a> = 325, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a2c757131e6e1c94b27f44f7303697c29">OP_GE</a> = 326, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a845012132d1f5f2d1cd125326476c25b">OP_SHL</a> = 327, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a789f5e2846cb039c0273aff134011fd4">OP_SHR</a> = 328, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9ebb6eb15d52903b708da776813d902c">OP_SSHL</a> = 329, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afb5329e1375ba5f61dd2d0be4c4c622d">OP_SSHR</a> = 330, 
<br/>
&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a35127684be890cfd81d556dc84d5f9db">OP_POW</a> = 331, 
<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abfd863fefec47fba0fb1dcf81f239ea3">UNARY_OPS</a> = 332
<br/>
 }</td></tr>
<tr class="separator:a15c9f7bd2f0e9686df5d9df4f3314aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a938080697fe3dc66787878bd00ca8887"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d6/d81/yosys_8h.html#a71c41a9081a672583a1db968be54112c">YOSYS_NAMESPACE_END</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a> (<a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *ast, std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt; *al)</td></tr>
<tr class="separator:a938080697fe3dc66787878bd00ca8887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709eb806954ad022eaa2de43fbae3050"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a709eb806954ad022eaa2de43fbae3050">append_attr_clone</a> (<a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *ast, std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt; *al)</td></tr>
<tr class="separator:a709eb806954ad022eaa2de43fbae3050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364f7377af7711dae97a941be1f7ffb9"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a364f7377af7711dae97a941be1f7ffb9">free_attr</a> (std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt; *al)</td></tr>
<tr class="separator:a364f7377af7711dae97a941be1f7ffb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1c813824823cd6b1d0d283ebdf3697"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ada1c813824823cd6b1d0d283ebdf3697">frontend_verilog_yyparse</a> (void)</td></tr>
<tr class="separator:ada1c813824823cd6b1d0d283ebdf3697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faf6a2d99f50a4655dd390199a8db7b"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a5faf6a2d99f50a4655dd390199a8db7b">malloc</a> (<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>)</td></tr>
<tr class="separator:a5faf6a2d99f50a4655dd390199a8db7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07d89f5ceaea0c7c8252cc41fd75f37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37">free</a> (void *)</td></tr>
<tr class="separator:af07d89f5ceaea0c7c8252cc41fd75f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e93dcf72bf2d3cfd48f1ddc80b6364"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75e93dcf72bf2d3cfd48f1ddc80b6364">yy_symbol_value_print</a> (FILE *yyoutput, int yytype, <a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> const *const yyvaluep)</td></tr>
<tr class="separator:a75e93dcf72bf2d3cfd48f1ddc80b6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e60e36a5d6bd2677f1c59ee270778a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa0e60e36a5d6bd2677f1c59ee270778a">yy_symbol_print</a> (FILE *yyoutput, int yytype, <a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> const *const yyvaluep)</td></tr>
<tr class="separator:aa0e60e36a5d6bd2677f1c59ee270778a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289ccf7ef43d1af713c6e68e20d9a165"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a289ccf7ef43d1af713c6e68e20d9a165">yy_stack_print</a> (<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yybottom, <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yytop)</td></tr>
<tr class="separator:a289ccf7ef43d1af713c6e68e20d9a165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8075fcffa0796f4695376a916de29b2f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a8075fcffa0796f4695376a916de29b2f">yy_reduce_print</a> (<a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyssp, <a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> *yyvsp, int yyrule)</td></tr>
<tr class="separator:a8075fcffa0796f4695376a916de29b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9efad8ad3dc078ec7c32b7f44be01d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6e9efad8ad3dc078ec7c32b7f44be01d">yydestruct</a> (const char *yymsg, int yytype, <a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> *yyvaluep)</td></tr>
<tr class="separator:a6e9efad8ad3dc078ec7c32b7f44be01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847a2de5c1c28c9d7055a2b89ed7dad7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7">yyparse</a> (void)</td></tr>
<tr class="separator:a847a2de5c1c28c9d7055a2b89ed7dad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a5603e43076a7c23341472ae8408c9f23"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">VERILOG_FRONTEND::port_counter</a></td></tr>
<tr class="separator:a5603e43076a7c23341472ae8408c9f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0c3b6a99c584254174168c3fd41f13"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">VERILOG_FRONTEND::port_stubs</a></td></tr>
<tr class="separator:a6a0c3b6a99c584254174168c3fd41f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0369a5439875a13cd4f5d8afe33f8599"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0369a5439875a13cd4f5d8afe33f8599">VERILOG_FRONTEND::attr_list</a></td></tr>
<tr class="separator:a0369a5439875a13cd4f5d8afe33f8599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31fe87f9508de2a72d8d35ecf93bb421"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a31fe87f9508de2a72d8d35ecf93bb421">VERILOG_FRONTEND::default_attr_list</a></td></tr>
<tr class="separator:a31fe87f9508de2a72d8d35ecf93bb421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287ff426b8fa3a150d0cffb683ff7380"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt; *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">VERILOG_FRONTEND::albuf</a></td></tr>
<tr class="separator:a287ff426b8fa3a150d0cffb683ff7380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0349fc03371701dbf7f57e86fa9294ab"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">VERILOG_FRONTEND::ast_stack</a></td></tr>
<tr class="separator:a0349fc03371701dbf7f57e86fa9294ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52507dd312c8b75b66b9a6f425fb16b6"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">VERILOG_FRONTEND::astbuf1</a></td></tr>
<tr class="separator:a52507dd312c8b75b66b9a6f425fb16b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003eff576053a7210bfaec2e8a77b8f9"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">VERILOG_FRONTEND::astbuf2</a></td></tr>
<tr class="separator:a003eff576053a7210bfaec2e8a77b8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78115d5de999f8b7030ceca531f27dcd"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">VERILOG_FRONTEND::astbuf3</a></td></tr>
<tr class="separator:a78115d5de999f8b7030ceca531f27dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab991ae06259f26f44204f1232a7914f2"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">VERILOG_FRONTEND::current_function_or_task</a></td></tr>
<tr class="separator:ab991ae06259f26f44204f1232a7914f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed3e7894af3b4b4b9abeaab0a726d73"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6ed3e7894af3b4b4b9abeaab0a726d73">VERILOG_FRONTEND::current_ast_mod</a></td></tr>
<tr class="separator:a6ed3e7894af3b4b4b9abeaab0a726d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661c19865d2d2de3468ff038b56a1329"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a661c19865d2d2de3468ff038b56a1329">VERILOG_FRONTEND::current_function_or_task_port_id</a></td></tr>
<tr class="separator:a661c19865d2d2de3468ff038b56a1329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c7763e00ba8118bb2871ac3faa4335"><td class="memItemLeft" align="right" valign="top">std::vector&lt; char &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">VERILOG_FRONTEND::case_type_stack</a></td></tr>
<tr class="separator:a28c7763e00ba8118bb2871ac3faa4335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d6dc68a78b471ed07bed11da1ce238"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a67d6dc68a78b471ed07bed11da1ce238">VERILOG_FRONTEND::do_not_require_port_stubs</a></td></tr>
<tr class="separator:a67d6dc68a78b471ed07bed11da1ce238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4461d786d43b13a087b529f364ab9ce3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a4461d786d43b13a087b529f364ab9ce3">frontend_verilog_yydebug</a></td></tr>
<tr class="separator:a4461d786d43b13a087b529f364ab9ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c11a7c0d83b3a9f2820349b9f1fd32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a54c11a7c0d83b3a9f2820349b9f1fd32">frontend_verilog_yylval</a></td></tr>
<tr class="separator:a54c11a7c0d83b3a9f2820349b9f1fd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384fb3797a340a5415c03719ebab9c67"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a384fb3797a340a5415c03719ebab9c67">yytranslate</a> []</td></tr>
<tr class="separator:a384fb3797a340a5415c03719ebab9c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6759275247eca11f6e342fa0117346df"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6759275247eca11f6e342fa0117346df">yyrline</a> []</td></tr>
<tr class="separator:a6759275247eca11f6e342fa0117346df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab779f3189fbfd3b164b7802b945d619b"><td class="memItemLeft" align="right" valign="top">static const char *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ab779f3189fbfd3b164b7802b945d619b">yytname</a> []</td></tr>
<tr class="separator:ab779f3189fbfd3b164b7802b945d619b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c12de9f634391f03b1680c3b680852"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a52c12de9f634391f03b1680c3b680852">yypact</a> []</td></tr>
<tr class="separator:a52c12de9f634391f03b1680c3b680852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c044c33d6306a70b87620bdb1b478e5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7c044c33d6306a70b87620bdb1b478e5">yydefact</a> []</td></tr>
<tr class="separator:a7c044c33d6306a70b87620bdb1b478e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d39cfd55875de3316f76edb1891c999"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6d39cfd55875de3316f76edb1891c999">yypgoto</a> []</td></tr>
<tr class="separator:a6d39cfd55875de3316f76edb1891c999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4947c3c0c6f6ffa0abfd76efd299828a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a4947c3c0c6f6ffa0abfd76efd299828a">yydefgoto</a> []</td></tr>
<tr class="separator:a4947c3c0c6f6ffa0abfd76efd299828a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34b998a7d10e810868620d09ffcfc71"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa34b998a7d10e810868620d09ffcfc71">yytable</a> []</td></tr>
<tr class="separator:aa34b998a7d10e810868620d09ffcfc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af434820fddd4631c08de7a1d9629ff18"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af434820fddd4631c08de7a1d9629ff18">yycheck</a> []</td></tr>
<tr class="separator:af434820fddd4631c08de7a1d9629ff18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7fcbee3c60239e99e8dfde521d62ab"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aac7fcbee3c60239e99e8dfde521d62ab">yystos</a> []</td></tr>
<tr class="separator:aac7fcbee3c60239e99e8dfde521d62ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956b2cc3cd225a945285d076f70cbf35"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a956b2cc3cd225a945285d076f70cbf35">yyr1</a> []</td></tr>
<tr class="separator:a956b2cc3cd225a945285d076f70cbf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6be1bc256e649b3e922410e291bc7a5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa6be1bc256e649b3e922410e291bc7a5">yyr2</a> []</td></tr>
<tr class="separator:aa6be1bc256e649b3e922410e291bc7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab138aa8e11f58bcdcc7134adf240ea8c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ab138aa8e11f58bcdcc7134adf240ea8c">yydebug</a></td></tr>
<tr class="separator:ab138aa8e11f58bcdcc7134adf240ea8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2c7c7373b818c86b2df7106a92327c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9e2c7c7373b818c86b2df7106a92327c">yychar</a></td></tr>
<tr class="separator:a9e2c7c7373b818c86b2df7106a92327c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539b86ee4bb46824a194f22eb69903d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a539b86ee4bb46824a194f22eb69903d9">yylval</a></td></tr>
<tr class="separator:a539b86ee4bb46824a194f22eb69903d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea9e3b522e448ac462274fe70e1be82"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a0ea9e3b522e448ac462274fe70e1be82">yynerrs</a></td></tr>
<tr class="separator:a0ea9e3b522e448ac462274fe70e1be82"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="afdc60192553b70b37149691b71022d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _Noreturn&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9b07478214400ec2e160dffd1d945266">YY_ATTRIBUTE</a> ((__noreturn__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00350">350</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a25298af10c853371e8da3227e3feaaa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Msgid</td><td>)</td>
          <td>&#160;&#160;&#160;Msgid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00323">323</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a9b07478214400ec2e160dffd1d945266"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_ATTRIBUTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Spec</td><td>)</td>
          <td>&#160;&#160;&#160;/* empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00333">333</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad1405f082b8df6353a9d53c9709c4d03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_ATTRIBUTE_PURE&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9b07478214400ec2e160dffd1d945266">YY_ATTRIBUTE</a> ((__pure__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00338">338</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ab312a884bd41ff11bbd1aa6c1a0e1b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_ATTRIBUTE_UNUSED&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9b07478214400ec2e160dffd1d945266">YY_ATTRIBUTE</a> ((__unused__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00342">342</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad7e3a13e06d426da4e69ee4e2dcea96e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_FRONTEND_VERILOG_YY_FRONTENDS_VERILOG_VERILOG_PARSER_TAB_H_INCLUDED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00151">151</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a145ddbb780f86b5f35ddfffb23e62d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00373">373</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a2b2abbe8d335b7933a69ac2f05a015d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_IGNORE_MAYBE_UNINITIALIZED_END</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00374">374</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a6d890db48971847b837a6a1397c9059a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_INITIAL_VALUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value</td><td>)</td>
          <td>&#160;&#160;&#160;Value</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00370">370</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a52c7d936ca7e6c34687ff71f29b8cfd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_LOCATION_PRINT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">File, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Loc&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((void) 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01335">1335</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a5a6c82f7ce4ad9cc8c6c08b7a2de5b84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_NULLPTR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00136">136</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a49ad456240785266cadae498ddae9310"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_REDUCE_PRINT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rule</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                    <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">\</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">  if</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a>)                          <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a8075fcffa0796f4695376a916de29b2f">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a8075fcffa0796f4695376a916de29b2f">    yy_reduce_print</a> (yyssp, yyvsp, Rule); \</div>
<div class="line">} <span class="keywordflow">while</span> (0)</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a8075fcffa0796f4695376a916de29b2f"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a8075fcffa0796f4695376a916de29b2f">yy_reduce_print</a></div><div class="ttdeci">static void yy_reduce_print(yytype_int16 *yyssp, YYSTYPE *yyvsp, int yyrule)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01413">verilog_parser.tab.cc:1413</a></div></div>
<div class="ttc" id="ilang__lexer_8cc_html_ad4a65b873df5c05570846b5413b41dfd"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a></div><div class="ttdeci">if(!(yy_init))</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00846">ilang_lexer.cc:846</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7fde6236fcb0f6e5d1d20ce98d9f0d01"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a></div><div class="ttdeci">#define yydebug</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00066">verilog_parser.tab.cc:66</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01432">1432</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a7a52157fbe194e3a347afc4ef750af77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_STACK_PRINT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Bottom, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Top&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                            <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">\</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">  if</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a>)                                                  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a289ccf7ef43d1af713c6e68e20d9a165">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a289ccf7ef43d1af713c6e68e20d9a165">    yy_stack_print</a> ((Bottom), (Top));                           \</div>
<div class="line">} <span class="keywordflow">while</span> (0)</div>
<div class="ttc" id="ilang__lexer_8cc_html_ad4a65b873df5c05570846b5413b41dfd"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a></div><div class="ttdeci">if(!(yy_init))</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00846">ilang_lexer.cc:846</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7fde6236fcb0f6e5d1d20ce98d9f0d01"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a></div><div class="ttdeci">#define yydebug</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00066">verilog_parser.tab.cc:66</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a289ccf7ef43d1af713c6e68e20d9a165"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a289ccf7ef43d1af713c6e68e20d9a165">yy_stack_print</a></div><div class="ttdeci">static void yy_stack_print(yytype_int16 *yybottom, yytype_int16 *yytop)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01390">verilog_parser.tab.cc:1390</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01401">1401</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a1c510d33cb388afc9411141ba3076a36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_SYMBOL_PRINT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Title, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Location&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                      <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">\</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">  if</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a>)                                                            \</div>
<div class="line">    {                                                                     <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">      YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;%s &quot;</span>, Title);                                   <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa0e60e36a5d6bd2677f1c59ee270778a">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa0e60e36a5d6bd2677f1c59ee270778a">      yy_symbol_print</a> (stderr,                                            \</div>
<div class="line">                  Type, Value); <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">      YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;\n&quot;</span>);                                           \</div>
<div class="line">    }                                                                     \</div>
<div class="line">} <span class="keywordflow">while</span> (0)</div>
<div class="ttc" id="ilang__lexer_8cc_html_ad4a65b873df5c05570846b5413b41dfd"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a></div><div class="ttdeci">if(!(yy_init))</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00846">ilang_lexer.cc:846</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aa0e60e36a5d6bd2677f1c59ee270778a"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aa0e60e36a5d6bd2677f1c59ee270778a">yy_symbol_print</a></div><div class="ttdeci">static void yy_symbol_print(FILE *yyoutput, int yytype, YYSTYPE const *const yyvaluep)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01375">verilog_parser.tab.cc:1375</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af3b78184b3e3414afdaf2bbbff4a8bfe"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a></div><div class="ttdeci">#define YYFPRINTF</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01324">verilog_parser.tab.cc:1324</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7fde6236fcb0f6e5d1d20ce98d9f0d01"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a></div><div class="ttdeci">#define yydebug</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00066">verilog_parser.tab.cc:66</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01339">1339</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a3bcde0b05b9aa4ec5169092d9d211dbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYABORT&#160;&#160;&#160;goto yyabortlab</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01290">1290</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aa6c7a65b580c214b2ea832fd7bdd472e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYACCEPT&#160;&#160;&#160;goto yyacceptlab</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01289">1289</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="adfcaf974b837e3efc130377e9837b4fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYBACKUP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Token, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">do                                                              \</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">  if</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> == <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>)                                        \</div>
<div class="line">    {                                                           <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">      yychar</a> = (Token);                                         <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">      yylval</a> = (Value);                                         <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">      YYPOPSTACK</a> (yylen);                                       \</div>
<div class="line">      yystate = *yyssp;                                         \</div>
<div class="line">      goto yybackup;                                            \</div>
<div class="line">    }                                                           \</div>
<div class="line">  else                                                          \</div>
<div class="line">    {                                                           <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afd2adb2274e61b81cf475d1ebea69d50">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afd2adb2274e61b81cf475d1ebea69d50">      yyerror</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a25298af10c853371e8da3227e3feaaa0">YY_</a>(<span class="stringliteral">&quot;syntax error: cannot back up&quot;</span>)); <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af1eef6197be78122699013d0784acc80">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af1eef6197be78122699013d0784acc80">      YYERROR</a>;                                                  \</div>
<div class="line">    }                                                           <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">\</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">while</a> (0)</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a34af3aa88645c2f95bbb4d573f8713cb"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a></div><div class="ttdeci">#define yychar</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00070">verilog_parser.tab.cc:70</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ae59196b3765411a06cf234cf9bcae2e7"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a></div><div class="ttdeci">#define YYEMPTY</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01286">verilog_parser.tab.cc:1286</a></div></div>
<div class="ttc" id="ilang__lexer_8cc_html_ad4a65b873df5c05570846b5413b41dfd"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a></div><div class="ttdeci">if(!(yy_init))</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00846">ilang_lexer.cc:846</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_afd2adb2274e61b81cf475d1ebea69d50"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#afd2adb2274e61b81cf475d1ebea69d50">yyerror</a></div><div class="ttdeci">#define yyerror</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00065">verilog_parser.tab.cc:65</a></div></div>
<div class="ttc" id="ilang__lexer_8cc_html_a8fdafe3be7e00ce3d4f0cb50a9a5eb39"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">while</a></div><div class="ttdeci">while(1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00872">ilang_lexer.cc:872</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a25298af10c853371e8da3227e3feaaa0"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a25298af10c853371e8da3227e3feaaa0">YY_</a></div><div class="ttdeci">#define YY_(Msgid)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00323">verilog_parser.tab.cc:323</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af1eef6197be78122699013d0784acc80"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af1eef6197be78122699013d0784acc80">YYERROR</a></div><div class="ttdeci">#define YYERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01291">verilog_parser.tab.cc:1291</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a75acfb3798e577ebd296e604e422e86b"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a></div><div class="ttdeci">#define yylval</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00069">verilog_parser.tab.cc:69</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ad2f9773cd9c031026b2ef4c1ee7be1be"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a></div><div class="ttdeci">#define YYPOPSTACK(N)</div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01296">1296</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a9f092f5b1dca6a6249fb2c7c8065b031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYBISON&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00044">44</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a72ebd0ca5807efcc6a5ae4fb72dd1553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYBISON_VERSION&#160;&#160;&#160;&quot;3.0.2&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00047">47</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a34af3aa88645c2f95bbb4d573f8713cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yychar&#160;&#160;&#160;frontend_verilog_yychar</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00070">70</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a5035d59933b3f5388c44f596145db047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yyclearin&#160;&#160;&#160;(<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a9e2c7c7373b818c86b2df7106a92327c">yychar</a> = <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01285">1285</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="afade70b6df3e9712582bb8dc3bec185d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYCOPY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Dst, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Src, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Count&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span>                                        \</div>
<div class="line">        {                                       <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">          YYSIZE_T</a> yyi;                         \</div>
<div class="line">          for (yyi = 0; yyi &lt; (Count); yyi++)   \</div>
<div class="line">            (Dst)[yyi] = (Src)[yyi];            \</div>
<div class="line">        }                                       <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">\</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">      while</a> (0)</div>
<div class="ttc" id="ilang__lexer_8cc_html_a8fdafe3be7e00ce3d4f0cb50a9a5eb39"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">while</a></div><div class="ttdeci">while(1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00872">ilang_lexer.cc:872</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7d535939e93253736c6eeda569d24de5"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a></div><div class="ttdeci">#define YYSIZE_T</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00307">verilog_parser.tab.cc:307</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00497">497</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a3b270b13a13550fb9cefc929dad206ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYCOPY_NEEDED&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00469">469</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a7fde6236fcb0f6e5d1d20ce98d9f0d01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yydebug&#160;&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a4461d786d43b13a087b529f364ab9ce3">frontend_verilog_yydebug</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00066">66</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a853b3bfad6d2b2ff693dce81182e0c2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYDEBUG&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00154">154</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af6d6ca80e87922f90264f1a4a802ea04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYDPRINTF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Args</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                            <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">\</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">  if</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a>)                                  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">    YYFPRINTF</a> Args;                             \</div>
<div class="line">} <span class="keywordflow">while</span> (0)</div>
<div class="ttc" id="ilang__lexer_8cc_html_ad4a65b873df5c05570846b5413b41dfd"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a></div><div class="ttdeci">if(!(yy_init))</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00846">ilang_lexer.cc:846</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af3b78184b3e3414afdaf2bbbff4a8bfe"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a></div><div class="ttdeci">#define YYFPRINTF</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01324">verilog_parser.tab.cc:1324</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7fde6236fcb0f6e5d1d20ce98d9f0d01"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7fde6236fcb0f6e5d1d20ce98d9f0d01">yydebug</a></div><div class="ttdeci">#define yydebug</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00066">verilog_parser.tab.cc:66</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01327">1327</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ae59196b3765411a06cf234cf9bcae2e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYEMPTY&#160;&#160;&#160;(-2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01286">1286</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a3b1e3628411fabac03abe0a337322016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYEOF&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01287">1287</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a552f295255821fa7dea11b0237e1d61a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYERRCODE&#160;&#160;&#160;256</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01315">1315</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a20bf055e53dc4fd5afddfd752a4d1adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yyerrok&#160;&#160;&#160;(yyerrstatus = 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01284">1284</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="afd2adb2274e61b81cf475d1ebea69d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yyerror&#160;&#160;&#160;<a class="el" href="../../d9/d81/verilog__frontend_8h.html#a7a073315f146ec97bae23e070cf3a393">frontend_verilog_yyerror</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00065">65</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af1eef6197be78122699013d0784acc80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYERROR&#160;&#160;&#160;goto yyerrorlab</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01291">1291</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a0943f558a560b9b5fa0593d7e36496c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYERROR_VERBOSE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00145">145</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a6419f3fd69ecb6b7e063410fd4e73b2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYFINAL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00510">510</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af3b78184b3e3414afdaf2bbbff4a8bfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYFPRINTF&#160;&#160;&#160;fprintf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01324">1324</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ac8adfd73c006c1926f387feb1eced3ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYFREE&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37">free</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00440">440</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aeb1508a3a38ec5d64c27e8eca25330b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYINITDEPTH&#160;&#160;&#160;200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01451">1451</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ae67923760a28e3b7ed3aa2cfaef7f9a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYLAST&#160;&#160;&#160;1179</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00512">512</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a5611300548b2030d86b6ab9168132b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yylex&#160;&#160;&#160;<a class="el" href="../../df/d7e/verilog__lexer_8cc.html#a3f6af6bcda473b5616f01909a5e0df47">frontend_verilog_yylex</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00064">64</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a75acfb3798e577ebd296e604e422e86b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yylval&#160;&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#a54c11a7c0d83b3a9f2820349b9f1fd32">frontend_verilog_yylval</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00069">69</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a573b05852d8f080c907dfba725773d7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYMALLOC&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a5faf6a2d99f50a4655dd390199a8db7b">malloc</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00434">434</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a14ba2b263c446ffed1c888c4b42ae40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYMAXDEPTH&#160;&#160;&#160;10000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01462">1462</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af3f5ed4bc4517eff0ef1b17541192a58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYMAXUTOK&#160;&#160;&#160;332</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00526">526</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a956a31a9c729bfe871bb770d99e1942d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yynerrs&#160;&#160;&#160;frontend_verilog_yynerrs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00067">67</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af54ae9e588f0ecc32eabbfdf1959df10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYNNTS&#160;&#160;&#160;156</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00517">517</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aceaba8997dc3867478ae3b816647eb7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYNRULES&#160;&#160;&#160;338</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00519">519</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a2c387ba2caaade8bf8f78ed30023f79f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYNSTATES&#160;&#160;&#160;650</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00521">521</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a75d260730a6c379a94ea28f63a7b9275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYNTOKENS&#160;&#160;&#160;104</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00515">515</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a62bf0ed0c4360b077071b5cf3177823b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYPACT_NINF&#160;&#160;&#160;-521</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00692">692</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a3e2101757251d6084a66a33bcd68df0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yypact_value_is_default</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Yystate</td><td>)</td>
          <td>&#160;&#160;&#160;(!!((Yystate) == (-521)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00694">694</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a7482716c0f7d5bc8387ad56daa3a9fde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yyparse&#160;&#160;&#160;<a class="el" href="../../d0/d05/verilog__parser_8tab_8h.html#ada1c813824823cd6b1d0d283ebdf3697">frontend_verilog_yyparse</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00063">63</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad2f9773cd9c031026b2ef4c1ee7be1be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYPOPSTACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;(yyvsp -= (N), yyssp -= (N))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90f059b8a9d6c30a1e44e1b80d3fd6c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYPULL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00059">59</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a9fa797a1f3c4fc9b12d1e4d569612767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYPURE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00053">53</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a3aa6e4af11755f8cf8e5ddb26833e918"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYPUSH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00056">56</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad860e18ca4b79fc589895b531bdb7948"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYRECOVERING</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(!!yyerrstatus)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01294">1294</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ab4bb7ad82d4a7e2df49ff6a8fb484109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSIZE_MAXIMUM&#160;&#160;&#160;((<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>) -1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00313">313</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a7d535939e93253736c6eeda569d24de5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSIZE_T&#160;&#160;&#160;size_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00307">307</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a50db5aef8c2b6f13961b2480b37f84c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSKELETON_NAME&#160;&#160;&#160;&quot;yacc.c&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00050">50</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af45042ce56e04d634420d76caeb2ee73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTACK_ALLOC&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a573b05852d8f080c907dfba725773d7a">YYMALLOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00420">420</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a7e55d995c7458f2f4af94a426d0adde8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTACK_ALLOC_MAXIMUM&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ab4bb7ad82d4a7e2df49ff6a8fb484109">YYSIZE_MAXIMUM</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00423">423</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a40beb355f2cf230a99e2e2bb54909a5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTACK_BYTES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((N) * (<span class="keyword">sizeof</span> (<a class="code" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a>) + <span class="keyword">sizeof</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ac56824fbd095909aa72c2a98afb4b9f0">YYSTYPE</a>)) \</div>
<div class="line">      + <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afcd15dd0fa87ffba0371c6d6a0cc9631">YYSTACK_GAP_MAXIMUM</a>)</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_afcd15dd0fa87ffba0371c6d6a0cc9631"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#afcd15dd0fa87ffba0371c6d6a0cc9631">YYSTACK_GAP_MAXIMUM</a></div><div class="ttdeci">#define YYSTACK_GAP_MAXIMUM</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00461">verilog_parser.tab.cc:461</a></div></div>
<div class="ttc" id="ilang__parser_8tab_8cc_html_ade5b97f0021a4f6c5922ead3744ab297"><div class="ttname"><a href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a></div><div class="ttdeci">short int yytype_int16</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dd4/ilang__parser_8tab_8cc_source.html#l00222">ilang_parser.tab.cc:222</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ac56824fbd095909aa72c2a98afb4b9f0"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ac56824fbd095909aa72c2a98afb4b9f0">YYSTYPE</a></div><div class="ttdeci">union YYSTYPE YYSTYPE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00245">verilog_parser.tab.cc:245</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00465">465</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a1a9dc526fd390d4808252bd631c4c2f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTACK_FREE&#160;&#160;&#160;<a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#ac8adfd73c006c1926f387feb1eced3ca">YYFREE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00421">421</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="afcd15dd0fa87ffba0371c6d6a0cc9631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTACK_GAP_MAXIMUM&#160;&#160;&#160;(sizeof (union <a class="el" href="../../d8/d97/unionyyalloc.html">yyalloc</a>) - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00461">461</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ae780b90b638f37309f20dc07f94e8221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTACK_RELOCATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Stack_alloc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Stack&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span>                                                                  \</div>
<div class="line">      {                                                                 <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">        YYSIZE_T</a> yynewbytes;                                            <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afade70b6df3e9712582bb8dc3bec185d">\</a></div>
<div class="line"><a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afade70b6df3e9712582bb8dc3bec185d">        YYCOPY</a> (&amp;yyptr-&gt;Stack_alloc, Stack, yysize);                    \</div>
<div class="line">        Stack = &amp;yyptr-&gt;Stack_alloc;                                    \</div>
<div class="line">        yynewbytes = yystacksize * <span class="keyword">sizeof</span> (*Stack) + <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afcd15dd0fa87ffba0371c6d6a0cc9631">YYSTACK_GAP_MAXIMUM</a>; \</div>
<div class="line">        yyptr += yynewbytes / <span class="keyword">sizeof</span> (*yyptr);                          \</div>
<div class="line">      }                                                                 <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">\</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">    while</a> (0)</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_afade70b6df3e9712582bb8dc3bec185d"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#afade70b6df3e9712582bb8dc3bec185d">YYCOPY</a></div><div class="ttdeci">#define YYCOPY(Dst, Src, Count)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00497">verilog_parser.tab.cc:497</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_afcd15dd0fa87ffba0371c6d6a0cc9631"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#afcd15dd0fa87ffba0371c6d6a0cc9631">YYSTACK_GAP_MAXIMUM</a></div><div class="ttdeci">#define YYSTACK_GAP_MAXIMUM</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00461">verilog_parser.tab.cc:461</a></div></div>
<div class="ttc" id="ilang__lexer_8cc_html_a8fdafe3be7e00ce3d4f0cb50a9a5eb39"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#a8fdafe3be7e00ce3d4f0cb50a9a5eb39">while</a></div><div class="ttdeci">while(1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00872">ilang_lexer.cc:872</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7d535939e93253736c6eeda569d24de5"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a></div><div class="ttdeci">#define YYSIZE_T</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00307">verilog_parser.tab.cc:307</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00476">476</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af0232d21120b2cfc5e5f82f0fbadab3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTYPE_IS_DECLARED&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00258">258</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a2e3dbf169c5ee24cf6af37c61cf3995d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTYPE_IS_TRIVIAL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00257">257</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a504faa93b92f37fcc147f68e8d111a1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYTABLE_NINF&#160;&#160;&#160;-252</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00697">697</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af325a12ad294897b19b9d5ef665772f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yytable_value_is_error</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Yytable_value</td><td>)</td>
          <td>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00699">699</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad2b58b1851184ddb3b60fede50bc7946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYTERROR&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01314">1314</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a69ca0fbcc6d7aa5e8f47b11fc0048208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYTOKENTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00162">162</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aad19ee88e33c02c4e720b28f78249bd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYTRANSLATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">YYX</td><td>)</td>
          <td>&#160;&#160;&#160;((unsigned int) (YYX) &lt;= <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3f5ed4bc4517eff0ef1b17541192a58">YYMAXUTOK</a> ? <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a384fb3797a340a5415c03719ebab9c67">yytranslate</a>[YYX] : <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a926181abd06b6d1df27b6133971c24ce">YYUNDEFTOK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00528">528</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a926181abd06b6d1df27b6133971c24ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYUNDEFTOK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00525">525</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a33c61e326f5675cc74eb9e1a6906595c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYUSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">E</td><td>)</td>
          <td>&#160;&#160;&#160;((void) (E))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00356">356</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ac56824fbd095909aa72c2a98afb4b9f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> <a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00245">245</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ade5b97f0021a4f6c5922ead3744ab297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef short int <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00297">297</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aed557a488f2c08c0956e2237f8eba464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed char <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#aed557a488f2c08c0956e2237f8eba464">yytype_int8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00285">285</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a00c27c9da5ed06a830b216c8934e6b28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned short int <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00291">291</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a79c09f9dcfd0f7a32f598ea3910d2206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned char <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00279">279</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9">yytokentype</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb"></a>TOK_ID</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a5398b6916e9d82112e997d81011592ff"></a>TOK_VALUE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef"></a>TOK_STRING</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae31763c23645e878553de1322dcb8d49"></a>TOK_INT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae7f9267c4739333da41c297e0d84d0d0"></a>TOK_AUTOIDX</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39"></a>TOK_MODULE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f"></a>TOK_WIRE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac70f7eb0cabb648729baf2cd576c76b2"></a>TOK_WIDTH</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9"></a>TOK_INPUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8"></a>TOK_OUTPUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf"></a>TOK_INOUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9018a9bc4df47adb740c3ee54ef015b9"></a>TOK_CELL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a976ad2703ebc36576889113e4dea4c18"></a>TOK_CONNECT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a586f8cb0f655a81b274944ef17484dfa"></a>TOK_SWITCH</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc"></a>TOK_CASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215"></a>TOK_ASSIGN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae2db19db75523de0acfb529c73439224"></a>TOK_SYNC</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a204317417c0a1f56cead225302c701e7"></a>TOK_LOW</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a41ff049c1922ae802b0c3ba852d71918"></a>TOK_HIGH</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2"></a>TOK_POSEDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee"></a>TOK_NEGEDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7aef18b58001415782ae69c51ca97bd7"></a>TOK_EDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf"></a>TOK_ALWAYS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a888f23f56e32f87891f11de302135586"></a>TOK_INIT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a0e36be876c316ed7f42d30170987db3b"></a>TOK_UPDATE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ad6f7c6f5badd85c495a2d8fc5b41ceb0"></a>TOK_PROCESS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc"></a>TOK_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9abbdda049b6794c615ad18f3f95ee913e"></a>TOK_INVALID</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aca8460f6f4f68f6ef4d9f62510f3dd84"></a>TOK_EOL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9fcac356bb6836b236addcbd5e8e6283"></a>TOK_OFFSET</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f"></a>TOK_PARAMETER</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afb14f51f553fdb6495e12bda21540cb3"></a>TOK_ATTRIBUTE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a529cc0ded6d3f25e3a2544fb308dadf7"></a>TOK_MEMORY</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a378bb9b0816189bd965686a91f3c28eb"></a>TOK_SIZE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8"></a>TOK_SIGNED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae7ab42c64b20119ae4d49035f0b4a055"></a>TOK_UPTO</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb"></a>TOK_ID</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a5398b6916e9d82112e997d81011592ff"></a>TOK_VALUE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef"></a>TOK_STRING</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae31763c23645e878553de1322dcb8d49"></a>TOK_INT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae7f9267c4739333da41c297e0d84d0d0"></a>TOK_AUTOIDX</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39"></a>TOK_MODULE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f"></a>TOK_WIRE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac70f7eb0cabb648729baf2cd576c76b2"></a>TOK_WIDTH</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9"></a>TOK_INPUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8"></a>TOK_OUTPUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf"></a>TOK_INOUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9018a9bc4df47adb740c3ee54ef015b9"></a>TOK_CELL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a976ad2703ebc36576889113e4dea4c18"></a>TOK_CONNECT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a586f8cb0f655a81b274944ef17484dfa"></a>TOK_SWITCH</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc"></a>TOK_CASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215"></a>TOK_ASSIGN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae2db19db75523de0acfb529c73439224"></a>TOK_SYNC</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a204317417c0a1f56cead225302c701e7"></a>TOK_LOW</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a41ff049c1922ae802b0c3ba852d71918"></a>TOK_HIGH</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2"></a>TOK_POSEDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee"></a>TOK_NEGEDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7aef18b58001415782ae69c51ca97bd7"></a>TOK_EDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf"></a>TOK_ALWAYS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a888f23f56e32f87891f11de302135586"></a>TOK_INIT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a0e36be876c316ed7f42d30170987db3b"></a>TOK_UPDATE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ad6f7c6f5badd85c495a2d8fc5b41ceb0"></a>TOK_PROCESS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc"></a>TOK_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9abbdda049b6794c615ad18f3f95ee913e"></a>TOK_INVALID</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aca8460f6f4f68f6ef4d9f62510f3dd84"></a>TOK_EOL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9fcac356bb6836b236addcbd5e8e6283"></a>TOK_OFFSET</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f"></a>TOK_PARAMETER</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afb14f51f553fdb6495e12bda21540cb3"></a>TOK_ATTRIBUTE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a529cc0ded6d3f25e3a2544fb308dadf7"></a>TOK_MEMORY</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a378bb9b0816189bd965686a91f3c28eb"></a>TOK_SIZE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8"></a>TOK_SIGNED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae7ab42c64b20119ae4d49035f0b4a055"></a>TOK_UPTO</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef"></a>TOK_STRING</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb"></a>TOK_ID</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac6e2af1f642b1310b927ff0e1a58f003"></a>TOK_CONST</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a113554a4c102d51f1deee704aa49c739"></a>TOK_REALVAL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac8be32a50dba68c4767932394b00e71b"></a>TOK_PRIMITIVE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a51057611f085dc0d0106a986ee22cb10"></a>ATTR_BEGIN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aff1c08039c1c4419673206647a373959"></a>ATTR_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6d3e92f24e01fdc33beef8c9ad4bbee3"></a>DEFATTR_BEGIN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a3369a9bb0e5a766f3a70ecb57edf28a7"></a>DEFATTR_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39"></a>TOK_MODULE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a72dc17244542a55c5b96e21dc188f9cb"></a>TOK_ENDMODULE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f"></a>TOK_PARAMETER</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a12a3e7f8b7e22c9b07f90b4b038c4cb4"></a>TOK_LOCALPARAM</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a1a443c5c1e5105a9770d358afe6c4537"></a>TOK_DEFPARAM</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9"></a>TOK_INPUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8"></a>TOK_OUTPUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf"></a>TOK_INOUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f"></a>TOK_WIRE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a86aa317c72bdde804a221af47349a40a"></a>TOK_REG</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7a97eb6460bcde5f66faca2e51730a82"></a>TOK_INTEGER</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8"></a>TOK_SIGNED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215"></a>TOK_ASSIGN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf"></a>TOK_ALWAYS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac0afb234acb09fc7c92bbb6ef8abab0d"></a>TOK_INITIAL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9acc81df327e1eecdd3afc016f248ba658"></a>TOK_BEGIN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc"></a>TOK_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a28dd4809849b70364665cce314940bff"></a>TOK_IF</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9adc2d9632ea8598c447cca671691c3e21"></a>TOK_ELSE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a704c56c00b5aa61d6341e95d773fa8c7"></a>TOK_FOR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aa75ee6e7bd8eaf3b787c97626e78bf71"></a>TOK_WHILE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aaa9f1652d1e8b17413594448475f1524"></a>TOK_REPEAT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a5aad99d5cf3566c44adf4315aa3ffa1a"></a>TOK_DPI_FUNCTION</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2"></a>TOK_POSEDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee"></a>TOK_NEGEDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a780be26c548e285625baea0cba46490c"></a>TOK_OR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc"></a>TOK_CASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a81d885ae22cab723262f99733810f9d0"></a>TOK_CASEX</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a5d814e1d3b6a3280d2394079bdcbb8e6"></a>TOK_CASEZ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a18c69de7caf4d0c51fbae428d4a4e763"></a>TOK_ENDCASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ad7a228213a2e95503c481f1658ba6d87"></a>TOK_DEFAULT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a5aef8ae06529a5561f2af5da569938d9"></a>TOK_FUNCTION</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a57f5085138efbb487556f8010dd35dfd"></a>TOK_ENDFUNCTION</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a4fa72efbf27d99f68af0e12fe423e05d"></a>TOK_TASK</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a3c3db66b274cd86e77ed3a410f695655"></a>TOK_ENDTASK</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7ecf0173a5b9320a2b0132c2422cad0b"></a>TOK_GENERATE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9abb171b777a8c304cf09ebf1758fcbbe2"></a>TOK_ENDGENERATE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a4c256b8b3968d85f1fce012d85feeca6"></a>TOK_GENVAR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a4fd1cb8f1f005089fbc0e0fb5a8d4d93"></a>TOK_REAL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a92269e6f9b670767b570913f15e2bbc6"></a>TOK_SYNOPSYS_FULL_CASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a14773927f0b9ecc0c2852b61e9dae5b7"></a>TOK_SYNOPSYS_PARALLEL_CASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a28e408e3a67e66e50e304ffafdf63d7a"></a>TOK_SUPPLY0</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afe64910279a75d0a92e04d473d4ac1de"></a>TOK_SUPPLY1</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a595d1f0342f4d6cd9e216c9048d0847b"></a>TOK_TO_SIGNED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6b77b1d677e5f4a19f2377d15710ba26"></a>TOK_TO_UNSIGNED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a0426cc014e60ffa9f2819bfdb3eb8163"></a>TOK_POS_INDEXED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a210b044a69eb9b8cb5292b64c90e51db"></a>TOK_NEG_INDEXED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a130e04c639f13ba99944f0f9c0373999"></a>TOK_ASSERT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a64e6be81c313d2bb992cee4f4a5b61a7"></a>TOK_PROPERTY</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afe059072d93e5ba7ff07f00905d5817b"></a>OP_LOR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a0d8a35b2384a06e8f4e49f884fc07ebd"></a>OP_LAND</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a47ac4d5d2bfd042bbd06dfd1c170d40f"></a>OP_NOR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a273d26795c21fd43ebe0a42326ec19bf"></a>OP_XNOR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae52ecd5606cd643cd080aa585d43fde8"></a>OP_NAND</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a1634898deb6e4d1bcb15416034c641c5"></a>OP_EQ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a0db4ea709dc00820af1a1f405a7c5855"></a>OP_NE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aab0ade59b7ea997bbde0e21e27f51373"></a>OP_EQX</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a658a5436d9b9ea34c05cec54c7bea369"></a>OP_NEX</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9acef6e71b662db063ff532d89500bb0c0"></a>OP_LE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a2c757131e6e1c94b27f44f7303697c29"></a>OP_GE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a845012132d1f5f2d1cd125326476c25b"></a>OP_SHL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a789f5e2846cb039c0273aff134011fd4"></a>OP_SHR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9ebb6eb15d52903b708da776813d902c"></a>OP_SSHL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afb5329e1375ba5f61dd2d0be4c4c622d"></a>OP_SSHR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a35127684be890cfd81d556dc84d5f9db"></a>OP_POW</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9abfd863fefec47fba0fb1dcf81f239ea3"></a>UNARY_OPS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef"></a>TOK_STRING</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb"></a>TOK_ID</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac6e2af1f642b1310b927ff0e1a58f003"></a>TOK_CONST</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a113554a4c102d51f1deee704aa49c739"></a>TOK_REALVAL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac8be32a50dba68c4767932394b00e71b"></a>TOK_PRIMITIVE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a51057611f085dc0d0106a986ee22cb10"></a>ATTR_BEGIN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aff1c08039c1c4419673206647a373959"></a>ATTR_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6d3e92f24e01fdc33beef8c9ad4bbee3"></a>DEFATTR_BEGIN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a3369a9bb0e5a766f3a70ecb57edf28a7"></a>DEFATTR_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39"></a>TOK_MODULE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a72dc17244542a55c5b96e21dc188f9cb"></a>TOK_ENDMODULE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f"></a>TOK_PARAMETER</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a12a3e7f8b7e22c9b07f90b4b038c4cb4"></a>TOK_LOCALPARAM</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a1a443c5c1e5105a9770d358afe6c4537"></a>TOK_DEFPARAM</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9"></a>TOK_INPUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8"></a>TOK_OUTPUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf"></a>TOK_INOUT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f"></a>TOK_WIRE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a86aa317c72bdde804a221af47349a40a"></a>TOK_REG</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7a97eb6460bcde5f66faca2e51730a82"></a>TOK_INTEGER</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8"></a>TOK_SIGNED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215"></a>TOK_ASSIGN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf"></a>TOK_ALWAYS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ac0afb234acb09fc7c92bbb6ef8abab0d"></a>TOK_INITIAL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9acc81df327e1eecdd3afc016f248ba658"></a>TOK_BEGIN</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc"></a>TOK_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a28dd4809849b70364665cce314940bff"></a>TOK_IF</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9adc2d9632ea8598c447cca671691c3e21"></a>TOK_ELSE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a704c56c00b5aa61d6341e95d773fa8c7"></a>TOK_FOR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aa75ee6e7bd8eaf3b787c97626e78bf71"></a>TOK_WHILE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aaa9f1652d1e8b17413594448475f1524"></a>TOK_REPEAT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a5aad99d5cf3566c44adf4315aa3ffa1a"></a>TOK_DPI_FUNCTION</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2"></a>TOK_POSEDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee"></a>TOK_NEGEDGE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a780be26c548e285625baea0cba46490c"></a>TOK_OR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc"></a>TOK_CASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a81d885ae22cab723262f99733810f9d0"></a>TOK_CASEX</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a5d814e1d3b6a3280d2394079bdcbb8e6"></a>TOK_CASEZ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a18c69de7caf4d0c51fbae428d4a4e763"></a>TOK_ENDCASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ad7a228213a2e95503c481f1658ba6d87"></a>TOK_DEFAULT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a5aef8ae06529a5561f2af5da569938d9"></a>TOK_FUNCTION</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a57f5085138efbb487556f8010dd35dfd"></a>TOK_ENDFUNCTION</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a4fa72efbf27d99f68af0e12fe423e05d"></a>TOK_TASK</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a3c3db66b274cd86e77ed3a410f695655"></a>TOK_ENDTASK</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a7ecf0173a5b9320a2b0132c2422cad0b"></a>TOK_GENERATE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9abb171b777a8c304cf09ebf1758fcbbe2"></a>TOK_ENDGENERATE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a4c256b8b3968d85f1fce012d85feeca6"></a>TOK_GENVAR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a4fd1cb8f1f005089fbc0e0fb5a8d4d93"></a>TOK_REAL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a92269e6f9b670767b570913f15e2bbc6"></a>TOK_SYNOPSYS_FULL_CASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a14773927f0b9ecc0c2852b61e9dae5b7"></a>TOK_SYNOPSYS_PARALLEL_CASE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a28e408e3a67e66e50e304ffafdf63d7a"></a>TOK_SUPPLY0</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afe64910279a75d0a92e04d473d4ac1de"></a>TOK_SUPPLY1</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a595d1f0342f4d6cd9e216c9048d0847b"></a>TOK_TO_SIGNED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a6b77b1d677e5f4a19f2377d15710ba26"></a>TOK_TO_UNSIGNED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a0426cc014e60ffa9f2819bfdb3eb8163"></a>TOK_POS_INDEXED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a210b044a69eb9b8cb5292b64c90e51db"></a>TOK_NEG_INDEXED</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a130e04c639f13ba99944f0f9c0373999"></a>TOK_ASSERT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a64e6be81c313d2bb992cee4f4a5b61a7"></a>TOK_PROPERTY</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afe059072d93e5ba7ff07f00905d5817b"></a>OP_LOR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a0d8a35b2384a06e8f4e49f884fc07ebd"></a>OP_LAND</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a47ac4d5d2bfd042bbd06dfd1c170d40f"></a>OP_NOR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a273d26795c21fd43ebe0a42326ec19bf"></a>OP_XNOR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9ae52ecd5606cd643cd080aa585d43fde8"></a>OP_NAND</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a1634898deb6e4d1bcb15416034c641c5"></a>OP_EQ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a0db4ea709dc00820af1a1f405a7c5855"></a>OP_NE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9aab0ade59b7ea997bbde0e21e27f51373"></a>OP_EQX</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a658a5436d9b9ea34c05cec54c7bea369"></a>OP_NEX</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9acef6e71b662db063ff532d89500bb0c0"></a>OP_LE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a2c757131e6e1c94b27f44f7303697c29"></a>OP_GE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a845012132d1f5f2d1cd125326476c25b"></a>OP_SHL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a789f5e2846cb039c0273aff134011fd4"></a>OP_SHR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a9ebb6eb15d52903b708da776813d902c"></a>OP_SSHL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9afb5329e1375ba5f61dd2d0be4c4c622d"></a>OP_SSHR</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9a35127684be890cfd81d556dc84d5f9db"></a>OP_POW</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a15c9f7bd2f0e9686df5d9df4f3314aa9abfd863fefec47fba0fb1dcf81f239ea3"></a>UNARY_OPS</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00163">163</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef">TOK_STRING</a> = 258,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb">TOK_ID</a> = 259,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac6e2af1f642b1310b927ff0e1a58f003">TOK_CONST</a> = 260,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a113554a4c102d51f1deee704aa49c739">TOK_REALVAL</a> = 261,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8be32a50dba68c4767932394b00e71b">TOK_PRIMITIVE</a> = 262,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a51057611f085dc0d0106a986ee22cb10">ATTR_BEGIN</a> = 263,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff1c08039c1c4419673206647a373959">ATTR_END</a> = 264,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6d3e92f24e01fdc33beef8c9ad4bbee3">DEFATTR_BEGIN</a> = 265,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a3369a9bb0e5a766f3a70ecb57edf28a7">DEFATTR_END</a> = 266,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39">TOK_MODULE</a> = 267,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a72dc17244542a55c5b96e21dc188f9cb">TOK_ENDMODULE</a> = 268,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f">TOK_PARAMETER</a> = 269,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a12a3e7f8b7e22c9b07f90b4b038c4cb4">TOK_LOCALPARAM</a> = 270,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1a443c5c1e5105a9770d358afe6c4537">TOK_DEFPARAM</a> = 271,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9">TOK_INPUT</a> = 272,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8">TOK_OUTPUT</a> = 273,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf">TOK_INOUT</a> = 274,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f">TOK_WIRE</a> = 275,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a86aa317c72bdde804a221af47349a40a">TOK_REG</a> = 276,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7a97eb6460bcde5f66faca2e51730a82">TOK_INTEGER</a> = 277,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8">TOK_SIGNED</a> = 278,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215">TOK_ASSIGN</a> = 279,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf">TOK_ALWAYS</a> = 280,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac0afb234acb09fc7c92bbb6ef8abab0d">TOK_INITIAL</a> = 281,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acc81df327e1eecdd3afc016f248ba658">TOK_BEGIN</a> = 282,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc">TOK_END</a> = 283,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a28dd4809849b70364665cce314940bff">TOK_IF</a> = 284,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9adc2d9632ea8598c447cca671691c3e21">TOK_ELSE</a> = 285,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a704c56c00b5aa61d6341e95d773fa8c7">TOK_FOR</a> = 286,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aa75ee6e7bd8eaf3b787c97626e78bf71">TOK_WHILE</a> = 287,</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aaa9f1652d1e8b17413594448475f1524">TOK_REPEAT</a> = 288,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5aad99d5cf3566c44adf4315aa3ffa1a">TOK_DPI_FUNCTION</a> = 289,</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2">TOK_POSEDGE</a> = 290,</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee">TOK_NEGEDGE</a> = 291,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a780be26c548e285625baea0cba46490c">TOK_OR</a> = 292,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc">TOK_CASE</a> = 293,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a81d885ae22cab723262f99733810f9d0">TOK_CASEX</a> = 294,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5d814e1d3b6a3280d2394079bdcbb8e6">TOK_CASEZ</a> = 295,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a18c69de7caf4d0c51fbae428d4a4e763">TOK_ENDCASE</a> = 296,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad7a228213a2e95503c481f1658ba6d87">TOK_DEFAULT</a> = 297,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5aef8ae06529a5561f2af5da569938d9">TOK_FUNCTION</a> = 298,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a57f5085138efbb487556f8010dd35dfd">TOK_ENDFUNCTION</a> = 299,</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fa72efbf27d99f68af0e12fe423e05d">TOK_TASK</a> = 300,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a3c3db66b274cd86e77ed3a410f695655">TOK_ENDTASK</a> = 301,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ecf0173a5b9320a2b0132c2422cad0b">TOK_GENERATE</a> = 302,</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abb171b777a8c304cf09ebf1758fcbbe2">TOK_ENDGENERATE</a> = 303,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4c256b8b3968d85f1fce012d85feeca6">TOK_GENVAR</a> = 304,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fd1cb8f1f005089fbc0e0fb5a8d4d93">TOK_REAL</a> = 305,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a92269e6f9b670767b570913f15e2bbc6">TOK_SYNOPSYS_FULL_CASE</a> = 306,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14773927f0b9ecc0c2852b61e9dae5b7">TOK_SYNOPSYS_PARALLEL_CASE</a> = 307,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a28e408e3a67e66e50e304ffafdf63d7a">TOK_SUPPLY0</a> = 308,</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe64910279a75d0a92e04d473d4ac1de">TOK_SUPPLY1</a> = 309,</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a595d1f0342f4d6cd9e216c9048d0847b">TOK_TO_SIGNED</a> = 310,</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6b77b1d677e5f4a19f2377d15710ba26">TOK_TO_UNSIGNED</a> = 311,</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0426cc014e60ffa9f2819bfdb3eb8163">TOK_POS_INDEXED</a> = 312,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a210b044a69eb9b8cb5292b64c90e51db">TOK_NEG_INDEXED</a> = 313,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a130e04c639f13ba99944f0f9c0373999">TOK_ASSERT</a> = 314,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a64e6be81c313d2bb992cee4f4a5b61a7">TOK_PROPERTY</a> = 315,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe059072d93e5ba7ff07f00905d5817b">OP_LOR</a> = 316,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0d8a35b2384a06e8f4e49f884fc07ebd">OP_LAND</a> = 317,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a47ac4d5d2bfd042bbd06dfd1c170d40f">OP_NOR</a> = 318,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a273d26795c21fd43ebe0a42326ec19bf">OP_XNOR</a> = 319,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae52ecd5606cd643cd080aa585d43fde8">OP_NAND</a> = 320,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1634898deb6e4d1bcb15416034c641c5">OP_EQ</a> = 321,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0db4ea709dc00820af1a1f405a7c5855">OP_NE</a> = 322,</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aab0ade59b7ea997bbde0e21e27f51373">OP_EQX</a> = 323,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a658a5436d9b9ea34c05cec54c7bea369">OP_NEX</a> = 324,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acef6e71b662db063ff532d89500bb0c0">OP_LE</a> = 325,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a2c757131e6e1c94b27f44f7303697c29">OP_GE</a> = 326,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a845012132d1f5f2d1cd125326476c25b">OP_SHL</a> = 327,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a789f5e2846cb039c0273aff134011fd4">OP_SHR</a> = 328,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9ebb6eb15d52903b708da776813d902c">OP_SSHL</a> = 329,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afb5329e1375ba5f61dd2d0be4c4c622d">OP_SSHR</a> = 330,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a35127684be890cfd81d556dc84d5f9db">OP_POW</a> = 331,</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abfd863fefec47fba0fb1dcf81f239ea3">UNARY_OPS</a> = 332</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  };</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a7ecf0173a5b9320a2b0132c2422cad0b"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ecf0173a5b9320a2b0132c2422cad0b">TOK_GENERATE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00209">verilog_parser.tab.cc:209</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9ac6e2af1f642b1310b927ff0e1a58f003"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac6e2af1f642b1310b927ff0e1a58f003">TOK_CONST</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00167">verilog_parser.tab.cc:167</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a845012132d1f5f2d1cd125326476c25b"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a845012132d1f5f2d1cd125326476c25b">OP_SHL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00234">verilog_parser.tab.cc:234</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9abfd863fefec47fba0fb1dcf81f239ea3"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abfd863fefec47fba0fb1dcf81f239ea3">UNARY_OPS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00239">verilog_parser.tab.cc:239</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a73a4b35fee0e132f60664a77473a2215">TOK_ASSIGN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00186">verilog_parser.tab.cc:186</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a14773927f0b9ecc0c2852b61e9dae5b7"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14773927f0b9ecc0c2852b61e9dae5b7">TOK_SYNOPSYS_PARALLEL_CASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00214">verilog_parser.tab.cc:214</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a789f5e2846cb039c0273aff134011fd4"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a789f5e2846cb039c0273aff134011fd4">OP_SHR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00235">verilog_parser.tab.cc:235</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a79c38ca4bc968e30471f977240cdd3f9">TOK_INPUT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00179">verilog_parser.tab.cc:179</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a51057611f085dc0d0106a986ee22cb10"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a51057611f085dc0d0106a986ee22cb10">ATTR_BEGIN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00170">verilog_parser.tab.cc:170</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a35127684be890cfd81d556dc84d5f9db"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a35127684be890cfd81d556dc84d5f9db">OP_POW</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00238">verilog_parser.tab.cc:238</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a28dd4809849b70364665cce314940bff"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a28dd4809849b70364665cce314940bff">TOK_IF</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00191">verilog_parser.tab.cc:191</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9ad7a228213a2e95503c481f1658ba6d87"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ad7a228213a2e95503c481f1658ba6d87">TOK_DEFAULT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00204">verilog_parser.tab.cc:204</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a0d8a35b2384a06e8f4e49f884fc07ebd"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0d8a35b2384a06e8f4e49f884fc07ebd">OP_LAND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00224">verilog_parser.tab.cc:224</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a81d885ae22cab723262f99733810f9d0"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a81d885ae22cab723262f99733810f9d0">TOK_CASEX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00201">verilog_parser.tab.cc:201</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a6d3e92f24e01fdc33beef8c9ad4bbee3"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6d3e92f24e01fdc33beef8c9ad4bbee3">DEFATTR_BEGIN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00172">verilog_parser.tab.cc:172</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6aed8afdbbec5110277334eba1c8d1ef">TOK_STRING</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00165">verilog_parser.tab.cc:165</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a6b77b1d677e5f4a19f2377d15710ba26"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6b77b1d677e5f4a19f2377d15710ba26">TOK_TO_UNSIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00218">verilog_parser.tab.cc:218</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a64e6be81c313d2bb992cee4f4a5b61a7"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a64e6be81c313d2bb992cee4f4a5b61a7">TOK_PROPERTY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00222">verilog_parser.tab.cc:222</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a47ac4d5d2bfd042bbd06dfd1c170d40f"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a47ac4d5d2bfd042bbd06dfd1c170d40f">OP_NOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00225">verilog_parser.tab.cc:225</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9afe64910279a75d0a92e04d473d4ac1de"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe64910279a75d0a92e04d473d4ac1de">TOK_SUPPLY1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00216">verilog_parser.tab.cc:216</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a5d814e1d3b6a3280d2394079bdcbb8e6"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5d814e1d3b6a3280d2394079bdcbb8e6">TOK_CASEZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00202">verilog_parser.tab.cc:202</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a28e408e3a67e66e50e304ffafdf63d7a"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a28e408e3a67e66e50e304ffafdf63d7a">TOK_SUPPLY0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00215">verilog_parser.tab.cc:215</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a130e04c639f13ba99944f0f9c0373999"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a130e04c639f13ba99944f0f9c0373999">TOK_ASSERT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00221">verilog_parser.tab.cc:221</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a72dc17244542a55c5b96e21dc188f9cb"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a72dc17244542a55c5b96e21dc188f9cb">TOK_ENDMODULE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00175">verilog_parser.tab.cc:175</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a4fd1cb8f1f005089fbc0e0fb5a8d4d93"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fd1cb8f1f005089fbc0e0fb5a8d4d93">TOK_REAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00212">verilog_parser.tab.cc:212</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a113554a4c102d51f1deee704aa49c739"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a113554a4c102d51f1deee704aa49c739">TOK_REALVAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00168">verilog_parser.tab.cc:168</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a18c69de7caf4d0c51fbae428d4a4e763"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a18c69de7caf4d0c51fbae428d4a4e763">TOK_ENDCASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00203">verilog_parser.tab.cc:203</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a273d26795c21fd43ebe0a42326ec19bf"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a273d26795c21fd43ebe0a42326ec19bf">OP_XNOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00226">verilog_parser.tab.cc:226</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9aff1c08039c1c4419673206647a373959"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff1c08039c1c4419673206647a373959">ATTR_END</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00171">verilog_parser.tab.cc:171</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a7a97eb6460bcde5f66faca2e51730a82"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7a97eb6460bcde5f66faca2e51730a82">TOK_INTEGER</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00184">verilog_parser.tab.cc:184</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9adc2d9632ea8598c447cca671691c3e21"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9adc2d9632ea8598c447cca671691c3e21">TOK_ELSE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00192">verilog_parser.tab.cc:192</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9acef6e71b662db063ff532d89500bb0c0"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acef6e71b662db063ff532d89500bb0c0">OP_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00232">verilog_parser.tab.cc:232</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a4c256b8b3968d85f1fce012d85feeca6"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4c256b8b3968d85f1fce012d85feeca6">TOK_GENVAR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00211">verilog_parser.tab.cc:211</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a14b07ce4f4e93d05f143f22dfa08da6f">TOK_WIRE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00182">verilog_parser.tab.cc:182</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe41d396108e7c45359b50b310a73abc">TOK_CASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00200">verilog_parser.tab.cc:200</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aff129834bc4016845b837946c1e955fc">TOK_END</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00190">verilog_parser.tab.cc:190</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8d0d19eec9a87cd94876200c6bde8d8">TOK_SIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00185">verilog_parser.tab.cc:185</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a1634898deb6e4d1bcb15416034c641c5"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1634898deb6e4d1bcb15416034c641c5">OP_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00228">verilog_parser.tab.cc:228</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9aab0ade59b7ea997bbde0e21e27f51373"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aab0ade59b7ea997bbde0e21e27f51373">OP_EQX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00230">verilog_parser.tab.cc:230</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a12a3e7f8b7e22c9b07f90b4b038c4cb4"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a12a3e7f8b7e22c9b07f90b4b038c4cb4">TOK_LOCALPARAM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00177">verilog_parser.tab.cc:177</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a1a443c5c1e5105a9770d358afe6c4537"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1a443c5c1e5105a9770d358afe6c4537">TOK_DEFPARAM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00178">verilog_parser.tab.cc:178</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a57f5085138efbb487556f8010dd35dfd"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a57f5085138efbb487556f8010dd35dfd">TOK_ENDFUNCTION</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00206">verilog_parser.tab.cc:206</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a3369a9bb0e5a766f3a70ecb57edf28a7"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a3369a9bb0e5a766f3a70ecb57edf28a7">DEFATTR_END</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00173">verilog_parser.tab.cc:173</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a0db4ea709dc00820af1a1f405a7c5855"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0db4ea709dc00820af1a1f405a7c5855">OP_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00229">verilog_parser.tab.cc:229</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9abb171b777a8c304cf09ebf1758fcbbe2"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9abb171b777a8c304cf09ebf1758fcbbe2">TOK_ENDGENERATE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00210">verilog_parser.tab.cc:210</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ab40f04f9460c713d48c2a4a646dc7eaf">TOK_INOUT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00181">verilog_parser.tab.cc:181</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a2c757131e6e1c94b27f44f7303697c29"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a2c757131e6e1c94b27f44f7303697c29">OP_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00233">verilog_parser.tab.cc:233</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9afe059072d93e5ba7ff07f00905d5817b"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afe059072d93e5ba7ff07f00905d5817b">OP_LOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00223">verilog_parser.tab.cc:223</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a780be26c548e285625baea0cba46490c"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a780be26c548e285625baea0cba46490c">TOK_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00199">verilog_parser.tab.cc:199</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9a3e8e6f46d08c4b7dc6190131c51b39">TOK_MODULE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00174">verilog_parser.tab.cc:174</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9af816426df353b438d6fe1b3a017567bf">TOK_ALWAYS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00187">verilog_parser.tab.cc:187</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a658a5436d9b9ea34c05cec54c7bea369"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a658a5436d9b9ea34c05cec54c7bea369">OP_NEX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00231">verilog_parser.tab.cc:231</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9aaa9f1652d1e8b17413594448475f1524"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aaa9f1652d1e8b17413594448475f1524">TOK_REPEAT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00195">verilog_parser.tab.cc:195</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a92269e6f9b670767b570913f15e2bbc6"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a92269e6f9b670767b570913f15e2bbc6">TOK_SYNOPSYS_FULL_CASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00213">verilog_parser.tab.cc:213</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a5aef8ae06529a5561f2af5da569938d9"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5aef8ae06529a5561f2af5da569938d9">TOK_FUNCTION</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00205">verilog_parser.tab.cc:205</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a0426cc014e60ffa9f2819bfdb3eb8163"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a0426cc014e60ffa9f2819bfdb3eb8163">TOK_POS_INDEXED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00219">verilog_parser.tab.cc:219</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9afb5329e1375ba5f61dd2d0be4c4c622d"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9afb5329e1375ba5f61dd2d0be4c4c622d">OP_SSHR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00237">verilog_parser.tab.cc:237</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6a151a3ea04d62ab908417875836d4ee">TOK_NEGEDGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00198">verilog_parser.tab.cc:198</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a3c3db66b274cd86e77ed3a410f695655"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a3c3db66b274cd86e77ed3a410f695655">TOK_ENDTASK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00208">verilog_parser.tab.cc:208</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a86aa317c72bdde804a221af47349a40a"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a86aa317c72bdde804a221af47349a40a">TOK_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00183">verilog_parser.tab.cc:183</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9aa75ee6e7bd8eaf3b787c97626e78bf71"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9aa75ee6e7bd8eaf3b787c97626e78bf71">TOK_WHILE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00194">verilog_parser.tab.cc:194</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a704c56c00b5aa61d6341e95d773fa8c7"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a704c56c00b5aa61d6341e95d773fa8c7">TOK_FOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00193">verilog_parser.tab.cc:193</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9ac8be32a50dba68c4767932394b00e71b"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac8be32a50dba68c4767932394b00e71b">TOK_PRIMITIVE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00169">verilog_parser.tab.cc:169</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a7ab6a53757cfe2a0fc35ee646bd1cbeb">TOK_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00166">verilog_parser.tab.cc:166</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a9ebb6eb15d52903b708da776813d902c"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a9ebb6eb15d52903b708da776813d902c">OP_SSHL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00236">verilog_parser.tab.cc:236</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a595d1f0342f4d6cd9e216c9048d0847b"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a595d1f0342f4d6cd9e216c9048d0847b">TOK_TO_SIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00217">verilog_parser.tab.cc:217</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a091f63ecb6be514a1ee3eb64f83b8a4f">TOK_PARAMETER</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00176">verilog_parser.tab.cc:176</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a4fa72efbf27d99f68af0e12fe423e05d"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a4fa72efbf27d99f68af0e12fe423e05d">TOK_TASK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00207">verilog_parser.tab.cc:207</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a6987a6ae260ea3702b3ee0e15ef6d9a8">TOK_OUTPUT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00180">verilog_parser.tab.cc:180</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a1b1274882dc3ba350238c1cbbbd6cde2">TOK_POSEDGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00197">verilog_parser.tab.cc:197</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9ac0afb234acb09fc7c92bbb6ef8abab0d"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ac0afb234acb09fc7c92bbb6ef8abab0d">TOK_INITIAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00188">verilog_parser.tab.cc:188</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9acc81df327e1eecdd3afc016f248ba658"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9acc81df327e1eecdd3afc016f248ba658">TOK_BEGIN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00189">verilog_parser.tab.cc:189</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a5aad99d5cf3566c44adf4315aa3ffa1a"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a5aad99d5cf3566c44adf4315aa3ffa1a">TOK_DPI_FUNCTION</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00196">verilog_parser.tab.cc:196</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9a210b044a69eb9b8cb5292b64c90e51db"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9a210b044a69eb9b8cb5292b64c90e51db">TOK_NEG_INDEXED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00220">verilog_parser.tab.cc:220</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a15c9f7bd2f0e9686df5d9df4f3314aa9ae52ecd5606cd643cd080aa585d43fde8"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a15c9f7bd2f0e9686df5d9df4f3314aa9ae52ecd5606cd643cd080aa585d43fde8">OP_NAND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00227">verilog_parser.tab.cc:227</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a938080697fe3dc66787878bd00ca8887"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d6/d81/yosys_8h.html#a71c41a9081a672583a1db968be54112c">YOSYS_NAMESPACE_END</a> void append_attr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td>
          <td class="paramname"><em>ast</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt; *&#160;</td>
          <td class="paramname"><em>al</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00103">103</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;{</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : *al) {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">if</span> (ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">attributes</a>.count(it.first) &gt; 0)</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <span class="keyword">delete</span> ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">attributes</a>[it.first];</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">attributes</a>[it.first] = it.second;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    }</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keyword">delete</span> al;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div>
<div class="ttc" id="structAST_1_1AstNode_html_ac197a42dba5c44f0198379f14fb53106"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">AST::AstNode::attributes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, AstNode * &gt; attributes</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00152">ast.h:152</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_a938080697fe3dc66787878bd00ca8887_icgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_a938080697fe3dc66787878bd00ca8887_icgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_a938080697fe3dc66787878bd00ca8887_icgraph" id="da/ddf/verilog__parser_8tab_8cc_a938080697fe3dc66787878bd00ca8887_icgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="144,5,211,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a709eb806954ad022eaa2de43fbae3050"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void append_attr_clone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td>
          <td class="paramname"><em>ast</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt; *&#160;</td>
          <td class="paramname"><em>al</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00113">113</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;{</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : *al) {</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="keywordflow">if</span> (ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">attributes</a>.count(it.first) &gt; 0)</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="keyword">delete</span> ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">attributes</a>[it.first];</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">attributes</a>[it.first] = it.second-&gt;clone();</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div>
<div class="ttc" id="structAST_1_1AstNode_html_ac197a42dba5c44f0198379f14fb53106"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">AST::AstNode::attributes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, AstNode * &gt; attributes</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00152">ast.h:152</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_a709eb806954ad022eaa2de43fbae3050_icgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_a709eb806954ad022eaa2de43fbae3050_icgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_a709eb806954ad022eaa2de43fbae3050_icgraph" id="da/ddf/verilog__parser_8tab_8cc_a709eb806954ad022eaa2de43fbae3050_icgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="181,5,248,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af07d89f5ceaea0c7c8252cc41fd75f37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void free </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_af07d89f5ceaea0c7c8252cc41fd75f37_icgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_af07d89f5ceaea0c7c8252cc41fd75f37_icgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_af07d89f5ceaea0c7c8252cc41fd75f37_icgraph" id="da/ddf/verilog__parser_8tab_8cc_af07d89f5ceaea0c7c8252cc41fd75f37_icgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="99,5,165,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a364f7377af7711dae97a941be1f7ffb9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void free_attr </td>
          <td>(</td>
          <td class="paramtype">std::map&lt; std::string, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> * &gt; *&#160;</td>
          <td class="paramname"><em>al</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00122">122</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : *al)</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keyword">delete</span> it.second;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keyword">delete</span> al;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_a364f7377af7711dae97a941be1f7ffb9_icgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_a364f7377af7711dae97a941be1f7ffb9_icgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_a364f7377af7711dae97a941be1f7ffb9_icgraph" id="da/ddf/verilog__parser_8tab_8cc_a364f7377af7711dae97a941be1f7ffb9_icgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="125,5,192,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ada1c813824823cd6b1d0d283ebdf3697"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int frontend_verilog_yyparse </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5faf6a2d99f50a4655dd390199a8db7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* malloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8075fcffa0796f4695376a916de29b2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void yy_reduce_print </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *&#160;</td>
          <td class="paramname"><em>yyssp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> *&#160;</td>
          <td class="paramname"><em>yyvsp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>yyrule</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01413">1413</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;{</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">int</span> yylno = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6759275247eca11f6e342fa0117346df">yyrline</a>[yyrule];</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordtype">int</span> yynrhs = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa6be1bc256e649b3e922410e291bc7a5">yyr2</a>[yyrule];</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordtype">int</span> yyi;</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;Reducing stack by rule %d (line %lu):\n&quot;</span>,</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;             yyrule - 1, yylno);</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="comment">/* The symbols being reduced.  */</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="keywordflow">for</span> (yyi = 0; yyi &lt; yynrhs; yyi++)</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    {</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;   $%d = &quot;</span>, yyi + 1);</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa0e60e36a5d6bd2677f1c59ee270778a">yy_symbol_print</a> (stderr,</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;                       <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aac7fcbee3c60239e99e8dfde521d62ab">yystos</a>[yyssp[yyi + 1 - yynrhs]],</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;                       &amp;(yyvsp[(yyi + 1) - (yynrhs)])</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;                                              );</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    }</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;}</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aac7fcbee3c60239e99e8dfde521d62ab"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aac7fcbee3c60239e99e8dfde521d62ab">yystos</a></div><div class="ttdeci">static const yytype_uint16 yystos[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01136">verilog_parser.tab.cc:1136</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aa0e60e36a5d6bd2677f1c59ee270778a"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aa0e60e36a5d6bd2677f1c59ee270778a">yy_symbol_print</a></div><div class="ttdeci">static void yy_symbol_print(FILE *yyoutput, int yytype, YYSTYPE const *const yyvaluep)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01375">verilog_parser.tab.cc:1375</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af3b78184b3e3414afdaf2bbbff4a8bfe"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a></div><div class="ttdeci">#define YYFPRINTF</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01324">verilog_parser.tab.cc:1324</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a6759275247eca11f6e342fa0117346df"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a6759275247eca11f6e342fa0117346df">yyrline</a></div><div class="ttdeci">static const yytype_uint16 yyrline[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00573">verilog_parser.tab.cc:573</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aa6be1bc256e649b3e922410e291bc7a5"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aa6be1bc256e649b3e922410e291bc7a5">yyr2</a></div><div class="ttdeci">static const yytype_uint8 yyr2[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01245">verilog_parser.tab.cc:1245</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_a8075fcffa0796f4695376a916de29b2f_cgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_a8075fcffa0796f4695376a916de29b2f_cgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_a8075fcffa0796f4695376a916de29b2f_cgraph" id="da/ddf/verilog__parser_8tab_8cc_a8075fcffa0796f4695376a916de29b2f_cgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa0e60e36a5d6bd2677f1c59ee270778a" title="yy_symbol_print" alt="" coords="165,5,280,32"/><area shape="rect" id="node3" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75e93dcf72bf2d3cfd48f1ddc80b6364" title="yy_symbol_value_print" alt="" coords="328,5,480,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a289ccf7ef43d1af713c6e68e20d9a165"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void yy_stack_print </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *&#160;</td>
          <td class="paramname"><em>yybottom</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *&#160;</td>
          <td class="paramname"><em>yytop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01390">1390</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;{</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;Stack now&quot;</span>);</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordflow">for</span> (; yybottom &lt;= yytop; yybottom++)</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    {</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;      <span class="keywordtype">int</span> yybot = *yybottom;</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot; %d&quot;</span>, yybot);</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    }</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (stderr, <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;}</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af3b78184b3e3414afdaf2bbbff4a8bfe"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a></div><div class="ttdeci">#define YYFPRINTF</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01324">verilog_parser.tab.cc:1324</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa0e60e36a5d6bd2677f1c59ee270778a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void yy_symbol_print </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>yyoutput</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>yytype</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> const *const&#160;</td>
          <td class="paramname"><em>yyvaluep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01375">1375</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;{</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (yyoutput, <span class="stringliteral">&quot;%s %s (&quot;</span>,</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;             yytype &lt; <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a> ? <span class="stringliteral">&quot;token&quot;</span> : <span class="stringliteral">&quot;nterm&quot;</span>, <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ab779f3189fbfd3b164b7802b945d619b">yytname</a>[yytype]);</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75e93dcf72bf2d3cfd48f1ddc80b6364">yy_symbol_value_print</a> (yyoutput, yytype, yyvaluep);</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a> (yyoutput, <span class="stringliteral">&quot;)&quot;</span>);</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;}</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ab779f3189fbfd3b164b7802b945d619b"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ab779f3189fbfd3b164b7802b945d619b">yytname</a></div><div class="ttdeci">static const char *const yytname[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00615">verilog_parser.tab.cc:615</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a75d260730a6c379a94ea28f63a7b9275"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a></div><div class="ttdeci">#define YYNTOKENS</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00515">verilog_parser.tab.cc:515</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af3b78184b3e3414afdaf2bbbff4a8bfe"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af3b78184b3e3414afdaf2bbbff4a8bfe">YYFPRINTF</a></div><div class="ttdeci">#define YYFPRINTF</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01324">verilog_parser.tab.cc:1324</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a75e93dcf72bf2d3cfd48f1ddc80b6364"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a75e93dcf72bf2d3cfd48f1ddc80b6364">yy_symbol_value_print</a></div><div class="ttdeci">static void yy_symbol_value_print(FILE *yyoutput, int yytype, YYSTYPE const *const yyvaluep)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01356">verilog_parser.tab.cc:1356</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_aa0e60e36a5d6bd2677f1c59ee270778a_cgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_aa0e60e36a5d6bd2677f1c59ee270778a_cgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_aa0e60e36a5d6bd2677f1c59ee270778a_cgraph" id="da/ddf/verilog__parser_8tab_8cc_aa0e60e36a5d6bd2677f1c59ee270778a_cgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75e93dcf72bf2d3cfd48f1ddc80b6364" title="yy_symbol_value_print" alt="" coords="168,5,320,32"/></map>
</div>
</p>

<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_aa0e60e36a5d6bd2677f1c59ee270778a_icgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_aa0e60e36a5d6bd2677f1c59ee270778a_icgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_aa0e60e36a5d6bd2677f1c59ee270778a_icgraph" id="da/ddf/verilog__parser_8tab_8cc_aa0e60e36a5d6bd2677f1c59ee270778a_icgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#a8075fcffa0796f4695376a916de29b2f" title="yy_reduce_print" alt="" coords="168,5,280,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a75e93dcf72bf2d3cfd48f1ddc80b6364"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void yy_symbol_value_print </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>yyoutput</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>yytype</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> const *const&#160;</td>
          <td class="paramname"><em>yyvaluep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01356">1356</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;{</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  FILE *yyo = yyoutput;</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a33c61e326f5675cc74eb9e1a6906595c">YYUSE</a> (yyo);</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">if</span> (!yyvaluep)</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor"># ifdef YYPRINT</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">if</span> (yytype &lt; <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>)</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    YYPRINT (yyoutput, yytoknum[yytype], *yyvaluep);</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor"># endif</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor"></span>  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a33c61e326f5675cc74eb9e1a6906595c">YYUSE</a> (yytype);</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a75d260730a6c379a94ea28f63a7b9275"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a></div><div class="ttdeci">#define YYNTOKENS</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00515">verilog_parser.tab.cc:515</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a33c61e326f5675cc74eb9e1a6906595c"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a33c61e326f5675cc74eb9e1a6906595c">YYUSE</a></div><div class="ttdeci">#define YYUSE(E)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00356">verilog_parser.tab.cc:356</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_a75e93dcf72bf2d3cfd48f1ddc80b6364_icgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_a75e93dcf72bf2d3cfd48f1ddc80b6364_icgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_a75e93dcf72bf2d3cfd48f1ddc80b6364_icgraph" id="da/ddf/verilog__parser_8tab_8cc_a75e93dcf72bf2d3cfd48f1ddc80b6364_icgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa0e60e36a5d6bd2677f1c59ee270778a" title="yy_symbol_print" alt="" coords="205,5,320,32"/><area shape="rect" id="node3" href="../../da/ddf/verilog__parser_8tab_8cc.html#a8075fcffa0796f4695376a916de29b2f" title="yy_reduce_print" alt="" coords="368,5,480,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a6e9efad8ad3dc078ec7c32b7f44be01d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void yydestruct </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>yymsg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>yytype</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> *&#160;</td>
          <td class="paramname"><em>yyvaluep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01693">1693</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;{</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a33c61e326f5675cc74eb9e1a6906595c">YYUSE</a> (yyvaluep);</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">if</span> (!yymsg)</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    yymsg = <span class="stringliteral">&quot;Deleting&quot;</span>;</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (yymsg, yytype, yyvaluep, yylocationp);</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a145ddbb780f86b5f35ddfffb23e62d4d">YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</a></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a33c61e326f5675cc74eb9e1a6906595c">YYUSE</a> (yytype);</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a2b2abbe8d335b7933a69ac2f05a015d2">YY_IGNORE_MAYBE_UNINITIALIZED_END</a></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;}</div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a33c61e326f5675cc74eb9e1a6906595c"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a33c61e326f5675cc74eb9e1a6906595c">YYUSE</a></div><div class="ttdeci">#define YYUSE(E)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00356">verilog_parser.tab.cc:356</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a1c510d33cb388afc9411141ba3076a36"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a></div><div class="ttdeci">#define YY_SYMBOL_PRINT(Title, Type, Value, Location)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01339">verilog_parser.tab.cc:1339</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a145ddbb780f86b5f35ddfffb23e62d4d"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a145ddbb780f86b5f35ddfffb23e62d4d">YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</a></div><div class="ttdeci">#define YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00373">verilog_parser.tab.cc:373</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a2b2abbe8d335b7933a69ac2f05a015d2"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a2b2abbe8d335b7933a69ac2f05a015d2">YY_IGNORE_MAYBE_UNINITIALIZED_END</a></div><div class="ttdeci">#define YY_IGNORE_MAYBE_UNINITIALIZED_END</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00374">verilog_parser.tab.cc:374</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_a6e9efad8ad3dc078ec7c32b7f44be01d_icgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_a6e9efad8ad3dc078ec7c32b7f44be01d_icgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_a6e9efad8ad3dc078ec7c32b7f44be01d_icgraph" id="da/ddf/verilog__parser_8tab_8cc_a6e9efad8ad3dc078ec7c32b7f44be01d_icgraph">
<area shape="rect" id="node2" href="../../da/ddf/verilog__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="136,5,203,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a847a2de5c1c28c9d7055a2b89ed7dad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yyparse </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01722">1722</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;{</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    <span class="keywordtype">int</span> yystate;</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <span class="comment">/* Number of tokens to shift before error messages enabled.  */</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <span class="keywordtype">int</span> yyerrstatus;</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="comment">/* The stacks and their tools:</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">       &#39;yyss&#39;: related to states.</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">       &#39;yyvs&#39;: related to semantic values.</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">       Refer to the stacks through separate pointers, to allow yyoverflow</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">       to reallocate them elsewhere.  */</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="comment">/* The state stack.  */</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <a class="code" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yyssa[<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aeb1508a3a38ec5d64c27e8eca25330b5">YYINITDEPTH</a>];</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <a class="code" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyss;</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <a class="code" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyssp;</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="comment">/* The semantic value stack.  */</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <a class="code" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> yyvsa[<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aeb1508a3a38ec5d64c27e8eca25330b5">YYINITDEPTH</a>];</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <a class="code" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> *yyvs;</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <a class="code" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> *yyvsp;</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yystacksize;</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="keywordtype">int</span> yyn;</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordtype">int</span> yyresult;</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="comment">/* Lookahead token as an internal (translated) token number.  */</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  <span class="keywordtype">int</span> yytoken = 0;</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="comment">/* The variables used to return semantic value and location from the</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">     action routines.  */</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <a class="code" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> yyval;</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#if YYERROR_VERBOSE</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* Buffer for error messages, and its allocated size.  */</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keywordtype">char</span> yymsgbuf[128];</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="keywordtype">char</span> *yymsg = yymsgbuf;</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yymsg_alloc = <span class="keyword">sizeof</span> yymsgbuf;</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define YYPOPSTACK(N)   (yyvsp -= (N), yyssp -= (N))</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <span class="comment">/* The number of symbols on the RHS of the reduced rule.</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">     Keep to zero when no symbol should be popped.  */</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordtype">int</span> yylen = 0;</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  yyssp = yyss = yyssa;</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  yyvsp = yyvs = yyvsa;</div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  yystacksize = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aeb1508a3a38ec5d64c27e8eca25330b5">YYINITDEPTH</a>;</div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Starting parse\n&quot;</span>));</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  yystate = 0;</div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  yyerrstatus = 0;</div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a956a31a9c729bfe871bb770d99e1942d">yynerrs</a> = 0;</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>; <span class="comment">/* Cause a token to be read.  */</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="keywordflow">goto</span> yysetstate;</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/*------------------------------------------------------------.</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">| yynewstate -- Push a new state, which is found in yystate.  |</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">`------------------------------------------------------------*/</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160; yynewstate:</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="comment">/* In all cases, when you get here, the value and location stacks</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">     have just been pushed.  So pushing a state here evens the stacks.  */</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  yyssp++;</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160; yysetstate:</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  *yyssp = yystate;</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <span class="keywordflow">if</span> (yyss + yystacksize - 1 &lt;= yyssp)</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    {</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;      <span class="comment">/* Get the current used size of the three stacks, in elements.  */</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a> yysize = yyssp - yyss + 1;</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#ifdef yyoverflow</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor"></span>      {</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;        <span class="comment">/* Give user a chance to reallocate the stack.  Use copies of</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">           these so that the &amp;&#39;s don&#39;t force the real ones into</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">           memory.  */</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;        <a class="code" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> *yyvs1 = yyvs;</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;        <a class="code" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyss1 = yyss;</div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;        <span class="comment">/* Each stack pointer address is followed by the size of the</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">           data in use in that stack, in bytes.  This used to be a</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">           conditional around just the two extra args, but that might</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">           be undefined if yyoverflow is a macro.  */</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;        yyoverflow (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a25298af10c853371e8da3227e3feaaa0">YY_</a>(<span class="stringliteral">&quot;memory exhausted&quot;</span>),</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                    &amp;yyss1, yysize * <span class="keyword">sizeof</span> (*yyssp),</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;                    &amp;yyvs1, yysize * <span class="keyword">sizeof</span> (*yyvsp),</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;                    &amp;yystacksize);</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;        yyss = yyss1;</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;        yyvs = yyvs1;</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;      }</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* no yyoverflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># ifndef YYSTACK_RELOCATE</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor"></span>      <span class="keywordflow">goto</span> yyexhaustedlab;</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor"># else</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor"></span>      <span class="comment">/* Extend the stack our own way.  */</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a14ba2b263c446ffed1c888c4b42ae40c">YYMAXDEPTH</a> &lt;= yystacksize)</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;        <span class="keywordflow">goto</span> yyexhaustedlab;</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      yystacksize *= 2;</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a14ba2b263c446ffed1c888c4b42ae40c">YYMAXDEPTH</a> &lt; yystacksize)</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;        yystacksize = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a14ba2b263c446ffed1c888c4b42ae40c">YYMAXDEPTH</a>;</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;      {</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;        <a class="code" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> *yyss1 = yyss;</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;        <span class="keyword">union </span><a class="code" href="../../d8/d97/unionyyalloc.html">yyalloc</a> *yyptr =</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;          (<span class="keyword">union </span><a class="code" href="../../d8/d97/unionyyalloc.html">yyalloc</a> *) <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af45042ce56e04d634420d76caeb2ee73">YYSTACK_ALLOC</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a40beb355f2cf230a99e2e2bb54909a5a">YYSTACK_BYTES</a> (yystacksize));</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;        <span class="keywordflow">if</span> (! yyptr)</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;          <span class="keywordflow">goto</span> yyexhaustedlab;</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae780b90b638f37309f20dc07f94e8221">YYSTACK_RELOCATE</a> (<a class="code" href="../../d8/d97/unionyyalloc.html#a4800e0520a89a4789afa7b5d82197e65">yyss_alloc</a>, yyss);</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae780b90b638f37309f20dc07f94e8221">YYSTACK_RELOCATE</a> (<a class="code" href="../../d8/d97/unionyyalloc.html#a9326f4fdc6f737a929444427836d8928">yyvs_alloc</a>, yyvs);</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#  undef YYSTACK_RELOCATE</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor"></span>        <span class="keywordflow">if</span> (yyss1 != yyssa)</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;          <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a> (yyss1);</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;      }</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"># endif</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* no yyoverflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;      yyssp = yyss + yysize - 1;</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;      yyvsp = yyvs + yysize - 1;</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Stack size increased to %lu\n&quot;</span>,</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;                  (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">int</span>) yystacksize));</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;      <span class="keywordflow">if</span> (yyss + yystacksize - 1 &lt;= yyssp)</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3bcde0b05b9aa4ec5169092d9d211dbd">YYABORT</a>;</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    }</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Entering state %d\n&quot;</span>, yystate));</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <span class="keywordflow">if</span> (yystate == <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6419f3fd69ecb6b7e063410fd4e73b2f">YYFINAL</a>)</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa6c7a65b580c214b2ea832fd7bdd472e">YYACCEPT</a>;</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="keywordflow">goto</span> yybackup;</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">/*-----------.</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">| yybackup.  |</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">`-----------*/</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;yybackup:</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <span class="comment">/* Do appropriate processing given the current state.  Read a</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">     lookahead token if we need one and don&#39;t already have one.  */</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  <span class="comment">/* First try to decide what to do without reference to lookahead token.  */</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  yyn = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a52c12de9f634391f03b1680c3b680852">yypact</a>[yystate];</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3e2101757251d6084a66a33bcd68df0f">yypact_value_is_default</a> (yyn))</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <span class="keywordflow">goto</span> yydefault;</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <span class="comment">/* Not known =&gt; get a lookahead token if don&#39;t already have one.  */</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="comment">/* YYCHAR is either YYEMPTY or YYEOF or a valid lookahead symbol.  */</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> == <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>)</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    {</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Reading a token: &quot;</span>));</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a5611300548b2030d86b6ab9168132b88">yylex</a> ();</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    }</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> &lt;= <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>)</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    {</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> = yytoken = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>;</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a> ((stderr, <span class="stringliteral">&quot;Now at end of input.\n&quot;</span>));</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    }</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    {</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;      yytoken = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aad19ee88e33c02c4e720b28f78249bd7">YYTRANSLATE</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a>);</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (<span class="stringliteral">&quot;Next token is&quot;</span>, yytoken, &amp;<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a>, &amp;yylloc);</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    }</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <span class="comment">/* If the proper action on seeing token YYTOKEN is to reduce or to</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">     detect an error, take that action.  */</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  yyn += yytoken;</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keywordflow">if</span> (yyn &lt; 0 || <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a> &lt; yyn || <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af434820fddd4631c08de7a1d9629ff18">yycheck</a>[yyn] != yytoken)</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <span class="keywordflow">goto</span> yydefault;</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  yyn = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa34b998a7d10e810868620d09ffcfc71">yytable</a>[yyn];</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keywordflow">if</span> (yyn &lt;= 0)</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    {</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af325a12ad294897b19b9d5ef665772f6">yytable_value_is_error</a> (yyn))</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;        <span class="keywordflow">goto</span> yyerrlab;</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;      yyn = -yyn;</div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;      <span class="keywordflow">goto</span> yyreduce;</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    }</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  <span class="comment">/* Count tokens shifted since error; after three, turn off error</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">     status.  */</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  <span class="keywordflow">if</span> (yyerrstatus)</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    yyerrstatus--;</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="comment">/* Shift the lookahead token.  */</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (<span class="stringliteral">&quot;Shifting&quot;</span>, yytoken, &amp;<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a>, &amp;yylloc);</div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  <span class="comment">/* Discard the shifted token.  */</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>;</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  yystate = yyn;</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a145ddbb780f86b5f35ddfffb23e62d4d">YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</a></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  *++yyvsp = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a>;</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a2b2abbe8d335b7933a69ac2f05a015d2">YY_IGNORE_MAYBE_UNINITIALIZED_END</a></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  <span class="keywordflow">goto</span> yynewstate;</div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">/*-----------------------------------------------------------.</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">| yydefault -- do the default action for the current state.  |</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">`-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;yydefault:</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  yyn = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7c044c33d6306a70b87620bdb1b478e5">yydefact</a>[yystate];</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <span class="keywordflow">if</span> (yyn == 0)</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    <span class="keywordflow">goto</span> yyerrlab;</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="keywordflow">goto</span> yyreduce;</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">/*-----------------------------.</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">| yyreduce -- Do a reduction.  |</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">`-----------------------------*/</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;yyreduce:</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="comment">/* yyn is the number of a rule to reduce with.  */</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  yylen = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa6be1bc256e649b3e922410e291bc7a5">yyr2</a>[yyn];</div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  <span class="comment">/* If YYLEN is nonzero, implement the default value of the action:</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">     &#39;$$ = $1&#39;.</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">     Otherwise, the following line sets YYVAL to garbage.</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">     This behavior is undocumented and Bison</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">     users should not rely upon it.  Assigning to YYVAL</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">     unconditionally makes the parser a bit smaller, and it avoids a</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">     GCC warning that YYVAL may be used uninitialized.  */</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  yyval = yyvsp[1-yylen];</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a49ad456240785266cadae498ddae9310">YY_REDUCE_PRINT</a> (yyn);</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="keywordflow">switch</span> (yyn)</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    {</div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;        <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#line 141 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;    <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(<a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a69282693b00b0b8bbd5dbc513a1581be">current_ast</a>);</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;}</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#line 1962 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="keywordflow">case</span> 3:</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#line 143 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>) == 0);</div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a31fe87f9508de2a72d8d35ecf93bb421">default_attr_list</a>)</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;        <span class="keyword">delete</span> it.second;</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    default_attr_list.clear();</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;}</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#line 1974 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#line 158 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0369a5439875a13cd4f5d8afe33f8599">attr_list</a>)</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;            <span class="keyword">delete</span> it.second;</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;        attr_list.clear();</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : default_attr_list)</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;            attr_list[it.first] = it.second-&gt;clone();</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    }</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#line 1986 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">case</span> 9:</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#line 164 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;        std::map&lt;std::string, AstNode*&gt; *al = <span class="keyword">new</span> std::map&lt;std::string, AstNode*&gt;;</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;        al-&gt;swap(attr_list);</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#a40f3757b3f0d02e33da1d657e2b88a64">al</a>) = al;</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    }</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#line 1996 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#line 175 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : default_attr_list)</div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;            <span class="keyword">delete</span> it.second;</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;        default_attr_list.clear();</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : attr_list)</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;            <span class="keyword">delete</span> it.second;</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;        attr_list.clear();</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    }</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#line 2009 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  <span class="keywordflow">case</span> 13:</div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#line 182 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;        default_attr_list = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0369a5439875a13cd4f5d8afe33f8599">attr_list</a>;</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;        attr_list.clear();</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    }</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#line 2018 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <span class="keywordflow">case</span> 19:</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#line 195 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;        <span class="keywordflow">if</span> (attr_list.count(*(yyvsp[0].string)) != 0)</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;            <span class="keyword">delete</span> attr_list[*(yyvsp[0].<span class="keywordtype">string</span>)];</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;        attr_list[*(yyvsp[0].string)] = AstNode::mkconst_int(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;    }</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#line 2029 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#line 201 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;        <span class="keywordflow">if</span> (attr_list.count(*(yyvsp[-2].string)) != 0)</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;            <span class="keyword">delete</span> attr_list[*(yyvsp[-2].<span class="keywordtype">string</span>)];</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;        attr_list[*(yyvsp[-2].string)] = (yyvsp[0].ast);</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;        <span class="keyword">delete</span> (yyvsp[-2].string);</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    }</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#line 2040 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  <span class="keywordflow">case</span> 21:</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#line 209 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#aa194a6d7eb96a0154e5628da125c97a6">string</a>) = (yyvsp[0].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    }</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#line 2048 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <span class="keywordflow">case</span> 22:</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#line 212 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[0].<span class="keywordtype">string</span>)-&gt;substr(0, 1) == <span class="stringliteral">&quot;\\&quot;</span>)</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;            *(yyvsp[-2].<span class="keywordtype">string</span>) += <span class="stringliteral">&quot;.&quot;</span> + (yyvsp[0].string)-&gt;substr(1);</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;            *(yyvsp[-2].string) += <span class="stringliteral">&quot;.&quot;</span> + *(yyvsp[0].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#aa194a6d7eb96a0154e5628da125c97a6">string</a>) = (yyvsp[-2].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    }</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#line 2061 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <span class="keywordflow">case</span> 23:</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#line 222 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a67d6dc68a78b471ed07bed11da1ce238">do_not_require_port_stubs</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *mod = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ac02b252dbd29cff3ba219f71ee7dfe9d">AST_MODULE</a>);</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(mod);</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(mod);</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6ed3e7894af3b4b4b9abeaab0a726d73">current_ast_mod</a> = mod;</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>.clear();</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">port_counter</a> = 0;</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;        mod-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(mod, (yyvsp[-2].al));</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    }</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#line 2078 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#line 233 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>.size() != 0)</div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Missing details for module port `%s&#39;.&quot;</span>,</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;                    <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>.begin()-&gt;first.c_str());</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.size() == 1);</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6ed3e7894af3b4b4b9abeaab0a726d73">current_ast_mod</a> = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    }</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#line 2091 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  <span class="keywordflow">case</span> 25:</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#line 243 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"></span>    { <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = <span class="keyword">nullptr</span>; }</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#line 2097 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <span class="keywordflow">case</span> 26:</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#line 243 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span>    { <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>) <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>; }</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#line 2103 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#line 251 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>) <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>;</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae0d0a8d677860a2f659e549f3af8b86e">AST_PARAMETER</a>);</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(0, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    }</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#line 2113 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  <span class="keywordflow">case</span> 42:</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#line 267 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.size() &gt; 0 &amp;&amp; <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST_WIRE</a>) {</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;            <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *wire = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e">AST_IDENTIFIER</a>);</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;            wire-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;str;</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;is_reg)</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a48ececfb1dd316e5574fcdf256e5ec97">AST_INITIAL</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99">AST_ASSIGN_LE</a>, wire, (yyvsp[0].ast)))));</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae4f13ec152486fcd6d3eeb4eff1dbf39">AST_ASSIGN</a>, wire, (yyvsp[0].ast)));</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;        } <span class="keywordflow">else</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    }</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#line 2129 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#line 281 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.size() &gt; 0 &amp;&amp; <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST_WIRE</a>) {</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;            <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;clone();</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;            node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;            node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0b588fadbd56d7e34450142ef23fd2da">port_id</a> = ++<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">port_counter</a>;</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>.count(*(yyvsp[0].string)) != 0)</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;                <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Duplicate module port `%s&#39;.&quot;</span>, (yyvsp[0].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>[*(yyvsp[0].string)] = ++<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">port_counter</a>;</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;        }</div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    }</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#line 2147 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  <span class="keywordflow">case</span> 46:</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#line 294 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = (yyvsp[-2].ast);</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0b588fadbd56d7e34450142ef23fd2da">port_id</a> = ++<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">port_counter</a>;</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[-1].ast) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;            node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;        <span class="keywordflow">if</span> (!node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> &amp;&amp; !node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a>)</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Module port `%s&#39; is neither input nor output.&quot;</span>, (yyvsp[0].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;        <span class="keywordflow">if</span> (node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a776f72b1e27312e8374a31487d923443">is_reg</a> &amp;&amp; node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> &amp;&amp; !node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a>)</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Input port `%s&#39; is declared as register.&quot;</span>, (yyvsp[0].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-3].al));</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    }</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#line 2166 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#line 308 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a67d6dc68a78b471ed07bed11da1ce238">do_not_require_port_stubs</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    }</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#line 2174 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <span class="keywordflow">case</span> 49:</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#line 313 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST_WIRE</a>);</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    }</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#line 2182 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="keywordflow">case</span> 50:</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#line 315 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;        (yyval.ast) = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>;</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    }</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#line 2190 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <span class="keywordflow">case</span> 53:</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#line 323 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    }</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#line 2198 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  <span class="keywordflow">case</span> 54:</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#line 326 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    }</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#line 2206 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keywordflow">case</span> 55:</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#line 329 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    }</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#line 2215 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <span class="keywordflow">case</span> 56:</div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#line 333 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;    }</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#line 2222 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <span class="keywordflow">case</span> 57:</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#line 335 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a776f72b1e27312e8374a31487d923443">is_reg</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    }</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#line 2230 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <span class="keywordflow">case</span> 58:</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#line 338 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a776f72b1e27312e8374a31487d923443">is_reg</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a07bd45f3c252b4c24e65f830a8a89be4">range_left</a> = 31;</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4b2dcbaecef5fc14dd4743f90f7b3c82">range_right</a> = 0;</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a54aee6bb504c0e0d35aeb142f0e9b78d">is_signed</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    }</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#line 2241 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="keywordflow">case</span> 59:</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#line 344 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">type</a> = <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ad9946f544b5fc8b46ce63562d0a47d46">AST_GENVAR</a>;</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a776f72b1e27312e8374a31487d923443">is_reg</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a07bd45f3c252b4c24e65f830a8a89be4">range_left</a> = 31;</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4b2dcbaecef5fc14dd4743f90f7b3c82">range_right</a> = 0;</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    }</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#line 2252 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <span class="keywordflow">case</span> 60:</div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#line 350 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">astbuf3</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a54aee6bb504c0e0d35aeb142f0e9b78d">is_signed</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    }</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#line 2260 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <span class="keywordflow">case</span> 61:</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#line 355 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>);</div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[-3].ast));</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    }</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#line 2270 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  <span class="keywordflow">case</span> 62:</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#line 360 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>);</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;        (yyval.ast)-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a936a6983d2b01da33f0eb5644f4f83e7">AST_SUB</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a1260c5b08f1f14b7e6e934fa5bb8bdf8">AST_ADD</a>, (yyvsp[-3].ast)-&gt;clone(), (yyvsp[-1].ast)), AstNode::mkconst_int(1, <span class="keyword">true</span>)));</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;        (yyval.ast)-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a1260c5b08f1f14b7e6e934fa5bb8bdf8">AST_ADD</a>, (yyvsp[-3].ast), AstNode::mkconst_int(0, <span class="keyword">true</span>)));</div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    }</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#line 2280 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="keywordflow">case</span> 63:</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#line 365 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>);</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;        (yyval.ast)-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a1260c5b08f1f14b7e6e934fa5bb8bdf8">AST_ADD</a>, (yyvsp[-3].ast), AstNode::mkconst_int(0, <span class="keyword">true</span>)));</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;        (yyval.ast)-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a936a6983d2b01da33f0eb5644f4f83e7">AST_SUB</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a1260c5b08f1f14b7e6e934fa5bb8bdf8">AST_ADD</a>, (yyvsp[-3].ast)-&gt;clone(), AstNode::mkconst_int(1, <span class="keyword">true</span>)), (yyvsp[-1].ast)));</div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    }</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#line 2290 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#line 370 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>);</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    }</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#line 2299 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <span class="keywordflow">case</span> 65:</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#line 376 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aef6c9f09876b3cb6ce120f8906fe416d">AST_MULTIRANGE</a>, (yyvsp[-1].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    }</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#line 2307 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keywordflow">case</span> 66:</div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#line 379 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;        (yyval.ast) = (yyvsp[-1].ast);</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    }</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#line 2316 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  <span class="keywordflow">case</span> 67:</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#line 385 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;        (yyval.ast) = (yyvsp[0].ast);</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    }</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#line 2324 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  <span class="keywordflow">case</span> 68:</div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#line 388 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;        (yyval.ast) = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    }</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#line 2332 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <span class="keywordflow">case</span> 69:</div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#line 393 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor"></span>    { (yyval.ast) = (yyvsp[0].ast); }</div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#line 2338 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="keywordflow">case</span> 70:</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#line 394 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor"></span>    { (yyval.ast) = (yyvsp[0].ast); }</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#line 2344 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  <span class="keywordflow">case</span> 71:</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#line 397 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;        (yyval.ast) = (yyvsp[0].ast);</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    }</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#line 2352 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  <span class="keywordflow">case</span> 72:</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#line 400 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>);</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;        (yyval.ast)-&gt;children.push_back(AstNode::mkconst_int(31, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;        (yyval.ast)-&gt;children.push_back(AstNode::mkconst_int(0, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;        (yyval.ast)-&gt;is_signed = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    }</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#line 2363 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  <span class="keywordflow">case</span> 87:</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#line 418 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a8a3a8181dbff0300b031ed87f9a06bb8">AST_DPI_FUNCTION</a>, AstNode::mkconst_str(*(yyvsp[-1].<span class="keywordtype">string</span>)), AstNode::mkconst_str(*(yyvsp[0].<span class="keywordtype">string</span>)));</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>, (yyvsp[-3].al));</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>);</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    }</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#line 2376 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <span class="keywordflow">case</span> 88:</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#line 425 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    }</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#line 2384 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <span class="keywordflow">case</span> 89:</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#line 428 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a8a3a8181dbff0300b031ed87f9a06bb8">AST_DPI_FUNCTION</a>, AstNode::mkconst_str(*(yyvsp[-1].<span class="keywordtype">string</span>)), AstNode::mkconst_str(*(yyvsp[-3].<span class="keywordtype">string</span>)));</div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>, (yyvsp[-5].al));</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>);</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;        <span class="keyword">delete</span> (yyvsp[-3].string);</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    }</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#line 2398 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="keywordflow">case</span> 90:</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#line 436 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;    }</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#line 2406 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <span class="keywordflow">case</span> 91:</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#line 439 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a8a3a8181dbff0300b031ed87f9a06bb8">AST_DPI_FUNCTION</a>, AstNode::mkconst_str(*(yyvsp[-1].<span class="keywordtype">string</span>)), AstNode::mkconst_str(*(yyvsp[-5].<span class="keywordtype">string</span>) + <span class="stringliteral">&quot;:&quot;</span> + <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a5caa40a54737cffe9b5856eb9deaef4b">RTLIL::unescape_id</a>(*(yyvsp[-3].<span class="keywordtype">string</span>))));</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>, (yyvsp[-7].al));</div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>);</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;        <span class="keyword">delete</span> (yyvsp[-5].string);</div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;        <span class="keyword">delete</span> (yyvsp[-3].string);</div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    }</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#line 2421 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <span class="keywordflow">case</span> 92:</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#line 448 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    }</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#line 2429 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;  <span class="keywordflow">case</span> 93:</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#line 451 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a15673c31b39af7c7f81b5ef87a846a66">AST_TASK</a>);</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>, (yyvsp[-2].al));</div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>);</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>);</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a661c19865d2d2de3468ff038b56a1329">current_function_or_task_port_id</a> = 1;</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    }</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#line 2443 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  <span class="keywordflow">case</span> 94:</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#line 459 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    }</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#line 2452 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  <span class="keywordflow">case</span> 95:</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#line 463 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af60d93ee9853f28645371e2fc6832d98">AST_FUNCTION</a>);</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>, (yyvsp[-4].al));</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>);</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>);</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *outreg = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST_WIRE</a>);</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;        outreg-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;        outreg-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a54aee6bb504c0e0d35aeb142f0e9b78d">is_signed</a> = (yyvsp[-2].boolean);</div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[-1].ast) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;            outreg-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;            outreg-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a54aee6bb504c0e0d35aeb142f0e9b78d">is_signed</a> = (yyvsp[-2].boolean) || (yyvsp[-1].ast)-&gt;is_signed;</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;            (yyvsp[-1].ast)-&gt;is_signed = <span class="keyword">false</span>;</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;        }</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(outreg);</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a661c19865d2d2de3468ff038b56a1329">current_function_or_task_port_id</a> = 1;</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    }</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#line 2475 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#line 480 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    }</div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#line 2484 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  <span class="keywordflow">case</span> 97:</div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#line 486 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_str(*(yyvsp[-1].<span class="keywordtype">string</span>)));</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    }</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#line 2494 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  <span class="keywordflow">case</span> 98:</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#line 491 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_str(*(yyvsp[0].<span class="keywordtype">string</span>)));</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    }</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#line 2503 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;  <span class="keywordflow">case</span> 105:</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#line 507 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#af45724be541e83bd382c74d5dc8bcdc0">boolean</a>) = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    }</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#line 2511 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <span class="keywordflow">case</span> 106:</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#line 510 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#af45724be541e83bd382c74d5dc8bcdc0">boolean</a>) = <span class="keyword">false</span>;</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    }</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#line 2519 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  <span class="keywordflow">case</span> 109:</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#line 515 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">albuf</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    }</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#line 2529 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  <span class="keywordflow">case</span> 110:</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#line 519 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;        <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>;</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;            <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>;</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a364f7377af7711dae97a941be1f7ffb9">free_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">albuf</a>);</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    }</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#line 2540 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;  <span class="keywordflow">case</span> 114:</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#line 530 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">albuf</a>) {</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;            <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>;</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;                <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>;</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;            <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a364f7377af7711dae97a941be1f7ffb9">free_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">albuf</a>);</div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;        }</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">albuf</a> = (yyvsp[-2].al);</div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = (yyvsp[-1].ast);</div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> = (yyvsp[0].ast);</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a07bd45f3c252b4c24e65f830a8a89be4">range_left</a> &gt;= 0 &amp;&amp; <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4b2dcbaecef5fc14dd4743f90f7b3c82">range_right</a> &gt;= 0) {</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>) {</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;                <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>);</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a07bd45f3c252b4c24e65f830a8a89be4">range_left</a>, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4b2dcbaecef5fc14dd4743f90f7b3c82">range_right</a>, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;            }</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;        }</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> &amp;&amp; <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.size() != 2)</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    }</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#line 2567 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  <span class="keywordflow">case</span> 119:</div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#line 558 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a54aee6bb504c0e0d35aeb142f0e9b78d">is_signed</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    }</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#line 2575 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  <span class="keywordflow">case</span> 121:</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#line 563 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.size() != 1)</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>));</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.back()-&gt;children.push_back(AstNode::mkconst_int(31, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.back()-&gt;children.push_back(AstNode::mkconst_int(0, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a54aee6bb504c0e0d35aeb142f0e9b78d">is_signed</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    }</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#line 2588 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <span class="keywordflow">case</span> 123:</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#line 573 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.size() != 1)</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a61b7b7e3d785637d0bcabd80493973af">AST_REALVALUE</a>));</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    }</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#line 2598 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;  <span class="keywordflow">case</span> 125:</div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#line 580 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[0].ast) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.size() != 1)</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;                <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;        }</div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    }</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#line 2610 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <span class="keywordflow">case</span> 126:</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#line 589 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae0d0a8d677860a2f659e549f3af8b86e">AST_PARAMETER</a>);</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(0, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    }</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#line 2619 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  <span class="keywordflow">case</span> 127:</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#line 592 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;        <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>;</div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;    }</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#line 2627 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#line 597 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa93276d66da1ac92925dde744cf0c1fc">AST_LOCALPARAM</a>);</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(0, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    }</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#line 2636 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <span class="keywordflow">case</span> 129:</div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#line 600 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;        <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>;</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    }</div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#line 2644 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  <span class="keywordflow">case</span> 132:</div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#line 608 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> == <span class="keyword">nullptr</span>)</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;syntax error&quot;</span>);</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b">clone</a>();</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-2].string);</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;        <span class="keyword">delete</span> node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>[0];</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>[0] = (yyvsp[0].ast);</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;        <span class="keyword">delete</span> (yyvsp[-2].string);</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    }</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#line 2659 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;  <span class="keywordflow">case</span> 136:</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#line 626 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ad5b052d3e7ca1e3fe50bcd36cfa99cc8">AST_DEFPARAM</a>);</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-2].string);</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[-3].ast) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;            node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[-3].ast));</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;        <span class="keyword">delete</span> (yyvsp[-2].string);</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    }</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#line 2673 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <span class="keywordflow">case</span> 137:</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#line 637 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">albuf</a> = (yyvsp[-2].al);</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = (yyvsp[-1].ast);</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> = (yyvsp[0].ast);</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a07bd45f3c252b4c24e65f830a8a89be4">range_left</a> &gt;= 0 &amp;&amp; <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4b2dcbaecef5fc14dd4743f90f7b3c82">range_right</a> &gt;= 0) {</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>) {</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;                <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>);</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a07bd45f3c252b4c24e65f830a8a89be4">range_left</a>, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4b2dcbaecef5fc14dd4743f90f7b3c82">range_right</a>, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;            }</div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;        }</div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> &amp;&amp; <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.size() != 2)</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;    }</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#line 2694 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;  <span class="keywordflow">case</span> 138:</div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#line 652 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;        <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>;</div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;            <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>;</div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a364f7377af7711dae97a941be1f7ffb9">free_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">albuf</a>);</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;    }</div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#line 2705 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  <span class="keywordflow">case</span> 140:</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#line 658 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST_WIRE</a>));</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;str = *(yyvsp[-1].string);</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back(), (yyvsp[-3].al));</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae4f13ec152486fcd6d3eeb4eff1dbf39">AST_ASSIGN</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e">AST_IDENTIFIER</a>), AstNode::mkconst_int(0, <span class="keyword">false</span>, 1)));</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;children[0]-&gt;str = *(yyvsp[-1].string);</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    }</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#line 2718 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  <span class="keywordflow">case</span> 141:</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#line 666 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST_WIRE</a>));</div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;str = *(yyvsp[-1].string);</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back(), (yyvsp[-3].al));</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae4f13ec152486fcd6d3eeb4eff1dbf39">AST_ASSIGN</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e">AST_IDENTIFIER</a>), AstNode::mkconst_int(1, <span class="keyword">false</span>, 1)));</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;children[0]-&gt;str = *(yyvsp[-1].string);</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    }</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#line 2731 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;  <span class="keywordflow">case</span> 145:</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#line 680 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *wire = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e">AST_IDENTIFIER</a>);</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;        wire-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.back()-&gt;str;</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a776f72b1e27312e8374a31487d923443">is_reg</a>)</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a48ececfb1dd316e5574fcdf256e5ec97">AST_INITIAL</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99">AST_ASSIGN_LE</a>, wire, (yyvsp[0].ast)))));</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae4f13ec152486fcd6d3eeb4eff1dbf39">AST_ASSIGN</a>, wire, (yyvsp[0].ast)));</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    }</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#line 2744 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;  <span class="keywordflow">case</span> 146:</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#line 690 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b">clone</a>();</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-1].string);</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a709eb806954ad022eaa2de43fbae3050">append_attr_clone</a>(node, <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">albuf</a>);</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;            node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b">clone</a>());</div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[0].ast) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;            <span class="keywordflow">if</span> (node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> || node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a>)</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;                <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>) {</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;                <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *rng = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST_RANGE</a>);</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;                rng-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(0, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;                rng-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(AstNode::mkconst_int(0, <span class="keyword">true</span>));</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;                node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(rng);</div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;            }</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;            node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">type</a> = <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a767588d9c36f2ebe5e1a61c96d86c7ba">AST_MEMORY</a>;</div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;            node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;        }</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">current_function_or_task</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a67d6dc68a78b471ed07bed11da1ce238">do_not_require_port_stubs</a> &amp;&amp; (node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> || node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a>) &amp;&amp; <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>.count(*(yyvsp[-1].string)) == 0) {</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>[*(yyvsp[-1].string)] = ++<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">port_counter</a>;</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;            }</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>.count(*(yyvsp[-1].string)) != 0) {</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;                <span class="keywordflow">if</span> (!node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> &amp;&amp; !node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a>)</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;                    <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Module port `%s&#39; is neither input nor output.&quot;</span>, (yyvsp[-1].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;                <span class="keywordflow">if</span> (node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a776f72b1e27312e8374a31487d923443">is_reg</a> &amp;&amp; node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> &amp;&amp; !node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a>)</div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;                    <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Input port `%s&#39; is declared as register.&quot;</span>, (yyvsp[-1].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;                node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0b588fadbd56d7e34450142ef23fd2da">port_id</a> = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>[*(yyvsp[-1].string)];</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">port_stubs</a>.erase(*(yyvsp[-1].<span class="keywordtype">string</span>));</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;                <span class="keywordflow">if</span> (node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> || node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a>)</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;                    <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Module port `%s&#39; is not declared in module header.&quot;</span>, (yyvsp[-1].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;            }</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;            <span class="keywordflow">if</span> (node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">is_input</a> || node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">is_output</a>)</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;                node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0b588fadbd56d7e34450142ef23fd2da">port_id</a> = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a661c19865d2d2de3468ff038b56a1329">current_function_or_task_port_id</a>++;</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;        }</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    }</div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#line 2789 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  <span class="keywordflow">case</span> 150:</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#line 738 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae4f13ec152486fcd6d3eeb4eff1dbf39">AST_ASSIGN</a>, (yyvsp[-2].ast), (yyvsp[0].ast)));</div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    }</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#line 2797 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  <span class="keywordflow">case</span> 151:</div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#line 743 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa8e5a270be756266f01983e886b7aeda">AST_CELL</a>);</div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>, (yyvsp[-1].al));</div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a67ee679cb44611107d7b474d678982e7">AST_CELLTYPE</a>));</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>[0]-&gt;str = *(yyvsp[0].string);</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    }</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#line 2809 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;  <span class="keywordflow">case</span> 152:</div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#line 749 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;        <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>;</div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    }</div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#line 2817 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;  <span class="keywordflow">case</span> 153:</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#line 752 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa04f8e7b4cd59928e757942ce592f45e">AST_PRIMITIVE</a>);</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>, (yyvsp[-1].al));</div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    }</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#line 2828 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="keywordflow">case</span> 154:</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#line 757 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;        <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>;</div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    }</div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#line 2836 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;</div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;  <span class="keywordflow">case</span> 155:</div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#line 762 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#aa194a6d7eb96a0154e5628da125c97a6">string</a>) = (yyvsp[0].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;    }</div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#line 2844 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;  <span class="keywordflow">case</span> 156:</div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#line 765 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#aa194a6d7eb96a0154e5628da125c97a6">string</a>) = <span class="keyword">new</span> std::string(<span class="stringliteral">&quot;or&quot;</span>);</div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;    }</div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#line 2852 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;</div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  <span class="keywordflow">case</span> 159:</div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#line 774 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b">clone</a>();</div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">type</a> != <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa04f8e7b4cd59928e757942ce592f45e">AST_PRIMITIVE</a>)</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>);</div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    }</div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#line 2864 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;  <span class="keywordflow">case</span> 161:</div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#line 781 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b">clone</a>();</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">type</a> != <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa04f8e7b4cd59928e757942ce592f45e">AST_PRIMITIVE</a>)</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-1].string);</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a98dcad9a6cb675b401702398786b6f55">AST_CELLARRAY</a>, (yyvsp[0].ast), <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>));</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    }</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#line 2876 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;  <span class="keywordflow">case</span> 166:</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#line 795 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a> = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b">clone</a>();</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>);</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    }</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#line 2885 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;</div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;  <span class="keywordflow">case</span> 173:</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#line 808 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aca8df63ab7fab292a34e9ad7dc98aa97">AST_PARASET</a>);</div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(node);</div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    }</div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#line 2895 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  <span class="keywordflow">case</span> 174:</div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#line 813 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aca8df63ab7fab292a34e9ad7dc98aa97">AST_PARASET</a>);</div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-3].string);</div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">astbuf1</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(node);</div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;        <span class="keyword">delete</span> (yyvsp[-3].string);</div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;    }</div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#line 2907 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;  <span class="keywordflow">case</span> 178:</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#line 824 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aabde41b7c1a262548d0581de0a313ca9">AST_ARGUMENT</a>);</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(node);</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;    }</div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#line 2916 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  <span class="keywordflow">case</span> 180:</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#line 830 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aabde41b7c1a262548d0581de0a313ca9">AST_ARGUMENT</a>);</div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(node);</div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;    }</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#line 2926 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <span class="keywordflow">case</span> 181:</div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#line 835 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aabde41b7c1a262548d0581de0a313ca9">AST_ARGUMENT</a>);</div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-3].string);</div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(node);</div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;        <span class="keyword">delete</span> (yyvsp[-3].string);</div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    }</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#line 2938 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;  <span class="keywordflow">case</span> 182:</div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#line 842 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aabde41b7c1a262548d0581de0a313ca9">AST_ARGUMENT</a>);</div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-2].string);</div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">astbuf2</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(node);</div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;        <span class="keyword">delete</span> (yyvsp[-2].string);</div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;    }</div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#line 2949 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;  <span class="keywordflow">case</span> 183:</div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#line 850 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a0d1beb48ee41a6b0500c4b70aab46c22">AST_ALWAYS</a>);</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-1].al));</div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    }</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#line 2960 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <span class="keywordflow">case</span> 184:</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#line 855 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *block = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(block);</div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(block);</div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;    }</div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#line 2970 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;  <span class="keywordflow">case</span> 185:</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#line 859 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;    }</div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#line 2979 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;  <span class="keywordflow">case</span> 186:</div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#line 863 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a48ececfb1dd316e5574fcdf256e5ec97">AST_INITIAL</a>);</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-1].al));</div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *block = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(block);</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(block);</div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;    }</div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#line 2993 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;</div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;  <span class="keywordflow">case</span> 187:</div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#line 871 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;    }</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#line 3002 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;</div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  <span class="keywordflow">case</span> 197:</div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#line 890 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9f852b7317193503734d16a64799730a">AST_POSEDGE</a>);</div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;    }</div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#line 3012 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  <span class="keywordflow">case</span> 198:</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#line 895 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa2c6f927ac0ec269a5cfa6153b2c7525">AST_NEGEDGE</a>);</div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;    }</div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#line 3022 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;</div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;  <span class="keywordflow">case</span> 199:</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#line 900 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5dba10cf1ab5739d561b7bc0fc8f459b">AST_EDGE</a>);</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;    }</div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#line 3032 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;  <span class="keywordflow">case</span> 200:</div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#line 907 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#aa194a6d7eb96a0154e5628da125c97a6">string</a>) = (yyvsp[0].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;    }</div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#line 3040 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;  <span class="keywordflow">case</span> 201:</div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#line 910 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;        (yyval.<a class="code" href="../../da/d7e/unionYYSTYPE.html#aa194a6d7eb96a0154e5628da125c97a6">string</a>) = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    }</div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#line 3048 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;</div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;  <span class="keywordflow">case</span> 202:</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#line 915 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a25485d2d68d38ab08a01b2a712cd9e4c">AST_ASSERT</a>, (yyvsp[-2].ast)));</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;    }</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#line 3056 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;  <span class="keywordflow">case</span> 203:</div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#line 920 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a25485d2d68d38ab08a01b2a712cd9e4c">AST_ASSERT</a>, (yyvsp[-2].ast)));</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;    }</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#line 3064 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  <span class="keywordflow">case</span> 204:</div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#line 925 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02">AST_ASSIGN_EQ</a>, (yyvsp[-2].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    }</div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#line 3073 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  <span class="keywordflow">case</span> 205:</div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#line 929 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99">AST_ASSIGN_LE</a>, (yyvsp[-2].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;    }</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#line 3082 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  <span class="keywordflow">case</span> 210:</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#line 938 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af9b11a96e63567cfe089c0f9fe417a74">AST_TCALL</a>);</div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-1].string);</div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[0].al));</div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;    }</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#line 3095 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  <span class="keywordflow">case</span> 211:</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#line 945 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;    }</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#line 3103 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  <span class="keywordflow">case</span> 212:</div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#line 948 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-2].al));</div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[0].<span class="keywordtype">string</span>) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;            node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[0].string);</div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;    }</div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#line 3116 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;  <span class="keywordflow">case</span> 213:</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#line 955 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[-4].<span class="keywordtype">string</span>) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; (yyvsp[0].string) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; *(yyvsp[-4].<span class="keywordtype">string</span>) != *(yyvsp[0].string))</div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[-4].<span class="keywordtype">string</span>) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;            <span class="keyword">delete</span> (yyvsp[-4].string);</div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[0].<span class="keywordtype">string</span>) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;            <span class="keyword">delete</span> (yyvsp[0].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;    }</div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#line 3130 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;</div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  <span class="keywordflow">case</span> 214:</div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#line 964 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4bafc15e01a16f1da5913eda13c4915a">AST_FOR</a>);</div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-2].al));</div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;    }</div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#line 3141 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;</div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;  <span class="keywordflow">case</span> 215:</div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#line 969 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;    }</div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#line 3149 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;</div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <span class="keywordflow">case</span> 216:</div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#line 971 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *block = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(block);</div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(block);</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    }</div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#line 3159 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;</div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;  <span class="keywordflow">case</span> 217:</div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#line 975 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    }</div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#line 3168 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;</div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;  <span class="keywordflow">case</span> 218:</div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#line 979 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ad3ac9db4b9656802b06f81a7ff55536e">AST_WHILE</a>);</div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-4].al));</div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *block = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(block);</div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(block);</div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;    }</div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#line 3183 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;</div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;  <span class="keywordflow">case</span> 219:</div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#line 988 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    }</div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#line 3192 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;</div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;  <span class="keywordflow">case</span> 220:</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#line 992 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae40b2bbc8497fe7491104d606e46f436">AST_REPEAT</a>);</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-4].al));</div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *block = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(block);</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(block);</div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;    }</div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#line 3207 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="keywordflow">case</span> 221:</div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#line 1001 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    }</div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#line 3216 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;</div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;  <span class="keywordflow">case</span> 222:</div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#line 1005 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817">AST_CASE</a>);</div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *block = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *cond = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST_COND</a>, AstNode::mkconst_int(1, <span class="keyword">false</span>, 1), block);</div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa8893972b267a1feb66c019d92ed0047">AST_REDUCE_BOOL</a>, (yyvsp[-1].ast)));</div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>.push_back(cond);</div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(block);</div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-4].al));</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;    }</div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">#line 3232 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;  <span class="keywordflow">case</span> 223:</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#line 1015 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;    }</div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#line 3241 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;  <span class="keywordflow">case</span> 224:</div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#line 1019 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817">AST_CASE</a>, (yyvsp[-1].ast));</div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[-4].al));</div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;    }</div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#line 3252 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;</div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <span class="keywordflow">case</span> 225:</div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#line 1024 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.pop_back();</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    }</div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#line 3261 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  <span class="keywordflow">case</span> 226:</div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#line 1030 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor"></span>    { </div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.push_back(0);</div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    }</div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#line 3269 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  <span class="keywordflow">case</span> 227:</div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#line 1033 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor"></span>    { </div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.push_back(<span class="charliteral">&#39;x&#39;</span>);</div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;    }</div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#line 3277 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  <span class="keywordflow">case</span> 228:</div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#line 1036 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor"></span>    { </div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.push_back(<span class="charliteral">&#39;z&#39;</span>);</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;    }</div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#line 3285 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;</div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;  <span class="keywordflow">case</span> 229:</div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#line 1041 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;attributes.count(<span class="stringliteral">&quot;\\full_case&quot;</span>) == 0)</div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;attributes[<span class="stringliteral">&quot;\\full_case&quot;</span>] = AstNode::mkconst_int(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;    }</div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#line 3294 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;</div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;  <span class="keywordflow">case</span> 230:</div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#line 1045 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;attributes.count(<span class="stringliteral">&quot;\\parallel_case&quot;</span>) == 0)</div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;attributes[<span class="stringliteral">&quot;\\parallel_case&quot;</span>] = AstNode::mkconst_int(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    }</div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#line 3303 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;</div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;  <span class="keywordflow">case</span> 236:</div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#line 1060 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *block = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *cond = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST_COND</a>, <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a47d584328a263ebe1f273481684011b3">AST_DEFAULT</a>), block);</div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(cond);</div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(block);</div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;    }</div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#line 3315 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;</div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#line 1074 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST_COND</a>);</div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;    }</div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#line 3325 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;</div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#line 1078 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *block = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>);</div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(block);</div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(block);</div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.push_back(0);</div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    }</div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#line 3336 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;</div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#line 1083 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.pop_back();</div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;    }</div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#line 3346 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#line 1094 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST_COND</a>);</div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;    }</div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#line 3356 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#line 1098 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.push_back(0);</div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;    }</div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#line 3364 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;</div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;  <span class="keywordflow">case</span> 248:</div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#line 1100 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.pop_back();</div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;    }</div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#line 3373 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;</div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;  <span class="keywordflow">case</span> 251:</div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#line 1110 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(<span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a47d584328a263ebe1f273481684011b3">AST_DEFAULT</a>));</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;    }</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#line 3381 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;</div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;  <span class="keywordflow">case</span> 252:</div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#line 1113 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;    }</div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#line 3389 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;  <span class="keywordflow">case</span> 253:</div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#line 1116 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;    }</div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#line 3397 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;</div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;  <span class="keywordflow">case</span> 254:</div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#line 1121 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a30b1236e9ad7d356c5bacb1f29a738ae">AST_PREFIX</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;        (yyval.ast)-&gt;str = *(yyvsp[-5].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;        <span class="keyword">delete</span> (yyvsp[-5].string);</div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    }</div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#line 3407 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;</div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;  <span class="keywordflow">case</span> 255:</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#line 1126 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e">AST_IDENTIFIER</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;        (yyval.ast)-&gt;str = *(yyvsp[-1].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;    }</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#line 3417 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;</div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#line 1131 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e">AST_IDENTIFIER</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;        (yyval.ast)-&gt;str = *(yyvsp[-1].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;    }</div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#line 3427 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;</div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;  <span class="keywordflow">case</span> 257:</div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#line 1138 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;        (yyval.ast) = (yyvsp[0].ast);</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;    }</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#line 3435 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;  <span class="keywordflow">case</span> 258:</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#line 1141 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;        (yyval.ast) = (yyvsp[-1].ast);</div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;    }</div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#line 3443 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;</div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;  <span class="keywordflow">case</span> 259:</div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#line 1146 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a99616bee8de5460e09a9c6420e6f2d5c">AST_CONCAT</a>);</div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;    }</div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#line 3452 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;  <span class="keywordflow">case</span> 260:</div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#line 1150 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;        (yyval.ast) = (yyvsp[0].ast);</div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[-2].ast));</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;    }</div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#line 3461 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;</div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;  <span class="keywordflow">case</span> 267:</div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#line 1168 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;    }</div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#line 3469 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  <span class="keywordflow">case</span> 272:</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#line 1181 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a326b9591db5e1baed66fe7d16cdec15a">AST_GENFOR</a>);</div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;    }</div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#line 3479 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;</div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;  <span class="keywordflow">case</span> 273:</div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#line 1185 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;    }</div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#line 3487 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;</div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;  <span class="keywordflow">case</span> 274:</div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#line 1187 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;    }</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#line 3495 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;</div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  <span class="keywordflow">case</span> 275:</div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#line 1190 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a22ff917a07917d20c9ddb9350d8ddb02">AST_GENIF</a>);</div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back((yyvsp[-1].ast));</div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;    }</div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#line 3506 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;</div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;  <span class="keywordflow">case</span> 276:</div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#line 1195 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;    }</div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#line 3514 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;</div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="keywordflow">case</span> 277:</div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#line 1198 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5f5d5eb2550322c4ec739838ff33cdf8">AST_GENCASE</a>, (yyvsp[-1].ast));</div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;    }</div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#line 3524 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;</div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  <span class="keywordflow">case</span> 278:</div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#line 1202 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.pop_back();</div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;    }</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#line 3533 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;</div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;  <span class="keywordflow">case</span> 279:</div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#line 1206 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5009a01575109dcb08b89b2afcd7ebb3">AST_GENBLOCK</a>);</div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = (yyvsp[0].string) ? *(yyvsp[0].<span class="keywordtype">string</span>) : std::string();</div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;    }</div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#line 3544 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;  <span class="keywordflow">case</span> 280:</div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#line 1211 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[-4].<span class="keywordtype">string</span>) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;            <span class="keyword">delete</span> (yyvsp[-4].string);</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[0].<span class="keywordtype">string</span>) != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;            <span class="keyword">delete</span> (yyvsp[0].<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;    }</div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#line 3556 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;</div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;  <span class="keywordflow">case</span> 281:</div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#line 1220 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5009a01575109dcb08b89b2afcd7ebb3">AST_GENBLOCK</a>);</div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back()-&gt;children.push_back(node);</div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;    }</div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#line 3566 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;</div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;  <span class="keywordflow">case</span> 282:</div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#line 1224 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;    }</div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#line 3574 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;  <span class="keywordflow">case</span> 287:</div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#line 1235 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;        (yyval.ast) = (yyvsp[0].ast);</div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;    }</div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#line 3582 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;  <span class="keywordflow">case</span> 288:</div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#line 1238 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620740b9b2b90bc9ef15ea4e23623b45">AST_TERNARY</a>);</div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[-5].ast));</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[-2].ast));</div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[0].ast));</div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-3].al));</div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;    }</div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#line 3594 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;</div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;  <span class="keywordflow">case</span> 289:</div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#line 1247 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;        (yyval.ast) = (yyvsp[0].ast);</div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;    }</div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#line 3602 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;</div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;  <span class="keywordflow">case</span> 290:</div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#line 1250 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[0].<span class="keywordtype">string</span>)-&gt;substr(0, 1) != <span class="stringliteral">&quot;&#39;&quot;</span>)</div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *bits = (yyvsp[-2].ast);</div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *val = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548">const2ast</a>(*(yyvsp[0].<span class="keywordtype">string</span>), <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.size() == 0 ? 0 : <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.back());</div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;        <span class="keywordflow">if</span> (val == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Value conversion failed: `%s&#39;\n&quot;</span>, (yyvsp[0].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a60ec1acd020b7370acb074d09de4700d">AST_TO_BITS</a>, bits, val);</div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;    }</div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#line 3617 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;  <span class="keywordflow">case</span> 291:</div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#line 1260 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;        <span class="keywordflow">if</span> ((yyvsp[0].<span class="keywordtype">string</span>)-&gt;substr(0, 1) != <span class="stringliteral">&quot;&#39;&quot;</span>)</div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="stringliteral">&quot;Syntax error.&quot;</span>);</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *bits = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e">AST_IDENTIFIER</a>);</div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;        bits-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-1].string);</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *val = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548">const2ast</a>(*(yyvsp[0].<span class="keywordtype">string</span>), <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.size() == 0 ? 0 : <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.back());</div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;        <span class="keywordflow">if</span> (val == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Value conversion failed: `%s&#39;\n&quot;</span>, (yyvsp[0].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a60ec1acd020b7370acb074d09de4700d">AST_TO_BITS</a>, bits, val);</div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;    }</div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#line 3634 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;</div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;  <span class="keywordflow">case</span> 292:</div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#line 1272 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;        (yyval.ast) = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548">const2ast</a>(*(yyvsp[-1].<span class="keywordtype">string</span>) + *(yyvsp[0].string), <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.size() == 0 ? 0 : <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.back());</div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;        <span class="keywordflow">if</span> ((yyval.ast) == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> || (*(yyvsp[0].string))[0] != <span class="charliteral">&#39;\&#39;&#39;</span>)</div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Value conversion failed: `%s%s&#39;\n&quot;</span>, (yyvsp[-1].<span class="keywordtype">string</span>)-&gt;c_str(), (yyvsp[0].string)-&gt;c_str());</div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;    }</div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#line 3646 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;</div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;  <span class="keywordflow">case</span> 293:</div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#line 1279 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;        (yyval.ast) = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548">const2ast</a>(*(yyvsp[0].<span class="keywordtype">string</span>), <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.size() == 0 ? 0 : <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">case_type_stack</a>.back());</div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;        <span class="keywordflow">if</span> ((yyval.ast) == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Value conversion failed: `%s&#39;\n&quot;</span>, (yyvsp[0].<span class="keywordtype">string</span>)-&gt;c_str());</div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;    }</div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#line 3657 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;</div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;  <span class="keywordflow">case</span> 294:</div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#line 1285 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a61b7b7e3d785637d0bcabd80493973af">AST_REALVALUE</a>);</div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;        <span class="keywordtype">char</span> *p = strdup((yyvsp[0].<span class="keywordtype">string</span>)-&gt;c_str()), *q;</div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, j = 0; !p[j]; j++)</div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;            <span class="keywordflow">if</span> (p[j] != <span class="charliteral">&#39;_&#39;</span>)</div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;                p[i++] = p[j], p[i] = 0;</div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;        (yyval.ast)-&gt;realvalue = strtod(p, &amp;q);</div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(*q == 0);</div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37">free</a>(p);</div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;    }</div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#line 3673 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;  <span class="keywordflow">case</span> 295:</div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#line 1296 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;        (yyval.ast) = AstNode::mkconst_str(*(yyvsp[0].<span class="keywordtype">string</span>));</div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;        <span class="keyword">delete</span> (yyvsp[0].string);</div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;    }</div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#line 3682 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;</div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;  <span class="keywordflow">case</span> 296:</div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#line 1300 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;        <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *node = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a413e2990f407ad281bcbdd18faafd10f">AST_FCALL</a>);</div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;        node-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">str</a> = *(yyvsp[-1].string);</div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;        <span class="keyword">delete</span> (yyvsp[-1].string);</div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.push_back(node);</div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>(node, (yyvsp[0].al));</div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;    }</div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#line 3694 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;</div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;  <span class="keywordflow">case</span> 297:</div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#line 1306 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;        (yyval.ast) = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.back();</div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">ast_stack</a>.pop_back();</div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;    }</div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#line 3703 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;</div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;  <span class="keywordflow">case</span> 298:</div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#line 1310 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a41a1171e824a12e0d44c37d42d0d480a">AST_TO_SIGNED</a>, (yyvsp[-1].ast));</div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-3].al));</div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;    }</div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#line 3712 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;</div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;  <span class="keywordflow">case</span> 299:</div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#line 1314 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9b14954688b1f3cca84e71e63fad405c">AST_TO_UNSIGNED</a>, (yyvsp[-1].ast));</div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-3].al));</div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;    }</div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#line 3721 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;  <span class="keywordflow">case</span> 300:</div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#line 1318 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;        (yyval.ast) = (yyvsp[-1].ast);</div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;    }</div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#line 3729 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;</div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;  <span class="keywordflow">case</span> 301:</div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#line 1321 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;        (yyval.ast) = (yyvsp[-1].ast);</div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;    }</div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#line 3737 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;</div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;  <span class="keywordflow">case</span> 302:</div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#line 1324 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae171978ef7b9687a16f0f65e6e0f84b2">AST_REPLICATE</a>, (yyvsp[-4].ast), (yyvsp[-2].ast));</div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;    }</div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#line 3745 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;</div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;  <span class="keywordflow">case</span> 303:</div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#line 1327 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a8e4244894b0b6b07aa8c26fd60942ff8">AST_BIT_NOT</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;    }</div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#line 3754 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;  <span class="keywordflow">case</span> 304:</div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#line 1331 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae21bcae3d666458ac942634ad3f8cd26">AST_BIT_AND</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;    }</div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#line 3763 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;</div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  <span class="keywordflow">case</span> 305:</div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#line 1335 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af2c34ac80f6dd0cba40d19dad4c60fa1">AST_BIT_OR</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;    }</div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#line 3772 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;</div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;  <span class="keywordflow">case</span> 306:</div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#line 1339 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a00e27476cfd69cdcc4c7f279fa90a0bd">AST_BIT_XOR</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;    }</div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#line 3781 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;</div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <span class="keywordflow">case</span> 307:</div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#line 1343 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4abb6d5e6bdbb627f03f1c2cfdb4883e27">AST_BIT_XNOR</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;    }</div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#line 3790 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;</div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;  <span class="keywordflow">case</span> 308:</div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#line 1347 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a376acc06a72d3891fb9b1186903cfb0c">AST_REDUCE_AND</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;    }</div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#line 3799 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;</div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;  <span class="keywordflow">case</span> 309:</div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#line 1351 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a376acc06a72d3891fb9b1186903cfb0c">AST_REDUCE_AND</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4b544577a4c74e0510c3da33fbbf1da2">AST_LOGIC_NOT</a>, (yyval.ast));</div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;    }</div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#line 3809 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;</div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;  <span class="keywordflow">case</span> 310:</div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#line 1356 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af4405b4907fcd8bda3d10dfb1e085aba">AST_REDUCE_OR</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;    }</div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#line 3818 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;</div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;  <span class="keywordflow">case</span> 311:</div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#line 1360 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af4405b4907fcd8bda3d10dfb1e085aba">AST_REDUCE_OR</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4b544577a4c74e0510c3da33fbbf1da2">AST_LOGIC_NOT</a>, (yyval.ast));</div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;    }</div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#line 3828 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;</div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  <span class="keywordflow">case</span> 312:</div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#line 1365 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4afdac4c5efabc985acef26f602c4947d9">AST_REDUCE_XOR</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    }</div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#line 3837 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;</div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;  <span class="keywordflow">case</span> 313:</div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#line 1369 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a91eae188463bf31a14bf4aea58c02741">AST_REDUCE_XNOR</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;    }</div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#line 3846 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;</div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;  <span class="keywordflow">case</span> 314:</div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#line 1373 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a986a96d9837165485962316b4f68171f">AST_SHIFT_LEFT</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    }</div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#line 3855 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;  <span class="keywordflow">case</span> 315:</div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#line 1377 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a41f9f7782ad47db07df139998dd9d9ac">AST_SHIFT_RIGHT</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    }</div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#line 3864 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;</div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;  <span class="keywordflow">case</span> 316:</div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#line 1381 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab4e417acf2b127a71c4337335877ca78">AST_SHIFT_SLEFT</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;    }</div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#line 3873 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;</div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;  <span class="keywordflow">case</span> 317:</div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#line 1385 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa31844b6b1f07bc5968c481d9337e928">AST_SHIFT_SRIGHT</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;    }</div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#line 3882 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;  <span class="keywordflow">case</span> 318:</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#line 1389 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aec2e169b98eaf9a1abf5fa521cebe0d7">AST_LT</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;    }</div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#line 3891 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;</div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;  <span class="keywordflow">case</span> 319:</div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#line 1393 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a75432801e00284fe7c536cf881121720">AST_LE</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;    }</div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#line 3900 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;</div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;  <span class="keywordflow">case</span> 320:</div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#line 1397 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a7862a5c6e1fb0a9240c3a1adf163d542">AST_EQ</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;    }</div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#line 3909 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;</div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <span class="keywordflow">case</span> 321:</div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#line 1401 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a17e4d89c10f847c289b2ff7cf530a3ce">AST_NE</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;    }</div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#line 3918 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;</div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;  <span class="keywordflow">case</span> 322:</div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#line 1405 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a735911579b6f42da5ccd44a9335835eb">AST_EQX</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;    }</div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#line 3927 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;</div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;  <span class="keywordflow">case</span> 323:</div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#line 1409 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4edf13bf8f34b9f64ac1ec68f8848da7">AST_NEX</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;    }</div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#line 3936 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;</div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;  <span class="keywordflow">case</span> 324:</div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#line 1413 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ac8de6539b9e3c0d0f90f8bdea6da0535">AST_GE</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;    }</div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#line 3945 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;</div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;  <span class="keywordflow">case</span> 325:</div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#line 1417 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a7948148617cd392dcb5cb2a4b4edf25d">AST_GT</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;    }</div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#line 3954 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;</div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;  <span class="keywordflow">case</span> 326:</div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#line 1421 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a1260c5b08f1f14b7e6e934fa5bb8bdf8">AST_ADD</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;    }</div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#line 3963 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;</div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  <span class="keywordflow">case</span> 327:</div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#line 1425 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a936a6983d2b01da33f0eb5644f4f83e7">AST_SUB</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;    }</div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#line 3972 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;</div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;  <span class="keywordflow">case</span> 328:</div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#line 1429 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a12560fbac60f22a9d02984cef846d95e">AST_MUL</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;    }</div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#line 3981 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;</div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;  <span class="keywordflow">case</span> 329:</div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#line 1433 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a3d9d726225f9f9980b863ed6c70920d1">AST_DIV</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;    }</div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#line 3990 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;</div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;  <span class="keywordflow">case</span> 330:</div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#line 1437 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4d15dd39fbbeed742fb05cbd20a4cbf3">AST_MOD</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;    }</div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#line 3999 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;</div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;  <span class="keywordflow">case</span> 331:</div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#line 1441 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ad0edecd3408bf23f7d1b5bcdd51bf2f0">AST_POW</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;    }</div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#line 4008 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;  <span class="keywordflow">case</span> 332:</div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#line 1445 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aca2a114887e709615c7603a6183bbbe4">AST_POS</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;    }</div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#line 4017 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;</div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;  <span class="keywordflow">case</span> 333:</div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#line 1449 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2b5827246d5c5c573c3d8888939b2996">AST_NEG</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;    }</div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#line 4026 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;</div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;  <span class="keywordflow">case</span> 334:</div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#line 1453 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a67a5c2121715042b5e472fa50628597f">AST_LOGIC_AND</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;    }</div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#line 4035 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;  <span class="keywordflow">case</span> 335:</div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#line 1457 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a1d6a784fe07027d4da1e69eee5894f1d">AST_LOGIC_OR</a>, (yyvsp[-3].ast), (yyvsp[0].ast));</div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;    }</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#line 4044 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;  <span class="keywordflow">case</span> 336:</div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#line 1461 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4b544577a4c74e0510c3da33fbbf1da2">AST_LOGIC_NOT</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a>((yyval.ast), (yyvsp[-1].al));</div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;    }</div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#line 4053 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;</div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  <span class="keywordflow">case</span> 337:</div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#line 1467 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;        (yyval.ast) = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a99616bee8de5460e09a9c6420e6f2d5c">AST_CONCAT</a>, (yyvsp[0].ast));</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;    }</div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#line 4061 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;</div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;  <span class="keywordflow">case</span> 338:</div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#line 1470 &quot;frontends/verilog/verilog_parser.y&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor"></span>    {</div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;        (yyval.ast) = (yyvsp[0].ast);</div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;        (yyval.ast)-&gt;children.push_back((yyvsp[-2].ast));</div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;    }</div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#line 4070 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;</div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#line 4074 &quot;frontends/verilog/verilog_parser.tab.c&quot; </span><span class="comment">/* yacc.c:1646  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor"></span>      <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;    }</div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;  <span class="comment">/* User semantic actions sometimes alter yychar, and that requires</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">     that yytoken be updated with the new translation.  We take the</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment">     approach of translating immediately before every use of yytoken.</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment">     One alternative is translating here after every semantic action,</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="comment">     but that translation would be missed if the semantic action invokes</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment">     YYABORT, YYACCEPT, or YYERROR immediately after altering yychar or</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">     if it invokes YYBACKUP.  In the case of YYABORT or YYACCEPT, an</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment">     incorrect destructor might then be invoked immediately.  In the</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment">     case of YYERROR or YYBACKUP, subsequent parser actions might lead</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="comment">     to an incorrect destructor call or verbose syntax error message</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="comment">     before the lookahead is translated.  */</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (<span class="stringliteral">&quot;-&gt; $$ =&quot;</span>, <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a956b2cc3cd225a945285d076f70cbf35">yyr1</a>[yyn], &amp;yyval, &amp;yyloc);</div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;</div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (yylen);</div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  yylen = 0;</div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a> (yyss, yyssp);</div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;</div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;  *++yyvsp = yyval;</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;  <span class="comment">/* Now &#39;shift&#39; the result of the reduction.  Determine what state</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="comment">     that goes to, based on the state we popped back to and the rule</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="comment">     number reduced by.  */</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;</div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;  yyn = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a956b2cc3cd225a945285d076f70cbf35">yyr1</a>[yyn];</div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;</div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;  yystate = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6d39cfd55875de3316f76edb1891c999">yypgoto</a>[yyn - <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>] + *yyssp;</div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;  <span class="keywordflow">if</span> (0 &lt;= yystate &amp;&amp; yystate &lt;= <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a> &amp;&amp; <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af434820fddd4631c08de7a1d9629ff18">yycheck</a>[yystate] == *yyssp)</div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;    yystate = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa34b998a7d10e810868620d09ffcfc71">yytable</a>[yystate];</div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;    yystate = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a4947c3c0c6f6ffa0abfd76efd299828a">yydefgoto</a>[yyn - <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a>];</div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;</div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;  <span class="keywordflow">goto</span> yynewstate;</div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;</div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;</div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="comment">/*--------------------------------------.</span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment">| yyerrlab -- here on detecting error.  |</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">`--------------------------------------*/</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;yyerrlab:</div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;  <span class="comment">/* Make sure we have latest lookahead translation.  See comments at</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment">     user semantic actions for why this is necessary.  */</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;  yytoken = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> == <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a> ? <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a> : <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aad19ee88e33c02c4e720b28f78249bd7">YYTRANSLATE</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a>);</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;  <span class="comment">/* If not already recovering from an error, report this error.  */</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;  <span class="keywordflow">if</span> (!yyerrstatus)</div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;    {</div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;      ++<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a956a31a9c729bfe871bb770d99e1942d">yynerrs</a>;</div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#if ! YYERROR_VERBOSE</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor"></span>      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afd2adb2274e61b81cf475d1ebea69d50">yyerror</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a25298af10c853371e8da3227e3feaaa0">YY_</a>(<span class="stringliteral">&quot;syntax error&quot;</span>));</div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define YYSYNTAX_ERROR yysyntax_error (&amp;yymsg_alloc, &amp;yymsg, \</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">                                        yyssp, yytoken)</span></div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor"></span>      {</div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;        <span class="keywordtype">char</span> <span class="keyword">const</span> *yymsgp = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a25298af10c853371e8da3227e3feaaa0">YY_</a>(<span class="stringliteral">&quot;syntax error&quot;</span>);</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;        <span class="keywordtype">int</span> yysyntax_error_status;</div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;        yysyntax_error_status = YYSYNTAX_ERROR;</div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;        <span class="keywordflow">if</span> (yysyntax_error_status == 0)</div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;          yymsgp = yymsg;</div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (yysyntax_error_status == 1)</div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;          {</div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;            <span class="keywordflow">if</span> (yymsg != yymsgbuf)</div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;              <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a> (yymsg);</div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;            yymsg = (<span class="keywordtype">char</span> *) <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af45042ce56e04d634420d76caeb2ee73">YYSTACK_ALLOC</a> (yymsg_alloc);</div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;            <span class="keywordflow">if</span> (!yymsg)</div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;              {</div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;                yymsg = yymsgbuf;</div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;                yymsg_alloc = <span class="keyword">sizeof</span> yymsgbuf;</div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;                yysyntax_error_status = 2;</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;              }</div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;              {</div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;                yysyntax_error_status = YYSYNTAX_ERROR;</div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;                yymsgp = yymsg;</div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;              }</div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;          }</div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afd2adb2274e61b81cf475d1ebea69d50">yyerror</a> (yymsgp);</div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;        <span class="keywordflow">if</span> (yysyntax_error_status == 2)</div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;          <span class="keywordflow">goto</span> yyexhaustedlab;</div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;      }</div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor"># undef YYSYNTAX_ERROR</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor"></span>    }</div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;</div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;</div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;</div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;  <span class="keywordflow">if</span> (yyerrstatus == 3)</div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;    {</div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;      <span class="comment">/* If just tried and failed to reuse lookahead token after an</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">         error, discard it.  */</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;</div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> &lt;= <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>)</div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;        {</div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;          <span class="comment">/* Return failure if at end of input.  */</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> == <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a>)</div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;            <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3bcde0b05b9aa4ec5169092d9d211dbd">YYABORT</a>;</div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;        }</div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;        {</div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;          <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6e9efad8ad3dc078ec7c32b7f44be01d">yydestruct</a> (<span class="stringliteral">&quot;Error: discarding&quot;</span>,</div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;                      yytoken, &amp;<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a>);</div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;          <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>;</div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;        }</div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;    }</div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;</div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;  <span class="comment">/* Else will try to reuse lookahead token after shifting the error</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="comment">     token.  */</span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;  <span class="keywordflow">goto</span> yyerrlab1;</div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;</div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;</div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">/*---------------------------------------------------.</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">| yyerrorlab -- error raised explicitly by YYERROR.  |</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment">`---------------------------------------------------*/</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;yyerrorlab:</div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;</div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;  <span class="comment">/* Pacify compilers like GCC when the user code never invokes</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">     YYERROR and the label yyerrorlab therefore never appears in user</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">     code.  */</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;  <span class="keywordflow">if</span> (<span class="comment">/*CONSTCOND*/</span> 0)</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;     <span class="keywordflow">goto</span> yyerrorlab;</div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;  <span class="comment">/* Do not reclaim the symbols of the rule whose action triggered</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">     this YYERROR.  */</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (yylen);</div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;  yylen = 0;</div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a> (yyss, yyssp);</div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;  yystate = *yyssp;</div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;  <span class="keywordflow">goto</span> yyerrlab1;</div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;</div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment">/*-------------------------------------------------------------.</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">| yyerrlab1 -- common code for both syntax error and YYERROR.  |</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment">`-------------------------------------------------------------*/</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;yyerrlab1:</div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;  yyerrstatus = 3;      <span class="comment">/* Each real token shifted decrements this.  */</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;</div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;  <span class="keywordflow">for</span> (;;)</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;    {</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;      yyn = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a52c12de9f634391f03b1680c3b680852">yypact</a>[yystate];</div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3e2101757251d6084a66a33bcd68df0f">yypact_value_is_default</a> (yyn))</div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;        {</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;          yyn += <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2b58b1851184ddb3b60fede50bc7946">YYTERROR</a>;</div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;          <span class="keywordflow">if</span> (0 &lt;= yyn &amp;&amp; yyn &lt;= <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a> &amp;&amp; <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#af434820fddd4631c08de7a1d9629ff18">yycheck</a>[yyn] == <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2b58b1851184ddb3b60fede50bc7946">YYTERROR</a>)</div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;            {</div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;              yyn = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aa34b998a7d10e810868620d09ffcfc71">yytable</a>[yyn];</div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;              <span class="keywordflow">if</span> (0 &lt; yyn)</div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;            }</div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;        }</div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;</div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;      <span class="comment">/* Pop the current state because it cannot handle the error token.  */</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;      <span class="keywordflow">if</span> (yyssp == yyss)</div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;        <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a3bcde0b05b9aa4ec5169092d9d211dbd">YYABORT</a>;</div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;</div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;</div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6e9efad8ad3dc078ec7c32b7f44be01d">yydestruct</a> (<span class="stringliteral">&quot;Error: popping&quot;</span>,</div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;                  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aac7fcbee3c60239e99e8dfde521d62ab">yystos</a>[yystate], yyvsp);</div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (1);</div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;      yystate = *yyssp;</div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a> (yyss, yyssp);</div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;    }</div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;</div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a145ddbb780f86b5f35ddfffb23e62d4d">YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</a></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;  *++yyvsp = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a>;</div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a2b2abbe8d335b7933a69ac2f05a015d2">YY_IGNORE_MAYBE_UNINITIALIZED_END</a></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;</div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;</div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;  <span class="comment">/* Shift the error token.  */</span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a> (<span class="stringliteral">&quot;Shifting&quot;</span>, <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aac7fcbee3c60239e99e8dfde521d62ab">yystos</a>[yyn], yyvsp, yylsp);</div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;</div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;  yystate = yyn;</div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;  <span class="keywordflow">goto</span> yynewstate;</div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;</div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="comment">/*-------------------------------------.</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="comment">| yyacceptlab -- YYACCEPT comes here.  |</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="comment">`-------------------------------------*/</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;yyacceptlab:</div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  yyresult = 0;</div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;  <span class="keywordflow">goto</span> yyreturn;</div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;</div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="comment">/*-----------------------------------.</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="comment">| yyabortlab -- YYABORT comes here.  |</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment">`-----------------------------------*/</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;yyabortlab:</div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;  yyresult = 1;</div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;  <span class="keywordflow">goto</span> yyreturn;</div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;</div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#if !defined yyoverflow || YYERROR_VERBOSE</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor"></span><span class="comment">/*-------------------------------------------------.</span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="comment">| yyexhaustedlab -- memory exhaustion comes here.  |</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="comment">`-------------------------------------------------*/</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;yyexhaustedlab:</div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#afd2adb2274e61b81cf475d1ebea69d50">yyerror</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a25298af10c853371e8da3227e3feaaa0">YY_</a>(<span class="stringliteral">&quot;memory exhausted&quot;</span>));</div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;  yyresult = 2;</div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;  <span class="comment">/* Fall through.  */</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;yyreturn:</div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a> != <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a>)</div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;    {</div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;      <span class="comment">/* Make sure we have latest lookahead translation.  See comments at</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="comment">         user semantic actions for why this is necessary.  */</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;      yytoken = <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aad19ee88e33c02c4e720b28f78249bd7">YYTRANSLATE</a> (<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a>);</div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6e9efad8ad3dc078ec7c32b7f44be01d">yydestruct</a> (<span class="stringliteral">&quot;Cleanup: discarding lookahead&quot;</span>,</div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;                  yytoken, &amp;<a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a>);</div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;    }</div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;  <span class="comment">/* Do not reclaim the symbols of the rule whose action triggered</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">     this YYABORT or YYACCEPT.  */</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (yylen);</div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a> (yyss, yyssp);</div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;  <span class="keywordflow">while</span> (yyssp != yyss)</div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;    {</div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6e9efad8ad3dc078ec7c32b7f44be01d">yydestruct</a> (<span class="stringliteral">&quot;Cleanup: popping&quot;</span>,</div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;                  <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#aac7fcbee3c60239e99e8dfde521d62ab">yystos</a>[*yyssp], yyvsp);</div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;      <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a> (1);</div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;    }</div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#ifndef yyoverflow</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">if</span> (yyss != yyssa)</div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a> (yyss);</div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if YYERROR_VERBOSE</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">if</span> (yymsg != yymsgbuf)</div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;    <a class="code" href="../../da/ddf/verilog__parser_8tab_8cc.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a> (yymsg);</div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">return</span> yyresult;</div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;}</div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a5f5d5eb2550322c4ec739838ff33cdf8"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5f5d5eb2550322c4ec739838ff33cdf8">AST::AST_GENCASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00131">ast.h:131</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a938080697fe3dc66787878bd00ca8887"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887">append_attr</a></div><div class="ttdeci">static YOSYS_NAMESPACE_END void append_attr(AstNode *ast, std::map&lt; std::string, AstNode * &gt; *al)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00103">verilog_parser.tab.cc:103</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a48ececfb1dd316e5574fcdf256e5ec97"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a48ececfb1dd316e5574fcdf256e5ec97">AST::AST_INITIAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00117">ast.h:117</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ad0edecd3408bf23f7d1b5bcdd51bf2f0"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ad0edecd3408bf23f7d1b5bcdd51bf2f0">AST::AST_POW</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00101">ast.h:101</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST::AST_WIRE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00051">ast.h:51</a></div></div>
<div class="ttc" id="unionYYSTYPE_html_af45724be541e83bd382c74d5dc8bcdc0"><div class="ttname"><a href="../../da/d7e/unionYYSTYPE.html#af45724be541e83bd382c74d5dc8bcdc0">YYSTYPE::boolean</a></div><div class="ttdeci">bool boolean</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00253">verilog_parser.tab.cc:253</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a8a3a8181dbff0300b031ed87f9a06bb8"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a8a3a8181dbff0300b031ed87f9a06bb8">AST::AST_DPI_FUNCTION</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00049">ast.h:49</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a4b544577a4c74e0510c3da33fbbf1da2"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4b544577a4c74e0510c3da33fbbf1da2">AST::AST_LOGIC_NOT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00106">ast.h:106</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a936a6983d2b01da33f0eb5644f4f83e7"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a936a6983d2b01da33f0eb5644f4f83e7">AST::AST_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00097">ast.h:97</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a287ff426b8fa3a150d0cffb683ff7380"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a287ff426b8fa3a150d0cffb683ff7380">VERILOG_FRONTEND::albuf</a></div><div class="ttdeci">std::map&lt; std::string, AstNode * &gt; * albuf</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00089">verilog_parser.tab.cc:89</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a34af3aa88645c2f95bbb4d573f8713cb"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a34af3aa88645c2f95bbb4d573f8713cb">yychar</a></div><div class="ttdeci">#define yychar</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00070">verilog_parser.tab.cc:70</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aef6c9f09876b3cb6ce120f8906fe416d"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aef6c9f09876b3cb6ce120f8906fe416d">AST::AST_MULTIRANGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00060">ast.h:60</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a4bafc15e01a16f1da5913eda13c4915a"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4bafc15e01a16f1da5913eda13c4915a">AST::AST_FOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00124">ast.h:124</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a376acc06a72d3891fb9b1186903cfb0c"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a376acc06a72d3891fb9b1186903cfb0c">AST::AST_REDUCE_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00079">ast.h:79</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a00e27476cfd69cdcc4c7f279fa90a0bd"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a00e27476cfd69cdcc4c7f279fa90a0bd">AST::AST_BIT_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00077">ast.h:77</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a4edf13bf8f34b9f64ac1ec68f8848da7"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4edf13bf8f34b9f64ac1ec68f8848da7">AST::AST_NEX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00093">ast.h:93</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a17e4d89c10f847c289b2ff7cf530a3ce"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a17e4d89c10f847c289b2ff7cf530a3ce">AST::AST_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00091">ast.h:91</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a98dcad9a6cb675b401702398786b6f55"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a98dcad9a6cb675b401702398786b6f55">AST::AST_CELLARRAY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00115">ast.h:115</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aad19ee88e33c02c4e720b28f78249bd7"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aad19ee88e33c02c4e720b28f78249bd7">YYTRANSLATE</a></div><div class="ttdeci">#define YYTRANSLATE(YYX)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00528">verilog_parser.tab.cc:528</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a6ed3e7894af3b4b4b9abeaab0a726d73"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6ed3e7894af3b4b4b9abeaab0a726d73">VERILOG_FRONTEND::current_ast_mod</a></div><div class="ttdeci">struct AstNode * current_ast_mod</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00093">verilog_parser.tab.cc:93</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a767588d9c36f2ebe5e1a61c96d86c7ba"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a767588d9c36f2ebe5e1a61c96d86c7ba">AST::AST_MEMORY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00052">ast.h:52</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a986a96d9837165485962316b4f68171f"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a986a96d9837165485962316b4f68171f">AST::AST_SHIFT_LEFT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00084">ast.h:84</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aa93276d66da1ac92925dde744cf0c1fc"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa93276d66da1ac92925dde744cf0c1fc">AST::AST_LOCALPARAM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00055">ast.h:55</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a2b5827246d5c5c573c3d8888939b2996"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2b5827246d5c5c573c3d8888939b2996">AST::AST_NEG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00103">ast.h:103</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a5caa40a54737cffe9b5856eb9deaef4b"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a5caa40a54737cffe9b5856eb9deaef4b">RTLIL::unescape_id</a></div><div class="ttdeci">static std::string unescape_id(std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00257">rtlil.h:257</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a6419f3fd69ecb6b7e063410fd4e73b2f"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a6419f3fd69ecb6b7e063410fd4e73b2f">YYFINAL</a></div><div class="ttdeci">#define YYFINAL</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00510">verilog_parser.tab.cc:510</a></div></div>
<div class="ttc" id="verilog__frontend_8cc_html_abb4d4fa3f98e2a32432e4e9eacf1e2c0"><div class="ttname"><a href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a></div><div class="ttdeci">YOSYS_NAMESPACE_END void frontend_verilog_yyerror(char const *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00364">verilog_frontend.cc:364</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a3bcde0b05b9aa4ec5169092d9d211dbd"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a3bcde0b05b9aa4ec5169092d9d211dbd">YYABORT</a></div><div class="ttdeci">#define YYABORT</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01290">verilog_parser.tab.cc:1290</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a41f9f7782ad47db07df139998dd9d9ac"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a41f9f7782ad47db07df139998dd9d9ac">AST::AST_SHIFT_RIGHT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00085">ast.h:85</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a0349fc03371701dbf7f57e86fa9294ab"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0349fc03371701dbf7f57e86fa9294ab">VERILOG_FRONTEND::ast_stack</a></div><div class="ttdeci">std::vector&lt; AstNode * &gt; ast_stack</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00090">verilog_parser.tab.cc:90</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a9f852b7317193503734d16a64799730a"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9f852b7317193503734d16a64799730a">AST::AST_POSEDGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00134">ast.h:134</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ad9946f544b5fc8b46ce63562d0a47d46"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ad9946f544b5fc8b46ce63562d0a47d46">AST::AST_GENVAR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00128">ast.h:128</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ae40b2bbc8497fe7491104d606e46f436"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae40b2bbc8497fe7491104d606e46f436">AST::AST_REPEAT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00126">ast.h:126</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ad3ac9db4b9656802b06f81a7ff55536e"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ad3ac9db4b9656802b06f81a7ff55536e">AST::AST_WHILE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00125">ast.h:125</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a735911579b6f42da5ccd44a9335835eb"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a735911579b6f42da5ccd44a9335835eb">AST::AST_EQX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00092">ast.h:92</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html">AST::AstNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00143">ast.h:143</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_ab991ae06259f26f44204f1232a7914f2"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#ab991ae06259f26f44204f1232a7914f2">VERILOG_FRONTEND::current_function_or_task</a></div><div class="ttdeci">struct AstNode * current_function_or_task</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00092">verilog_parser.tab.cc:92</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_a69282693b00b0b8bbd5dbc513a1581be"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#a69282693b00b0b8bbd5dbc513a1581be">AST_INTERNAL::current_ast</a></div><div class="ttdeci">AstNode * current_ast</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00057">ast.cc:57</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ac8de6539b9e3c0d0f90f8bdea6da0535"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ac8de6539b9e3c0d0f90f8bdea6da0535">AST::AST_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00094">ast.h:94</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a956b2cc3cd225a945285d076f70cbf35"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a956b2cc3cd225a945285d076f70cbf35">yyr1</a></div><div class="ttdeci">static const yytype_uint16 yyr1[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01206">verilog_parser.tab.cc:1206</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ae59196b3765411a06cf234cf9bcae2e7"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ae59196b3765411a06cf234cf9bcae2e7">YYEMPTY</a></div><div class="ttdeci">#define YYEMPTY</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01286">verilog_parser.tab.cc:1286</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a5009a01575109dcb08b89b2afcd7ebb3"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5009a01575109dcb08b89b2afcd7ebb3">AST::AST_GENBLOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00132">ast.h:132</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a61b7b7e3d785637d0bcabd80493973af"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a61b7b7e3d785637d0bcabd80493973af">AST::AST_REALVALUE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00062">ast.h:62</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aa04f8e7b4cd59928e757942ce592f45e"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa04f8e7b4cd59928e757942ce592f45e">AST::AST_PRIMITIVE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00114">ast.h:114</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a1a9dc526fd390d4808252bd631c4c2f7"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a1a9dc526fd390d4808252bd631c4c2f7">YYSTACK_FREE</a></div><div class="ttdeci">#define YYSTACK_FREE</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00421">verilog_parser.tab.cc:421</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a75d260730a6c379a94ea28f63a7b9275"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a75d260730a6c379a94ea28f63a7b9275">YYNTOKENS</a></div><div class="ttdeci">#define YYNTOKENS</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00515">verilog_parser.tab.cc:515</a></div></div>
<div class="ttc" id="unionYYSTYPE_html_aa194a6d7eb96a0154e5628da125c97a6"><div class="ttname"><a href="../../da/d7e/unionYYSTYPE.html#aa194a6d7eb96a0154e5628da125c97a6">YYSTYPE::string</a></div><div class="ttdeci">char * string</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dd4/ilang__parser_8tab_8cc_source.html#l00175">ilang_parser.tab.cc:175</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4af2c34ac80f6dd0cba40d19dad4c60fa1"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af2c34ac80f6dd0cba40d19dad4c60fa1">AST::AST_BIT_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00076">ast.h:76</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a6d39cfd55875de3316f76edb1891c999"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a6d39cfd55875de3316f76edb1891c999">yypgoto</a></div><div class="ttdeci">static const yytype_int16 yypgoto[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00846">verilog_parser.tab.cc:846</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a78115d5de999f8b7030ceca531f27dcd"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a78115d5de999f8b7030ceca531f27dcd">VERILOG_FRONTEND::astbuf3</a></div><div class="ttdeci">struct AstNode * astbuf3</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00091">verilog_parser.tab.cc:91</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a1d6a784fe07027d4da1e69eee5894f1d"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a1d6a784fe07027d4da1e69eee5894f1d">AST::AST_LOGIC_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00105">ast.h:105</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aac7fcbee3c60239e99e8dfde521d62ab"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aac7fcbee3c60239e99e8dfde521d62ab">yystos</a></div><div class="ttdeci">static const yytype_uint16 yystos[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01136">verilog_parser.tab.cc:1136</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ab4e417acf2b127a71c4337335877ca78"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab4e417acf2b127a71c4337335877ca78">AST::AST_SHIFT_SLEFT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00086">ast.h:86</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ae0d0a8d677860a2f659e549f3af8b86e"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae0d0a8d677860a2f659e549f3af8b86e">AST::AST_PARAMETER</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00054">ast.h:54</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02">AST::AST_ASSIGN_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00119">ast.h:119</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a3e2101757251d6084a66a33bcd68df0f"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a3e2101757251d6084a66a33bcd68df0f">yypact_value_is_default</a></div><div class="ttdeci">#define yypact_value_is_default(Yystate)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00694">verilog_parser.tab.cc:694</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST::AST_BLOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00118">ast.h:118</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a14e37d5643c5c3f8fa15aa18d794600c">AST::AST_RANGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00059">ast.h:59</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af325a12ad294897b19b9d5ef665772f6"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af325a12ad294897b19b9d5ef665772f6">yytable_value_is_error</a></div><div class="ttdeci">#define yytable_value_is_error(Yytable_value)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00699">verilog_parser.tab.cc:699</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a003eff576053a7210bfaec2e8a77b8f9"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a003eff576053a7210bfaec2e8a77b8f9">VERILOG_FRONTEND::astbuf2</a></div><div class="ttdeci">struct AstNode * astbuf2</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00091">verilog_parser.tab.cc:91</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a67a5c2121715042b5e472fa50628597f"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a67a5c2121715042b5e472fa50628597f">AST::AST_LOGIC_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00104">ast.h:104</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a4b2dcbaecef5fc14dd4743f90f7b3c82"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a4b2dcbaecef5fc14dd4743f90f7b3c82">AST::AstNode::range_right</a></div><div class="ttdeci">int range_right</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00159">ast.h:159</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a9b14954688b1f3cca84e71e63fad405c"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9b14954688b1f3cca84e71e63fad405c">AST::AST_TO_UNSIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00071">ast.h:71</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aa34b998a7d10e810868620d09ffcfc71"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aa34b998a7d10e810868620d09ffcfc71">yytable</a></div><div class="ttdeci">static const yytype_int16 yytable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00890">verilog_parser.tab.cc:890</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a49ad456240785266cadae498ddae9310"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a49ad456240785266cadae498ddae9310">YY_REDUCE_PRINT</a></div><div class="ttdeci">#define YY_REDUCE_PRINT(Rule)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01432">verilog_parser.tab.cc:1432</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a41a1171e824a12e0d44c37d42d0d480a"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a41a1171e824a12e0d44c37d42d0d480a">AST::AST_TO_SIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00070">ast.h:70</a></div></div>
<div class="ttc" id="unionyyalloc_html_a4800e0520a89a4789afa7b5d82197e65"><div class="ttname"><a href="../../d8/d97/unionyyalloc.html#a4800e0520a89a4789afa7b5d82197e65">yyalloc::yyss_alloc</a></div><div class="ttdeci">yytype_int16 yyss_alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dd4/ilang__parser_8tab_8cc_source.html#l00381">ilang_parser.tab.cc:381</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a776f72b1e27312e8374a31487d923443"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a776f72b1e27312e8374a31487d923443">AST::AstNode::is_reg</a></div><div class="ttdeci">bool is_reg</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00158">ast.h:158</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a5603e43076a7c23341472ae8408c9f23"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">VERILOG_FRONTEND::port_counter</a></div><div class="ttdeci">int port_counter</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00086">verilog_parser.tab.cc:86</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aeb1508a3a38ec5d64c27e8eca25330b5"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aeb1508a3a38ec5d64c27e8eca25330b5">YYINITDEPTH</a></div><div class="ttdeci">#define YYINITDEPTH</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01451">verilog_parser.tab.cc:1451</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4af9b11a96e63567cfe089c0f9fe417a74"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af9b11a96e63567cfe089c0f9fe417a74">AST::AST_TCALL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00111">ast.h:111</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a5dba10cf1ab5739d561b7bc0fc8f459b"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5dba10cf1ab5739d561b7bc0fc8f459b">AST::AST_EDGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00136">ast.h:136</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a5611300548b2030d86b6ab9168132b88"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a5611300548b2030d86b6ab9168132b88">yylex</a></div><div class="ttdeci">#define yylex</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00064">verilog_parser.tab.cc:64</a></div></div>
<div class="ttc" id="unionYYSTYPE_html_a40f3757b3f0d02e33da1d657e2b88a64"><div class="ttname"><a href="../../da/d7e/unionYYSTYPE.html#a40f3757b3f0d02e33da1d657e2b88a64">YYSTYPE::al</a></div><div class="ttdeci">std::map&lt; std::string, YOSYS_NAMESPACE_PREFIX AST::AstNode * &gt; * al</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00251">verilog_parser.tab.cc:251</a></div></div>
<div class="ttc" id="unionyyalloc_html_a9326f4fdc6f737a929444427836d8928"><div class="ttname"><a href="../../d8/d97/unionyyalloc.html#a9326f4fdc6f737a929444427836d8928">yyalloc::yyvs_alloc</a></div><div class="ttdeci">YYSTYPE yyvs_alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dd4/ilang__parser_8tab_8cc_source.html#l00382">ilang_parser.tab.cc:382</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aa6c7a65b580c214b2ea832fd7bdd472e"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aa6c7a65b580c214b2ea832fd7bdd472e">YYACCEPT</a></div><div class="ttdeci">#define YYACCEPT</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01289">verilog_parser.tab.cc:1289</a></div></div>
<div class="ttc" id="ilang__parser_8tab_8cc_html_ade5b97f0021a4f6c5922ead3744ab297"><div class="ttname"><a href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a></div><div class="ttdeci">short int yytype_int16</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dd4/ilang__parser_8tab_8cc_source.html#l00222">ilang_parser.tab.cc:222</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a364f7377af7711dae97a941be1f7ffb9"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a364f7377af7711dae97a941be1f7ffb9">free_attr</a></div><div class="ttdeci">static void free_attr(std::map&lt; std::string, AstNode * &gt; *al)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00122">verilog_parser.tab.cc:122</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a28c7763e00ba8118bb2871ac3faa4335"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a28c7763e00ba8118bb2871ac3faa4335">VERILOG_FRONTEND::case_type_stack</a></div><div class="ttdeci">std::vector&lt; char &gt; case_type_stack</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00095">verilog_parser.tab.cc:95</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a0369a5439875a13cd4f5d8afe33f8599"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a0369a5439875a13cd4f5d8afe33f8599">VERILOG_FRONTEND::attr_list</a></div><div class="ttdeci">std::map&lt; std::string, AstNode * &gt; attr_list</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00088">verilog_parser.tab.cc:88</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af6d6ca80e87922f90264f1a4a802ea04"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af6d6ca80e87922f90264f1a4a802ea04">YYDPRINTF</a></div><div class="ttdeci">#define YYDPRINTF(Args)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01327">verilog_parser.tab.cc:1327</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_afd2adb2274e61b81cf475d1ebea69d50"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#afd2adb2274e61b81cf475d1ebea69d50">yyerror</a></div><div class="ttdeci">#define yyerror</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00065">verilog_parser.tab.cc:65</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a75432801e00284fe7c536cf881121720"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a75432801e00284fe7c536cf881121720">AST::AST_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00089">ast.h:89</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a40beb355f2cf230a99e2e2bb54909a5a"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a40beb355f2cf230a99e2e2bb54909a5a">YYSTACK_BYTES</a></div><div class="ttdeci">#define YYSTACK_BYTES(N)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00465">verilog_parser.tab.cc:465</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a0d1beb48ee41a6b0500c4b70aab46c22"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a0d1beb48ee41a6b0500c4b70aab46c22">AST::AST_ALWAYS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00116">ast.h:116</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ae780b90b638f37309f20dc07f94e8221"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ae780b90b638f37309f20dc07f94e8221">YYSTACK_RELOCATE</a></div><div class="ttdeci">#define YYSTACK_RELOCATE(Stack_alloc, Stack)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00476">verilog_parser.tab.cc:476</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ae4f13ec152486fcd6d3eeb4eff1dbf39"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae4f13ec152486fcd6d3eeb4eff1dbf39">AST::AST_ASSIGN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00112">ast.h:112</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aabde41b7c1a262548d0581de0a313ca9"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aabde41b7c1a262548d0581de0a313ca9">AST::AST_ARGUMENT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00058">ast.h:58</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a709eb806954ad022eaa2de43fbae3050"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a709eb806954ad022eaa2de43fbae3050">append_attr_clone</a></div><div class="ttdeci">static void append_attr_clone(AstNode *ast, std::map&lt; std::string, AstNode * &gt; *al)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00113">verilog_parser.tab.cc:113</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a36ddbff93ad6e401616f831c121619b5"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">AST::AstNode::type</a></div><div class="ttdeci">AstNodeType type</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00146">ast.h:146</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a25298af10c853371e8da3227e3feaaa0"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a25298af10c853371e8da3227e3feaaa0">YY_</a></div><div class="ttdeci">#define YY_(Msgid)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00323">verilog_parser.tab.cc:323</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aa8893972b267a1feb66c019d92ed0047"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa8893972b267a1feb66c019d92ed0047">AST::AST_REDUCE_BOOL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00083">ast.h:83</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a07bd45f3c252b4c24e65f830a8a89be4"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a07bd45f3c252b4c24e65f830a8a89be4">AST::AstNode::range_left</a></div><div class="ttdeci">int range_left</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00159">ast.h:159</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ae67923760a28e3b7ed3aa2cfaef7f9a2"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ae67923760a28e3b7ed3aa2cfaef7f9a2">YYLAST</a></div><div class="ttdeci">#define YYLAST</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00512">verilog_parser.tab.cc:512</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a6a0c3b6a99c584254174168c3fd41f13"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a6a0c3b6a99c584254174168c3fd41f13">VERILOG_FRONTEND::port_stubs</a></div><div class="ttdeci">std::map&lt; std::string, int &gt; port_stubs</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00087">verilog_parser.tab.cc:87</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aa31844b6b1f07bc5968c481d9337e928"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa31844b6b1f07bc5968c481d9337e928">AST::AST_SHIFT_SRIGHT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00087">ast.h:87</a></div></div>
<div class="ttc" id="unionyyalloc_html"><div class="ttname"><a href="../../d8/d97/unionyyalloc.html">yyalloc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dd4/ilang__parser_8tab_8cc_source.html#l00379">ilang_parser.tab.cc:379</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a14ba2b263c446ffed1c888c4b42ae40c"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a14ba2b263c446ffed1c888c4b42ae40c">YYMAXDEPTH</a></div><div class="ttdeci">#define YYMAXDEPTH</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01462">verilog_parser.tab.cc:1462</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a3d9d726225f9f9980b863ed6c70920d1"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a3d9d726225f9f9980b863ed6c70920d1">AST::AST_DIV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00099">ast.h:99</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a12560fbac60f22a9d02984cef846d95e"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a12560fbac60f22a9d02984cef846d95e">AST::AST_MUL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00098">ast.h:98</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ae21bcae3d666458ac942634ad3f8cd26"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae21bcae3d666458ac942634ad3f8cd26">AST::AST_BIT_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00075">ast.h:75</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_ab7d05930b80f1c563b8a588fb8f0b06b"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b">AST::AstNode::clone</a></div><div class="ttdeci">AstNode * clone()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00208">ast.cc:208</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af07d89f5ceaea0c7c8252cc41fd75f37"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37">free</a></div><div class="ttdeci">void free(void *)</div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a956a31a9c729bfe871bb770d99e1942d"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a956a31a9c729bfe871bb770d99e1942d">yynerrs</a></div><div class="ttdeci">#define yynerrs</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00067">verilog_parser.tab.cc:67</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae016c4d4c258dedd9a92462a0656cf9e">AST::AST_IDENTIFIER</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00064">ast.h:64</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ac02b252dbd29cff3ba219f71ee7dfe9d"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ac02b252dbd29cff3ba219f71ee7dfe9d">AST::AST_MODULE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00046">ast.h:46</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a1c510d33cb388afc9411141ba3076a36"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a1c510d33cb388afc9411141ba3076a36">YY_SYMBOL_PRINT</a></div><div class="ttdeci">#define YY_SYMBOL_PRINT(Title, Type, Value, Location)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01339">verilog_parser.tab.cc:1339</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a99616bee8de5460e09a9c6420e6f2d5c"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a99616bee8de5460e09a9c6420e6f2d5c">AST::AST_CONCAT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00072">ast.h:72</a></div></div>
<div class="ttc" id="unionYYSTYPE_html"><div class="ttname"><a href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dd4/ilang__parser_8tab_8cc_source.html#l00171">ilang_parser.tab.cc:171</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aec2e169b98eaf9a1abf5fa521cebe0d7"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aec2e169b98eaf9a1abf5fa521cebe0d7">AST::AST_LT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00088">ast.h:88</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af434820fddd4631c08de7a1d9629ff18"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af434820fddd4631c08de7a1d9629ff18">yycheck</a></div><div class="ttdeci">static const yytype_int16 yycheck[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01012">verilog_parser.tab.cc:1012</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a4d15dd39fbbeed742fb05cbd20a4cbf3"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4d15dd39fbbeed742fb05cbd20a4cbf3">AST::AST_MOD</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00100">ast.h:100</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4afdac4c5efabc985acef26f602c4947d9"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4afdac4c5efabc985acef26f602c4947d9">AST::AST_REDUCE_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00081">ast.h:81</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7d535939e93253736c6eeda569d24de5"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7d535939e93253736c6eeda569d24de5">YYSIZE_T</a></div><div class="ttdeci">#define YYSIZE_T</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00307">verilog_parser.tab.cc:307</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ae171978ef7b9687a16f0f65e6e0f84b2"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ae171978ef7b9687a16f0f65e6e0f84b2">AST::AST_REPLICATE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00073">ast.h:73</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ad5b052d3e7ca1e3fe50bcd36cfa99cc8"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ad5b052d3e7ca1e3fe50bcd36cfa99cc8">AST::AST_DEFPARAM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00056">ast.h:56</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a54aee6bb504c0e0d35aeb142f0e9b78d"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a54aee6bb504c0e0d35aeb142f0e9b78d">AST::AstNode::is_signed</a></div><div class="ttdeci">bool is_signed</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00158">ast.h:158</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a61b80c9d72e1120dfa07abf9fd56ad48"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a61b80c9d72e1120dfa07abf9fd56ad48">AST::AstNode::str</a></div><div class="ttdeci">std::string str</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00156">ast.h:156</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a0de52d559433ae1dd20a3dfe23e208f1"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">AST::AstNode::children</a></div><div class="ttdeci">std::vector&lt; AstNode * &gt; children</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00149">ast.h:149</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_aa2bf60677f843e7b7e3371f7c46cb548"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548">VERILOG_FRONTEND::const2ast</a></div><div class="ttdeci">AST::AstNode * const2ast(std::string code, char case_type=0, bool warn_z=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d6c/const2ast_8cc_source.html#l00135">const2ast.cc:135</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a145ddbb780f86b5f35ddfffb23e62d4d"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a145ddbb780f86b5f35ddfffb23e62d4d">YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</a></div><div class="ttdeci">#define YY_IGNORE_MAYBE_UNINITIALIZED_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00373">verilog_parser.tab.cc:373</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a620740b9b2b90bc9ef15ea4e23623b45"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620740b9b2b90bc9ef15ea4e23623b45">AST::AST_TERNARY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00107">ast.h:107</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a2b2abbe8d335b7933a69ac2f05a015d2"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a2b2abbe8d335b7933a69ac2f05a015d2">YY_IGNORE_MAYBE_UNINITIALIZED_END</a></div><div class="ttdeci">#define YY_IGNORE_MAYBE_UNINITIALIZED_END</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00374">verilog_parser.tab.cc:374</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aa8e5a270be756266f01983e886b7aeda"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa8e5a270be756266f01983e886b7aeda">AST::AST_CELL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00113">ast.h:113</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4af4405b4907fcd8bda3d10dfb1e085aba"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af4405b4907fcd8bda3d10dfb1e085aba">AST::AST_REDUCE_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00080">ast.h:80</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a52507dd312c8b75b66b9a6f425fb16b6"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a52507dd312c8b75b66b9a6f425fb16b6">VERILOG_FRONTEND::astbuf1</a></div><div class="ttdeci">struct AstNode * astbuf1</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00091">verilog_parser.tab.cc:91</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4af60d93ee9853f28645371e2fc6832d98"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af60d93ee9853f28645371e2fc6832d98">AST::AST_FUNCTION</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00048">ast.h:48</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a6e9efad8ad3dc078ec7c32b7f44be01d"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a6e9efad8ad3dc078ec7c32b7f44be01d">yydestruct</a></div><div class="ttdeci">static void yydestruct(const char *yymsg, int yytype, YYSTYPE *yyvaluep)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01693">verilog_parser.tab.cc:1693</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aca2a114887e709615c7603a6183bbbe4"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aca2a114887e709615c7603a6183bbbe4">AST::AST_POS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00102">ast.h:102</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST::AST_COND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00122">ast.h:122</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a661c19865d2d2de3468ff038b56a1329"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a661c19865d2d2de3468ff038b56a1329">VERILOG_FRONTEND::current_function_or_task_port_id</a></div><div class="ttdeci">int current_function_or_task_port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00094">verilog_parser.tab.cc:94</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a15673c31b39af7c7f81b5ef87a846a66"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a15673c31b39af7c7f81b5ef87a846a66">AST::AST_TASK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00047">ast.h:47</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4abb6d5e6bdbb627f03f1c2cfdb4883e27"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4abb6d5e6bdbb627f03f1c2cfdb4883e27">AST::AST_BIT_XNOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00078">ast.h:78</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a47d584328a263ebe1f273481684011b3"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a47d584328a263ebe1f273481684011b3">AST::AST_DEFAULT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00123">ast.h:123</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a25485d2d68d38ab08a01b2a712cd9e4c"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a25485d2d68d38ab08a01b2a712cd9e4c">AST::AST_ASSERT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00066">ast.h:66</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a30b1236e9ad7d356c5bacb1f29a738ae"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a30b1236e9ad7d356c5bacb1f29a738ae">AST::AST_PREFIX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00065">ast.h:65</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a8e4244894b0b6b07aa8c26fd60942ff8"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a8e4244894b0b6b07aa8c26fd60942ff8">AST::AST_BIT_NOT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00074">ast.h:74</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_aa6be1bc256e649b3e922410e291bc7a5"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#aa6be1bc256e649b3e922410e291bc7a5">yyr2</a></div><div class="ttdeci">static const yytype_uint8 yyr2[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01245">verilog_parser.tab.cc:1245</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a413e2990f407ad281bcbdd18faafd10f"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a413e2990f407ad281bcbdd18faafd10f">AST::AST_FCALL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00068">ast.h:68</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a31fe87f9508de2a72d8d35ecf93bb421"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a31fe87f9508de2a72d8d35ecf93bb421">VERILOG_FRONTEND::default_attr_list</a></div><div class="ttdeci">std::map&lt; std::string, AstNode * &gt; default_attr_list</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00088">verilog_parser.tab.cc:88</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a648dceb48259e3bada9ea3a66563d51f"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a648dceb48259e3bada9ea3a66563d51f">AST::AstNode::is_output</a></div><div class="ttdeci">bool is_output</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00158">ast.h:158</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a1260c5b08f1f14b7e6e934fa5bb8bdf8"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a1260c5b08f1f14b7e6e934fa5bb8bdf8">AST::AST_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00096">ast.h:96</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a75acfb3798e577ebd296e604e422e86b"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a75acfb3798e577ebd296e604e422e86b">yylval</a></div><div class="ttdeci">#define yylval</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00069">verilog_parser.tab.cc:69</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7c044c33d6306a70b87620bdb1b478e5"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7c044c33d6306a70b87620bdb1b478e5">yydefact</a></div><div class="ttdeci">static const yytype_uint16 yydefact[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00776">verilog_parser.tab.cc:776</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a3b1e3628411fabac03abe0a337322016"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a3b1e3628411fabac03abe0a337322016">YYEOF</a></div><div class="ttdeci">#define YYEOF</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01287">verilog_parser.tab.cc:1287</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_af45042ce56e04d634420d76caeb2ee73"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#af45042ce56e04d634420d76caeb2ee73">YYSTACK_ALLOC</a></div><div class="ttdeci">#define YYSTACK_ALLOC</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00420">verilog_parser.tab.cc:420</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a0b588fadbd56d7e34450142ef23fd2da"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a0b588fadbd56d7e34450142ef23fd2da">AST::AstNode::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00159">ast.h:159</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a7a52157fbe194e3a347afc4ef750af77"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a7a52157fbe194e3a347afc4ef750af77">YY_STACK_PRINT</a></div><div class="ttdeci">#define YY_STACK_PRINT(Bottom, Top)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01401">verilog_parser.tab.cc:1401</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aa2c6f927ac0ec269a5cfa6153b2c7525"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa2c6f927ac0ec269a5cfa6153b2c7525">AST::AST_NEGEDGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00135">ast.h:135</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ad2f9773cd9c031026b2ef4c1ee7be1be"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2f9773cd9c031026b2ef4c1ee7be1be">YYPOPSTACK</a></div><div class="ttdeci">#define YYPOPSTACK(N)</div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99">AST::AST_ASSIGN_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00120">ast.h:120</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a22ff917a07917d20c9ddb9350d8ddb02"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a22ff917a07917d20c9ddb9350d8ddb02">AST::AST_GENIF</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00130">ast.h:130</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a91eae188463bf31a14bf4aea58c02741"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a91eae188463bf31a14bf4aea58c02741">AST::AST_REDUCE_XNOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00082">ast.h:82</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a326b9591db5e1baed66fe7d16cdec15a"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a326b9591db5e1baed66fe7d16cdec15a">AST::AST_GENFOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00129">ast.h:129</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a67ee679cb44611107d7b474d678982e7"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a67ee679cb44611107d7b474d678982e7">AST::AST_CELLTYPE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00063">ast.h:63</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aca8df63ab7fab292a34e9ad7dc98aa97"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aca8df63ab7fab292a34e9ad7dc98aa97">AST::AST_PARASET</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00057">ast.h:57</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a7948148617cd392dcb5cb2a4b4edf25d"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a7948148617cd392dcb5cb2a4b4edf25d">AST::AST_GT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00095">ast.h:95</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a52c12de9f634391f03b1680c3b680852"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a52c12de9f634391f03b1680c3b680852">yypact</a></div><div class="ttdeci">static const yytype_int16 yypact[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00704">verilog_parser.tab.cc:704</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_a4947c3c0c6f6ffa0abfd76efd299828a"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#a4947c3c0c6f6ffa0abfd76efd299828a">yydefgoto</a></div><div class="ttdeci">static const yytype_int16 yydefgoto[]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00867">verilog_parser.tab.cc:867</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a67d6dc68a78b471ed07bed11da1ce238"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a67d6dc68a78b471ed07bed11da1ce238">VERILOG_FRONTEND::do_not_require_port_stubs</a></div><div class="ttdeci">bool do_not_require_port_stubs</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00096">verilog_parser.tab.cc:96</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a7862a5c6e1fb0a9240c3a1adf163d542"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a7862a5c6e1fb0a9240c3a1adf163d542">AST::AST_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00090">ast.h:90</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817">AST::AST_CASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00121">ast.h:121</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_aeb8ac2159a520bb07d1ffae93daca1cf"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#aeb8ac2159a520bb07d1ffae93daca1cf">AST::AstNode::is_input</a></div><div class="ttdeci">bool is_input</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00158">ast.h:158</a></div></div>
<div class="ttc" id="verilog__parser_8tab_8cc_html_ad2b58b1851184ddb3b60fede50bc7946"><div class="ttname"><a href="../../da/ddf/verilog__parser_8tab_8cc.html#ad2b58b1851184ddb3b60fede50bc7946">YYTERROR</a></div><div class="ttdeci">#define YYTERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01314">verilog_parser.tab.cc:1314</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a60ec1acd020b7370acb074d09de4700d"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a60ec1acd020b7370acb074d09de4700d">AST::AST_TO_BITS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00069">ast.h:69</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/ddf/verilog__parser_8tab_8cc_a847a2de5c1c28c9d7055a2b89ed7dad7_cgraph.png" border="0" usemap="#da/ddf/verilog__parser_8tab_8cc_a847a2de5c1c28c9d7055a2b89ed7dad7_cgraph" alt=""/></div>
<map name="da/ddf/verilog__parser_8tab_8cc_a847a2de5c1c28c9d7055a2b89ed7dad7_cgraph" id="da/ddf/verilog__parser_8tab_8cc_a847a2de5c1c28c9d7055a2b89ed7dad7_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1213,70,1281,96"/><area shape="rect" id="node3" href="../../db/d68/structAST_1_1AstNode.html#a6f5149986f1d2dfeecc30561bd706eb5" title="AST::AstNode::mkconst_int" alt="" coords="141,418,323,444"/><area shape="rect" id="node4" href="../../da/ddf/verilog__parser_8tab_8cc.html#a938080697fe3dc66787878bd00ca8887" title="append_attr" alt="" coords="187,468,277,495"/><area shape="rect" id="node5" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0" title="frontend_verilog_yyerror" alt="" coords="153,316,311,343"/><area shape="rect" id="node7" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="451,390,523,416"/><area shape="rect" id="node16" href="../../db/d68/structAST_1_1AstNode.html#aa0aa6266407a1b88c2245577aa3a3fc1" title="AST::AstNode::mkconst_str" alt="" coords="963,19,1146,46"/><area shape="rect" id="node17" href="../../d3/dc3/namespaceRTLIL.html#a5caa40a54737cffe9b5856eb9deaef4b" title="RTLIL::unescape_id" alt="" coords="163,519,301,546"/><area shape="rect" id="node18" href="../../da/ddf/verilog__parser_8tab_8cc.html#a364f7377af7711dae97a941be1f7ffb9" title="free_attr" alt="" coords="197,570,267,596"/><area shape="rect" id="node19" href="../../db/d68/structAST_1_1AstNode.html#ab7d05930b80f1c563b8a588fb8f0b06b" title="AST::AstNode::clone" alt="" coords="161,644,303,671"/><area shape="rect" id="node20" href="../../da/ddf/verilog__parser_8tab_8cc.html#a709eb806954ad022eaa2de43fbae3050" title="append_attr_clone" alt="" coords="168,695,296,722"/><area shape="rect" id="node21" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548" title="VERILOG_FRONTEND::const2ast" alt="" coords="121,236,343,263"/><area shape="rect" id="node29" href="../../da/ddf/verilog__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="210,746,254,772"/><area shape="rect" id="node30" href="../../da/ddf/verilog__parser_8tab_8cc.html#a6e9efad8ad3dc078ec7c32b7f44be01d" title="yydestruct" alt="" coords="191,796,273,823"/><area shape="rect" id="node6" href="../../d9/d81/verilog__frontend_8h.html#a06f010946c88dbbc56b6b195e4325140" title="frontend_verilog_yyget\l_lineno" alt="" coords="411,324,562,365"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="671,272,750,299"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="858,222,897,248"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1031,222,1078,248"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="841,171,914,198"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1347,196,1413,223"/><area shape="rect" id="node13" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1195,272,1298,299"/><area shape="rect" id="node14" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1217,222,1276,248"/><area shape="rect" id="node12" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1462,196,1506,223"/><area shape="rect" id="node22" href="../../d6/d0b/namespaceMinisat.html#a8dde6eed0840d1092688c12829715cd6" title="Minisat::find" alt="" coords="441,222,532,248"/><area shape="rect" id="node23" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec" title="log_warning" alt="" coords="441,120,532,147"/><area shape="rect" id="node25" href="../../db/d68/structAST_1_1AstNode.html#acfe6df17f0345b7b97509dae85cf5ccf" title="AST::AstNode::mkconst_bits" alt="" coords="392,272,581,299"/><area shape="rect" id="node26" href="../../d6/d6c/const2ast_8cc.html#a12266e38817d459a2821c49c93c004c7" title="my_strtobin" alt="" coords="442,171,531,198"/><area shape="rect" id="node24" href="../../d4/dc1/log_8cc.html#a8c4ac3fe8197c62792c0682fff3d0283" title="logv_warning" alt="" coords="661,120,760,147"/><area shape="rect" id="node27" href="../../d6/d6c/const2ast_8cc.html#a5612b86c0a04e582dca81464b61857f4" title="my_decimal_div_by_two" alt="" coords="629,171,792,198"/><area shape="rect" id="node28" href="../../d6/d6c/const2ast_8cc.html#a76403fa141169a18b5fd5daed848ac48" title="my_ilog2" alt="" coords="674,222,747,248"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a4461d786d43b13a087b529f364ab9ce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int frontend_verilog_yydebug</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54c11a7c0d83b3a9f2820349b9f1fd32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> frontend_verilog_yylval</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e2c7c7373b818c86b2df7106a92327c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yychar</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01709">1709</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af434820fddd4631c08de7a1d9629ff18"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yycheck[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01012">1012</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ab138aa8e11f58bcdcc7134adf240ea8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yydebug</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01440">1440</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a7c044c33d6306a70b87620bdb1b478e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a> yydefact[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00776">776</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a4947c3c0c6f6ffa0abfd76efd299828a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yydefgoto[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">      -1,     1,     2,     5,   274,     7,    16,   275,    11,    31,</div>
<div class="line">      21,    22,    23,    65,     9,    35,    71,   187,   294,   246,</div>
<div class="line">     247,   293,   129,   192,   254,   297,   193,   249,   420,   356,</div>
<div class="line">     252,   308,   309,    41,   100,   101,   267,    43,   255,   434,</div>
<div class="line">      10,    72,   199,   341,    44,   138,   196,   131,   197,    28,</div>
<div class="line">      78,   140,   345,   207,   208,   399,   210,   370,   419,   496,</div>
<div class="line">     459,   329,   376,   330,   377,   568,   248,   331,   379,   380,</div>
<div class="line">     277,   454,   523,   488,   489,   209,   333,   381,   382,   334,</div>
<div class="line">     438,   441,   395,   504,   477,   511,   549,   478,   479,   480,</div>
<div class="line">     472,   535,   536,   554,   587,   555,   335,   439,   509,   440,</div>
<div class="line">     474,   545,   546,   385,   278,   336,   279,   280,   413,   447,</div>
<div class="line">     449,   596,   645,   520,   521,   518,   525,   337,   566,   648,</div>
<div class="line">     483,   595,   620,   599,   623,   624,   643,   557,   592,   593,</div>
<div class="line">     631,   617,   618,    66,   282,   347,   457,   287,   288,   289,</div>
<div class="line">     388,   435,   436,   432,   574,   500,   515,   430,   604,   531,</div>
<div class="line">     605,   572,   556,    68,   159,    93</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00867">867</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a539b86ee4bb46824a194f22eb69903d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d7e/unionYYSTYPE.html">YYSTYPE</a> yylval</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01712">1712</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a0ea9e3b522e448ac462274fe70e1be82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yynerrs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01714">1714</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a52c12de9f634391f03b1680c3b680852"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yypact[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00704">704</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a6d39cfd55875de3316f76edb1891c999"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yypgoto[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    -521,  -521,  -521,   111,    27,  -521,  -521,    -1,  -521,  -521,</div>
<div class="line">     453,  -521,   456,   -11,  -521,  -521,  -521,  -521,  -521,   200,</div>
<div class="line">    -521,  -521,  -521,  -521,  -194,    77,   255,  -521,  -521,  -152,</div>
<div class="line">    -521,  -521,   198,   -51,   295,   -18,  -521,  -521,  -521,   256,</div>
<div class="line">    -232,  -521,  -521,  -521,  -521,  -521,   244,  -182,  -521,  -521,</div>
<div class="line">     379,  -521,  -521,  -521,   243,  -521,   258,  -125,  -166,    57,</div>
<div class="line">    -230,  -521,  -521,  -521,  -521,    -7,  -432,  -521,  -521,    99,</div>
<div class="line">    -231,  -521,  -521,  -521,     2,  -356,  -521,  -521,   100,  -521,</div>
<div class="line">    -521,  -521,  -521,  -521,  -466,  -521,  -521,  -521,    13,  -521,</div>
<div class="line">    -521,   -45,  -521,  -520,  -521,  -521,  -521,  -521,  -521,  -521,</div>
<div class="line">    -521,  -521,  -311,  -338,  -521,  -521,  -429,  -318,  -521,  -521,</div>
<div class="line">    -521,  -521,  -521,  -521,  -521,  -521,  -521,   259,  -521,  -521,</div>
<div class="line">    -521,  -521,  -521,  -521,  -521,  -521,  -521,  -521,  -521,  -521,</div>
<div class="line">    -521,   -93,  -521,  -159,  -521,   131,  -521,    79,  -521,   185,</div>
<div class="line">     121,    16,   298,  -521,  -521,  -521,  -521,  -521,  -475,  -521,</div>
<div class="line">     -79,  -521,   -28,   483,  -521,   403</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00846">846</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a956b2cc3cd225a945285d076f70cbf35"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a> yyr1[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01206">1206</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aa6be1bc256e649b3e922410e291bc7a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a> yyr2[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01245">1245</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a6759275247eca11f6e342fa0117346df"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a> yyrline[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00573">573</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aac7fcbee3c60239e99e8dfde521d62ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a00c27c9da5ed06a830b216c8934e6b28">yytype_uint16</a> yystos[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l01136">1136</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aa34b998a7d10e810868620d09ffcfc71"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#ade5b97f0021a4f6c5922ead3744ab297">yytype_int16</a> yytable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00890">890</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ab779f3189fbfd3b164b7802b945d619b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char* const yytname[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00615">615</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a384fb3797a340a5415c03719ebab9c67"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a79c09f9dcfd0f7a32f598ea3910d2206">yytype_uint8</a> yytranslate[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00533">533</a> of file <a class="el" href="../../da/ddf/verilog__parser_8tab_8cc_source.html">verilog_parser.tab.cc</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_f80ff6a6bf04c03cda5161d6e46eabc4.html">frontends</a></li><li class="navelem"><a class="el" href="../../dir_be8d076ea87725a130c1b6992281dace.html">verilog</a></li><li class="navelem"><a class="el" href="../../da/ddf/verilog__parser_8tab_8cc.html">verilog_parser.tab.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:17 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
