# **DMA + AXI4 Subsystem Verification (UVM) - Project Overview**

This repository contains a complete **UVM-based Simple Memory-Copy DMA + AXI4 Subsystem Verification Environment**.

ğŸ“ Project Structure
<p>This repository contains a complete <strong>UVM-based Simple Memory-Copy DMA Subsystem Verification Environment</strong>.</p>

DMA_AXI4_Verification/
â”‚â”€â”€ docs/ â†’ Project document (detailed)
â”‚â”€â”€ rtl/ â†’ DUT + AXI memory + interfaces
â”‚ â”œâ”€â”€ axi_if.sv â†’ AXI4 interface signals
â”‚ â”œâ”€â”€ cfg_if.sv â†’ DMA config interface
â”‚ â”œâ”€â”€ dma.sv â†’ DMA module (DUT)
â”‚ â”œâ”€â”€ axi_mem.sv â†’ Memory model
â”‚â”€â”€ tb/
â”‚ â”œâ”€â”€ dma_pkg.sv â†’ Package for sequences, transaction items
â”‚ â”œâ”€â”€ dma_txn.sv â†’ Transaction item
â”‚ â”œâ”€â”€ dma_sequences.sv â†’ Smoke, burst, random sequences
â”‚ â”œâ”€â”€ dma_driver.sv â†’ Driver
â”‚ â”œâ”€â”€ axi_monitor.sv â†’ Monitor
â”‚ â”œâ”€â”€ dma_scoreboard.sv â†’ Scoreboard
â”‚ â”œâ”€â”€ dma_coverage.sv â†’ Coverage
â”‚ â”œâ”€â”€ dma_agent.sv â†’ Agent
â”‚ â”œâ”€â”€ dma_env.sv â†’ Environment
â”‚â”€â”€ tests/
â”‚ â”œâ”€â”€ base_test.sv
â”‚ â”œâ”€â”€ smoke_test.sv
â”‚ â”œâ”€â”€ burst_test.sv
â”‚ â”œâ”€â”€ random_test.sv
â”‚â”€â”€ tb_top.sv

ğŸ“Œ Project Summary
<p> This project verifies a <strong>Simple Memory-Copy DMA Subsystem</strong> using <strong>SystemVerilog and UVM methodology</strong>. It includes complete stimulus, checking, coverage, scoreboard, and assertions. </p> <ul> <li>Memory-to-memory DMA transfers over AXI4</li> <li>Assertions inside interfaces (protocol timing checks)</li> <li>Scoreboard compares expected vs actual memory content</li> <li>Monitor publishes read/write transactions via analysis ports</li> <li>Functional + code coverage goals</li> <li>Random, directed, and stress tests for full verification</li> </ul>
ğŸ¯ Features Verified
<ul> <li>Correct DMA programming via cfg_if interface (SRC, DST, LEN, START/DONE)</li> <li>AXI4 handshake correctness (AW, W, AR, R channels)</li> <li>Read/write data correctness in memory</li> <li>Back-to-back and burst transfers</li> <li>Partial and full beats handling</li> <li>Large transfers and stress/random scenarios</li> </ul>
ğŸ§© UVM Components Included
<ul> <li><strong>Transaction</strong> â€“ dma_txn: src_addr, dst_addr, length</li> <li><strong>Sequence Items</strong> â€“ dma_base_seq and specialized sequences (directed, random, back-to-back, large, stress)</li> <li><strong>Driver</strong> â€“ Drives cfg_if and initiates DMA transfers</li> <li><strong>Monitor</strong> â€“ Observes AXI4 read/write channels</li> <li><strong>Scoreboard</strong> â€“ Compares memory model vs DUT transfer results</li> <li><strong>Coverage</strong> â€“ Length, src/dst addresses, back-to-back, burst coverage</li> <li><strong>Agent</strong> â€“ Driver + Monitor</li> <li><strong>Environment</strong> â€“ Agent + Scoreboard + Coverage</li> <li><strong>Tests</strong> â€“ dma_base_test runs all sequences</li> </ul>
ğŸ“ Testcases Implemented
<ul> <li>âœ” smoke_test â€” simple DMA transfer verification</li> <li>âœ” directed_test â€” specific src/dst/length DMA transfer</li> <li>âœ” back_to_back_test â€” multiple consecutive DMA transfers</li> <li>âœ” large_test â€” single large transfer</li> <li>âœ” random_test â€” randomized DMA transfers</li> <li>âœ” stress_test â€” heavy load/randomized sequences</li> </ul>
ğŸ“Š Sign-off Flow
<p>The verification flow used here matches industry standards:</p> <ol> <li>Smoke test to verify basic connectivity</li> <li>Directed and deterministic tests</li> <li>Back-to-back and burst transfers</li> <li>Randomized transactions for corner cases</li> <li>Large transfer scenarios</li> <li>Scoreboard and functional coverage checking</li> <li>Regression and full verification sign-off</li> </ol>
ğŸ Conclusion
<p> This project demonstrates a clean, modular, and fully reusable DMA UVM testbench. It verifies the memory-copy DMA subsystem thoroughly using a combination of: </p> <p><strong>âœ” Assertions + âœ” Scoreboard + âœ” Coverage + âœ” Random & Directed Tests</strong></p>
