###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       141140   # Number of WRITE/WRITEP commands
num_reads_done                 =       418706   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       360985   # Number of read row buffer hits
num_read_cmds                  =       418706   # Number of READ/READP commands
num_writes_done                =       141203   # Number of read requests issued
num_write_row_hits             =       103050   # Number of write row buffer hits
num_act_cmds                   =        96151   # Number of ACT commands
num_pre_cmds                   =        96126   # Number of PRE commands
num_ondemand_pres              =        77962   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9329015   # Cyles of rank active rank.0
rank_active_cycles.1           =      9011697   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       670985   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       988303   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       516794   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4016   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1208   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1469   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          908   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          529   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          737   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1265   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1583   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2180   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29318   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =          703   # Write cmd latency (cycles)
write_latency[40-59]           =         1152   # Write cmd latency (cycles)
write_latency[60-79]           =         2846   # Write cmd latency (cycles)
write_latency[80-99]           =         5894   # Write cmd latency (cycles)
write_latency[100-119]         =         7832   # Write cmd latency (cycles)
write_latency[120-139]         =        10830   # Write cmd latency (cycles)
write_latency[140-159]         =        10600   # Write cmd latency (cycles)
write_latency[160-179]         =         9490   # Write cmd latency (cycles)
write_latency[180-199]         =         9224   # Write cmd latency (cycles)
write_latency[200-]            =        82550   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       208905   # Read request latency (cycles)
read_latency[40-59]            =        63157   # Read request latency (cycles)
read_latency[60-79]            =        44868   # Read request latency (cycles)
read_latency[80-99]            =        14878   # Read request latency (cycles)
read_latency[100-119]          =        10412   # Read request latency (cycles)
read_latency[120-139]          =         8044   # Read request latency (cycles)
read_latency[140-159]          =         6431   # Read request latency (cycles)
read_latency[160-179]          =         5395   # Read request latency (cycles)
read_latency[180-199]          =         4285   # Read request latency (cycles)
read_latency[200-]             =        52331   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.04571e+08   # Write energy
read_energy                    =  1.68822e+09   # Read energy
act_energy                     =  2.63069e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.22073e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.74385e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82131e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6233e+09   # Active standby energy rank.1
average_read_latency           =       104.51   # Average read request latency (cycles)
average_interarrival           =      17.8569   # Average request interarrival latency (cycles)
total_energy                   =  1.56016e+10   # Total energy (pJ)
average_power                  =      1560.16   # Average power (mW)
average_bandwidth              =      4.77789   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       151892   # Number of WRITE/WRITEP commands
num_reads_done                 =       428965   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       370779   # Number of read row buffer hits
num_read_cmds                  =       428970   # Number of READ/READP commands
num_writes_done                =       151977   # Number of read requests issued
num_write_row_hits             =       113725   # Number of write row buffer hits
num_act_cmds                   =        96695   # Number of ACT commands
num_pre_cmds                   =        96674   # Number of PRE commands
num_ondemand_pres              =        77409   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9187511   # Cyles of rank active rank.0
rank_active_cycles.1           =      9119922   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       812489   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       880078   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       537437   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4567   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1170   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1421   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          875   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          493   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          690   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1232   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1499   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2164   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29445   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          891   # Write cmd latency (cycles)
write_latency[40-59]           =         1564   # Write cmd latency (cycles)
write_latency[60-79]           =         4075   # Write cmd latency (cycles)
write_latency[80-99]           =         7747   # Write cmd latency (cycles)
write_latency[100-119]         =         9765   # Write cmd latency (cycles)
write_latency[120-139]         =        11525   # Write cmd latency (cycles)
write_latency[140-159]         =        11092   # Write cmd latency (cycles)
write_latency[160-179]         =        10181   # Write cmd latency (cycles)
write_latency[180-199]         =        10030   # Write cmd latency (cycles)
write_latency[200-]            =        84994   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       203312   # Read request latency (cycles)
read_latency[40-59]            =        69504   # Read request latency (cycles)
read_latency[60-79]            =        49932   # Read request latency (cycles)
read_latency[80-99]            =        16401   # Read request latency (cycles)
read_latency[100-119]          =        10929   # Read request latency (cycles)
read_latency[120-139]          =         8382   # Read request latency (cycles)
read_latency[140-159]          =         6451   # Read request latency (cycles)
read_latency[160-179]          =         5250   # Read request latency (cycles)
read_latency[180-199]          =         4339   # Read request latency (cycles)
read_latency[200-]             =        54465   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.58245e+08   # Write energy
read_energy                    =  1.72961e+09   # Read energy
act_energy                     =  2.64558e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.89995e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.22437e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73301e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69083e+09   # Active standby energy rank.1
average_read_latency           =      107.001   # Average read request latency (cycles)
average_interarrival           =      17.2119   # Average request interarrival latency (cycles)
total_energy                   =  1.56933e+10   # Total energy (pJ)
average_power                  =      1569.33   # Average power (mW)
average_bandwidth              =      4.95737   # Average bandwidth
