Timing Analyzer report for top
Sun Oct 12 20:30:45 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1000mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1000mV 85C Model Setup Summary
  8. Slow 1000mV 85C Model Hold Summary
  9. Slow 1000mV 85C Model Recovery Summary
 10. Slow 1000mV 85C Model Removal Summary
 11. Slow 1000mV 85C Model Minimum Pulse Width Summary
 12. Slow 1000mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1000mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1000mV 85C Model Metastability Summary
 15. Slow 1000mV 0C Model Fmax Summary
 16. Slow 1000mV 0C Model Setup Summary
 17. Slow 1000mV 0C Model Hold Summary
 18. Slow 1000mV 0C Model Recovery Summary
 19. Slow 1000mV 0C Model Removal Summary
 20. Slow 1000mV 0C Model Minimum Pulse Width Summary
 21. Slow 1000mV 0C Model Setup: 'FPGA_CLK1_50'
 22. Slow 1000mV 0C Model Hold: 'FPGA_CLK1_50'
 23. Slow 1000mV 0C Model Metastability Summary
 24. Fast 1000mV 0C Model Setup Summary
 25. Fast 1000mV 0C Model Hold Summary
 26. Fast 1000mV 0C Model Recovery Summary
 27. Fast 1000mV 0C Model Removal Summary
 28. Fast 1000mV 0C Model Minimum Pulse Width Summary
 29. Fast 1000mV 0C Model Setup: 'FPGA_CLK1_50'
 30. Fast 1000mV 0C Model Hold: 'FPGA_CLK1_50'
 31. Fast 1000mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1000mv 0c Model)
 36. Signal Integrity Metrics (Slow 1000mv 85c Model)
 37. Signal Integrity Metrics (Fast 1000mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8L                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow 1000mV 85C Model Fmax Summary                 ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 240.38 MHz ; 240.38 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1000mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -3.160 ; -62.801       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1000mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.512 ; 0.000         ;
+--------------+-------+---------------+


------------------------------------------
; Slow 1000mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1000mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1000mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; FPGA_CLK1_50 ; -3.000 ; -50.601                   ;
+--------------+--------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.160 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 4.077      ;
; -3.155 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 4.072      ;
; -3.147 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.530      ;
; -3.116 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 4.033      ;
; -3.113 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 4.030      ;
; -3.051 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.968      ;
; -3.049 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.432      ;
; -3.046 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.477      ;
; -3.021 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.405      ;
; -3.016 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.397      ;
; -3.011 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.928      ;
; -3.004 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.435      ;
; -2.982 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.365      ;
; -2.979 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.896      ;
; -2.965 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.346      ;
; -2.953 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.870      ;
; -2.953 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.870      ;
; -2.952 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.869      ;
; -2.925 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.843      ;
; -2.918 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.299      ;
; -2.899 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.816      ;
; -2.896 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.279      ;
; -2.892 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.571     ; 3.326      ;
; -2.890 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.377      ; 4.272      ;
; -2.886 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.803      ;
; -2.879 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.796      ;
; -2.867 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.248      ;
; -2.851 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.232      ;
; -2.850 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.571     ; 3.284      ;
; -2.849 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.230      ;
; -2.843 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.224      ;
; -2.840 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.757      ;
; -2.839 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.377      ; 4.221      ;
; -2.839 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.377      ; 4.221      ;
; -2.835 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.752      ;
; -2.834 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.751      ;
; -2.832 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.213      ;
; -2.829 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.746      ;
; -2.827 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.210      ;
; -2.825 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.743      ;
; -2.820 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.717      ;
; -2.800 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.717      ;
; -2.800 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.181      ;
; -2.781 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.698      ;
; -2.765 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.146      ;
; -2.760 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.677      ;
; -2.759 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.142      ;
; -2.759 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.142      ;
; -2.756 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.139      ;
; -2.756 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.139      ;
; -2.754 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.671      ;
; -2.744 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.176      ;
; -2.734 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.115      ;
; -2.731 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.648      ;
; -2.729 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.112      ;
; -2.728 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.645      ;
; -2.724 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.155      ;
; -2.714 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.095      ;
; -2.706 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.377      ; 4.088      ;
; -2.702 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.134      ;
; -2.696 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.077      ;
; -2.696 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.613      ;
; -2.693 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.077      ;
; -2.689 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.110     ; 3.584      ;
; -2.688 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.072      ;
; -2.684 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.065      ;
; -2.678 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.059      ;
; -2.672 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.574     ; 3.103      ;
; -2.671 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.103      ;
; -2.667 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 4.050      ;
; -2.667 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.048      ;
; -2.664 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.581      ;
; -2.656 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.037      ;
; -2.655 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.087      ;
; -2.653 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.034      ;
; -2.648 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.565      ;
; -2.647 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.544      ;
; -2.647 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.108     ; 3.544      ;
; -2.645 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 4.026      ;
; -2.638 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.110     ; 3.533      ;
; -2.633 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.550      ;
; -2.629 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.061      ;
; -2.620 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.571     ; 3.054      ;
; -2.616 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.533      ;
; -2.614 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 3.997      ;
; -2.613 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.045      ;
; -2.612 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.571     ; 3.046      ;
; -2.612 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.996      ;
; -2.608 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.526      ;
; -2.599 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.105     ; 3.499      ;
; -2.598 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 3.979      ;
; -2.597 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.029      ;
; -2.595 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 3.978      ;
; -2.595 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.378      ; 3.978      ;
; -2.585 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.503      ;
; -2.581 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.376      ; 3.962      ;
; -2.579 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.477      ;
; -2.578 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.571     ; 3.012      ;
; -2.573 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.957      ;
; -2.571 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.088     ; 3.488      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.512 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 0.863      ;
; 0.525 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 0.876      ;
; 0.768 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.119      ;
; 0.768 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.100      ;
; 0.769 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.101      ;
; 0.769 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.101      ;
; 0.783 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.115      ;
; 0.785 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.117      ;
; 0.786 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.118      ;
; 0.786 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.118      ;
; 0.786 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.118      ;
; 0.786 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.118      ;
; 0.787 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.119      ;
; 0.789 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.121      ;
; 1.112 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 1.930      ;
; 1.166 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.517      ;
; 1.166 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 1.984      ;
; 1.168 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.519      ;
; 1.179 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.530      ;
; 1.179 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.511      ;
; 1.184 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.516      ;
; 1.191 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.523      ;
; 1.195 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.527      ;
; 1.199 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.531      ;
; 1.199 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.531      ;
; 1.200 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.532      ;
; 1.201 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.533      ;
; 1.201 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.533      ;
; 1.207 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.539      ;
; 1.211 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.543      ;
; 1.315 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.666      ;
; 1.319 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.137      ;
; 1.320 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.138      ;
; 1.325 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.676      ;
; 1.327 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.678      ;
; 1.335 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.109      ; 1.688      ;
; 1.342 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.674      ;
; 1.343 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.675      ;
; 1.343 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.675      ;
; 1.343 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.675      ;
; 1.343 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.675      ;
; 1.349 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.681      ;
; 1.353 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.685      ;
; 1.353 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.685      ;
; 1.355 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.687      ;
; 1.355 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.687      ;
; 1.355 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.687      ;
; 1.365 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.697      ;
; 1.365 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.697      ;
; 1.381 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.199      ;
; 1.408 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.226      ;
; 1.410 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.227      ;
; 1.415 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.571      ; 2.230      ;
; 1.418 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.572      ; 2.234      ;
; 1.435 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.252      ;
; 1.437 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.788      ;
; 1.440 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.571      ; 2.255      ;
; 1.473 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.291      ;
; 1.481 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.832      ;
; 1.484 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.109      ; 1.837      ;
; 1.487 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.818      ;
; 1.488 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.839      ;
; 1.489 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.109      ; 1.842      ;
; 1.496 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.828      ;
; 1.497 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.829      ;
; 1.497 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.829      ;
; 1.501 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.852      ;
; 1.503 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.835      ;
; 1.507 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.839      ;
; 1.507 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.839      ;
; 1.508 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.840      ;
; 1.509 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.841      ;
; 1.512 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.843      ;
; 1.513 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.845      ;
; 1.515 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.847      ;
; 1.519 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.088      ; 1.851      ;
; 1.529 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.347      ;
; 1.536 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.354      ;
; 1.558 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.375      ;
; 1.561 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.574      ; 2.379      ;
; 1.563 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.571      ; 2.378      ;
; 1.565 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.382      ;
; 1.570 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.571      ; 2.385      ;
; 1.571 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.572      ; 2.387      ;
; 1.583 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.572      ; 2.399      ;
; 1.587 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.572      ; 2.403      ;
; 1.587 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.572      ; 2.403      ;
; 1.616 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.967      ;
; 1.617 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.434      ;
; 1.619 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.572      ; 2.435      ;
; 1.629 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.109      ; 1.982      ;
; 1.632 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.109      ; 1.985      ;
; 1.635 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.966      ;
; 1.637 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.988      ;
; 1.637 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.988      ;
; 1.638 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.109      ; 1.991      ;
; 1.641 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.972      ;
; 1.642 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.459      ;
; 1.642 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.973      ;
; 1.643 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.994      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1000mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Slow 1000mV 0C Model Fmax Summary                 ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 250.0 MHz ; 250.0 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1000mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -3.000 ; -59.542       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1000mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.496 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1000mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; -3.000 ; -50.601                  ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.000 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.929      ;
; -2.998 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.927      ;
; -2.984 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 4.354      ;
; -2.978 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.905      ;
; -2.976 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.903      ;
; -2.893 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 3.359      ;
; -2.888 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 4.258      ;
; -2.887 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.814      ;
; -2.871 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.548     ; 3.335      ;
; -2.860 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.360      ; 4.232      ;
; -2.854 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.223      ;
; -2.853 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.782      ;
; -2.831 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 4.201      ;
; -2.818 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.747      ;
; -2.812 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.741      ;
; -2.811 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.738      ;
; -2.810 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.179      ;
; -2.791 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.718      ;
; -2.770 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.697      ;
; -2.763 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.541     ; 3.234      ;
; -2.763 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.692      ;
; -2.758 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.127      ;
; -2.752 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.679      ;
; -2.749 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 4.119      ;
; -2.741 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.543     ; 3.210      ;
; -2.734 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.661      ;
; -2.730 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.359      ; 4.101      ;
; -2.714 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.083      ;
; -2.701 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.070      ;
; -2.700 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.629      ;
; -2.698 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.627      ;
; -2.697 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.066      ;
; -2.690 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.617      ;
; -2.686 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.359      ; 4.057      ;
; -2.684 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.053      ;
; -2.684 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.105     ; 3.591      ;
; -2.684 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 4.054      ;
; -2.679 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.048      ;
; -2.678 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.359      ; 4.049      ;
; -2.672 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.599      ;
; -2.671 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.600      ;
; -2.657 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 4.026      ;
; -2.656 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.583      ;
; -2.652 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.579      ;
; -2.634 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.561      ;
; -2.632 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.559      ;
; -2.627 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.997      ;
; -2.627 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.997      ;
; -2.625 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.995      ;
; -2.625 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.995      ;
; -2.619 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.988      ;
; -2.607 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.543     ; 3.076      ;
; -2.588 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.958      ;
; -2.588 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.957      ;
; -2.587 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.548     ; 3.051      ;
; -2.587 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.514      ;
; -2.585 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.545     ; 3.052      ;
; -2.584 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.513      ;
; -2.584 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.513      ;
; -2.575 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.944      ;
; -2.560 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.359      ; 3.931      ;
; -2.556 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.929      ;
; -2.554 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.106     ; 3.460      ;
; -2.554 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.923      ;
; -2.554 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.927      ;
; -2.551 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.548     ; 3.015      ;
; -2.544 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.913      ;
; -2.541 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.910      ;
; -2.539 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.908      ;
; -2.534 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.904      ;
; -2.531 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.900      ;
; -2.528 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.543     ; 2.997      ;
; -2.522 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.891      ;
; -2.520 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.105     ; 3.427      ;
; -2.520 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.105     ; 3.427      ;
; -2.518 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.445      ;
; -2.518 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.445      ;
; -2.515 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.442      ;
; -2.510 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.106     ; 3.416      ;
; -2.510 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.879      ;
; -2.506 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.543     ; 2.975      ;
; -2.506 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.545     ; 2.973      ;
; -2.495 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.541     ; 2.966      ;
; -2.491 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.418      ;
; -2.490 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.421      ;
; -2.486 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.541     ; 2.957      ;
; -2.484 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.545     ; 2.951      ;
; -2.473 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.100     ; 3.385      ;
; -2.473 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.543     ; 2.942      ;
; -2.469 ; clock_generator:tim_1Hz|counter[23] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.543     ; 2.938      ;
; -2.468 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.397      ;
; -2.467 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.360      ; 3.839      ;
; -2.466 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.081     ; 3.397      ;
; -2.465 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.835      ;
; -2.465 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.835      ;
; -2.465 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.358      ; 3.835      ;
; -2.464 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.543     ; 2.933      ;
; -2.458 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.827      ;
; -2.450 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.085     ; 3.377      ;
; -2.449 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.357      ; 3.818      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.496 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 0.852      ;
; 0.504 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 0.861      ;
; 0.744 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.082      ;
; 0.745 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.102      ;
; 0.745 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.083      ;
; 0.746 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.084      ;
; 0.760 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.098      ;
; 0.761 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.099      ;
; 0.763 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.764 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.102      ;
; 0.767 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.105      ;
; 1.101 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 1.902      ;
; 1.124 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 1.925      ;
; 1.128 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.485      ;
; 1.130 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.487      ;
; 1.135 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.492      ;
; 1.135 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.473      ;
; 1.151 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.489      ;
; 1.157 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.495      ;
; 1.157 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.495      ;
; 1.162 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.500      ;
; 1.164 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.502      ;
; 1.175 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.513      ;
; 1.178 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.516      ;
; 1.181 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.519      ;
; 1.181 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.519      ;
; 1.184 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.522      ;
; 1.267 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.068      ;
; 1.268 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.069      ;
; 1.276 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.633      ;
; 1.280 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 1.638      ;
; 1.280 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.637      ;
; 1.282 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.639      ;
; 1.292 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.630      ;
; 1.295 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.633      ;
; 1.298 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.301 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.639      ;
; 1.301 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.639      ;
; 1.325 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.325 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.325 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.328 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.666      ;
; 1.328 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.666      ;
; 1.339 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.140      ;
; 1.361 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.162      ;
; 1.372 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.543      ; 2.170      ;
; 1.378 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.541      ; 2.174      ;
; 1.387 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.744      ;
; 1.398 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.544      ; 2.197      ;
; 1.398 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.545      ; 2.198      ;
; 1.404 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.543      ; 2.202      ;
; 1.411 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.212      ;
; 1.420 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 1.778      ;
; 1.424 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 1.782      ;
; 1.425 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.760      ;
; 1.426 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.783      ;
; 1.431 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 1.787      ;
; 1.436 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.774      ;
; 1.439 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.777      ;
; 1.442 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.780      ;
; 1.442 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.780      ;
; 1.445 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 1.801      ;
; 1.445 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.783      ;
; 1.445 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.783      ;
; 1.451 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 1.788      ;
; 1.459 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.797      ;
; 1.463 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.801      ;
; 1.466 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.804      ;
; 1.469 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.807      ;
; 1.472 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.810      ;
; 1.484 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.285      ;
; 1.486 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.287      ;
; 1.504 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.305      ;
; 1.517 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.543      ; 2.315      ;
; 1.519 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.543      ; 2.317      ;
; 1.523 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.541      ; 2.319      ;
; 1.525 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.541      ; 2.321      ;
; 1.538 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.543      ; 2.336      ;
; 1.541 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.544      ; 2.340      ;
; 1.544 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.544      ; 2.343      ;
; 1.548 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.544      ; 2.347      ;
; 1.557 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.544      ; 2.356      ;
; 1.560 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 1.918      ;
; 1.561 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 1.917      ;
; 1.564 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 1.922      ;
; 1.564 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.545      ; 2.364      ;
; 1.567 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 1.925      ;
; 1.569 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.926      ;
; 1.569 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.904      ;
; 1.570 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.905      ;
; 1.572 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.080      ; 1.907      ;
; 1.580 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.918      ;
; 1.580 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.101      ; 1.936      ;
; 1.581 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.544      ; 2.380      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1000mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1000mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -1.354 ; -23.389       ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1000mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.275 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1000mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; -3.000 ; -50.601                  ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.354 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.296      ;
; -1.353 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.295      ;
; -1.329 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.527      ;
; -1.317 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.256      ;
; -1.316 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.255      ;
; -1.309 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.320     ; 1.982      ;
; -1.275 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.473      ;
; -1.274 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.213      ;
; -1.274 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.475      ;
; -1.272 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.214      ;
; -1.272 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.323     ; 1.942      ;
; -1.254 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.452      ;
; -1.242 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.184      ;
; -1.235 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.174      ;
; -1.234 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.432      ;
; -1.233 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.431      ;
; -1.230 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.172      ;
; -1.220 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.159      ;
; -1.219 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.161      ;
; -1.204 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.143      ;
; -1.200 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.398      ;
; -1.199 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.400      ;
; -1.194 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.317     ; 1.870      ;
; -1.193 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.132      ;
; -1.184 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.382      ;
; -1.180 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.378      ;
; -1.179 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.380      ;
; -1.178 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.117      ;
; -1.172 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.370      ;
; -1.158 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.356      ;
; -1.157 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.320     ; 1.830      ;
; -1.156 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.095      ;
; -1.154 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.096      ;
; -1.153 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.095      ;
; -1.151 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.349      ;
; -1.147 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.345      ;
; -1.145 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.343      ;
; -1.138 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.336      ;
; -1.136 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.064     ; 2.065      ;
; -1.131 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.070      ;
; -1.131 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.332      ;
; -1.129 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.068      ;
; -1.124 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.322      ;
; -1.124 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.322      ;
; -1.123 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.062      ;
; -1.123 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.321      ;
; -1.123 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.321      ;
; -1.117 ; clock_generator:tim_1Hz|counter[8]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.056      ;
; -1.116 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.055      ;
; -1.115 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.057      ;
; -1.109 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.307      ;
; -1.097 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.317     ; 1.773      ;
; -1.097 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.295      ;
; -1.096 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.296      ;
; -1.096 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.297      ;
; -1.095 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.295      ;
; -1.091 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.289      ;
; -1.090 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 2.029      ;
; -1.089 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.031      ;
; -1.089 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.287      ;
; -1.086 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.317     ; 1.762      ;
; -1.083 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.323     ; 1.753      ;
; -1.082 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.317     ; 1.758      ;
; -1.080 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.051     ; 2.022      ;
; -1.079 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.323     ; 1.749      ;
; -1.079 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.064     ; 2.008      ;
; -1.079 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.064     ; 2.008      ;
; -1.076 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.274      ;
; -1.070 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.268      ;
; -1.065 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.263      ;
; -1.064 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.262      ;
; -1.061 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.064     ; 1.990      ;
; -1.060 ; clock_generator:tim_1Hz|counter[25] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.320     ; 1.733      ;
; -1.055 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.253      ;
; -1.053 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.251      ;
; -1.053 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.251      ;
; -1.051 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 1.990      ;
; -1.051 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 1.982      ;
; -1.050 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.248      ;
; -1.049 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.320     ; 1.722      ;
; -1.045 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.320     ; 1.718      ;
; -1.043 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 1.982      ;
; -1.043 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.317     ; 1.719      ;
; -1.043 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.241      ;
; -1.042 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 1.981      ;
; -1.042 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.240      ;
; -1.042 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[21] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.240      ;
; -1.042 ; clock_generator:tim_1Hz|counter[18] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.317     ; 1.718      ;
; -1.041 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.064     ; 1.970      ;
; -1.037 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.048     ; 1.982      ;
; -1.036 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 1.975      ;
; -1.027 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.048     ; 1.972      ;
; -1.020 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.054     ; 1.959      ;
; -1.020 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.064     ; 1.949      ;
; -1.018 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.219      ;
; -1.016 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[20] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.214      ;
; -1.014 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.214      ;
; -1.006 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[24] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.938      ;
; -1.006 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.205      ; 2.204      ;
; -1.006 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.320     ; 1.679      ;
+--------+-------------------------------------+-------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.275 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.463      ;
; 0.286 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.474      ;
; 0.418 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.596      ;
; 0.418 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.596      ;
; 0.419 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.607      ;
; 0.419 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.597      ;
; 0.426 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.604      ;
; 0.427 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.605      ;
; 0.428 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.606      ;
; 0.428 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.606      ;
; 0.428 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.607      ;
; 0.429 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.430 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.607      ;
; 0.600 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.047      ;
; 0.634 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.822      ;
; 0.638 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.826      ;
; 0.643 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.090      ;
; 0.644 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.822      ;
; 0.646 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.834      ;
; 0.646 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.824      ;
; 0.653 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.831      ;
; 0.653 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.831      ;
; 0.654 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.832      ;
; 0.654 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.832      ;
; 0.654 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.832      ;
; 0.657 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.835      ;
; 0.657 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.835      ;
; 0.661 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.839      ;
; 0.664 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.842      ;
; 0.717 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.905      ;
; 0.726 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.914      ;
; 0.727 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.915      ;
; 0.728 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.916      ;
; 0.730 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.177      ;
; 0.731 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.178      ;
; 0.734 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.912      ;
; 0.735 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.913      ;
; 0.735 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.913      ;
; 0.735 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.913      ;
; 0.736 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.742 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.920      ;
; 0.742 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.920      ;
; 0.742 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.920      ;
; 0.742 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.920      ;
; 0.745 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.923      ;
; 0.745 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.923      ;
; 0.752 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.930      ;
; 0.752 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 0.930      ;
; 0.754 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.201      ;
; 0.765 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.212      ;
; 0.767 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.214      ;
; 0.768 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.215      ;
; 0.771 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.218      ;
; 0.773 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.317      ; 1.217      ;
; 0.777 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.317      ; 1.221      ;
; 0.791 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.980      ;
; 0.801 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.989      ;
; 0.807 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.995      ;
; 0.814 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.002      ;
; 0.815 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.003      ;
; 0.816 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.004      ;
; 0.818 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.265      ;
; 0.819 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.996      ;
; 0.822 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.000      ;
; 0.823 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.001      ;
; 0.823 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.001      ;
; 0.825 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 0.999      ;
; 0.828 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.006      ;
; 0.829 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.007      ;
; 0.830 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.008      ;
; 0.830 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.008      ;
; 0.833 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.011      ;
; 0.833 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.011      ;
; 0.834 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.281      ;
; 0.837 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.015      ;
; 0.840 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.018      ;
; 0.843 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.290      ;
; 0.852 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.299      ;
; 0.853 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.300      ;
; 0.853 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.317      ; 1.297      ;
; 0.855 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.302      ;
; 0.857 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.317      ; 1.301      ;
; 0.859 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.306      ;
; 0.862 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.317      ; 1.306      ;
; 0.863 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.310      ;
; 0.866 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.317      ; 1.310      ;
; 0.874 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.062      ;
; 0.884 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.072      ;
; 0.884 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.072      ;
; 0.893 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.081      ;
; 0.897 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.075      ;
; 0.898 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.086      ;
; 0.900 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.347      ;
; 0.901 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.320      ; 1.348      ;
; 0.902 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.090      ;
; 0.905 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.079      ;
; 0.906 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.087      ;
; 0.907 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.084      ;
; 0.907 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.317      ; 1.351      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1000mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.160  ; 0.275 ; N/A      ; N/A     ; -3.000              ;
;  FPGA_CLK1_50    ; -3.160  ; 0.275 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -62.801 ; 0.0   ; 0.0      ; 0.0     ; -50.601             ;
;  FPGA_CLK1_50    ; -62.801 ; 0.000 ; N/A      ; N/A     ; -50.601             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; PCB_BT0                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCB_BT1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCB_BT2                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCB_BT3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCB_BT4                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.39 V              ; -0.016 V            ; 0.2 V                                ; 0.034 V                              ; 2.94e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.39 V             ; -0.016 V           ; 0.2 V                               ; 0.034 V                             ; 2.94e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.39 V              ; -0.016 V            ; 0.2 V                                ; 0.034 V                              ; 2.94e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.39 V             ; -0.016 V           ; 0.2 V                               ; 0.034 V                             ; 2.94e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.39 V              ; -0.016 V            ; 0.2 V                                ; 0.034 V                              ; 2.94e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.39 V             ; -0.016 V           ; 0.2 V                               ; 0.034 V                             ; 2.94e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.33 V              ; -0.00629 V          ; 0.186 V                              ; 0.099 V                              ; 2.82e-09 s                  ; 2.55e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.33 V             ; -0.00629 V         ; 0.186 V                             ; 0.099 V                             ; 2.82e-09 s                 ; 2.55e-09 s                 ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.38 V              ; -0.0186 V           ; 0.169 V                              ; 0.039 V                              ; 4.83e-10 s                  ; 4.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.38 V             ; -0.0186 V          ; 0.169 V                             ; 0.039 V                             ; 4.83e-10 s                 ; 4.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-09 V                   ; 2.38 V              ; -0.041 V            ; 0.148 V                              ; 0.093 V                              ; 2.82e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-09 V                  ; 2.38 V             ; -0.041 V           ; 0.148 V                             ; 0.093 V                             ; 2.82e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.58e-09 V                   ; 2.38 V              ; -0.0197 V           ; 0.141 V                              ; 0.044 V                              ; 4.69e-10 s                  ; 6.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.58e-09 V                  ; 2.38 V             ; -0.0197 V          ; 0.141 V                             ; 0.044 V                             ; 4.69e-10 s                 ; 6.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.097 V                              ; 0.037 V                              ; 4.41e-10 s                  ; 4.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.097 V                             ; 0.037 V                             ; 4.41e-10 s                 ; 4.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.097 V                              ; 0.037 V                              ; 4.41e-10 s                  ; 4.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.097 V                             ; 0.037 V                             ; 4.41e-10 s                 ; 4.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.097 V                              ; 0.037 V                              ; 4.41e-10 s                  ; 4.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.097 V                             ; 0.037 V                             ; 4.41e-10 s                 ; 4.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.0038 V           ; 0.163 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.15e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.0038 V          ; 0.163 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.15e-09 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.0197 V           ; 0.101 V                              ; 0.101 V                              ; 6.39e-10 s                  ; 6.08e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.0197 V          ; 0.101 V                             ; 0.101 V                             ; 6.39e-10 s                 ; 6.08e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0252 V           ; 0.074 V                              ; 0.045 V                              ; 4e-10 s                     ; 3.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0252 V          ; 0.074 V                             ; 0.045 V                             ; 4e-10 s                    ; 3.57e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.0165 V           ; 0.2 V                                ; 0.105 V                              ; 5.32e-10 s                  ; 7.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.0165 V          ; 0.2 V                               ; 0.105 V                             ; 5.32e-10 s                 ; 7.76e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.72 V              ; -0.0376 V           ; 0.161 V                              ; 0.048 V                              ; 2.72e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.72 V             ; -0.0376 V          ; 0.161 V                             ; 0.048 V                             ; 2.72e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.72 V              ; -0.0376 V           ; 0.161 V                              ; 0.048 V                              ; 2.72e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.72 V             ; -0.0376 V          ; 0.161 V                             ; 0.048 V                             ; 2.72e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.72 V              ; -0.0376 V           ; 0.161 V                              ; 0.048 V                              ; 2.72e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.72 V             ; -0.0376 V          ; 0.161 V                             ; 0.048 V                             ; 2.72e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.202 V                              ; 0.118 V                              ; 2.37e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.202 V                             ; 0.118 V                             ; 2.37e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.71 V              ; -0.0204 V           ; 0.145 V                              ; 0.065 V                              ; 4.51e-10 s                  ; 4.12e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.71 V             ; -0.0204 V          ; 0.145 V                             ; 0.065 V                             ; 4.51e-10 s                 ; 4.12e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.21e-08 V                   ; 2.74 V              ; -0.0824 V           ; 0.159 V                              ; 0.115 V                              ; 2.7e-10 s                   ; 2.18e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.21e-08 V                  ; 2.74 V             ; -0.0824 V          ; 0.159 V                             ; 0.115 V                             ; 2.7e-10 s                  ; 2.18e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.55e-08 V                   ; 2.7 V               ; -0.0204 V           ; 0.273 V                              ; 0.058 V                              ; 3.2e-10 s                   ; 5.11e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.55e-08 V                  ; 2.7 V              ; -0.0204 V          ; 0.273 V                             ; 0.058 V                             ; 3.2e-10 s                  ; 5.11e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 716      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 716      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PCB_BT0    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCB_BT1    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCB_BT2    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCB_BT3    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCB_BT4    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PCB_BT0    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCB_BT1    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCB_BT2    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCB_BT3    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCB_BT4    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Oct 12 20:30:45 2025
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1000mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.160             -62.801 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.512               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.601 FPGA_CLK1_50 
Info: Analyzing Slow 1000mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -59.542 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.496               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.601 FPGA_CLK1_50 
Info: Analyzing Fast 1000mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.354             -23.389 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.601 FPGA_CLK1_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Sun Oct 12 20:30:45 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


