{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672587719017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672587719022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 23:41:58 2023 " "Processing started: Sun Jan 01 23:41:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672587719022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672587719022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672587719022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672587719420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672587719420 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.v(90) " "Verilog HDL information at piano.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672587725321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.v(175) " "Verilog HDL information at piano.v(175): always construct contains both blocking and non-blocking assignments" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 175 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672587725321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.v(491) " "Verilog HDL information at piano.v(491): always construct contains both blocking and non-blocking assignments" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 491 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672587725321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 1 1 " "Found 1 design units, including 1 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672587725323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672587725323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672587725341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grade piano.v(76) " "Verilog HDL or VHDL warning at piano.v(76): object \"grade\" assigned a value but never read" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672587725343 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(186) " "Verilog HDL assignment warning at piano.v(186): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(189) " "Verilog HDL assignment warning at piano.v(189): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(192) " "Verilog HDL assignment warning at piano.v(192): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(195) " "Verilog HDL assignment warning at piano.v(195): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(198) " "Verilog HDL assignment warning at piano.v(198): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(201) " "Verilog HDL assignment warning at piano.v(201): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(204) " "Verilog HDL assignment warning at piano.v(204): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(207) " "Verilog HDL assignment warning at piano.v(207): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(210) " "Verilog HDL assignment warning at piano.v(210): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 piano.v(212) " "Verilog HDL assignment warning at piano.v(212): truncated value with size 10 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725345 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 piano.v(499) " "Verilog HDL assignment warning at piano.v(499): truncated value with size 9 to match size of target (8)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725348 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 piano.v(502) " "Verilog HDL assignment warning at piano.v(502): truncated value with size 8 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725348 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 piano.v(505) " "Verilog HDL assignment warning at piano.v(505): truncated value with size 8 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725348 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 piano.v(508) " "Verilog HDL assignment warning at piano.v(508): truncated value with size 8 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725348 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 piano.v(511) " "Verilog HDL assignment warning at piano.v(511): truncated value with size 8 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725348 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 piano.v(514) " "Verilog HDL assignment warning at piano.v(514): truncated value with size 8 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672587725348 "|piano"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sevenout4\[1\] GND " "Pin \"sevenout4\[1\]\" is stuck at GND" {  } { { "piano.v" "" { Text "C:/intelFPGA_lite/18.1/final/piano.v" 499 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672587726068 "|piano|sevenout4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672587726068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672587726125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672587726314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/final/output_files/piano.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/final/output_files/piano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672587726344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672587726427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672587726427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "845 " "Implemented 845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672587726484 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672587726484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "783 " "Implemented 783 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672587726484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672587726484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672587726494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 23:42:06 2023 " "Processing ended: Sun Jan 01 23:42:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672587726494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672587726494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672587726494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672587726494 ""}
