Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/ --output-directory=L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/ --report-file=bsf:L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS.qsys
Progress: Loading Quartus/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding alt_vip_cl_scl_0 [alt_vip_cl_scl 13.1]
Progress: Parameterizing module alt_vip_cl_scl_0
Progress: Adding alt_vip_clip_0 [alt_vip_clip 13.1]
Progress: Parameterizing module alt_vip_clip_0
Progress: Adding alt_vip_cpr_0 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_0
Progress: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_1
Progress: Adding alt_vip_cpr_2 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_2
Progress: Adding alt_vip_crs_0 [alt_vip_crs 13.1]
Progress: Parameterizing module alt_vip_crs_0
Progress: Adding alt_vip_csc_0 [alt_vip_csc 13.1]
Progress: Parameterizing module alt_vip_csc_0
Progress: Adding alt_vip_cti_0 [alt_vip_cti 13.1]
Progress: Parameterizing module alt_vip_cti_0
Progress: Adding alt_vip_dil_0 [alt_vip_dil 13.1]
Progress: Parameterizing module alt_vip_dil_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io_slow [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module clock_crossing_io_slow
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding i2c_scl [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_sda
Progress: Adding ir_rx [TERASIC_IR_RX_FIFO 1.0]
Progress: Parameterizing module ir_rx
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding ledr [altera_avalon_pio 13.1]
Progress: Parameterizing module ledr
Progress: Adding mm_clock_crossing_bridge_1 [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module mm_clock_crossing_bridge_1
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll_audio [altera_pll 13.1]
Progress: Parameterizing module pll_audio
Progress: Adding pll_sys [altera_pll 13.1]
Progress: Parameterizing module pll_sys
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding spi_0 [altera_avalon_spi 13.1]
Progress: Parameterizing module spi_0
Progress: Adding sw [altera_avalon_pio 13.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding td_reset_n [altera_avalon_pio 13.1]
Progress: Parameterizing module td_reset_n
Progress: Adding td_status [altera_avalon_pio 13.1]
Progress: Parameterizing module td_status
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding timer_stamp [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_stamp
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding ad9288a [altera_avalon_pio 13.1]
Progress: Parameterizing module ad9288a
Progress: Adding ad9288b [altera_avalon_pio 13.1]
Progress: Parameterizing module ad9288b
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE1_SoC_QSYS.pll_sys: Able to implement PLL - Actual settings differ from Requested settings
Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.ad9288a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.ad9288b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE1_SoC_QSYS.alt_vip_vfb_0: alt_vip_vfb_0.read_master must be connected to an Avalon-MM slave
Warning: DE1_SoC_QSYS.alt_vip_vfb_0: alt_vip_vfb_0.write_master must be connected to an Avalon-MM slave
Warning: DE1_SoC_QSYS.clock_crossing_io_slow: clock_crossing_io_slow.m0 must be connected to an Avalon-MM slave
Warning: DE1_SoC_QSYS.mm_clock_crossing_bridge_1: mm_clock_crossing_bridge_1.m0 must be connected to an Avalon-MM slave
Warning: DE1_SoC_QSYS.alt_vip_vfb_0.din: alt_vip_vfb_0.din must be connected to an Avalon-ST source
Warning: DE1_SoC_QSYS.alt_vip_vfb_0.dout: alt_vip_vfb_0.dout must be connected to an Avalon-ST sink
Warning: DE1_SoC_QSYS.ad9288a: ad9288a.external_connection must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.ad9288b: ad9288b.external_connection must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.key: Interrupt sender key.irq is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.sw: Interrupt sender sw.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/ --output-directory=L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS.html --report-file=sopcinfo:L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS.sopcinfo --report-file=cmp:L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS.cmp --report-file=qip:L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip --report-file=svd --report-file=regmap:L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.regmap --report-file=debuginfo:L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS.qsys --language=VERILOG
Progress: Loading Quartus/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding alt_vip_cl_scl_0 [alt_vip_cl_scl 13.1]
Progress: Parameterizing module alt_vip_cl_scl_0
Progress: Adding alt_vip_clip_0 [alt_vip_clip 13.1]
Progress: Parameterizing module alt_vip_clip_0
Progress: Adding alt_vip_cpr_0 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_0
Progress: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_1
Progress: Adding alt_vip_cpr_2 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_2
Progress: Adding alt_vip_crs_0 [alt_vip_crs 13.1]
Progress: Parameterizing module alt_vip_crs_0
Progress: Adding alt_vip_csc_0 [alt_vip_csc 13.1]
Progress: Parameterizing module alt_vip_csc_0
Progress: Adding alt_vip_cti_0 [alt_vip_cti 13.1]
Progress: Parameterizing module alt_vip_cti_0
Progress: Adding alt_vip_dil_0 [alt_vip_dil 13.1]
Progress: Parameterizing module alt_vip_dil_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io_slow [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module clock_crossing_io_slow
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding i2c_scl [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_sda
Progress: Adding ir_rx [TERASIC_IR_RX_FIFO 1.0]
Progress: Parameterizing module ir_rx
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding ledr [altera_avalon_pio 13.1]
Progress: Parameterizing module ledr
Progress: Adding mm_clock_crossing_bridge_1 [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module mm_clock_crossing_bridge_1
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll_audio [altera_pll 13.1]
Progress: Parameterizing module pll_audio
Progress: Adding pll_sys [altera_pll 13.1]
Progress: Parameterizing module pll_sys
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding spi_0 [altera_avalon_spi 13.1]
Progress: Parameterizing module spi_0
Progress: Adding sw [altera_avalon_pio 13.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding td_reset_n [altera_avalon_pio 13.1]
Progress: Parameterizing module td_reset_n
Progress: Adding td_status [altera_avalon_pio 13.1]
Progress: Parameterizing module td_status
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding timer_stamp [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_stamp
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding ad9288a [altera_avalon_pio 13.1]
Progress: Parameterizing module ad9288a
Progress: Adding ad9288b [altera_avalon_pio 13.1]
Progress: Parameterizing module ad9288b
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, F:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE1_SoC_QSYS.pll_sys: Able to implement PLL - Actual settings differ from Requested settings
Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.ad9288a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.ad9288b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE1_SoC_QSYS.alt_vip_vfb_0: alt_vip_vfb_0.read_master must be connected to an Avalon-MM slave
Warning: DE1_SoC_QSYS.alt_vip_vfb_0: alt_vip_vfb_0.write_master must be connected to an Avalon-MM slave
Warning: DE1_SoC_QSYS.clock_crossing_io_slow: clock_crossing_io_slow.m0 must be connected to an Avalon-MM slave
Warning: DE1_SoC_QSYS.mm_clock_crossing_bridge_1: mm_clock_crossing_bridge_1.m0 must be connected to an Avalon-MM slave
Warning: DE1_SoC_QSYS.alt_vip_vfb_0.din: alt_vip_vfb_0.din must be connected to an Avalon-ST source
Warning: DE1_SoC_QSYS.alt_vip_vfb_0.dout: alt_vip_vfb_0.dout must be connected to an Avalon-ST sink
Warning: DE1_SoC_QSYS.ad9288a: ad9288a.external_connection must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.ad9288b: ad9288b.external_connection must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.key: Interrupt sender key.irq is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.sw: Interrupt sender sw.irq is not connected to an interrupt receiver
Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 18 modules, 61 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 4 connections
Info: merlin_translator_transform: After transform: 5 modules, 7 connections
Info: merlin_domain_transform: After transform: 8 modules, 24 connections
Info: merlin_router_transform: After transform: 11 modules, 33 connections
Info: merlin_traffic_limiter_transform: After transform: 12 modules, 37 connections
Info: merlin_burst_transform: After transform: 14 modules, 43 connections
Info: merlin_network_to_switch_transform: After transform: 19 modules, 53 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src0 and cmd_xbar_mux.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux.src0 and rsp_xbar_mux.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 23 modules, 73 connections
Info: merlin_pipeline_transform: After transform: 29 modules, 91 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 33 modules, 125 connections
Info: merlin_hierarchy_transform: After transform: 19 modules, 66 connections
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 19 connections
Info: merlin_translator_transform: After transform: 14 modules, 42 connections
Info: merlin_domain_transform: After transform: 27 modules, 115 connections
Info: merlin_router_transform: After transform: 34 modules, 138 connections
Info: merlin_traffic_limiter_transform: After transform: 36 modules, 146 connections
Info: merlin_network_to_switch_transform: After transform: 49 modules, 176 connections
Info: merlin_pipeline_transform: After transform: 63 modules, 222 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 66 modules, 286 connections
Info: merlin_hierarchy_transform: After transform: 20 modules, 70 connections
Info: merlin_initial_interconnect_transform: After transform: 10 modules, 22 connections
Info: merlin_translator_transform: After transform: 17 modules, 43 connections
Info: merlin_domain_transform: After transform: 40 modules, 152 connections
Info: merlin_router_transform: After transform: 49 modules, 179 connections
Info: merlin_traffic_limiter_transform: After transform: 51 modules, 187 connections
Info: merlin_burst_transform: After transform: 58 modules, 208 connections
Info: merlin_network_to_switch_transform: After transform: 75 modules, 254 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src0 and cmd_xbar_mux.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src2 and cmd_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src0 and cmd_xbar_mux.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src1 and cmd_xbar_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux.src0 and rsp_xbar_mux.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux.src1 and rsp_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src1 and rsp_xbar_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src1 and rsp_xbar_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src1 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src1 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src1 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src1 and rsp_xbar_mux_001.sink6
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 103 modules, 394 connections
Info: merlin_pipeline_transform: After transform: 121 modules, 448 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 129 modules, 602 connections
Info: merlin_hierarchy_transform: After transform: 21 modules, 79 connections
Info: merlin_mm_transform: After transform: 21 modules, 79 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: merlin_interrupt_mapper_transform: After transform: 24 modules, 84 connections
Info: reset_adaptation_transform: After transform: 33 modules, 111 connections
Info: alt_vip_cpr_1: "DE1_SoC_QSYS" instantiated alt_vip_cpr "alt_vip_cpr_1"
Info: alt_vip_itc_0: "DE1_SoC_QSYS" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfb_0: "DE1_SoC_QSYS" instantiated alt_vip_vfb "alt_vip_vfb_0"
Info: alt_vip_vfr_0: "DE1_SoC_QSYS" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: clock_crossing_io_slow: "DE1_SoC_QSYS" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io_slow"
Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu'
Info: cpu:   Generation command is [exec F:/altera/13.1/quartus/bin/eperlcmd.exe -I F:/altera/13.1/quartus/bin/perl/lib -I F:/altera/13.1/quartus/sopc_builder/bin/europa -I F:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.1/quartus/sopc_builder/bin -I F:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu --dir=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0005_cpu_gen/ --quartus_dir=F:/altera/13.1/quartus --verilog --config=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0005_cpu_gen//DE1_SoC_QSYS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.08.26 20:05:47 (*) Starting Nios II generation
Info: cpu: # 2016.08.26 20:05:47 (*)   Checking for plaintext license.
Info: cpu: # 2016.08.26 20:05:50 (*)   Plaintext license not found.
Info: cpu: # 2016.08.26 20:05:50 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.08.26 20:05:52 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2016.08.26 20:05:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.08.26 20:05:52 (*)   Creating all objects for CPU
Info: cpu: # 2016.08.26 20:05:52 (*)     Testbench
Info: cpu: # 2016.08.26 20:05:53 (*)     Instruction decoding
Info: cpu: # 2016.08.26 20:05:53 (*)       Instruction fields
Info: cpu: # 2016.08.26 20:05:53 (*)       Instruction decodes
Info: cpu: # 2016.08.26 20:05:55 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2016.08.26 20:05:55 (*)       Instruction controls
Info: cpu: # 2016.08.26 20:05:55 (*)     Pipeline frontend
Info: cpu: # 2016.08.26 20:05:55 (*)     Pipeline backend
Info: cpu: # 2016.08.26 20:06:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.08.26 20:06:06 (*)   Creating encrypted RTL
Info: cpu: # 2016.08.26 20:06:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu'
Info: cpu: "DE1_SoC_QSYS" instantiated altera_nios2_qsys "cpu"
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "DE1_SoC_QSYS" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec F:/altera/13.1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.1/quartus/bin/perl/lib -I F:/altera/13.1/quartus/sopc_builder/bin/europa -I F:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.1/quartus/sopc_builder/bin -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0006_jtag_uart_gen/ --quartus_dir=F:/altera/13.1/quartus --verilog --config=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0006_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart: "DE1_SoC_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'
Info: key:   Generation command is [exec F:/altera/13.1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.1/quartus/bin/perl/lib -I F:/altera/13.1/quartus/sopc_builder/bin/europa -I F:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.1/quartus/sopc_builder/bin -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0007_key_gen/ --quartus_dir=F:/altera/13.1/quartus --verilog --config=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0007_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'
Info: key: "DE1_SoC_QSYS" instantiated altera_avalon_pio "key"
Info: ledr: Starting RTL generation for module 'DE1_SoC_QSYS_ledr'
Info: ledr:   Generation command is [exec F:/altera/13.1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.1/quartus/bin/perl/lib -I F:/altera/13.1/quartus/sopc_builder/bin/europa -I F:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.1/quartus/sopc_builder/bin -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_ledr --dir=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0008_ledr_gen/ --quartus_dir=F:/altera/13.1/quartus --verilog --config=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0008_ledr_gen//DE1_SoC_QSYS_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'DE1_SoC_QSYS_ledr'
Info: ledr: "DE1_SoC_QSYS" instantiated altera_avalon_pio "ledr"
Info: onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec F:/altera/13.1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.1/quartus/bin/perl/lib -I F:/altera/13.1/quartus/sopc_builder/bin/europa -I F:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.1/quartus/sopc_builder/bin -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0009_onchip_memory2_gen/ --quartus_dir=F:/altera/13.1/quartus --verilog --config=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0009_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'
Info: onchip_memory2: "DE1_SoC_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pll_sys: "DE1_SoC_QSYS" instantiated altera_pll "pll_sys"
Info: seg7: "DE1_SoC_QSYS" instantiated SEG7_IF "seg7"
Info: sw: Starting RTL generation for module 'DE1_SoC_QSYS_sw'
Info: sw:   Generation command is [exec F:/altera/13.1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.1/quartus/bin/perl/lib -I F:/altera/13.1/quartus/sopc_builder/bin/europa -I F:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.1/quartus/sopc_builder/bin -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_sw --dir=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0012_sw_gen/ --quartus_dir=F:/altera/13.1/quartus --verilog --config=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0012_sw_gen//DE1_SoC_QSYS_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE1_SoC_QSYS_sw'
Info: sw: "DE1_SoC_QSYS" instantiated altera_avalon_pio "sw"
Info: ad9288a: Starting RTL generation for module 'DE1_SoC_QSYS_ad9288a'
Info: ad9288a:   Generation command is [exec F:/altera/13.1/quartus/bin/perl/bin/perl.exe -I F:/altera/13.1/quartus/bin/perl/lib -I F:/altera/13.1/quartus/sopc_builder/bin/europa -I F:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I F:/altera/13.1/quartus/sopc_builder/bin -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_ad9288a --dir=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0013_ad9288a_gen/ --quartus_dir=F:/altera/13.1/quartus --verilog --config=C:/Users/LUOYUS~1/AppData/Local/Temp/alt7039_7035357183330686290.dir/0013_ad9288a_gen//DE1_SoC_QSYS_ad9288a_component_configuration.pl  --do_build_sim=0  ]
Info: ad9288a: Done RTL generation for module 'DE1_SoC_QSYS_ad9288a'
Info: ad9288a: "DE1_SoC_QSYS" instantiated altera_avalon_pio "ad9288a"
Info: pipeline_bridge_swap_transform: After transform: 29 modules, 88 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 88 connections
Info: mm_interconnect_0: "DE1_SoC_QSYS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 59 modules, 189 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 59 modules, 189 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 59 modules, 189 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 59 modules, 189 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 59 modules, 189 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 59 modules, 189 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 59 modules, 189 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 59 modules, 189 connections
Info: mm_interconnect_1: "DE1_SoC_QSYS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: pipeline_bridge_swap_transform: After transform: 119 modules, 429 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 119 modules, 429 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 119 modules, 429 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 119 modules, 429 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 119 modules, 429 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 119 modules, 429 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 119 modules, 429 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 119 modules, 429 connections
Info: mm_interconnect_2: "DE1_SoC_QSYS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_2"
Info: irq_mapper: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "DE1_SoC_QSYS" instantiated altera_reset_controller "rst_controller"
Info: din0: "alt_vip_cpr_1" instantiated alt_avalon_st_input "din0"
Info: dout0_takeb_muxinst: "alt_vip_cpr_1" instantiated alt_cusp_muxbin2 "dout0_takeb_muxinst"
Info: dout0_wdata_muxinst: "alt_vip_cpr_1" instantiated alt_cusp_muxfast8 "dout0_wdata_muxinst"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: dout0_eop_muxinst: "alt_vip_cpr_1" instantiated alt_cusp_muxhot16 "dout0_eop_muxinst"
Info: dout0: "alt_vip_cpr_1" instantiated alt_avalon_st_output "dout0"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: din0_non_img_buffer_regs: "alt_vip_cpr_1" instantiated alt_reg "din0_non_img_buffer_regs"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: pc: "alt_vip_cpr_1" instantiated alt_pc "pc"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: ctrl_cnt_id_1008_line246: "alt_vip_cpr_1" instantiated alt_au "ctrl_cnt_id_1008_line246"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: fu_id_1314_line234_28: "alt_vip_cpr_1" instantiated alt_cmp "fu_id_1314_line234_28"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: clocksource: "alt_vip_cpr_1" instantiated alt_cusp_testbench_clock "clocksource"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: dout_wdata_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxfast4 "dout_wdata_muxinst"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: read_master: "alt_vip_vfb_0" instantiated alt_avalon_mm_bursting_master_fifo "read_master"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: read_master_pull: "alt_vip_vfb_0" instantiated alt_cusp_pulling_width_adapter "read_master_pull"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: write_master_push: "alt_vip_vfb_0" instantiated alt_cusp_pushing_width_adapter "write_master_push"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_1" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_1" instantiated altera_merlin_router "id_router_001"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_2" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: addr_router: "mm_interconnect_2" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_2" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_2" instantiated altera_merlin_router "id_router_001"
Info: id_router_005: "mm_interconnect_2" instantiated altera_merlin_router "id_router_005"
Info: cmd_xbar_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_005: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_demux_005: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file L:/Terasic_DE1-SOC_Altera/projects-luo/ControlPanel/Quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 79 modules, 198 files, 6558000 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
