set(VERILOG_SOURCES
    ${VERILOG_SOURCES}
    ${CMAKE_CURRENT_SOURCE_DIR}/CPU.sv
    ${CMAKE_CURRENT_SOURCE_DIR}/util.sv
    PARENT_SCOPE
)