Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Jun 01 09:04:54 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/complexAdder_timing_routed.rpt
| Design       : complexAdder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.852        0.000                      0                  915        0.185        0.000                      0                  915        4.500        0.000                       0                   412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.852        0.000                      0                  915        0.185        0.000                      0                  915        4.500        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexAdder_AXILiteS_s_axi_U/int_out_M_imag_V/gen_write[1].mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 3.918ns (58.786%)  route 2.747ns (41.214%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=411, unset)          1.795     1.795    complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.249 r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOADO[9]
                         net (fo=3, routed)           2.037     6.287    complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_79__0[9]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.411 r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_58__0/O
                         net (fo=1, routed)           0.000     6.411    complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_58__0_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.961 r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.961    complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_6__0_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_5__0_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_4__0_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_3__0_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_2__0_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg_i_1__0/O[1]
                         net (fo=1, routed)           0.710     8.460    complexAdder_AXILiteS_s_axi_U/int_out_M_imag_V/out_M_imag_V_d0[29]
    RAMB36_X1Y7          RAMB36E1                                     r  complexAdder_AXILiteS_s_axi_U/int_out_M_imag_V/gen_write[1].mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=411, unset)          1.617    11.617    complexAdder_AXILiteS_s_axi_U/int_out_M_imag_V/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  complexAdder_AXILiteS_s_axi_U/int_out_M_imag_V/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.150    11.767    
                         clock uncertainty           -0.035    11.732    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.420    11.312    complexAdder_AXILiteS_s_axi_U/int_out_M_imag_V/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.312    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  2.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ap_reg_ppiten_pp0_it0_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.078%)  route 0.134ns (41.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=411, unset)          0.585     0.585    ap_clk
    SLICE_X29Y36         FDRE                                         r  ap_reg_ppiten_pp0_it0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  ap_reg_ppiten_pp0_it0_reg/Q
                         net (fo=6, routed)           0.134     0.860    complexAdder_AXILiteS_s_axi_U/ap_reg_ppiten_pp0_it0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.905 r  complexAdder_AXILiteS_s_axi_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.905    ap_NS_fsm[1]
    SLICE_X30Y36         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=411, unset)          0.853     0.853    ap_clk
    SLICE_X30Y36         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.253     0.600    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     0.720    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   complexAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y40  gen_write[1].mem_reg_i_125__0/C



