
*** Running vivado
    with args -log design_1_clk_wiz_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:01:08 . Memory (MB): peak = 343.711 ; gain = 133.258
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' (4#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (5#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:01:10 . Memory (MB): peak = 381.094 ; gain = 170.641
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:01:10 . Memory (MB): peak = 381.094 ; gain = 170.641
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 741.035 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 741.035 ; gain = 530.582
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 741.035 ; gain = 530.582
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 741.035 ; gain = 530.582
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 741.035 ; gain = 530.582
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 741.035 ; gain = 530.582
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:59 . Memory (MB): peak = 743.426 ; gain = 532.973
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:59 . Memory (MB): peak = 743.426 ; gain = 532.973
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:59 . Memory (MB): peak = 754.020 ; gain = 543.566
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:02:00 . Memory (MB): peak = 754.020 ; gain = 543.566
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:02:00 . Memory (MB): peak = 754.020 ; gain = 543.566
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:02:00 . Memory (MB): peak = 754.020 ; gain = 543.566
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:02:00 . Memory (MB): peak = 754.020 ; gain = 543.566
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:02:00 . Memory (MB): peak = 754.020 ; gain = 543.566
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:02:00 . Memory (MB): peak = 754.020 ; gain = 543.566

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUFDS     |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:02:00 . Memory (MB): peak = 754.020 ; gain = 543.566
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1255.594 ; gain = 463.082
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 1255.594 ; gain = 992.480
