Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 24 14:44:44 2024
| Host         : louis-HP-ProBook-450-G3 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file User_IHM_control_wrapper_methodology_drc_routed.rpt -pb User_IHM_control_wrapper_methodology_drc_routed.pb -rpx User_IHM_control_wrapper_methodology_drc_routed.rpx
| Design       : User_IHM_control_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 22         |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| TIMING-20 | Warning          | Non-clocked latch                                                | 9          |
| LATCH-1   | Advisory         | Existing latches in the design                                   | 1          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net btn_0_IBUF[3] is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): User_IHM_control_i/btn_0[3], btn_0_IBUF[3]_inst/O
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0] cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1] cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2] cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3] cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[0] cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[1] cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[2] cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[3] cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/start_reg cannot be properly analyzed as its control pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/start_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 9 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


