================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Feb 17 20:53:49 EST 2026
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         loop_component
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1335
FF:               687
DSP:              8
BRAM:             2
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.594       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                         | LUT  | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                         | 1335 | 687 | 8   | 2    |      |     |        |      |         |          |        |
|   grp_cpu_Pipeline_PROGRAM_LOOP_fu_58        | 1320 | 672 | 8   |      |      |     |        |      |         |          |        |
|     (grp_cpu_Pipeline_PROGRAM_LOOP_fu_58)    | 1178 | 621 |     |      |      |     |        |      |         |          |        |
|     mul_32ns_32ns_64_2_1_U2                  |      |     |     |      |      |     |        |      |         |          |        |
|     mul_32ns_32s_64_2_1_U3                   | 94   |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_2_1_U4                    |      |     |     |      |      |     |        |      |         |          |        |
|   grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52     |      |     |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U |      |     |     |      |      |     |        |      |         |          |        |
|   reg_file_U                                 |      |     |     |      |      |     |        |      |         |          |        |
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.51%  | OK     |
| FD                                                        | 50%       | 0.65%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 3.64%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.17%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 17     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.24   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                 | ENDPOINT PIN                                                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                |                                                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.406 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[0]  |            0 |          2 |          4.809 |          4.009 |        0.800 |
| Path2 | 3.406 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[10] |            0 |          2 |          4.809 |          4.009 |        0.800 |
| Path3 | 3.406 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[11] |            0 |          2 |          4.809 |          4.009 |        0.800 |
| Path4 | 3.406 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[12] |            0 |          2 |          4.809 |          4.009 |        0.800 |
| Path5 | 3.406 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[13] |            0 |          2 |          4.809 |          4.009 |        0.800 |
+-------+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------+------------------+
    | Path1 Cells                                                                | Primitive Type   |
    +----------------------------------------------------------------------------+------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------+------------------+

    +----------------------------------------------------------------------------+------------------+
    | Path2 Cells                                                                | Primitive Type   |
    +----------------------------------------------------------------------------+------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------+------------------+

    +----------------------------------------------------------------------------+------------------+
    | Path3 Cells                                                                | Primitive Type   |
    +----------------------------------------------------------------------------+------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------+------------------+

    +----------------------------------------------------------------------------+------------------+
    | Path4 Cells                                                                | Primitive Type   |
    +----------------------------------------------------------------------------+------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------+------------------+

    +----------------------------------------------------------------------------+------------------+
    | Path5 Cells                                                                | Primitive Type   |
    +----------------------------------------------------------------------------+------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg      | MULT.dsp.DSP48E1 |
    +----------------------------------------------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/cpu_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/cpu_failfast_synth.rpt                 |
| power                    | impl/verilog/report/cpu_power_synth.rpt                    |
| timing                   | impl/verilog/report/cpu_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/cpu_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/cpu_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/cpu_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


