`define SYNTHESIS
`define MEM_DELAY 0