--------------------------------------------------------------------------------
Release 9.1.02i_PR10 Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -ise
/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/ISE_basis_6000.ise
-intstyle ise -e 3 -s 5 -xml dlx_toplevel dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc2v6000,ff1152,-5 (PRODUCTION 1.121 2006-10-19, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DP1<0>      |    0.982(R)|    0.878(R)|clk_BUFGP         |   0.000|
DP1<1>      |    0.496(R)|    0.833(R)|clk_BUFGP         |   0.000|
DP1<2>      |    0.506(R)|    0.823(R)|clk_BUFGP         |   0.000|
DP1<3>      |    0.537(R)|    0.792(R)|clk_BUFGP         |   0.000|
DP1<4>      |    0.489(R)|    0.840(R)|clk_BUFGP         |   0.000|
DP1<5>      |    0.543(R)|    0.786(R)|clk_BUFGP         |   0.000|
DP1<6>      |    0.549(R)|    1.348(R)|clk_BUFGP         |   0.000|
DP1<7>      |    0.491(R)|    0.838(R)|clk_BUFGP         |   0.000|
DP1<8>      |    0.443(R)|    0.886(R)|clk_BUFGP         |   0.000|
DP1<9>      |    0.557(R)|    0.885(R)|clk_BUFGP         |   0.000|
DP1<10>     |    0.557(R)|    0.820(R)|clk_BUFGP         |   0.000|
DP1<11>     |    0.543(R)|    0.786(R)|clk_BUFGP         |   0.000|
DP1<12>     |    0.479(R)|    0.850(R)|clk_BUFGP         |   0.000|
DP1<13>     |    0.723(R)|    0.865(R)|clk_BUFGP         |   0.000|
DP1<14>     |    0.830(R)|    0.820(R)|clk_BUFGP         |   0.000|
DP1<15>     |    0.496(R)|    0.833(R)|clk_BUFGP         |   0.000|
DP2<0>      |    1.238(R)|    0.821(R)|clk_BUFGP         |   0.000|
DP2<1>      |    0.712(R)|    0.849(R)|clk_BUFGP         |   0.000|
DP2<2>      |    1.156(R)|    0.856(R)|clk_BUFGP         |   0.000|
DP2<3>      |    0.971(R)|    0.847(R)|clk_BUFGP         |   0.000|
DP2<4>      |    1.160(R)|    0.851(R)|clk_BUFGP         |   0.000|
DP2<5>      |    0.753(R)|    0.832(R)|clk_BUFGP         |   0.000|
DP2<6>      |    1.002(R)|    0.877(R)|clk_BUFGP         |   0.000|
DP2<7>      |    0.506(R)|    0.823(R)|clk_BUFGP         |   0.000|
DP2<8>      |    1.100(R)|    0.817(R)|clk_BUFGP         |   0.000|
DP2<9>      |    0.551(R)|    0.859(R)|clk_BUFGP         |   0.000|
DP2<10>     |    1.153(R)|    0.890(R)|clk_BUFGP         |   0.000|
DP2<11>     |    0.519(R)|    0.810(R)|clk_BUFGP         |   0.000|
DP2<12>     |    0.767(R)|    0.813(R)|clk_BUFGP         |   0.000|
DP2<13>     |    1.341(R)|    0.835(R)|clk_BUFGP         |   0.000|
DP2<14>     |    1.105(R)|    0.853(R)|clk_BUFGP         |   0.000|
DP2<15>     |    0.507(R)|    0.855(R)|clk_BUFGP         |   0.000|
DQ1<0>      |    4.960(R)|    0.845(R)|clk_BUFGP         |   0.000|
DQ1<1>      |    5.525(R)|    0.832(R)|clk_BUFGP         |   0.000|
DQ1<2>      |    5.838(R)|    0.846(R)|clk_BUFGP         |   0.000|
DQ1<3>      |    4.823(R)|    0.854(R)|clk_BUFGP         |   0.000|
DQ1<4>      |    4.888(R)|    0.803(R)|clk_BUFGP         |   0.000|
DQ1<5>      |    6.389(R)|    0.823(R)|clk_BUFGP         |   0.000|
DQ1<6>      |    5.142(R)|    0.877(R)|clk_BUFGP         |   0.000|
DQ1<7>      |    4.718(R)|    0.883(R)|clk_BUFGP         |   0.000|
DQ1<8>      |    5.596(R)|    0.834(R)|clk_BUFGP         |   0.000|
DQ1<9>      |    6.273(R)|    0.817(R)|clk_BUFGP         |   0.000|
DQ1<10>     |    4.475(R)|    0.865(R)|clk_BUFGP         |   0.000|
DQ1<11>     |    4.497(R)|    0.854(R)|clk_BUFGP         |   0.000|
DQ1<12>     |    5.740(R)|    0.791(R)|clk_BUFGP         |   0.000|
DQ1<13>     |    5.354(R)|    0.844(R)|clk_BUFGP         |   0.000|
DQ1<14>     |    5.571(R)|    0.781(R)|clk_BUFGP         |   0.000|
DQ1<15>     |    5.384(R)|    0.891(R)|clk_BUFGP         |   0.000|
DQ2<0>      |    4.220(R)|    0.802(R)|clk_BUFGP         |   0.000|
DQ2<1>      |    5.963(R)|    0.878(R)|clk_BUFGP         |   0.000|
DQ2<2>      |    5.408(R)|    0.838(R)|clk_BUFGP         |   0.000|
DQ2<3>      |    4.785(R)|    0.887(R)|clk_BUFGP         |   0.000|
DQ2<4>      |    5.073(R)|    0.853(R)|clk_BUFGP         |   0.000|
DQ2<5>      |    5.456(R)|    0.858(R)|clk_BUFGP         |   0.000|
DQ2<6>      |    6.052(R)|    0.859(R)|clk_BUFGP         |   0.000|
DQ2<7>      |    5.334(R)|    0.830(R)|clk_BUFGP         |   0.000|
DQ2<8>      |    5.941(R)|    0.870(R)|clk_BUFGP         |   0.000|
DQ2<9>      |    5.224(R)|    0.845(R)|clk_BUFGP         |   0.000|
DQ2<10>     |    4.097(R)|    0.844(R)|clk_BUFGP         |   0.000|
DQ2<11>     |    4.716(R)|    0.822(R)|clk_BUFGP         |   0.000|
DQ2<12>     |    5.482(R)|    0.803(R)|clk_BUFGP         |   0.000|
DQ2<13>     |    3.903(R)|    0.857(R)|clk_BUFGP         |   0.000|
DQ2<14>     |    4.382(R)|    0.861(R)|clk_BUFGP         |   0.000|
DQ2<15>     |    4.509(R)|    0.796(R)|clk_BUFGP         |   0.000|
reset       |    9.765(R)|    0.873(R)|clk_BUFGP         |   0.000|
serial0_in  |    0.529(R)|    0.800(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clock_ip
---------------+------------+------------+----------------------+--------+
               |  Setup to  |  Hold to   |                      | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)     | Phase  |
---------------+------------+------------+----------------------+--------+
pca9564_data<0>|    5.477(R)|   -5.240(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<1>|    6.428(R)|   -6.191(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<2>|    6.222(R)|   -5.985(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<3>|    5.724(R)|   -5.487(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<4>|    4.847(R)|   -4.610(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<5>|    5.875(R)|   -5.638(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<6>|    5.901(R)|   -5.664(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<7>|    5.999(R)|   -5.762(R)|i2c_core/clock_ip_half|   0.000|
pca9564_int    |    4.364(R)|   -4.151(R)|i2c_core/clock_ip_half|   0.000|
reset          |    8.139(R)|    0.213(R)|clock_ip_IBUFG        |   0.000|
               |   10.602(R)|   -4.886(R)|i2c_core/clock_ip_half|   0.000|
---------------+------------+------------+----------------------+--------+

Clock clk to Pad
--------------------------+------------+------------------+--------+
                          | clk (edge) |                  | Clock  |
Destination               |   to PAD   |Internal Clock(s) | Phase  |
--------------------------+------------+------------------+--------+
Ad<0>                     |    5.483(R)|clk_BUFGP         |   0.000|
Ad<1>                     |    5.454(R)|clk_BUFGP         |   0.000|
Ad<2>                     |    5.467(R)|clk_BUFGP         |   0.000|
Ad<3>                     |    5.475(R)|clk_BUFGP         |   0.000|
Ad<4>                     |    5.430(R)|clk_BUFGP         |   0.000|
Ad<5>                     |    5.457(R)|clk_BUFGP         |   0.000|
Ad<6>                     |    5.476(R)|clk_BUFGP         |   0.000|
Ad<7>                     |    5.420(R)|clk_BUFGP         |   0.000|
Ad<8>                     |    5.438(R)|clk_BUFGP         |   0.000|
Ad<9>                     |    5.453(R)|clk_BUFGP         |   0.000|
Ad<10>                    |    5.437(R)|clk_BUFGP         |   0.000|
Ad<11>                    |    5.459(R)|clk_BUFGP         |   0.000|
Ad<12>                    |    5.401(R)|clk_BUFGP         |   0.000|
Ad<13>                    |    5.414(R)|clk_BUFGP         |   0.000|
Ad<14>                    |    5.480(R)|clk_BUFGP         |   0.000|
Ad<15>                    |    5.464(R)|clk_BUFGP         |   0.000|
Ad<16>                    |    5.487(R)|clk_BUFGP         |   0.000|
Ad<17>                    |    5.471(R)|clk_BUFGP         |   0.000|
Ad<18>                    |    5.469(R)|clk_BUFGP         |   0.000|
Ad<19>                    |    5.485(R)|clk_BUFGP         |   0.000|
Ai<0>                     |    5.467(R)|clk_BUFGP         |   0.000|
Ai<1>                     |    5.450(R)|clk_BUFGP         |   0.000|
Ai<2>                     |    5.459(R)|clk_BUFGP         |   0.000|
Ai<3>                     |    5.432(R)|clk_BUFGP         |   0.000|
Ai<4>                     |    5.483(R)|clk_BUFGP         |   0.000|
Ai<5>                     |    5.463(R)|clk_BUFGP         |   0.000|
Ai<6>                     |    5.469(R)|clk_BUFGP         |   0.000|
Ai<7>                     |    5.442(R)|clk_BUFGP         |   0.000|
Ai<8>                     |    5.450(R)|clk_BUFGP         |   0.000|
Ai<9>                     |    5.464(R)|clk_BUFGP         |   0.000|
Ai<10>                    |    5.482(R)|clk_BUFGP         |   0.000|
Ai<11>                    |    5.471(R)|clk_BUFGP         |   0.000|
Ai<12>                    |    5.483(R)|clk_BUFGP         |   0.000|
Ai<13>                    |    5.475(R)|clk_BUFGP         |   0.000|
Ai<14>                    |    5.488(R)|clk_BUFGP         |   0.000|
Ai<15>                    |    5.426(R)|clk_BUFGP         |   0.000|
Ai<16>                    |    5.459(R)|clk_BUFGP         |   0.000|
Ai<17>                    |    5.400(R)|clk_BUFGP         |   0.000|
Ai<18>                    |    5.429(R)|clk_BUFGP         |   0.000|
Ai<19>                    |    5.430(R)|clk_BUFGP         |   0.000|
BHE_a1                    |    8.751(R)|clk_BUFGP         |   0.000|
BHE_a2                    |    9.297(R)|clk_BUFGP         |   0.000|
BHE_b1                    |    6.983(R)|clk_BUFGP         |   0.000|
BHE_b2                    |   10.047(R)|clk_BUFGP         |   0.000|
BLE_a1                    |    8.031(R)|clk_BUFGP         |   0.000|
BLE_a2                    |    8.700(R)|clk_BUFGP         |   0.000|
BLE_b1                    |   10.524(R)|clk_BUFGP         |   0.000|
BLE_b2                    |   10.066(R)|clk_BUFGP         |   0.000|
DP1<0>                    |    8.025(R)|clk_BUFGP         |   0.000|
DP1<1>                    |    7.945(R)|clk_BUFGP         |   0.000|
DP1<2>                    |    8.209(R)|clk_BUFGP         |   0.000|
DP1<3>                    |    7.986(R)|clk_BUFGP         |   0.000|
DP1<4>                    |    8.456(R)|clk_BUFGP         |   0.000|
DP1<5>                    |    7.791(R)|clk_BUFGP         |   0.000|
DP1<6>                    |    8.056(R)|clk_BUFGP         |   0.000|
DP1<7>                    |    8.194(R)|clk_BUFGP         |   0.000|
DP1<8>                    |    8.790(R)|clk_BUFGP         |   0.000|
DP1<9>                    |    7.805(R)|clk_BUFGP         |   0.000|
DP1<10>                   |    8.306(R)|clk_BUFGP         |   0.000|
DP1<11>                   |    8.043(R)|clk_BUFGP         |   0.000|
DP1<12>                   |    8.575(R)|clk_BUFGP         |   0.000|
DP1<13>                   |    8.293(R)|clk_BUFGP         |   0.000|
DP1<14>                   |    8.221(R)|clk_BUFGP         |   0.000|
DP1<15>                   |    8.199(R)|clk_BUFGP         |   0.000|
DP2<0>                    |    8.378(R)|clk_BUFGP         |   0.000|
DP2<1>                    |    8.608(R)|clk_BUFGP         |   0.000|
DP2<2>                    |    9.648(R)|clk_BUFGP         |   0.000|
DP2<3>                    |    9.398(R)|clk_BUFGP         |   0.000|
DP2<4>                    |    8.857(R)|clk_BUFGP         |   0.000|
DP2<5>                    |    8.625(R)|clk_BUFGP         |   0.000|
DP2<6>                    |    9.368(R)|clk_BUFGP         |   0.000|
DP2<7>                    |    8.885(R)|clk_BUFGP         |   0.000|
DP2<8>                    |    8.891(R)|clk_BUFGP         |   0.000|
DP2<9>                    |    9.109(R)|clk_BUFGP         |   0.000|
DP2<10>                   |    9.355(R)|clk_BUFGP         |   0.000|
DP2<11>                   |    7.932(R)|clk_BUFGP         |   0.000|
DP2<12>                   |    8.386(R)|clk_BUFGP         |   0.000|
DP2<13>                   |    9.410(R)|clk_BUFGP         |   0.000|
DP2<14>                   |    9.651(R)|clk_BUFGP         |   0.000|
DP2<15>                   |    8.602(R)|clk_BUFGP         |   0.000|
DQ1<0>                    |    7.351(R)|clk_BUFGP         |   0.000|
DQ1<1>                    |    7.881(R)|clk_BUFGP         |   0.000|
DQ1<2>                    |    8.136(R)|clk_BUFGP         |   0.000|
DQ1<3>                    |    7.610(R)|clk_BUFGP         |   0.000|
DQ1<4>                    |    7.402(R)|clk_BUFGP         |   0.000|
DQ1<5>                    |    7.890(R)|clk_BUFGP         |   0.000|
DQ1<6>                    |    7.404(R)|clk_BUFGP         |   0.000|
DQ1<7>                    |    8.192(R)|clk_BUFGP         |   0.000|
DQ1<8>                    |    7.621(R)|clk_BUFGP         |   0.000|
DQ1<9>                    |    7.379(R)|clk_BUFGP         |   0.000|
DQ1<10>                   |    8.464(R)|clk_BUFGP         |   0.000|
DQ1<11>                   |    7.394(R)|clk_BUFGP         |   0.000|
DQ1<12>                   |    8.907(R)|clk_BUFGP         |   0.000|
DQ1<13>                   |    8.128(R)|clk_BUFGP         |   0.000|
DQ1<14>                   |    9.172(R)|clk_BUFGP         |   0.000|
DQ1<15>                   |    7.654(R)|clk_BUFGP         |   0.000|
DQ2<0>                    |    7.241(R)|clk_BUFGP         |   0.000|
DQ2<1>                    |    8.199(R)|clk_BUFGP         |   0.000|
DQ2<2>                    |    7.006(R)|clk_BUFGP         |   0.000|
DQ2<3>                    |    8.190(R)|clk_BUFGP         |   0.000|
DQ2<4>                    |    7.946(R)|clk_BUFGP         |   0.000|
DQ2<5>                    |    7.682(R)|clk_BUFGP         |   0.000|
DQ2<6>                    |    7.679(R)|clk_BUFGP         |   0.000|
DQ2<7>                    |    7.532(R)|clk_BUFGP         |   0.000|
DQ2<8>                    |    7.668(R)|clk_BUFGP         |   0.000|
DQ2<9>                    |    7.695(R)|clk_BUFGP         |   0.000|
DQ2<10>                   |    7.955(R)|clk_BUFGP         |   0.000|
DQ2<11>                   |    7.540(R)|clk_BUFGP         |   0.000|
DQ2<12>                   |    7.494(R)|clk_BUFGP         |   0.000|
DQ2<13>                   |    7.246(R)|clk_BUFGP         |   0.000|
DQ2<14>                   |    7.243(R)|clk_BUFGP         |   0.000|
DQ2<15>                   |    7.247(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<0> |   11.623(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<1> |   12.597(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<2> |   10.895(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<3> |   11.688(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<4> |   11.134(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<5> |   10.810(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<6> |   11.291(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<7> |   11.752(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<8> |   11.954(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<9> |   10.985(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<10>|   11.513(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<11>|   14.260(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<12>|   13.915(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<13>|   13.508(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<14>|   12.233(R)|clk_BUFGP         |   0.000|
MictorObenLinks_oddPOD<15>|   11.856(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<0>     |   12.268(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<1>     |   11.204(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<2>     |    9.953(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<3>     |   13.620(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<4>     |   11.616(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<5>     |   11.886(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<6>     |   11.710(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<7>     |   15.144(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<8>     |   15.115(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<9>     |    9.964(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<10>    |   12.724(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<11>    |   11.446(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<12>    |   10.047(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<13>    |   12.044(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<14>    |   23.702(R)|clk_BUFGP         |   0.000|
MictorOben_evenPOD<15>    |   20.851(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<2>      |   11.908(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<3>      |   11.852(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<4>      |   14.273(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<5>      |   12.821(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<6>      |   15.136(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<7>      |   15.864(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<8>      |   15.116(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<9>      |   14.431(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<10>     |   12.740(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<11>     |   17.237(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<12>     |   12.171(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<13>     |   12.542(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<14>     |   23.025(R)|clk_BUFGP         |   0.000|
MictorOben_oddPOD<15>     |   20.730(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<0>    |   11.186(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<1>    |   10.220(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<2>    |   14.265(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<3>    |   10.871(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<4>    |   13.501(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<5>    |   12.857(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<6>    |   14.234(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<7>    |   11.281(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<8>    |   14.153(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<9>    |   14.111(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<10>   |   16.209(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<11>   |   13.911(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<12>   |   15.110(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<13>   |   15.884(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<14>   |   11.403(R)|clk_BUFGP         |   0.000|
MictorUnten_evenPOD<15>   |   22.571(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<0>     |   10.359(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<1>     |   11.637(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<2>     |   12.075(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<3>     |   11.560(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<4>     |   11.500(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<5>     |   12.008(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<6>     |   11.389(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<7>     |   11.068(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<8>     |   11.669(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<9>     |   11.456(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<10>    |   16.659(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<11>    |   13.675(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<12>    |   15.334(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<13>    |   16.641(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<14>    |   11.933(R)|clk_BUFGP         |   0.000|
MictorUnten_oddPOD<15>    |   22.813(R)|clk_BUFGP         |   0.000|
OE_a1                     |    7.895(R)|clk_BUFGP         |   0.000|
OE_a2                     |    7.882(R)|clk_BUFGP         |   0.000|
OE_b1                     |    7.600(R)|clk_BUFGP         |   0.000|
OE_b2                     |    7.634(R)|clk_BUFGP         |   0.000|
WE_a1                     |    8.343(R)|clk_BUFGP         |   0.000|
WE_a2                     |    9.145(R)|clk_BUFGP         |   0.000|
WE_b1                     |    7.961(R)|clk_BUFGP         |   0.000|
WE_b2                     |    8.475(R)|clk_BUFGP         |   0.000|
led<0>                    |   10.059(R)|clk_BUFGP         |   0.000|
led<1>                    |   11.619(R)|clk_BUFGP         |   0.000|
led<2>                    |   10.118(R)|clk_BUFGP         |   0.000|
led<3>                    |   14.016(R)|clk_BUFGP         |   0.000|
led<4>                    |   10.186(R)|clk_BUFGP         |   0.000|
led<5>                    |   11.149(R)|clk_BUFGP         |   0.000|
led<6>                    |   11.169(R)|clk_BUFGP         |   0.000|
led<7>                    |   17.412(R)|clk_BUFGP         |   0.000|
led<8>                    |   11.776(R)|clk_BUFGP         |   0.000|
led<9>                    |   11.611(R)|clk_BUFGP         |   0.000|
led<10>                   |   12.027(R)|clk_BUFGP         |   0.000|
led<11>                   |   11.599(R)|clk_BUFGP         |   0.000|
led<12>                   |   15.895(R)|clk_BUFGP         |   0.000|
led<13>                   |   12.466(R)|clk_BUFGP         |   0.000|
led<14>                   |   12.358(R)|clk_BUFGP         |   0.000|
led<15>                   |   17.256(R)|clk_BUFGP         |   0.000|
led<16>                   |   11.298(R)|clk_BUFGP         |   0.000|
led<17>                   |   13.891(R)|clk_BUFGP         |   0.000|
led<18>                   |   11.519(R)|clk_BUFGP         |   0.000|
led<19>                   |   11.418(R)|clk_BUFGP         |   0.000|
led<20>                   |   11.108(R)|clk_BUFGP         |   0.000|
led<21>                   |   14.114(R)|clk_BUFGP         |   0.000|
led<22>                   |   14.623(R)|clk_BUFGP         |   0.000|
led<23>                   |   11.698(R)|clk_BUFGP         |   0.000|
led<24>                   |   13.195(R)|clk_BUFGP         |   0.000|
led<25>                   |   12.881(R)|clk_BUFGP         |   0.000|
led<26>                   |   11.977(R)|clk_BUFGP         |   0.000|
led<27>                   |   11.934(R)|clk_BUFGP         |   0.000|
led<28>                   |   11.537(R)|clk_BUFGP         |   0.000|
led<29>                   |    9.429(R)|clk_BUFGP         |   0.000|
led<30>                   |   23.121(R)|clk_BUFGP         |   0.000|
led<31>                   |   17.816(R)|clk_BUFGP         |   0.000|
led_buildin<0>            |   14.357(R)|clk_BUFGP         |   0.000|
led_buildin<1>            |   13.341(R)|clk_BUFGP         |   0.000|
led_buildin<2>            |   14.715(R)|clk_BUFGP         |   0.000|
led_buildin<3>            |   15.621(R)|clk_BUFGP         |   0.000|
led_buildin<4>            |   15.102(R)|clk_BUFGP         |   0.000|
led_buildin<5>            |   14.942(R)|clk_BUFGP         |   0.000|
led_buildin<6>            |   14.713(R)|clk_BUFGP         |   0.000|
led_buildin<7>            |   15.893(R)|clk_BUFGP         |   0.000|
serial0_out               |    7.499(R)|clk_BUFGP         |   0.000|
--------------------------+------------+------------------+--------+

Clock clock_ip to Pad
------------------+------------+----------------------+--------+
                  | clk (edge) |                      | Clock  |
Destination       |   to PAD   |Internal Clock(s)     | Phase  |
------------------+------------+----------------------+--------+
AudioL_Out        |    7.524(R)|clock_ip_IBUFG        |   0.000|
AudioR_Out        |    7.411(R)|clock_ip_IBUFG        |   0.000|
pca9564_address<0>|    3.333(R)|i2c_core/clock_ip_half|   0.000|
pca9564_address<1>|    3.869(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<0>   |    3.339(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<1>   |    3.615(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<2>   |    3.609(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<3>   |    3.596(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<4>   |    2.944(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<5>   |    3.212(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<6>   |    3.579(R)|i2c_core/clock_ip_half|   0.000|
pca9564_data<7>   |    3.842(R)|i2c_core/clock_ip_half|   0.000|
pca9564_rd        |    3.715(R)|i2c_core/clock_ip_half|   0.000|
pca9564_reset     |    4.116(R)|i2c_core/clock_ip_half|   0.000|
pca9564_wr        |    3.793(R)|i2c_core/clock_ip_half|   0.000|
------------------+------------+----------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   21.676|    5.009|         |         |
clock_ip       |    2.595|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_ip
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.323|         |         |         |
clock_ip       |   10.555|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
serial1_in     |serial1_out    |    5.994|
---------------+---------------+---------+


Analysis completed Thu Jun 25 20:08:19 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 305 MB



