head	1.1;
access;
symbols;
locks; strict;
comment	@# @;


1.1
date	2012.10.22.16.35.25;	author vsananda;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@
interface shiftreg_drv_intf #(parameter int width=8) (input clk);

logic [width-1:0] din ;
logic valid_in ;

default clocking p_clk @@(posedge clk);
endclocking

endinterface
  
@
