#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sung-Yun Lee
    tagline: M.S.-Ph.D. combined course in CAD & SoC Design Lab.
    avatar: image.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: syun.lee@postech.ac.kr
    phone:
    website:
    linkedin:
    github:
    gitlab:
    bitbucket:
    twitter:
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional

    interests:
      - item: VLSI CAD
        link:

      - item: Physical design optimization
        link:


career-profile:
    title: Career Profile
    summary: Sung-Yun Lee received the B.S. degree in electrical engineering from the Pohang University of Science and Technology, Pohang, South Korea, in 2018. 
             He is currently pursuing the M.S.-Ph.D. combined degree with the CAD and SoC Design Laboratory in Pohang University of Science and Technology, Pohang, South Korea. 
             His current research interests include VLSI physical design optimization, machine learning on EDA, and heterogeneous 2.5D IC.
      #Summarise your career here lorem ipsum dolor sit amet, consectetuer
      #adipiscing elit. You can [download this free resume/CV template here]().
      #Aenean commodo ligula eget dolor aenean massa. Cum sociis natoque
      #penatibus et magnis dis parturient montes, nascetur ridiculus mus.
      #Donec quam felis, ultricies nec, pellentesque eu.
      #Second paragraph if required.
education:
    - degree: BSc in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH)
      time: Mar. 2014 ~ Aug. 2018
    - degree: M.S.-Ph.D. in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH)
      time: Sep. 2018 ~ Present
    
#experiences:
#    - role: Lead Developer
#      time: 2015 - Present
#      company: Startup Hubs, San Francisco
#      details: |
#        Describe your role here lorem ipsum dolor sit amet, consectetuer
#        adipiscing elit. Aenean commodo ligula eget dolor. Aenean massa.
#        Cum sociis natoque penatibus et magnis dis parturient montes,
#        nascetur ridiculus mus. Donec quam felis, ultricies nec,
#        pellentesque eu, pretium quis, sem. Nulla consequat massa quis
#        enim. Donec pede justo. Sed ut perspiciatis unde omnis iste natus
#        error sit voluptatem accusantium doloremque laudantium, totam rem
#        aperiam, eaque ipsa quae ab illo inventore veritatis et quasi
#        architecto beatae vitae dicta sunt explicabo.
#          - Bullet point
#          - Bullet point
#    - role: Senior Software Engineer
#      time: 2014 - 2015
#      company: Google, London
#      details: |
#        Describe your role here lorem ipsum dolor sit amet, consectetuer
#        adipiscing elit. Aenean commodo ligula eget dolor. Aenean massa.
#        Cum sociis natoque penatibus et magnis dis parturient montes,
#        nascetur ridiculus mus. Donec quam felis, ultricies nec,
#        pellentesque eu, pretium quis, sem.
#          - Bullet point
#          - Bullet point
#    - role: UI Developer
#      time: 2012 - 2014
#      company: Amazon, London
#      details: |
#        Describe your role here lorem ipsum dolor sit amet, consectetuer
#        adipiscing elit. Aenean commodo ligula eget dolor. Aenean massa.
#        Cum sociis natoque penatibus et magnis dis parturient montes,
#        nascetur ridiculus mus. Donec quam felis, ultricies nec,
#        pellentesque eu, pretium quis, sem.
#          - Bullet point
#          - Bullet point
#projects:
#    title: Projects
#    intro:
#    assignments:
#      - title: 
#        link:
#        tagline:
#      - title: 
#        link: 
#        tagline: 

publications:
    title: Publications
    intro: |
      You can list your publications in this section. Lorem ipsum dolor sit
      amet, consectetur adipiscing elit. Vestibulum et ligula in nunc
      bibendum fringilla a eu lectus.
    papers:
      - title: Compact Topology-aware Bus Routing for Design Regularity
        link: "#"
        authors: Daeyeon Kim, Sanggi Do, Sung-Yun Lee, Seokhyeong Kang
        conference: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019

      - title: Additive Statistical Leakage Analysis Using Exponential Mixture Model
        link: "#"
        authors: Hyeonjeong Kwon, Sung-Yun Lee, Younghwan Kim, Seokhyeong Kang
        conference: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020

      - title: Ternary Logic Synthesis with Modified Quine-McCluskey Algorithm
        link: "#"
        authors: Sung-Yun Lee, Sunmean Kim, Seokhyeong Kang
        conference: IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 2019
        
      - title: Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic
        link: "#"
        authors: Sunmean Kim, Sung-Yun Lee, Sunghye Park, Seokhyeong Kang
        conference: IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 2019

projects:
    title: Awards
    assignmets:
        - title: Third place award in ISPD-2019 Initial Detailed Routing contest, Apr. 2019
        - title: Third place award in ICCAD-2019 CAD contest - LEF/DEF Based Open-Source Global Router, Nov. 2019

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Linux
        level: 90%

      - name: C++/C
        level: 80%

      - name: Tcl script
        level: 80%

      - name: Cadence backend design tool
        level: 60%

      - name: Synopsys backend design tool
        level: 55%

      - name: Verilog HDL
        level: 50%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
