
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -f cpu.include +v2k -R -sverilog -full64 -debug_pp -timescale=1ns/10ps \
-l cpu.log
                         Chronologic VCS (TM)
       Version S-2021.09-SP1_Full64 -- Fri Jun 10 00:58:13 2022

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../../src/verilog/cpuStim.sv'
Parsing design file '../../src/verilog/datamem.sv'
Parsing design file '../../src/verilog/instructmem.sv'
Parsing design file '../../src/verilog/top.sv'
Parsing design file '../../src/verilog/cpu.sv'
Parsing design file '../../src/verilog/mux3x4_4.sv'
Parsing design file '../../src/verilog/mux3x16_16.sv'
Parsing design file '../../src/verilog/mux4x16_16.sv'
Parsing design file '../../src/verilog/mux4x4_4.sv'
Parsing design file '../../src/verilog/mux5x16_16.sv'
Parsing design file '../../src/verilog/shifter.sv'
Parsing design file '../../src/verilog/alu.sv'
Parsing design file '../../src/verilog/cpuControl.sv'
Parsing design file '../../src/verilog/pipelineReg.sv'
Parsing design file '../../src/verilog/register.sv'
Parsing design file '../../src/verilog/regfile.sv'
Parsing design file '../../src/verilog/forwardingUnit.sv'
Parsing design file '../../src/verilog/D_FF.sv'
Parsing design file '../../src/verilog/a_phase4.sv'
Parsing design file '../../src/verilog/fp_add.sv'
Parsing design file '../../src/verilog/fp_mul.sv'
Parsing design file '../../src/verilog/fpu.sv'
Parsing design file '../../src/verilog/fp_div.sv'
Parsing design file '../../src/verilog/flagsreg.sv'
Top Level Modules:
       cpuStim
       mux3x16_16
       register
       flagsreg
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...

13 modules and 0 UDP read.
recompiling module datamem
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/home/lab.apps/vlsiapps_new/vcs/current/linux64/lib -L/home/lab.apps/vlsiapps_new/vcs/current/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _2097_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/lab.apps/vlsiapps_new/vcs/current/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive          /home/lab.apps/vlsiapps_new/vcs/current/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
Command: /home/projects/ee478.2022spr/nguyea9/BarelyFLOATing/sim/pre-syn/./simv +v2k -a cpu.log
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP1_Full64; Runtime version S-2021.09-SP1_Full64;  Jun 10 00:58 2022
Running benchmark: ../../src/assembler/simpleSqrt.v
VCD+ Writer S-2021.09-SP1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
3130.00 ns Test Done
$finish called from file "../../src/verilog/cpuStim.sv", line 52.
$finish at simulation time 3130.00 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3130000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.3Mb
Fri Jun 10 00:58:16 2022
CPU time: .539 seconds to compile + .398 seconds to elab + .299 seconds to link + .424 seconds in simulation
