Information: Updating design information... (UID-85)
Warning: Design 'pci_bridge32' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : constraint
        -all_violators
Design : pci_bridge32
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:48:03 2025
****************************************


   min_delay/hold ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[0]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[1]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[2]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[3]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[4]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[5]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[6]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[7]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[8]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[9]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[10]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[11]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[12]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[13]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[14]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[15]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[16]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[17]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[18]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[19]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[20]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[21]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[22]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[23]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[24]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[25]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[26]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[27]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[28]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[29]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[30]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   pci_target_unit/wishbone_master/pcir_fifo_data_out_reg[31]/D
                                0.19           0.11 f        -0.08  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[0]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[1]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[0]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[1]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[2]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[3]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[4]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[5]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[6]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[7]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[8]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[9]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[10]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[11]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[12]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[13]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[14]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[15]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[16]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[17]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[18]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[19]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[20]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[21]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[22]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[23]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[24]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[25]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[26]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[27]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[28]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[29]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[30]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_dat_i_o_reg[31]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_sel_o_reg[0]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_sel_o_reg[1]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_sel_o_reg[2]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_sel_o_reg[3]/D
                                0.18           0.13 f        -0.05  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[6]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[7]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[8]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[9]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[10]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[11]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[12]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[13]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[14]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[15]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[16]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[17]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[18]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[19]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[20]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[21]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[22]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[23]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[24]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[25]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[26]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[27]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[28]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[29]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[30]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   i_pci_wbs_wbb3_2_wbb2/wbs_adr_o_reg[31]/D
                                0.18           0.14 f        -0.04  (VIOLATED)
   wbm_cyc_o                    0.19           0.16 f        -0.03  (VIOLATED)
   wbm_we_o                     0.19           0.16 f        -0.03  (VIOLATED)
   pci_target_unit/fifos/wb_clk_inGreyCount_reg[0]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/wb_clk_inGreyCount_reg[1]/D
                                0.18           0.17 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[2]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[3]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[4]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[5]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[6]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[7]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   configuration/sync_cache_lsize_to_wb_bits_reg[8]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   configuration/wb_init_complete_out_reg/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/del_sync/comp_done_reg_clr_reg/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/del_sync/comp_done_reg_main_reg/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/del_sync/comp_rty_exp_clr_reg/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/pcir_fifo_ctrl/wclk_rgrey_addr_reg[0]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/pcir_fifo_ctrl/wclk_rgrey_addr_reg[1]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/pcir_fifo_ctrl/wclk_rgrey_addr_reg[2]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   pci_target_unit/fifos/pciw_fifo_ctrl/rclk_wgrey_addr_reg[2]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/del_sync/req_rty_exp_reg_reg/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_reg[0]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_reg[1]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_reg[2]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbr_fifo_ctrl/rclk_wgrey_addr_reg[3]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_reg[0]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_reg[1]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_reg[2]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   wishbone_slave_unit/fifos/wbw_fifo_ctrl/wclk_rgrey_minus1_reg[3]/D
                                0.18           0.18 f        -0.01  (VIOLATED)
   configuration/sync_isr_2/sync_del_bit_reg/D
                                0.18           0.18 f         0.00  (VIOLATED: increase significant digits)
   configuration/sync_pci_err_cs_8/sync_del_bit_reg/D
                                0.18           0.18 f         0.00  (VIOLATED: increase significant digits)


   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   pci_bridge32                 0.00       55166.55       -55166.55 (VIOLATED)


1
