Main Resources being referred to and followed in this study.

- eDX Course for Building a RISC-V CPU: https://www.edx.org/course/building-a-risc-v-cpu-core
- [[EECS-2011-62.pdf]] 
- https://web.engr.oregonstate.edu/~traylor/ece474/beamer_lectures/verilog_number_literals.pdf Representation of numbers in verilog.
- 
