// Seed: 137228390
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2
);
  always_ff @(posedge id_1 or posedge id_1) begin : LABEL_0
    id_4 = id_1;
  end
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    output wire id_9,
    input uwire id_10,
    output tri0 id_11,
    input tri0 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output wor id_16,
    output wor id_17,
    input tri id_18
);
  wire id_20;
  always @(posedge 1);
  initial id_1 <= ~1;
  assign id_3 = 1'd0;
  wire id_21, id_22;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_8
  );
  `define pp_23 0
  wire id_24;
  assign `pp_23[1'b0] = id_22;
  assign id_13 = 1'd0;
endmodule
