Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 14 22:20:48 2019
| Host         : DESKTOP-6OLIA81 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -pb zed_wrapper_timing_summary_routed.pb -rpx zed_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zed_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                81335        0.019        0.000                      0                81335        3.000        0.000                       0                 33319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga_0                    {0.000 5.000}      10.000          100.000         
zed_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_zed_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_zed_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                      7.845        0.000                       0                     1  
zed_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_zed_clk_wiz_0_0          0.198        0.000                      0                80808        0.019        0.000                      0                80808        3.750        0.000                       0                 33314  
  clkfbout_zed_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_out1_zed_clk_wiz_0_0  clk_out1_zed_clk_wiz_0_0        6.077        0.000                      0                  527        0.266        0.000                      0                  527  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  zed_i/clk_wiz_0/inst/clk_in1
  To Clock:  zed_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zed_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zed_clk_wiz_0_0
  To Clock:  clk_out1_zed_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 0.456ns (4.912%)  route 8.827ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.827    11.010    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X40Y21         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.483    11.483    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X40Y21         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[16]/C
                         clock pessimism              0.004    11.487    
                         clock uncertainty           -0.074    11.413    
    SLICE_X40Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.208    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[16]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 0.456ns (4.912%)  route 8.827ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.827    11.010    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X40Y21         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.483    11.483    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X40Y21         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[20]/C
                         clock pessimism              0.004    11.487    
                         clock uncertainty           -0.074    11.413    
    SLICE_X40Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.208    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[20]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 0.456ns (4.912%)  route 8.827ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.827    11.010    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X41Y21         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.483    11.483    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X41Y21         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[21]/C
                         clock pessimism              0.004    11.487    
                         clock uncertainty           -0.074    11.413    
    SLICE_X41Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.208    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[21]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_33_reg_6830_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.456ns (4.913%)  route 8.825ns (95.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.825    11.008    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X49Y19         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_33_reg_6830_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.482    11.482    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X49Y19         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_33_reg_6830_reg[31]/C
                         clock pessimism              0.004    11.486    
                         clock uncertainty           -0.074    11.412    
    SLICE_X49Y19         FDRE (Setup_fdre_C_CE)      -0.205    11.207    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_33_reg_6830_reg[31]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.456ns (4.913%)  route 8.825ns (95.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.825    11.008    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X49Y19         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.482    11.482    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X49Y19         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[19]/C
                         clock pessimism              0.004    11.486    
                         clock uncertainty           -0.074    11.412    
    SLICE_X49Y19         FDRE (Setup_fdre_C_CE)      -0.205    11.207    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[19]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.456ns (4.913%)  route 8.825ns (95.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.825    11.008    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X49Y19         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.482    11.482    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X49Y19         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[20]/C
                         clock pessimism              0.004    11.486    
                         clock uncertainty           -0.074    11.412    
    SLICE_X49Y19         FDRE (Setup_fdre_C_CE)      -0.205    11.207    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[20]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.456ns (4.913%)  route 8.825ns (95.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.825    11.008    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X49Y19         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.482    11.482    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X49Y19         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[22]/C
                         clock pessimism              0.004    11.486    
                         clock uncertainty           -0.074    11.412    
    SLICE_X49Y19         FDRE (Setup_fdre_C_CE)      -0.205    11.207    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_42_reg_6855_reg[22]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 0.456ns (4.916%)  route 8.820ns (95.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.820    11.003    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X43Y20         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.484    11.484    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X43Y20         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[15]/C
                         clock pessimism              0.004    11.488    
                         clock uncertainty           -0.074    11.414    
    SLICE_X43Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.209    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_26_reg_6815_reg[15]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_34_reg_6835_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 0.456ns (4.921%)  route 8.810ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.810    10.993    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X43Y11         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_34_reg_6835_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.492    11.492    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X43Y11         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_34_reg_6835_reg[10]/C
                         clock pessimism              0.004    11.496    
                         clock uncertainty           -0.074    11.422    
    SLICE_X43Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.217    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_34_reg_6835_reg[10]
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_34_reg_6835_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 0.456ns (4.921%)  route 8.810ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.727     1.727    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X67Y36         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_reg[18]/Q
                         net (fo=1041, routed)        8.810    10.993    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21
    SLICE_X43Y11         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_34_reg_6835_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.492    11.492    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X43Y11         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_34_reg_6835_reg[11]/C
                         clock pessimism              0.004    11.496    
                         clock uncertainty           -0.074    11.422    
    SLICE_X43Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.217    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/tmp_1_34_reg_6835_reg[11]
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/B_2_load_3_reg_6455_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/din1_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.200%)  route 0.156ns (38.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.563     0.563    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X38Y49         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/B_2_load_3_reg_6455_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/B_2_load_3_reg_6455_reg[16]/Q
                         net (fo=1, routed)           0.156     0.867    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/Q[16]
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.098     0.965 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/din1_buf1[16]_i_1__48/O
                         net (fo=1, routed)           0.000     0.965    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/din1_buf1[16]_i_1__48_n_2
    SLICE_X38Y50         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/din1_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.825     0.825    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/ap_clk
    SLICE_X38Y50         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/din1_buf1_reg[16]/C
                         clock pessimism              0.000     0.825    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     0.946    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/din1_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zed_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.062%)  route 0.211ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.629     0.629    zed_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X47Y120        FDRE                                         r  zed_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141     0.770 r  zed_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[20]/Q
                         net (fo=1, routed)           0.211     0.981    zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/D[20]
    SLICE_X51Y119        FDRE                                         r  zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.896     0.896    zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/aclk
    SLICE_X51Y119        FDRE                                         r  zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.009     0.887    
    SLICE_X51Y119        FDRE (Hold_fdre_C_D)         0.075     0.962    zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zed_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.272%)  route 0.175ns (57.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.629     0.629    zed_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X47Y120        FDRE                                         r  zed_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.128     0.757 r  zed_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[24]/Q
                         net (fo=1, routed)           0.175     0.932    zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/D[24]
    SLICE_X51Y119        FDRE                                         r  zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.896     0.896    zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/aclk
    SLICE_X51Y119        FDRE                                         r  zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.009     0.887    
    SLICE_X51Y119        FDRE (Hold_fdre_C_D)         0.022     0.909    zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.272%)  route 0.145ns (43.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.691     0.691    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X101Y100       FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y100       FDRE (Prop_fdre_C_Q)         0.141     0.832 r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[12]/Q
                         net (fo=1, routed)           0.145     0.977    zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arcache[12]
    SLICE_X100Y99        LUT6 (Prop_lut6_I1_O)        0.045     1.022 r  zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i[57]_i_1__0/O
                         net (fo=1, routed)           0.000     1.022    zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_mesg_mux[57]
    SLICE_X100Y99        FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.879     0.879    zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X100Y99        FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[57]/C
                         clock pessimism             -0.005     0.874    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.121     0.995    zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/B_13_load_reg_6400_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/din1_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.370%)  route 0.199ns (51.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.562     0.562    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_clk
    SLICE_X49Y49         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/B_13_load_reg_6400_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/B_13_load_reg_6400_reg[6]/Q
                         net (fo=1, routed)           0.199     0.901    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/din1_buf1_reg[31]_0[6]
    SLICE_X49Y52         LUT3 (Prop_lut3_I1_O)        0.045     0.946 r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/din1_buf1[6]_i_1__54/O
                         net (fo=1, routed)           0.000     0.946    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/grp_fu_3019_p1[6]
    SLICE_X49Y52         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/din1_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.825     0.825    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/ap_clk
    SLICE_X49Y52         FDRE                                         r  zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/din1_buf1_reg[6]/C
                         clock pessimism              0.000     0.825    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.092     0.917    zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/din1_buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.234%)  route 0.145ns (43.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.639     0.639    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/s_aclk
    SLICE_X47Y101        FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[27]/Q
                         net (fo=1, routed)           0.145     0.925    zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awlen[29]
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.970 r  zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i[40]_i_1/O
                         net (fo=1, routed)           0.000     0.970    zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_mesg_mux[40]
    SLICE_X46Y99         FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.825     0.825    zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y99         FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[40]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     0.940    zed_i/axi_ic_ps7_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.420%)  route 0.242ns (56.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.636     0.636    zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/ap_clk
    SLICE_X109Y52        FDRE                                         r  zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[7]/Q
                         net (fo=2, routed)           0.242     1.019    zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/rs_rdata/data_p2_reg[31]_0[7]
    SLICE_X108Y47        LUT4 (Prop_lut4_I0_O)        0.045     1.064 r  zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/rs_rdata/data_p1[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.064    zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/rs_rdata/data_p1[7]_i_1__2_n_2
    SLICE_X108Y47        FDRE                                         r  zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.913     0.913    zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X108Y47        FDRE                                         r  zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/C
                         clock pessimism              0.000     0.913    
    SLICE_X108Y47        FDRE (Hold_fdre_C_D)         0.121     1.034    zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.600     0.600    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X103Y69        FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     0.845    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X102Y69        RAMD32                                       r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.868     0.868    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X102Y69        RAMD32                                       r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA/CLK
                         clock pessimism             -0.255     0.613    
    SLICE_X102Y69        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.813    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.600     0.600    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X103Y69        FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     0.845    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X102Y69        RAMD32                                       r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.868     0.868    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X102Y69        RAMD32                                       r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA_D1/CLK
                         clock pessimism             -0.255     0.613    
    SLICE_X102Y69        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.813    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_zed_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.600     0.600    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X103Y69        FDRE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     0.845    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X102Y69        RAMD32                                       r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.868     0.868    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X102Y69        RAMD32                                       r  zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB/CLK
                         clock pessimism             -0.255     0.613    
    SLICE_X102Y69        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.813    zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zed_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y24     zed_i/vecmat_mmult_1/inst/vecmat_mmult_A_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y24     zed_i/vecmat_mmult_1/inst/vecmat_mmult_A_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y22     zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y22     zed_i/vecmat_mmult_1/inst/vecmat_mmult_B_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34     zed_i/vecmat_mmult_1/inst/vecmat_mmult_C_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34     zed_i/vecmat_mmult_1/inst/vecmat_mmult_C_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y36     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y36     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y103    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y103    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y103    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y103    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y103    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y103    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y103    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y103    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y100    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y100    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y69     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y69     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y77     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y77     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y77     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y77     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y77     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y77     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y77     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y77     zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zed_clk_wiz_0_0
  To Clock:  clkfbout_zed_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zed_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   zed_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zed_clk_wiz_0_0
  To Clock:  clk_out1_zed_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.718ns (21.466%)  route 2.627ns (78.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       2.050     2.050    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y114       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.469 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.927     3.396    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y116       LUT3 (Prop_lut3_I2_O)        0.299     3.695 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.700     5.395    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X105Y105       FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.783    11.783    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X105Y105       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.122    11.905    
                         clock uncertainty           -0.074    11.831    
    SLICE_X105Y105       FDPE (Recov_fdpe_C_PRE)     -0.359    11.472    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.718ns (21.466%)  route 2.627ns (78.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       2.050     2.050    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y114       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.469 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.927     3.396    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y116       LUT3 (Prop_lut3_I2_O)        0.299     3.695 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.700     5.395    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X105Y105       FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.783    11.783    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X105Y105       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.122    11.905    
                         clock uncertainty           -0.074    11.831    
    SLICE_X105Y105       FDPE (Recov_fdpe_C_PRE)     -0.359    11.472    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.718ns (22.266%)  route 2.507ns (77.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       2.050     2.050    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y114       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.469 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.927     3.396    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y116       LUT3 (Prop_lut3_I2_O)        0.299     3.695 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.579     5.275    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y105       FDCE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.783    11.783    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X103Y105       FDCE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.122    11.905    
                         clock uncertainty           -0.074    11.831    
    SLICE_X103Y105       FDCE (Recov_fdce_C_CLR)     -0.405    11.426    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.718ns (22.266%)  route 2.507ns (77.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       2.050     2.050    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y114       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.469 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.927     3.396    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y116       LUT3 (Prop_lut3_I2_O)        0.299     3.695 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.579     5.275    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y105       FDCE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.783    11.783    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X103Y105       FDCE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.122    11.905    
                         clock uncertainty           -0.074    11.831    
    SLICE_X103Y105       FDCE (Recov_fdce_C_CLR)     -0.405    11.426    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.718ns (22.266%)  route 2.507ns (77.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       2.050     2.050    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y114       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.469 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.927     3.396    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y116       LUT3 (Prop_lut3_I2_O)        0.299     3.695 f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.579     5.275    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y105       FDCE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.783    11.783    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X103Y105       FDCE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.122    11.905    
                         clock uncertainty           -0.074    11.831    
    SLICE_X103Y105       FDCE (Recov_fdce_C_CLR)     -0.405    11.426    zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.718ns (23.949%)  route 2.280ns (76.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.914     1.914    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     2.333 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.962     3.295    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y103        LUT3 (Prop_lut3_I2_O)        0.299     3.594 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.318     4.912    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X89Y91         FDCE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.545    11.545    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X89Y91         FDCE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.004    11.549    
                         clock uncertainty           -0.074    11.474    
    SLICE_X89Y91         FDCE (Recov_fdce_C_CLR)     -0.405    11.069    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.718ns (23.949%)  route 2.280ns (76.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.914     1.914    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     2.333 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.962     3.295    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y103        LUT3 (Prop_lut3_I2_O)        0.299     3.594 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.318     4.912    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X89Y91         FDCE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.545    11.545    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X89Y91         FDCE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.004    11.549    
                         clock uncertainty           -0.074    11.474    
    SLICE_X89Y91         FDCE (Recov_fdce_C_CLR)     -0.405    11.069    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.718ns (23.949%)  route 2.280ns (76.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.914     1.914    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X85Y101        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     2.333 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.962     3.295    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y103        LUT3 (Prop_lut3_I2_O)        0.299     3.594 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.318     4.912    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X89Y91         FDCE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.545    11.545    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X89Y91         FDCE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.004    11.549    
                         clock uncertainty           -0.074    11.474    
    SLICE_X89Y91         FDCE (Recov_fdce_C_CLR)     -0.405    11.069    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.718ns (22.077%)  route 2.534ns (77.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.866     1.866    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y98        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDPE (Prop_fdpe_C_Q)         0.419     2.285 f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.540     3.825    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y100       LUT3 (Prop_lut3_I2_O)        0.299     4.124 f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.994     5.118    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y99        FDCE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.684    11.684    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X109Y99        FDCE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.104    11.788    
                         clock uncertainty           -0.074    11.714    
    SLICE_X109Y99        FDCE (Recov_fdce_C_CLR)     -0.405    11.309    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_zed_clk_wiz_0_0 rise@10.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.718ns (22.077%)  route 2.534ns (77.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.866     1.866    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y98        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDPE (Prop_fdpe_C_Q)         0.419     2.285 f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.540     3.825    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y100       LUT3 (Prop_lut3_I2_O)        0.299     4.124 f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.994     5.118    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y99        FDCE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       1.684    11.684    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X109Y99        FDCE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.104    11.788    
                         clock uncertainty           -0.074    11.714    
    SLICE_X109Y99        FDCE (Recov_fdce_C_CLR)     -0.405    11.309    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  6.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.273%)  route 0.198ns (60.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.719     0.719    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X113Y100       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDPE (Prop_fdpe_C_Q)         0.128     0.847 f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     1.045    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X112Y98        FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.909     0.909    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X112Y98        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.005     0.904    
    SLICE_X112Y98        FDPE (Remov_fdpe_C_PRE)     -0.125     0.779    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.273%)  route 0.198ns (60.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.719     0.719    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X113Y100       FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDPE (Prop_fdpe_C_Q)         0.128     0.847 f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     1.045    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X112Y98        FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.909     0.909    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X112Y98        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.005     0.904    
    SLICE_X112Y98        FDPE (Remov_fdpe_C_PRE)     -0.125     0.779    zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.536%)  route 0.196ns (60.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.557     0.557    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X43Y97         FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.128     0.685 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     0.880    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X45Y97         FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.825     0.825    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X45Y97         FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.234     0.591    
    SLICE_X45Y97         FDPE (Remov_fdpe_C_PRE)     -0.149     0.442    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.536%)  route 0.196ns (60.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.557     0.557    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X43Y97         FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.128     0.685 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     0.880    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X45Y97         FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.825     0.825    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X45Y97         FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.234     0.591    
    SLICE_X45Y97         FDPE (Remov_fdpe_C_PRE)     -0.149     0.442    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.060%)  route 0.200ns (60.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.661     0.661    zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y103        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDPE (Prop_fdpe_C_Q)         0.128     0.789 f  zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.200     0.989    zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X61Y103        FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.934     0.934    zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X61Y103        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.238     0.696    
    SLICE_X61Y103        FDPE (Remov_fdpe_C_PRE)     -0.149     0.547    zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.060%)  route 0.200ns (60.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.661     0.661    zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y103        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDPE (Prop_fdpe_C_Q)         0.128     0.789 f  zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.200     0.989    zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X61Y103        FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.934     0.934    zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X61Y103        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.238     0.696    
    SLICE_X61Y103        FDPE (Remov_fdpe_C_PRE)     -0.149     0.547    zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.665     0.665    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X88Y104        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDPE (Prop_fdpe_C_Q)         0.128     0.793 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.182     0.976    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X87Y104        FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.939     0.939    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X87Y104        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.258     0.681    
    SLICE_X87Y104        FDPE (Remov_fdpe_C_PRE)     -0.149     0.532    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.232%)  route 0.182ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.665     0.665    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X88Y104        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDPE (Prop_fdpe_C_Q)         0.128     0.793 f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.182     0.976    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X87Y104        FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.939     0.939    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X87Y104        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.258     0.681    
    SLICE_X87Y104        FDPE (Remov_fdpe_C_PRE)     -0.149     0.532    zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.275%)  route 0.215ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.654     0.654    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y116        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116        FDPE (Prop_fdpe_C_Q)         0.128     0.782 f  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.215     0.997    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X61Y116        FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.927     0.927    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X61Y116        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.238     0.689    
    SLICE_X61Y116        FDPE (Remov_fdpe_C_PRE)     -0.148     0.541    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_zed_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zed_clk_wiz_0_0 rise@0.000ns - clk_out1_zed_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.275%)  route 0.215ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.654     0.654    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y116        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116        FDPE (Prop_fdpe_C_Q)         0.128     0.782 f  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.215     0.997    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X61Y116        FDPE                                         f  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zed_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zed_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    zed_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zed_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zed_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33411, routed)       0.927     0.927    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X61Y116        FDPE                                         r  zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.238     0.689    
    SLICE_X61Y116        FDPE (Remov_fdpe_C_PRE)     -0.148     0.541    zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.456    





