# Generated by Yosys 0.36+79 (git sha1 e131a7895, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model VGA_Test_Patterns_Top
.inputs i_Clk i_UART_RX
.outputs o_UART_TX o_Segment1_A o_Segment1_B o_Segment1_C o_Segment1_D o_Segment1_E o_Segment1_F o_Segment1_G o_Segment2_A o_Segment2_B o_Segment2_C o_Segment2_D o_Segment2_E o_Segment2_F o_Segment2_G
.names $false
.names $true
1
.names $undef
.names $undef SevenSeg1_Inst.i_Binary_Num[0]
1 1
.names $undef SevenSeg1_Inst.i_Binary_Num[1]
1 1
.names $undef SevenSeg1_Inst.i_Binary_Num[2]
1 1
.names $undef SevenSeg1_Inst.i_Binary_Num[3]
1 1
.names i_Clk SevenSeg1_Inst.i_Clk
1 1
.names $false SevenSeg1_Inst.o_Segment_A
1 1
.names $false SevenSeg1_Inst.o_Segment_B
1 1
.names $false SevenSeg1_Inst.o_Segment_C
1 1
.names $false SevenSeg1_Inst.o_Segment_D
1 1
.names $false SevenSeg1_Inst.o_Segment_E
1 1
.names $false SevenSeg1_Inst.o_Segment_F
1 1
.names $false SevenSeg1_Inst.o_Segment_G
1 1
.names $false SevenSeg1_Inst.r_Hex_Encoding[0]
1 1
.names $false SevenSeg1_Inst.r_Hex_Encoding[1]
1 1
.names $false SevenSeg1_Inst.r_Hex_Encoding[2]
1 1
.names $false SevenSeg1_Inst.r_Hex_Encoding[3]
1 1
.names $false SevenSeg1_Inst.r_Hex_Encoding[4]
1 1
.names $false SevenSeg1_Inst.r_Hex_Encoding[5]
1 1
.names $false SevenSeg1_Inst.r_Hex_Encoding[6]
1 1
.names $undef SevenSeg2_Inst.i_Binary_Num[0]
1 1
.names $undef SevenSeg2_Inst.i_Binary_Num[1]
1 1
.names $undef SevenSeg2_Inst.i_Binary_Num[2]
1 1
.names $undef SevenSeg2_Inst.i_Binary_Num[3]
1 1
.names i_Clk SevenSeg2_Inst.i_Clk
1 1
.names $false SevenSeg2_Inst.o_Segment_A
1 1
.names $false SevenSeg2_Inst.o_Segment_B
1 1
.names $false SevenSeg2_Inst.o_Segment_C
1 1
.names $false SevenSeg2_Inst.o_Segment_D
1 1
.names $false SevenSeg2_Inst.o_Segment_E
1 1
.names $false SevenSeg2_Inst.o_Segment_F
1 1
.names $false SevenSeg2_Inst.o_Segment_G
1 1
.names $false SevenSeg2_Inst.r_Hex_Encoding[0]
1 1
.names $false SevenSeg2_Inst.r_Hex_Encoding[1]
1 1
.names $false SevenSeg2_Inst.r_Hex_Encoding[2]
1 1
.names $false SevenSeg2_Inst.r_Hex_Encoding[3]
1 1
.names $false SevenSeg2_Inst.r_Hex_Encoding[4]
1 1
.names $false SevenSeg2_Inst.r_Hex_Encoding[5]
1 1
.names $false SevenSeg2_Inst.r_Hex_Encoding[6]
1 1
.names i_Clk UART_RX_Inst.i_Clock
1 1
.names i_UART_RX UART_RX_Inst.i_RX_Serial
1 1
.names $undef UART_RX_Inst.i_Rst_L
1 1
.names $undef UART_RX_Inst.o_RX_Byte[0]
1 1
.names $undef UART_RX_Inst.o_RX_Byte[1]
1 1
.names $undef UART_RX_Inst.o_RX_Byte[2]
1 1
.names $undef UART_RX_Inst.o_RX_Byte[3]
1 1
.names $undef UART_RX_Inst.o_RX_Byte[4]
1 1
.names $undef UART_RX_Inst.o_RX_Byte[5]
1 1
.names $undef UART_RX_Inst.o_RX_Byte[6]
1 1
.names $undef UART_RX_Inst.o_RX_Byte[7]
1 1
.names $false UART_RX_Inst.o_RX_DV
1 1
.names $undef UART_RX_Inst.r_Bit_Index[0]
1 1
.names $undef UART_RX_Inst.r_Bit_Index[1]
1 1
.names $undef UART_RX_Inst.r_Bit_Index[2]
1 1
.names $undef UART_RX_Inst.r_Clock_Count[0]
1 1
.names $undef UART_RX_Inst.r_Clock_Count[1]
1 1
.names $undef UART_RX_Inst.r_Clock_Count[2]
1 1
.names $undef UART_RX_Inst.r_Clock_Count[3]
1 1
.names $undef UART_RX_Inst.r_Clock_Count[4]
1 1
.names $undef UART_RX_Inst.r_Clock_Count[5]
1 1
.names $undef UART_RX_Inst.r_Clock_Count[6]
1 1
.names $undef UART_RX_Inst.r_Clock_Count[7]
1 1
.names $false UART_RX_Inst.r_SM_Main[0]
1 1
.names $false UART_RX_Inst.r_SM_Main[1]
1 1
.names $false UART_RX_Inst.r_SM_Main[2]
1 1
.names i_Clk UART_TX_Inst.i_Clock
1 1
.names $undef UART_TX_Inst.i_Rst_L
1 1
.names $undef UART_TX_Inst.i_TX_Byte[0]
1 1
.names $undef UART_TX_Inst.i_TX_Byte[1]
1 1
.names $undef UART_TX_Inst.i_TX_Byte[2]
1 1
.names $undef UART_TX_Inst.i_TX_Byte[3]
1 1
.names $undef UART_TX_Inst.i_TX_Byte[4]
1 1
.names $undef UART_TX_Inst.i_TX_Byte[5]
1 1
.names $undef UART_TX_Inst.i_TX_Byte[6]
1 1
.names $undef UART_TX_Inst.i_TX_Byte[7]
1 1
.names $false UART_TX_Inst.i_TX_DV
1 1
.names $undef UART_TX_Inst.o_TX_Active
1 1
.names $undef UART_TX_Inst.o_TX_Serial
1 1
.names $undef UART_TX_Inst.r_Bit_Index[0]
1 1
.names $undef UART_TX_Inst.r_Bit_Index[1]
1 1
.names $undef UART_TX_Inst.r_Bit_Index[2]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[0]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[1]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[2]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[3]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[4]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[5]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[6]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[7]
1 1
.names $undef UART_TX_Inst.r_Clock_Count[8]
1 1
.names $false UART_TX_Inst.r_SM_Main[0]
1 1
.names $false UART_TX_Inst.r_SM_Main[1]
1 1
.names $false UART_TX_Inst.r_SM_Main[2]
1 1
.names $undef UART_TX_Inst.r_TX_Data[0]
1 1
.names $undef UART_TX_Inst.r_TX_Data[1]
1 1
.names $undef UART_TX_Inst.r_TX_Data[2]
1 1
.names $undef UART_TX_Inst.r_TX_Data[3]
1 1
.names $undef UART_TX_Inst.r_TX_Data[4]
1 1
.names $undef UART_TX_Inst.r_TX_Data[5]
1 1
.names $undef UART_TX_Inst.r_TX_Data[6]
1 1
.names $undef UART_TX_Inst.r_TX_Data[7]
1 1
.names $true o_Segment1_A
1 1
.names $true o_Segment1_B
1 1
.names $true o_Segment1_C
1 1
.names $true o_Segment1_D
1 1
.names $true o_Segment1_E
1 1
.names $true o_Segment1_F
1 1
.names $true o_Segment1_G
1 1
.names $true o_Segment2_A
1 1
.names $true o_Segment2_B
1 1
.names $true o_Segment2_C
1 1
.names $true o_Segment2_D
1 1
.names $true o_Segment2_E
1 1
.names $true o_Segment2_F
1 1
.names $true o_Segment2_G
1 1
.names $true o_UART_TX
1 1
.names $false r_TP_Index[0]
1 1
.names $false r_TP_Index[1]
1 1
.names $false r_TP_Index[2]
1 1
.names $false r_TP_Index[3]
1 1
.names $undef w_RX_Byte[0]
1 1
.names $undef w_RX_Byte[1]
1 1
.names $undef w_RX_Byte[2]
1 1
.names $undef w_RX_Byte[3]
1 1
.names $undef w_RX_Byte[4]
1 1
.names $undef w_RX_Byte[5]
1 1
.names $undef w_RX_Byte[6]
1 1
.names $undef w_RX_Byte[7]
1 1
.names $false w_RX_DV
1 1
.names $false w_Segment1_A
1 1
.names $false w_Segment1_B
1 1
.names $false w_Segment1_C
1 1
.names $false w_Segment1_D
1 1
.names $false w_Segment1_E
1 1
.names $false w_Segment1_F
1 1
.names $false w_Segment1_G
1 1
.names $false w_Segment2_A
1 1
.names $false w_Segment2_B
1 1
.names $false w_Segment2_C
1 1
.names $false w_Segment2_D
1 1
.names $false w_Segment2_E
1 1
.names $false w_Segment2_F
1 1
.names $false w_Segment2_G
1 1
.names $undef w_TX_Active
1 1
.names $undef w_TX_Serial
1 1
.end
