[
  {
    "id": "51003ba5-70e0-4d6f-b7ba-8a6f2ad9bd92",
    "human_readable_id": 2,
    "source": "apb",
    "target": "PCLK",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PCLK.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#3:3"
  },
  {
    "id": "0056b180-7168-4877-b707-3c77fe814bc9",
    "human_readable_id": 4,
    "source": "apb",
    "target": "PRESETn",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PRESETn.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#4:4"
  },
  {
    "id": "37eae6aa-9420-4372-bb2f-50e2c33ec817",
    "human_readable_id": 6,
    "source": "apb",
    "target": "PSELx",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PSELx.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#5:5"
  },
  {
    "id": "b4927e9f-d91a-42e5-af6c-2ec3c918bf69",
    "human_readable_id": 8,
    "source": "apb",
    "target": "PWRITE",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PWRITE.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#6:6"
  },
  {
    "id": "55f7ef5b-7fcb-4285-998a-ff6a830aab46",
    "human_readable_id": 10,
    "source": "apb",
    "target": "PENABLE",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PENABLE.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#7:7"
  },
  {
    "id": "5a5f81ed-c6a1-4a49-9e54-198318191152",
    "human_readable_id": 12,
    "source": "apb",
    "target": "PADDR",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PADDR.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#8:8"
  },
  {
    "id": "06965b13-a036-4f29-8da6-3ad44eefc0cb",
    "human_readable_id": 14,
    "source": "apb",
    "target": "PWDATA",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PWDATA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#9:9"
  },
  {
    "id": "cd43b7ea-022b-4211-acff-8e5eb44e3d57",
    "human_readable_id": 16,
    "source": "apb",
    "target": "READ_DATA_ON_RX",
    "type": "CONTAINS_PORT",
    "description": "apb contains port READ_DATA_ON_RX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#10:10"
  },
  {
    "id": "6a9c151a-52a6-4f86-85e2-3467dd3d17ad",
    "human_readable_id": 18,
    "source": "apb",
    "target": "ERROR",
    "type": "CONTAINS_PORT",
    "description": "apb contains port ERROR.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#11:11"
  },
  {
    "id": "d07245ce-f208-49f0-b9ad-e85bfd004f4d",
    "human_readable_id": 20,
    "source": "apb",
    "target": "TX_EMPTY",
    "type": "CONTAINS_PORT",
    "description": "apb contains port TX_EMPTY.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#12:12"
  },
  {
    "id": "2347f163-b9fd-46a1-b49b-ee3eb0b86d21",
    "human_readable_id": 22,
    "source": "apb",
    "target": "RX_EMPTY",
    "type": "CONTAINS_PORT",
    "description": "apb contains port RX_EMPTY.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#13:13"
  },
  {
    "id": "b51ad42e-ee83-4b36-a576-8ab1b83aaf0c",
    "human_readable_id": 24,
    "source": "apb",
    "target": "PRDATA",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PRDATA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#14:14"
  },
  {
    "id": "81b433eb-0dd2-4ad3-a326-9c6daf183d73",
    "human_readable_id": 26,
    "source": "apb",
    "target": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "CONTAINS_PORT",
    "description": "apb contains port INTERNAL_I2C_REGISTER_CONFIG.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#15:15"
  },
  {
    "id": "ab32fb1c-7217-406b-aebc-970f4df45f72",
    "human_readable_id": 28,
    "source": "apb",
    "target": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "CONTAINS_PORT",
    "description": "apb contains port INTERNAL_I2C_REGISTER_TIMEOUT.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#16:16"
  },
  {
    "id": "31483d9d-7949-494e-8936-b8f1d4707bf0",
    "human_readable_id": 30,
    "source": "apb",
    "target": "WRITE_DATA_ON_TX",
    "type": "CONTAINS_PORT",
    "description": "apb contains port WRITE_DATA_ON_TX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#17:17"
  },
  {
    "id": "f558c6de-4817-44a4-b8a2-1614a5c3cd11",
    "human_readable_id": 32,
    "source": "apb",
    "target": "WR_ENA",
    "type": "CONTAINS_PORT",
    "description": "apb contains port WR_ENA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#18:18"
  },
  {
    "id": "e45ee22d-ae66-4ddf-ae91-0376695fb436",
    "human_readable_id": 34,
    "source": "apb",
    "target": "RD_ENA",
    "type": "CONTAINS_PORT",
    "description": "apb contains port RD_ENA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#19:19"
  },
  {
    "id": "b70963f2-f3e3-4d39-a1b1-0dcc55596202",
    "human_readable_id": 36,
    "source": "apb",
    "target": "PREADY",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PREADY.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#20:20"
  },
  {
    "id": "74eff21d-c03f-436a-af3d-318ae0321312",
    "human_readable_id": 38,
    "source": "apb",
    "target": "PSLVERR",
    "type": "CONTAINS_PORT",
    "description": "apb contains port PSLVERR.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#21:21"
  },
  {
    "id": "5383183b-8dbd-4629-ad5e-29a87ab8984f",
    "human_readable_id": 40,
    "source": "apb",
    "target": "INT_RX",
    "type": "CONTAINS_PORT",
    "description": "apb contains port INT_RX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#22:22"
  },
  {
    "id": "0faffa6e-b44f-44ee-ad93-26791e2ca1dc",
    "human_readable_id": 42,
    "source": "apb",
    "target": "INT_TX",
    "type": "CONTAINS_PORT",
    "description": "apb contains port INT_TX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#23:23"
  },
  {
    "id": "e81dab03-defd-4dc0-9672-8b07a62102b5",
    "human_readable_id": 44,
    "source": "apb",
    "target": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "CONTAINS_REGISTER",
    "description": "apb contains register INTERNAL_I2C_REGISTER_CONFIG.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#15:15"
  },
  {
    "id": "055d058c-6ada-4c98-8ab4-2cc78c3ee83c",
    "human_readable_id": 46,
    "source": "apb",
    "target": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "CONTAINS_REGISTER",
    "description": "apb contains register INTERNAL_I2C_REGISTER_TIMEOUT.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#16:16"
  },
  {
    "id": "72292b73-c665-4dd4-a8fd-774dafad736e",
    "human_readable_id": 49,
    "source": "apb",
    "target": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'apb' contains assignment 'Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#25:25"
  },
  {
    "id": "667eed25-e01f-44b9-9519-1a2e56ea15ee",
    "human_readable_id": 50,
    "source": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "target": "WR_ENA",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0 has left hand side WR_ENA",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#25:25#lhs"
  },
  {
    "id": "d7c2fe0f-2e6c-4777-9866-3d7ba557a46a",
    "human_readable_id": 51,
    "source": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "target": "(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0 has right hand side (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#25:25#rhs"
  },
  {
    "id": "f80c2d4a-d8c5-4ce5-a7c2-1e299f61bf06",
    "human_readable_id": 52,
    "source": "(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "target": "WR_ENA",
    "type": "DRIVES",
    "description": "The expression/signal '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' **drives** the signal 'WR_ENA' via assignment 'Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#25:25"
  },
  {
    "id": "62a3a801-5f3d-42ae-917f-a03b57e63e2e",
    "human_readable_id": 55,
    "source": "apb",
    "target": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'apb' contains assignment 'Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#26:26"
  },
  {
    "id": "b8d1c4fb-ddba-4ac6-b2e4-4c9b759bfb31",
    "human_readable_id": 56,
    "source": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "target": "RD_ENA",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0 has left hand side RD_ENA",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#26:26#lhs"
  },
  {
    "id": "1c0848da-435b-48f4-9928-28d0aaf07d0a",
    "human_readable_id": 57,
    "source": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "target": "(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0 has right hand side (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#26:26#rhs"
  },
  {
    "id": "e5096ac1-07a7-48a6-b43c-fc4347c12039",
    "human_readable_id": 58,
    "source": "(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "target": "RD_ENA",
    "type": "DRIVES",
    "description": "The expression/signal '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' **drives** the signal 'RD_ENA' via assignment 'Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#26:26"
  },
  {
    "id": "597f7067-0bcc-4c24-89dd-c1dbdb06b2e5",
    "human_readable_id": 61,
    "source": "apb",
    "target": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'apb' contains assignment 'Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#27:27"
  },
  {
    "id": "1b648118-44cb-4ac6-87da-fb580dc2ed33",
    "human_readable_id": 62,
    "source": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "target": "PREADY",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0 has left hand side PREADY",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#27:27#lhs"
  },
  {
    "id": "1b873310-3281-42d5-ba7a-37c8ba65d035",
    "human_readable_id": 63,
    "source": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "target": "((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0 has right hand side ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#27:27#rhs"
  },
  {
    "id": "faada42e-0026-4d59-adb9-1b349f99c4b5",
    "human_readable_id": 64,
    "source": "((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "target": "PREADY",
    "type": "DRIVES",
    "description": "The expression/signal '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' **drives** the signal 'PREADY' via assignment 'Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#27:27"
  },
  {
    "id": "486cf719-94f5-45f4-a652-24acf1c2bfdb",
    "human_readable_id": 67,
    "source": "apb",
    "target": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'apb' contains assignment 'Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#28:28"
  },
  {
    "id": "1d7cdc13-bfe1-4dfa-abd6-bfa36f666fa1",
    "human_readable_id": 68,
    "source": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA",
    "target": "WRITE_DATA_ON_TX",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA has left hand side WRITE_DATA_ON_TX",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#28:28#lhs"
  },
  {
    "id": "b5042015-04c3-45f9-b0df-d34a83a73720",
    "human_readable_id": 69,
    "source": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA",
    "target": "((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA has right hand side ((PADDR == 32'd0))? PWDATA:PWDATA",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#28:28#rhs"
  },
  {
    "id": "3edc2343-dffe-4e0b-b417-8e01258fb4c0",
    "human_readable_id": 70,
    "source": "((PADDR == 32'd0))? PWDATA:PWDATA",
    "target": "WRITE_DATA_ON_TX",
    "type": "DRIVES",
    "description": "The expression/signal '((PADDR == 32'd0))? PWDATA:PWDATA' **drives** the signal 'WRITE_DATA_ON_TX' via assignment 'Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#28:28"
  },
  {
    "id": "69a2c7ed-33f3-48e2-8658-d3de0fef021f",
    "human_readable_id": 73,
    "source": "apb",
    "target": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'apb' contains assignment 'Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#29:29"
  },
  {
    "id": "0bb696f3-09e0-4711-a431-9ee4794f74d1",
    "human_readable_id": 74,
    "source": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "target": "PRDATA",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX has left hand side PRDATA",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#29:29#lhs"
  },
  {
    "id": "50d2ec7c-d188-41a5-9de0-6a141cac65c4",
    "human_readable_id": 75,
    "source": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "target": "((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX has right hand side ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#29:29#rhs"
  },
  {
    "id": "59a9dcb3-ae8e-4460-90e5-7c7039ce08c5",
    "human_readable_id": 76,
    "source": "((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "target": "PRDATA",
    "type": "DRIVES",
    "description": "The expression/signal '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' **drives** the signal 'PRDATA' via assignment 'Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#29:29"
  },
  {
    "id": "b2689346-e915-465b-b575-ba6289dd2cfd",
    "human_readable_id": 78,
    "source": "apb",
    "target": "Assign: PSLVERR = ERROR",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'apb' contains assignment 'Assign: PSLVERR = ERROR'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#30:30"
  },
  {
    "id": "70bd8fb0-bd95-48ac-9923-c4f0e8c45148",
    "human_readable_id": 79,
    "source": "Assign: PSLVERR = ERROR",
    "target": "PSLVERR",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: PSLVERR = ERROR has left hand side PSLVERR",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#30:30#lhs"
  },
  {
    "id": "a69ae689-11d7-453a-8291-86feac25611f",
    "human_readable_id": 80,
    "source": "Assign: PSLVERR = ERROR",
    "target": "ERROR",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: PSLVERR = ERROR has right hand side ERROR",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#30:30#rhs"
  },
  {
    "id": "a06b2f3c-f3d0-4940-a00f-cdaca42d7875",
    "human_readable_id": 81,
    "source": "ERROR",
    "target": "PSLVERR",
    "type": "DRIVES",
    "description": "The expression/signal 'ERROR' **drives** the signal 'PSLVERR' via assignment 'Assign: PSLVERR = ERROR'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#30:30"
  },
  {
    "id": "50782e4f-cbc7-4448-ac45-9a8cd99dbfd5",
    "human_readable_id": 83,
    "source": "apb",
    "target": "Assign: INT_TX = TX_EMPTY",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'apb' contains assignment 'Assign: INT_TX = TX_EMPTY'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#31:31"
  },
  {
    "id": "926b0049-8548-4e86-8753-b6a87f4e303e",
    "human_readable_id": 84,
    "source": "Assign: INT_TX = TX_EMPTY",
    "target": "INT_TX",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: INT_TX = TX_EMPTY has left hand side INT_TX",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#31:31#lhs"
  },
  {
    "id": "3c3dad8b-0067-436b-b6a0-584194a7ae4b",
    "human_readable_id": 85,
    "source": "Assign: INT_TX = TX_EMPTY",
    "target": "TX_EMPTY",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: INT_TX = TX_EMPTY has right hand side TX_EMPTY",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#31:31#rhs"
  },
  {
    "id": "5b0b72af-780c-431c-a8eb-1991633083de",
    "human_readable_id": 86,
    "source": "TX_EMPTY",
    "target": "INT_TX",
    "type": "DRIVES",
    "description": "The expression/signal 'TX_EMPTY' **drives** the signal 'INT_TX' via assignment 'Assign: INT_TX = TX_EMPTY'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#31:31"
  },
  {
    "id": "12fd0d13-d390-4c99-9913-a7cc24b4980b",
    "human_readable_id": 88,
    "source": "apb",
    "target": "Assign: INT_RX = RX_EMPTY",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'apb' contains assignment 'Assign: INT_RX = RX_EMPTY'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#32:32"
  },
  {
    "id": "205a1599-c430-4141-8bdf-ac06ab23911a",
    "human_readable_id": 89,
    "source": "Assign: INT_RX = RX_EMPTY",
    "target": "INT_RX",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: INT_RX = RX_EMPTY has left hand side INT_RX",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#32:32#lhs"
  },
  {
    "id": "7287c23f-e83b-4c2c-840a-c82cd1fb051c",
    "human_readable_id": 90,
    "source": "Assign: INT_RX = RX_EMPTY",
    "target": "RX_EMPTY",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: INT_RX = RX_EMPTY has right hand side RX_EMPTY",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#32:32#rhs"
  },
  {
    "id": "08cde408-3fdc-4316-90d2-bef6cdeb03b4",
    "human_readable_id": 91,
    "source": "RX_EMPTY",
    "target": "INT_RX",
    "type": "DRIVES",
    "description": "The expression/signal 'RX_EMPTY' **drives** the signal 'INT_RX' via assignment 'Assign: INT_RX = RX_EMPTY'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#32:32"
  },
  {
    "id": "b2f8e289-6a24-4e73-9dfc-005497faafa3",
    "human_readable_id": 93,
    "source": "apb",
    "target": "Always Block (sequential) @ (posedge PCLK)",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'apb' contains always block 'Always Block (sequential) @ (posedge PCLK)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#33:52"
  },
  {
    "id": "7243e21c-80d2-4b02-9e53-efb7e9b1d2bd",
    "human_readable_id": 94,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "PCLK",
    "type": "HAS_SENSITIVE_SIGNAL",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' is sensitive to posedge signal 'PCLK'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#33:52# sens_PCLK"
  },
  {
    "id": "7fe90cf2-cd49-4932-a3b1-c70dff70f61e",
    "human_readable_id": 95,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'INTERNAL_I2C_REGISTER_CONFIG'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#always_output_INTERNAL_I2C_REGISTER_CONFIG"
  },
  {
    "id": "4b3c34eb-80ab-44f8-8ea0-667181a2d29d",
    "human_readable_id": 97,
    "source": "14'd0",
    "target": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 14'd0 is assigned to INTERNAL_I2C_REGISTER_CONFIG,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#always_output_INTERNAL_I2C_REGISTER_CONFIG"
  },
  {
    "id": "16b667ec-b5f6-4f36-9e74-269bd24dba93",
    "human_readable_id": 99,
    "source": "PWDATA[13:0]",
    "target": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' PWDATA[13:0] is assigned to INTERNAL_I2C_REGISTER_CONFIG,the assignment condition is !(!PRESETn) && ((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#always_output_INTERNAL_I2C_REGISTER_CONFIG"
  },
  {
    "id": "7557ed5e-6993-4cd8-a3d4-0e33a1485320",
    "human_readable_id": 100,
    "source": "INTERNAL_I2C_REGISTER_CONFIG",
    "target": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' INTERNAL_I2C_REGISTER_CONFIG is assigned to INTERNAL_I2C_REGISTER_CONFIG,the assignment condition is !(!PRESETn) && !(((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))) && !(((((PADDR == 32'd12) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#always_output_INTERNAL_I2C_REGISTER_CONFIG"
  },
  {
    "id": "f7cf3d21-6209-4df5-a731-b91fb6428ce3",
    "human_readable_id": 101,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'INTERNAL_I2C_REGISTER_TIMEOUT'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#always_output_INTERNAL_I2C_REGISTER_TIMEOUT"
  },
  {
    "id": "1b808674-1ef1-4ea2-8e25-ed9766172492",
    "human_readable_id": 102,
    "source": "14'd0",
    "target": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 14'd0 is assigned to INTERNAL_I2C_REGISTER_TIMEOUT,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#always_output_INTERNAL_I2C_REGISTER_TIMEOUT"
  },
  {
    "id": "d1e9c6df-66c2-4a75-9754-e17865c875d9",
    "human_readable_id": 103,
    "source": "PWDATA[13:0]",
    "target": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' PWDATA[13:0] is assigned to INTERNAL_I2C_REGISTER_TIMEOUT,the assignment condition is !(!PRESETn) && !(((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))) && ((((PADDR == 32'd12) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#always_output_INTERNAL_I2C_REGISTER_TIMEOUT"
  },
  {
    "id": "53450d66-3c7f-4515-a649-7a9e2cd7da22",
    "human_readable_id": 106,
    "source": "fifo",
    "target": "clock",
    "type": "CONTAINS_PORT",
    "description": "fifo contains port clock.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#8:8"
  },
  {
    "id": "76e9362c-2b86-447d-aa2f-8e9fdfffa001",
    "human_readable_id": 108,
    "source": "fifo",
    "target": "reset",
    "type": "CONTAINS_PORT",
    "description": "fifo contains port reset.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#8:8"
  },
  {
    "id": "75fd62fb-71f6-48b7-b4a6-6c8636fbfe49",
    "human_readable_id": 110,
    "source": "fifo",
    "target": "wr_en",
    "type": "CONTAINS_PORT",
    "description": "fifo contains port wr_en.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#8:8"
  },
  {
    "id": "585f8ff1-5ae2-41ed-a605-d5d02941d377",
    "human_readable_id": 112,
    "source": "fifo",
    "target": "rd_en",
    "type": "CONTAINS_PORT",
    "description": "fifo contains port rd_en.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#8:8"
  },
  {
    "id": "2524ca14-b0ee-464b-9c59-6f7464d11b50",
    "human_readable_id": 114,
    "source": "fifo",
    "target": "data_in",
    "type": "CONTAINS_PORT",
    "description": "fifo contains port data_in.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#9:9"
  },
  {
    "id": "7fbbb880-1fe5-4887-92ce-8145af3af2f5",
    "human_readable_id": 116,
    "source": "fifo",
    "target": "f_full",
    "type": "CONTAINS_PORT",
    "description": "fifo contains port f_full.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#10:10"
  },
  {
    "id": "89faaf56-ff70-4ce3-8509-7b4fe672fe55",
    "human_readable_id": 118,
    "source": "fifo",
    "target": "f_empty",
    "type": "CONTAINS_PORT",
    "description": "fifo contains port f_empty.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#10:10"
  },
  {
    "id": "add2827f-8021-4a9c-b568-5d19c5c368b2",
    "human_readable_id": 120,
    "source": "fifo",
    "target": "data_out",
    "type": "CONTAINS_PORT",
    "description": "fifo contains port data_out.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#11:11"
  },
  {
    "id": "29e8522b-2e20-4e1e-9857-5916bae81225",
    "human_readable_id": 122,
    "source": "fifo",
    "target": "wr",
    "type": "CONTAINS_WIRE",
    "description": "fifo contains wire wr.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#17:17"
  },
  {
    "id": "671e2fb5-c500-4357-8060-26b97a2c9782",
    "human_readable_id": 124,
    "source": "fifo",
    "target": "rd",
    "type": "CONTAINS_WIRE",
    "description": "fifo contains wire rd.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#18:18"
  },
  {
    "id": "5c44133c-c95a-433f-bf44-38684eacec9c",
    "human_readable_id": 126,
    "source": "fifo",
    "target": "w_counter",
    "type": "CONTAINS_WIRE",
    "description": "fifo contains wire w_counter.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#19:19"
  },
  {
    "id": "b6cb465d-50c7-4aa2-afbe-0ebb6eddec24",
    "human_readable_id": 128,
    "source": "fifo",
    "target": "mem",
    "type": "CONTAINS_REGISTER",
    "description": "fifo contains register mem.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#13:13"
  },
  {
    "id": "bc7ab7c2-51d1-4b1e-b190-30bc7ab527fc",
    "human_readable_id": 130,
    "source": "fifo",
    "target": "wr_ptr",
    "type": "CONTAINS_REGISTER",
    "description": "fifo contains register wr_ptr.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#14:14"
  },
  {
    "id": "80559a7b-2e31-402c-b5bd-6a483e042762",
    "human_readable_id": 132,
    "source": "fifo",
    "target": "rd_ptr",
    "type": "CONTAINS_REGISTER",
    "description": "fifo contains register rd_ptr.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#15:15"
  },
  {
    "id": "aa3aa163-527b-433c-919d-c25731186c41",
    "human_readable_id": 134,
    "source": "fifo",
    "target": "counter",
    "type": "CONTAINS_REGISTER",
    "description": "fifo contains register counter.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#16:16"
  },
  {
    "id": "29156afb-b987-4180-91c0-b0000fcaa9b3",
    "human_readable_id": 137,
    "source": "fifo",
    "target": "Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'fifo' contains assignment 'Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#61:61"
  },
  {
    "id": "e91c4bef-3f5f-4980-9b6b-a0f83332d7a9",
    "human_readable_id": 138,
    "source": "Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0",
    "target": "f_full",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0 has left hand side f_full",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#61:61#lhs"
  },
  {
    "id": "15fe3c8c-fadd-4cb4-8fab-009515c98875",
    "human_readable_id": 139,
    "source": "Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0",
    "target": "((counter == 4'd15))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0 has right hand side ((counter == 4'd15))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#61:61#rhs"
  },
  {
    "id": "368acc95-d645-48b5-b477-f10e5c68daff",
    "human_readable_id": 140,
    "source": "((counter == 4'd15))? 1'b1:1'b0",
    "target": "f_full",
    "type": "DRIVES",
    "description": "The expression/signal '((counter == 4'd15))? 1'b1:1'b0' **drives** the signal 'f_full' via assignment 'Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#61:61"
  },
  {
    "id": "8b23df19-3893-4141-8588-018e232895a0",
    "human_readable_id": 143,
    "source": "fifo",
    "target": "Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'fifo' contains assignment 'Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#62:62"
  },
  {
    "id": "533dcb0c-f8df-492e-954c-012d700602ba",
    "human_readable_id": 144,
    "source": "Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0",
    "target": "f_empty",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0 has left hand side f_empty",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#62:62#lhs"
  },
  {
    "id": "17af84fe-0fc1-4ed8-9ab9-777016761c02",
    "human_readable_id": 145,
    "source": "Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0",
    "target": "((counter == 4'd0))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0 has right hand side ((counter == 4'd0))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#62:62#rhs"
  },
  {
    "id": "ecb77348-9538-4742-81a3-aa39a7a51e39",
    "human_readable_id": 146,
    "source": "((counter == 4'd0))? 1'b1:1'b0",
    "target": "f_empty",
    "type": "DRIVES",
    "description": "The expression/signal '((counter == 4'd0))? 1'b1:1'b0' **drives** the signal 'f_empty' via assignment 'Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#62:62"
  },
  {
    "id": "6ce3b685-964c-49c1-a93e-0597d4b67b64",
    "human_readable_id": 149,
    "source": "fifo",
    "target": "Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'fifo' contains assignment 'Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#63:63"
  },
  {
    "id": "8761a145-dc98-4431-978d-166aee2fecb1",
    "human_readable_id": 150,
    "source": "Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)",
    "target": "wr",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0) has left hand side wr",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#63:63#lhs"
  },
  {
    "id": "63d36ab5-0cc7-498b-9915-8c28b1e9b852",
    "human_readable_id": 151,
    "source": "Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)",
    "target": "((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0) has right hand side ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#63:63#rhs"
  },
  {
    "id": "2428f279-0063-41bb-b59b-7389306eddc2",
    "human_readable_id": 152,
    "source": "((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)",
    "target": "wr",
    "type": "DRIVES",
    "description": "The expression/signal '((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)' **drives** the signal 'wr' via assignment 'Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#63:63"
  },
  {
    "id": "13534dad-0fc8-4433-aa48-e6d442e5d1f9",
    "human_readable_id": 155,
    "source": "fifo",
    "target": "Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'fifo' contains assignment 'Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#64:64"
  },
  {
    "id": "085f311e-23b4-4532-8c88-a49ec66f6de8",
    "human_readable_id": 156,
    "source": "Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)",
    "target": "rd",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0) has left hand side rd",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#64:64#lhs"
  },
  {
    "id": "ac580a32-c0d6-4220-ba69-c773a23bce46",
    "human_readable_id": 157,
    "source": "Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)",
    "target": "((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0) has right hand side ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#64:64#rhs"
  },
  {
    "id": "d34fe129-78f0-41b6-a217-2590e14a8719",
    "human_readable_id": 158,
    "source": "((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)",
    "target": "rd",
    "type": "DRIVES",
    "description": "The expression/signal '((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)' **drives** the signal 'rd' via assignment 'Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#64:64"
  },
  {
    "id": "dc8e4372-8e14-45d5-9c4c-a8df1fd9245b",
    "human_readable_id": 161,
    "source": "fifo",
    "target": "Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'fifo' contains assignment 'Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#65:67"
  },
  {
    "id": "d0a04d5c-2db8-4770-bd76-21dd46bfc2c7",
    "human_readable_id": 162,
    "source": "Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)",
    "target": "w_counter",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0) has left hand side w_counter",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#65:67#lhs"
  },
  {
    "id": "904f8f53-9d64-431d-9924-98dd84275ee8",
    "human_readable_id": 163,
    "source": "Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)",
    "target": "(((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0) has right hand side (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#65:67#rhs"
  },
  {
    "id": "37b7b28c-0aa4-40b8-870b-62edba49883b",
    "human_readable_id": 164,
    "source": "(((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)",
    "target": "w_counter",
    "type": "DRIVES",
    "description": "The expression/signal '(((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)' **drives** the signal 'w_counter' via assignment 'Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#65:67"
  },
  {
    "id": "4612953e-b1e9-4c3c-bcb2-2310180475a8",
    "human_readable_id": 167,
    "source": "fifo",
    "target": "Assign: data_out = mem[rd_ptr]",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'fifo' contains assignment 'Assign: data_out = mem[rd_ptr]'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#68:68"
  },
  {
    "id": "c423c652-51b9-4410-a27f-f007a661ad0e",
    "human_readable_id": 168,
    "source": "Assign: data_out = mem[rd_ptr]",
    "target": "data_out",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: data_out = mem[rd_ptr] has left hand side data_out",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#68:68#lhs"
  },
  {
    "id": "895f0c39-3933-4790-96a5-864a523a2703",
    "human_readable_id": 169,
    "source": "Assign: data_out = mem[rd_ptr]",
    "target": "mem[rd_ptr]",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: data_out = mem[rd_ptr] has right hand side mem[rd_ptr]",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#68:68#rhs"
  },
  {
    "id": "33b08ab5-1956-4e1c-9ded-3ac56d864950",
    "human_readable_id": 170,
    "source": "mem[rd_ptr]",
    "target": "data_out",
    "type": "DRIVES",
    "description": "The expression/signal 'mem[rd_ptr]' **drives** the signal 'data_out' via assignment 'Assign: data_out = mem[rd_ptr]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#68:68"
  },
  {
    "id": "8bb2d3a5-f55d-4b5b-a006-7e862cb3dab5",
    "human_readable_id": 172,
    "source": "fifo",
    "target": "Always Block (sequential) @ (posedge clock)",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'fifo' contains always block 'Always Block (sequential) @ (posedge clock)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#20:29"
  },
  {
    "id": "fa8bd0ed-b732-498c-b2df-319a781db9c3",
    "human_readable_id": 173,
    "source": "Always Block (sequential) @ (posedge clock)",
    "target": "clock",
    "type": "HAS_SENSITIVE_SIGNAL",
    "description": "Always block 'Always Block (sequential) @ (posedge clock)' is sensitive to posedge signal 'clock'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#20:29# sens_clock"
  },
  {
    "id": "9512cfe8-fca8-45da-ac18-f35db0260319",
    "human_readable_id": 174,
    "source": "Always Block (sequential) @ (posedge clock)",
    "target": "wr_ptr",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge clock)' assigns values to signal 'wr_ptr'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_wr_ptr"
  },
  {
    "id": "3e58391b-bbfd-4a86-ad23-951def335d8d",
    "human_readable_id": 176,
    "source": "{AWIDTH{{1'b0}}}",
    "target": "wr_ptr",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge clock)' {AWIDTH{{1'b0}}} is assigned to wr_ptr,the assignment condition is reset",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_wr_ptr"
  },
  {
    "id": "45a47c24-968d-4e89-a417-6740d2c22bd0",
    "human_readable_id": 177,
    "source": "wr",
    "target": "wr_ptr",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge clock)' wr is assigned to wr_ptr,the assignment condition is !(reset) && (wr_en && !f_full)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_wr_ptr"
  },
  {
    "id": "dfd3d896-7201-405a-895a-3e15b64238c5",
    "human_readable_id": 179,
    "source": "Always Block (sequential) @ (posedge clock)",
    "target": "mem[wr_ptr]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge clock)' assigns values to signal 'mem[wr_ptr]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_mem[wr_ptr]"
  },
  {
    "id": "911449e4-6b2b-486d-a25a-145ffde853d1",
    "human_readable_id": 180,
    "source": "data_in",
    "target": "mem[wr_ptr]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge clock)' data_in is assigned to mem[wr_ptr],the assignment condition is !(reset) && (wr_en && !f_full)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_mem[wr_ptr]"
  },
  {
    "id": "1c0f55ec-3a64-4451-a4c4-aecd814e5ffd",
    "human_readable_id": 182,
    "source": "fifo",
    "target": "Always Block (sequential) @ (posedge clock)",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'fifo' contains always block 'Always Block (sequential) @ (posedge clock)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#32:40"
  },
  {
    "id": "f014362a-31b6-4c58-b746-ba567e3bd625",
    "human_readable_id": 183,
    "source": "Always Block (sequential) @ (posedge clock)",
    "target": "clock",
    "type": "HAS_SENSITIVE_SIGNAL",
    "description": "Always block 'Always Block (sequential) @ (posedge clock)' is sensitive to posedge signal 'clock'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#32:40# sens_clock"
  },
  {
    "id": "8a1d9847-8349-49e8-a192-f61d379918e3",
    "human_readable_id": 184,
    "source": "Always Block (sequential) @ (posedge clock)",
    "target": "rd_ptr",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge clock)' assigns values to signal 'rd_ptr'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_rd_ptr"
  },
  {
    "id": "c7182164-3135-46d2-86ee-68088e571859",
    "human_readable_id": 185,
    "source": "{AWIDTH{{1'b0}}}",
    "target": "rd_ptr",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge clock)' {AWIDTH{{1'b0}}} is assigned to rd_ptr,the assignment condition is reset",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_rd_ptr"
  },
  {
    "id": "cc4265f0-1fdf-4837-bd47-f572f04d2685",
    "human_readable_id": 186,
    "source": "rd",
    "target": "rd_ptr",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge clock)' rd is assigned to rd_ptr,the assignment condition is !(reset) && (rd_en && !f_empty)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_rd_ptr"
  },
  {
    "id": "c917fdf9-8eb1-4718-ab5f-f81be915e8d9",
    "human_readable_id": 188,
    "source": "fifo",
    "target": "Always Block (sequential) @ (posedge clock)",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'fifo' contains always block 'Always Block (sequential) @ (posedge clock)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#43:57"
  },
  {
    "id": "ee76b97d-92e7-4bb1-a816-87e6b101cf9f",
    "human_readable_id": 189,
    "source": "Always Block (sequential) @ (posedge clock)",
    "target": "clock",
    "type": "HAS_SENSITIVE_SIGNAL",
    "description": "Always block 'Always Block (sequential) @ (posedge clock)' is sensitive to posedge signal 'clock'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#43:57# sens_clock"
  },
  {
    "id": "95da135b-72a5-444c-8214-424ebd20af69",
    "human_readable_id": 190,
    "source": "Always Block (sequential) @ (posedge clock)",
    "target": "counter",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge clock)' assigns values to signal 'counter'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_counter"
  },
  {
    "id": "40895486-0666-4814-a386-07a8673dcdf8",
    "human_readable_id": 191,
    "source": "{AWIDTH{{1'b0}}}",
    "target": "counter",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge clock)' {AWIDTH{{1'b0}}} is assigned to counter,the assignment condition is reset",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_counter"
  },
  {
    "id": "f7ebba6a-4618-433f-8713-6542bbae5c25",
    "human_readable_id": 192,
    "source": "w_counter",
    "target": "counter",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge clock)' w_counter is assigned to counter,the assignment condition is !(reset) && ((rd_en && !f_empty) && !wr_en)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_counter"
  },
  {
    "id": "6f839a09-9da4-4b72-9fcf-b7b9ad460d10",
    "human_readable_id": 193,
    "source": "w_counter",
    "target": "counter",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge clock)' w_counter is assigned to counter,the assignment condition is !(reset) && !(((rd_en && !f_empty) && !wr_en)) && ((wr_en && !f_full) && !rd_en)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#always_output_counter"
  },
  {
    "id": "a18f6b66-869e-46aa-ae7f-35c215ded41e",
    "human_readable_id": 196,
    "source": "i2c",
    "target": "PCLK",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PCLK.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#3:3"
  },
  {
    "id": "2f638f56-89b8-4931-a153-0b1376a4da33",
    "human_readable_id": 198,
    "source": "i2c",
    "target": "PRESETn",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PRESETn.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#4:4"
  },
  {
    "id": "62c360c2-61fd-434c-a3e4-c997c3f53460",
    "human_readable_id": 200,
    "source": "i2c",
    "target": "PADDR",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PADDR.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#5:5"
  },
  {
    "id": "243bd055-e181-4ed8-8a17-adba01de02f5",
    "human_readable_id": 202,
    "source": "i2c",
    "target": "PWDATA",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PWDATA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#6:6"
  },
  {
    "id": "5dc12e50-115c-4e85-a210-9688143b6461",
    "human_readable_id": 204,
    "source": "i2c",
    "target": "PWRITE",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PWRITE.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#7:7"
  },
  {
    "id": "8478acc2-e22e-41a8-aeb6-ae486b402311",
    "human_readable_id": 206,
    "source": "i2c",
    "target": "PSELx",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PSELx.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#8:8"
  },
  {
    "id": "687a0b44-11a2-47bd-82a6-b353c0e2fe7c",
    "human_readable_id": 208,
    "source": "i2c",
    "target": "PENABLE",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PENABLE.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#9:9"
  },
  {
    "id": "cee9ea4f-2443-4d63-938c-0a0f82d5a04e",
    "human_readable_id": 210,
    "source": "i2c",
    "target": "PREADY",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PREADY.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#10:10"
  },
  {
    "id": "7ce4c7c9-6e07-4be2-90a9-969dd291baaa",
    "human_readable_id": 212,
    "source": "i2c",
    "target": "PSLVERR",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PSLVERR.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#11:11"
  },
  {
    "id": "2dee7b39-1c2f-49e2-984c-4f34e83d986b",
    "human_readable_id": 214,
    "source": "i2c",
    "target": "INT_RX",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port INT_RX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#12:12"
  },
  {
    "id": "9438fbc7-b305-4b19-91f6-310d3abfa23c",
    "human_readable_id": 216,
    "source": "i2c",
    "target": "INT_TX",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port INT_TX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#13:13"
  },
  {
    "id": "9d91b5bd-5127-4abc-aa0e-4bdf35a3114d",
    "human_readable_id": 218,
    "source": "i2c",
    "target": "PRDATA",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port PRDATA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#14:14"
  },
  {
    "id": "c7958a41-6ef0-4134-971d-8d487ba31c7b",
    "human_readable_id": 220,
    "source": "i2c",
    "target": "SDA_ENABLE",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port SDA_ENABLE.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#15:15"
  },
  {
    "id": "13a3c0ad-6420-4c07-9c80-ee43616e1508",
    "human_readable_id": 222,
    "source": "i2c",
    "target": "SCL_ENABLE",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port SCL_ENABLE.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#16:16"
  },
  {
    "id": "9b3a50bb-1569-44c3-af3a-97069b183394",
    "human_readable_id": 224,
    "source": "i2c",
    "target": "SDA",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port SDA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#17:17"
  },
  {
    "id": "e0e9e424-fc48-4600-8b5b-d5b9db30abb4",
    "human_readable_id": 226,
    "source": "i2c",
    "target": "SCL",
    "type": "CONTAINS_PORT",
    "description": "i2c contains port SCL.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#18:18"
  },
  {
    "id": "3a4f60da-39d0-4d43-81f8-2b83c10bcc38",
    "human_readable_id": 228,
    "source": "i2c",
    "target": "RESET_N",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire RESET_N.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#20:20"
  },
  {
    "id": "e1a38987-55ac-4145-ac7b-5e7d730ea269",
    "human_readable_id": 230,
    "source": "i2c",
    "target": "TX_RD_EN",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire TX_RD_EN.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#22:22"
  },
  {
    "id": "5c9ceec4-de00-4447-9b22-3941a7b630ba",
    "human_readable_id": 232,
    "source": "i2c",
    "target": "TX_F_EMPTY",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire TX_F_EMPTY.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#23:23"
  },
  {
    "id": "92988d76-faad-4e7b-909e-81a4f7b3bc20",
    "human_readable_id": 234,
    "source": "i2c",
    "target": "TX_F_FULL",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire TX_F_FULL.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#24:24"
  },
  {
    "id": "8c3cbe3a-469f-4a4b-adb2-d2d9081943fc",
    "human_readable_id": 236,
    "source": "i2c",
    "target": "TX_DATA_IN",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire TX_DATA_IN.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#25:25"
  },
  {
    "id": "20ad47b3-53c1-4b6f-9dfe-70b5b53376c2",
    "human_readable_id": 238,
    "source": "i2c",
    "target": "TX_DATA_OUT",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire TX_DATA_OUT.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#26:26"
  },
  {
    "id": "57f84134-f2ee-4da9-b0d1-741cae4dda18",
    "human_readable_id": 240,
    "source": "i2c",
    "target": "TX_WRITE_ENA",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire TX_WRITE_ENA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#27:27"
  },
  {
    "id": "699720f2-2e4c-4dc3-bff0-5b42349ec832",
    "human_readable_id": 242,
    "source": "i2c",
    "target": "RX_RD_EN",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire RX_RD_EN.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#28:28"
  },
  {
    "id": "84bca904-1a5b-45c6-9e8f-5149007b227a",
    "human_readable_id": 244,
    "source": "i2c",
    "target": "RX_F_EMPTY",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire RX_F_EMPTY.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#29:29"
  },
  {
    "id": "8dcce17d-b875-4412-9339-a86bd1d73037",
    "human_readable_id": 246,
    "source": "i2c",
    "target": "RX_F_FULL",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire RX_F_FULL.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#30:30"
  },
  {
    "id": "501f70e7-2715-4da1-8a63-da71684f117c",
    "human_readable_id": 248,
    "source": "i2c",
    "target": "RX_DATA_IN",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire RX_DATA_IN.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#31:31"
  },
  {
    "id": "10b97c84-55df-4201-b972-57feeb586457",
    "human_readable_id": 250,
    "source": "i2c",
    "target": "RX_DATA_OUT",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire RX_DATA_OUT.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#32:32"
  },
  {
    "id": "30ecc3d8-e31c-41f7-8b08-01a03dde7010",
    "human_readable_id": 252,
    "source": "i2c",
    "target": "RX_WRITE_ENA",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire RX_WRITE_ENA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#33:33"
  },
  {
    "id": "94c64b9d-dd1b-43ca-8684-800c8e635c46",
    "human_readable_id": 254,
    "source": "i2c",
    "target": "REGISTER_CONFIG",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire REGISTER_CONFIG.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#34:34"
  },
  {
    "id": "dbca2864-d53e-4467-9f46-c46be17f00ec",
    "human_readable_id": 256,
    "source": "i2c",
    "target": "TIMEOUT_CONFIG",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire TIMEOUT_CONFIG.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#35:35"
  },
  {
    "id": "ef83ac8f-869e-41ad-b7b6-96cac8339488",
    "human_readable_id": 258,
    "source": "i2c",
    "target": "error",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire error.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#36:36"
  },
  {
    "id": "37c25d46-dfa6-4bf0-a57b-67fcbf42e3a8",
    "human_readable_id": 260,
    "source": "i2c",
    "target": "tx_empty",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire tx_empty.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#37:37"
  },
  {
    "id": "b2c0ecce-3696-4fb2-8eb9-91ca0c803ff5",
    "human_readable_id": 262,
    "source": "i2c",
    "target": "rx_empty",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire rx_empty.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#38:38"
  },
  {
    "id": "0aba80e3-f706-4c96-bcff-c733e7fbe925",
    "human_readable_id": 264,
    "source": "i2c",
    "target": "w_full",
    "type": "CONTAINS_WIRE",
    "description": "i2c contains wire w_full.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#39:39"
  },
  {
    "id": "b74dd225-d0c1-4f70-9116-43c30835b322",
    "human_readable_id": 267,
    "source": "i2c",
    "target": "Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'i2c' contains assignment 'Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#21:21"
  },
  {
    "id": "b7dcadf2-1fae-4637-8ea3-2bb4e7b623b2",
    "human_readable_id": 268,
    "source": "Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0",
    "target": "RESET_N",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0 has left hand side RESET_N",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#21:21#lhs"
  },
  {
    "id": "5dba6342-5d49-4d8f-b595-14ece00aed61",
    "human_readable_id": 269,
    "source": "Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0",
    "target": "((PRESETn == 0))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0 has right hand side ((PRESETn == 0))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#21:21#rhs"
  },
  {
    "id": "c56f5e23-9d44-46ae-aad9-82e480935206",
    "human_readable_id": 270,
    "source": "((PRESETn == 0))? 1'b1:1'b0",
    "target": "RESET_N",
    "type": "DRIVES",
    "description": "The expression/signal '((PRESETn == 0))? 1'b1:1'b0' **drives** the signal 'RESET_N' via assignment 'Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#21:21"
  },
  {
    "id": "c18a3889-69f2-45c3-8acc-2b74cc678d3e",
    "human_readable_id": 272,
    "source": "i2c",
    "target": "Assign: TX_F_FULL = w_full",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'i2c' contains assignment 'Assign: TX_F_FULL = w_full'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#50:50"
  },
  {
    "id": "f67007bf-da0c-417c-bed7-b6a13a204182",
    "human_readable_id": 273,
    "source": "Assign: TX_F_FULL = w_full",
    "target": "TX_F_FULL",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: TX_F_FULL = w_full has left hand side TX_F_FULL",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#50:50#lhs"
  },
  {
    "id": "fd499bc8-50eb-4704-be1a-517a47d50d67",
    "human_readable_id": 274,
    "source": "Assign: TX_F_FULL = w_full",
    "target": "w_full",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: TX_F_FULL = w_full has right hand side w_full",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#50:50#rhs"
  },
  {
    "id": "69d63e8a-02e9-4133-bfb9-cdf919ea04fa",
    "human_readable_id": 275,
    "source": "w_full",
    "target": "TX_F_FULL",
    "type": "DRIVES",
    "description": "The expression/signal 'w_full' **drives** the signal 'TX_F_FULL' via assignment 'Assign: TX_F_FULL = w_full'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#50:50"
  },
  {
    "id": "da0a5da0-4197-4397-8c06-ed44ea863ce5",
    "human_readable_id": 278,
    "source": "module_i2c",
    "target": "PCLK",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port PCLK.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#7:7"
  },
  {
    "id": "1a0cf7a7-e1cc-4bd4-be32-1f9e4e165253",
    "human_readable_id": 280,
    "source": "module_i2c",
    "target": "PRESETn",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port PRESETn.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#8:8"
  },
  {
    "id": "1c920640-4f5b-4bfe-a884-a3ba2d91a117",
    "human_readable_id": 282,
    "source": "module_i2c",
    "target": "fifo_tx_f_full",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port fifo_tx_f_full.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#9:9"
  },
  {
    "id": "0668c6e2-63f9-4472-a198-3cb7cefd22e9",
    "human_readable_id": 284,
    "source": "module_i2c",
    "target": "fifo_tx_f_empty",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port fifo_tx_f_empty.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#10:10"
  },
  {
    "id": "b2e6a088-a6a1-4ca3-8bad-7350f52e9895",
    "human_readable_id": 286,
    "source": "module_i2c",
    "target": "fifo_tx_data_out",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port fifo_tx_data_out.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#11:11"
  },
  {
    "id": "54551a56-e353-4288-bf0f-6d30217d7556",
    "human_readable_id": 288,
    "source": "module_i2c",
    "target": "fifo_rx_f_full",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port fifo_rx_f_full.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#12:12"
  },
  {
    "id": "9b8cfd9b-9bc6-47ad-86d6-42da183c07bb",
    "human_readable_id": 290,
    "source": "module_i2c",
    "target": "fifo_rx_f_empty",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port fifo_rx_f_empty.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#13:13"
  },
  {
    "id": "0e5c1071-b0f8-4aed-862b-ea9b19457165",
    "human_readable_id": 292,
    "source": "module_i2c",
    "target": "fifo_rx_wr_en",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port fifo_rx_wr_en.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#14:14"
  },
  {
    "id": "00f5423f-a346-445f-ad18-c55ab4c7a673",
    "human_readable_id": 294,
    "source": "module_i2c",
    "target": "fifo_rx_data_in",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port fifo_rx_data_in.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#15:15"
  },
  {
    "id": "793ad532-07f4-434f-8188-b7ec4d9d784d",
    "human_readable_id": 296,
    "source": "module_i2c",
    "target": "DATA_CONFIG_REG",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port DATA_CONFIG_REG.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#16:16"
  },
  {
    "id": "171dd1d3-5657-4825-8779-8711721478ed",
    "human_readable_id": 298,
    "source": "module_i2c",
    "target": "TIMEOUT_TX",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port TIMEOUT_TX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#17:17"
  },
  {
    "id": "bde4dce7-7384-4e59-b272-c615f7cd4464",
    "human_readable_id": 300,
    "source": "module_i2c",
    "target": "fifo_tx_rd_en",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port fifo_tx_rd_en.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#18:18"
  },
  {
    "id": "f6c8d734-42c8-4070-a78d-5fdc34430a60",
    "human_readable_id": 302,
    "source": "module_i2c",
    "target": "TX_EMPTY",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port TX_EMPTY.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#19:19"
  },
  {
    "id": "cbc9c2e6-d6cd-451f-8df4-8ea6778fd8f2",
    "human_readable_id": 304,
    "source": "module_i2c",
    "target": "RX_EMPTY",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port RX_EMPTY.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#20:20"
  },
  {
    "id": "5956c62d-f665-40bf-a4b5-7791c4627db4",
    "human_readable_id": 306,
    "source": "module_i2c",
    "target": "ERROR",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port ERROR.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#21:21"
  },
  {
    "id": "89958846-c936-4a40-be54-6b0389dcec99",
    "human_readable_id": 308,
    "source": "module_i2c",
    "target": "ENABLE_SDA",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port ENABLE_SDA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#22:22"
  },
  {
    "id": "668e7af1-15e1-431f-a273-51d191e078a7",
    "human_readable_id": 310,
    "source": "module_i2c",
    "target": "ENABLE_SCL",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port ENABLE_SCL.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#23:23"
  },
  {
    "id": "26f9cf95-457d-48f7-a130-a885d1494c85",
    "human_readable_id": 312,
    "source": "module_i2c",
    "target": "SDA",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port SDA.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#24:24"
  },
  {
    "id": "5e133629-9511-47ca-8f00-662cf0034806",
    "human_readable_id": 314,
    "source": "module_i2c",
    "target": "SCL",
    "type": "CONTAINS_PORT",
    "description": "module_i2c contains port SCL.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#25:25"
  },
  {
    "id": "a5a05666-25be-4ac7-9795-7c172321a688",
    "human_readable_id": 316,
    "source": "module_i2c",
    "target": "fifo_rx_wr_en",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register fifo_rx_wr_en.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#14:14"
  },
  {
    "id": "c89f47c0-f6ee-4daf-a692-1e6a01bddf31",
    "human_readable_id": 318,
    "source": "module_i2c",
    "target": "fifo_rx_data_in",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register fifo_rx_data_in.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#15:15"
  },
  {
    "id": "d0cf5964-18ad-45d1-ad67-d21e030c3ee7",
    "human_readable_id": 320,
    "source": "module_i2c",
    "target": "fifo_tx_rd_en",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register fifo_tx_rd_en.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#18:18"
  },
  {
    "id": "d5c4fb45-4563-4fba-91c3-3eb2831dedbc",
    "human_readable_id": 322,
    "source": "module_i2c",
    "target": "count_tx",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register count_tx.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#29:29"
  },
  {
    "id": "e5ec1e8d-8a86-4ddd-b3b1-712b820f8d42",
    "human_readable_id": 324,
    "source": "module_i2c",
    "target": "count_rx",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register count_rx.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#30:30"
  },
  {
    "id": "ed2d4a20-3d60-4a5f-91ae-07388ddc3090",
    "human_readable_id": 326,
    "source": "module_i2c",
    "target": "count_send_data",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register count_send_data.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#31:31"
  },
  {
    "id": "2d7818c8-75c8-40e8-a58c-a65cfc4993ba",
    "human_readable_id": 328,
    "source": "module_i2c",
    "target": "count_receive_data",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register count_receive_data.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#32:32"
  },
  {
    "id": "e86a0848-c73e-4411-9132-83929660f1c1",
    "human_readable_id": 330,
    "source": "module_i2c",
    "target": "count_timeout",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register count_timeout.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#33:33"
  },
  {
    "id": "66a1ec21-1cea-4b03-895f-c3c6d9a4714e",
    "human_readable_id": 332,
    "source": "module_i2c",
    "target": "BR_CLK_O",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register BR_CLK_O.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#34:34"
  },
  {
    "id": "da5e48b3-6ed3-4970-a95b-3d8c282c30ef",
    "human_readable_id": 334,
    "source": "module_i2c",
    "target": "SDA_OUT",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register SDA_OUT.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#35:35"
  },
  {
    "id": "c22220a5-518c-4f76-be5f-fc2fc903c609",
    "human_readable_id": 336,
    "source": "module_i2c",
    "target": "BR_CLK_O_RX",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register BR_CLK_O_RX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#36:36"
  },
  {
    "id": "86dccbf9-1e22-404a-bbff-addb828a9ca6",
    "human_readable_id": 338,
    "source": "module_i2c",
    "target": "SDA_OUT_RX",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register SDA_OUT_RX.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#37:37"
  },
  {
    "id": "b8c6e827-21f9-40a6-819b-783f43945bd6",
    "human_readable_id": 340,
    "source": "module_i2c",
    "target": "RESPONSE",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register RESPONSE.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#38:38"
  },
  {
    "id": "2c1ecec3-d6aa-4eb7-ad00-b3a671ec3ef5",
    "human_readable_id": 342,
    "source": "module_i2c",
    "target": "state_tx",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register state_tx.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#80:80"
  },
  {
    "id": "806fd17d-f3c1-4977-8ec1-333608aea4cb",
    "human_readable_id": 344,
    "source": "module_i2c",
    "target": "next_state_tx",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register next_state_tx.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#81:81"
  },
  {
    "id": "2e117553-c0d8-4097-a651-ae3882692bf0",
    "human_readable_id": 346,
    "source": "module_i2c",
    "target": "state_rx",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register state_rx.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1664:1664"
  },
  {
    "id": "17c51a37-d31d-4853-bd53-db258d99a173",
    "human_readable_id": 348,
    "source": "module_i2c",
    "target": "next_state_rx",
    "type": "CONTAINS_REGISTER",
    "description": "module_i2c contains register next_state_rx.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1665:1665"
  },
  {
    "id": "d0215847-2d53-48d8-ac07-9aa8e53099fa",
    "human_readable_id": 351,
    "source": "module_i2c",
    "target": "Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'module_i2c' contains assignment 'Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#27:27"
  },
  {
    "id": "b08b8a20-9601-46ee-9784-e71a1dcde732",
    "human_readable_id": 352,
    "source": "Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0",
    "target": "TX_EMPTY",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0 has left hand side TX_EMPTY",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#27:27#lhs"
  },
  {
    "id": "62fbd786-b596-4864-bfe6-d84d2cd4a796",
    "human_readable_id": 353,
    "source": "Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0",
    "target": "((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0 has right hand side ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#27:27#rhs"
  },
  {
    "id": "d6b39837-c216-4809-824c-2dc925c42484",
    "human_readable_id": 354,
    "source": "((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0",
    "target": "TX_EMPTY",
    "type": "DRIVES",
    "description": "The expression/signal '((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0' **drives** the signal 'TX_EMPTY' via assignment 'Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#27:27"
  },
  {
    "id": "af77fcb2-82f1-4e12-804c-08600b7cc761",
    "human_readable_id": 357,
    "source": "module_i2c",
    "target": "Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'module_i2c' contains assignment 'Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#28:28"
  },
  {
    "id": "6da7f5fa-5e05-4704-9695-7d184949748c",
    "human_readable_id": 358,
    "source": "Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0",
    "target": "RX_EMPTY",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0 has left hand side RX_EMPTY",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#28:28#lhs"
  },
  {
    "id": "670c9703-995a-4e5e-8362-3a439df1f535",
    "human_readable_id": 359,
    "source": "Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0",
    "target": "((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0 has right hand side ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#28:28#rhs"
  },
  {
    "id": "58b0188c-f7c7-4412-bf07-08f82ea6d5ab",
    "human_readable_id": 360,
    "source": "((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0",
    "target": "RX_EMPTY",
    "type": "DRIVES",
    "description": "The expression/signal '((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0' **drives** the signal 'RX_EMPTY' via assignment 'Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#28:28"
  },
  {
    "id": "1cc1581f-8f3a-45b3-b596-5c250265bde9",
    "human_readable_id": 363,
    "source": "module_i2c",
    "target": "Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'module_i2c' contains assignment 'Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#82:82"
  },
  {
    "id": "dfc53c9f-6fb7-43a2-97ef-32f14e305a71",
    "human_readable_id": 364,
    "source": "Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX",
    "target": "SDA",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX has left hand side SDA",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#82:82#lhs"
  },
  {
    "id": "0065a9ea-d9ba-45e9-97f8-86a17fa5dc7b",
    "human_readable_id": 365,
    "source": "Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX",
    "target": "(((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX has right hand side (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#82:82#rhs"
  },
  {
    "id": "0455443c-559a-4cff-a9a0-7558aa1783e1",
    "human_readable_id": 366,
    "source": "(((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX",
    "target": "SDA",
    "type": "DRIVES",
    "description": "The expression/signal '(((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX' **drives** the signal 'SDA' via assignment 'Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#82:82"
  },
  {
    "id": "caf619a0-d4f6-414c-8bce-a9f1c7aa3177",
    "human_readable_id": 369,
    "source": "module_i2c",
    "target": "Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'module_i2c' contains assignment 'Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#83:83"
  },
  {
    "id": "92414ff5-d125-4c82-a6b2-ae803f2feea3",
    "human_readable_id": 370,
    "source": "Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX",
    "target": "SCL",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX has left hand side SCL",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#83:83#lhs"
  },
  {
    "id": "44983db8-55f9-4464-a54c-c6a4ea5e8706",
    "human_readable_id": 371,
    "source": "Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX",
    "target": "(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX has right hand side (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#83:83#rhs"
  },
  {
    "id": "4a83c7a0-6634-42a9-9ff9-b45577745a1b",
    "human_readable_id": 372,
    "source": "(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX",
    "target": "SCL",
    "type": "DRIVES",
    "description": "The expression/signal '(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX' **drives** the signal 'SCL' via assignment 'Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#83:83"
  },
  {
    "id": "a4eb68df-d0d7-468a-b29b-90baef5e3582",
    "human_readable_id": 375,
    "source": "module_i2c",
    "target": "Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'module_i2c' contains assignment 'Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#84:84"
  },
  {
    "id": "8f84fea7-9443-4223-b037-7c97581c56e0",
    "human_readable_id": 376,
    "source": "Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0",
    "target": "ERROR",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0 has left hand side ERROR",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#84:84#lhs"
  },
  {
    "id": "93afc3a7-4c3b-436c-9fc4-edf2e13b00f9",
    "human_readable_id": 377,
    "source": "Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0",
    "target": "(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0 has right hand side (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#84:84#rhs"
  },
  {
    "id": "3180e284-824e-4db0-baa2-bc4256a94dfb",
    "human_readable_id": 378,
    "source": "(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0",
    "target": "ERROR",
    "type": "DRIVES",
    "description": "The expression/signal '(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0' **drives** the signal 'ERROR' via assignment 'Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#84:84"
  },
  {
    "id": "af67e64c-f4fc-4de0-8ab7-63a73ea12850",
    "human_readable_id": 381,
    "source": "module_i2c",
    "target": "Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'module_i2c' contains assignment 'Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1666:1673"
  },
  {
    "id": "8d64d81e-4eb9-47d3-bfc1-2bf2372eed15",
    "human_readable_id": 382,
    "source": "Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1",
    "target": "ENABLE_SDA",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1 has left hand side ENABLE_SDA",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1666:1673#lhs"
  },
  {
    "id": "c5824eda-31aa-4644-9827-6261a2463f74",
    "human_readable_id": 383,
    "source": "Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1",
    "target": "(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1 has right hand side (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1666:1673#rhs"
  },
  {
    "id": "26ccc618-7e8c-4f3d-a227-e7dca2930a6a",
    "human_readable_id": 384,
    "source": "(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1",
    "target": "ENABLE_SDA",
    "type": "DRIVES",
    "description": "The expression/signal '(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1' **drives** the signal 'ENABLE_SDA' via assignment 'Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1666:1673"
  },
  {
    "id": "0679b863-cce5-48d7-9f1b-94a6a781d93c",
    "human_readable_id": 387,
    "source": "module_i2c",
    "target": "Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0",
    "type": "CONTAINS_ASSIGNMENT",
    "description": "Module 'module_i2c' contains assignment 'Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1674:1681"
  },
  {
    "id": "c93e9041-fa9f-4a51-9cba-641237e49d8f",
    "human_readable_id": 388,
    "source": "Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0",
    "target": "ENABLE_SCL",
    "type": "ASSIGNMENT_LHS",
    "description": "Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0 has left hand side ENABLE_SCL",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1674:1681#lhs"
  },
  {
    "id": "12b42f16-5f5a-48a2-a39b-6c2af4090e72",
    "human_readable_id": 389,
    "source": "Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0",
    "target": "(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT_RHS",
    "description": "Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0 has right hand side (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1674:1681#rhs"
  },
  {
    "id": "a28e5be1-d4bc-4847-833e-ced585eef30f",
    "human_readable_id": 390,
    "source": "(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0",
    "target": "ENABLE_SCL",
    "type": "DRIVES",
    "description": "The expression/signal '(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0' **drives** the signal 'ENABLE_SCL' via assignment 'Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1674:1681"
  },
  {
    "id": "a96aeaa6-dd49-45bb-8136-a828da291aa2",
    "human_readable_id": 392,
    "source": "module_i2c",
    "target": "Always Block (combinational) @ ()",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'module_i2c' contains always block 'Always Block (combinational) @ ()'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#85:592"
  },
  {
    "id": "3a433f96-68ba-4a55-b2ab-69540b3a5d80",
    "human_readable_id": 393,
    "source": "Always Block (combinational) @ ()",
    "target": "next_state_tx",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (combinational) @ ()' assigns values to signal 'next_state_tx'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "31ee578b-f087-4c5c-a15f-dca96193900f",
    "human_readable_id": 394,
    "source": "state_tx",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' state_tx is assigned to next_state_tx,the assignment condition is always",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "667d4548-f4e4-48eb-901d-2dd4f08a9e69",
    "human_readable_id": 396,
    "source": "IDLE",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_tx,the assignment condition is state_tx == IDLE && (((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "08e6aebc-9cb8-4f8a-9a17-ffbf9869fc6e",
    "human_readable_id": 397,
    "source": "IDLE",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_tx,the assignment condition is state_tx == IDLE && !((((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))) && (((DATA_CONFIG_REG[0] == 1'b1) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "6391d0b6-09d5-4b02-b4a9-b2b37686b889",
    "human_readable_id": 399,
    "source": "START",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' START is assigned to next_state_tx,the assignment condition is state_tx == IDLE && !((((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))) && !((((DATA_CONFIG_REG[0] == 1'b1) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b1))) && ((((DATA_CONFIG_REG[0] == 1'b1) && (((fifo_tx_f_full == 1'b0) && (fifo_tx_f_empty == 1'b0)) || (fifo_tx_f_full == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b0)) && (count_timeout < TIMEOUT_TX))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "879ac6f4-8b38-45ea-84d9-f3f736573fa3",
    "human_readable_id": 400,
    "source": "START",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' START is assigned to next_state_tx,the assignment condition is state_tx == START && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "532e3a4c-6a7d-48b3-9377-f92033af1a44",
    "human_readable_id": 402,
    "source": "CONTROLIN_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_1 is assigned to next_state_tx,the assignment condition is state_tx == START && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "a06f3cd9-4f7a-4b52-90a2-a481fc293f41",
    "human_readable_id": 403,
    "source": "CONTROLIN_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_1 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_1 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "da93ed7c-60a9-4e26-a872-7fd4299f70cc",
    "human_readable_id": 405,
    "source": "CONTROLIN_2",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_2 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_1 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "3ea62dd6-04e5-40dc-822e-59d093cb7016",
    "human_readable_id": 406,
    "source": "CONTROLIN_2",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_2 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_2 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "93c78078-86c8-4094-ae53-6d18f134a632",
    "human_readable_id": 408,
    "source": "CONTROLIN_3",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_3 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_2 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "cfb8d847-2a83-4444-97f5-833e58a6c051",
    "human_readable_id": 409,
    "source": "CONTROLIN_3",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_3 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_3 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "2a49915e-1721-46f6-990f-cae7e423271d",
    "human_readable_id": 411,
    "source": "CONTROLIN_4",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_4 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_3 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "ef0ac4e5-018c-4364-a297-2c8abdb69e5e",
    "human_readable_id": 412,
    "source": "CONTROLIN_4",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_4 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_4 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "b630d088-8102-4361-9824-36a5f7d5b257",
    "human_readable_id": 414,
    "source": "CONTROLIN_5",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_5 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_4 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "a76c3cc5-9790-4ba1-89a6-f2c8b38578d5",
    "human_readable_id": 415,
    "source": "CONTROLIN_5",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_5 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_5 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "b7091ed9-607b-4412-a0c7-43790a8d57f7",
    "human_readable_id": 417,
    "source": "CONTROLIN_6",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_6 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_5 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "c9fc326e-a578-4e6a-a36e-445405988674",
    "human_readable_id": 418,
    "source": "CONTROLIN_6",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_6 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_6 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "d0ac744d-5db9-4869-8a4a-b770118e1400",
    "human_readable_id": 420,
    "source": "CONTROLIN_7",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_7 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_6 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "63dae8ad-a193-43bf-a99e-10180f76209f",
    "human_readable_id": 421,
    "source": "CONTROLIN_7",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_7 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_7 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "801c649b-f98a-4a63-bc21-b42678fce8f9",
    "human_readable_id": 423,
    "source": "CONTROLIN_8",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_8 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_7 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "fbe0002b-2387-4459-ac4b-7bfd6b224c06",
    "human_readable_id": 424,
    "source": "CONTROLIN_8",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_8 is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_8 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "94c1bdd3-5d93-4f38-821c-f31d823e2465",
    "human_readable_id": 426,
    "source": "RESPONSE_CIN",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_CIN is assigned to next_state_tx,the assignment condition is state_tx == CONTROLIN_8 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "22737df6-f596-4289-819f-1b3b8d24e96b",
    "human_readable_id": 427,
    "source": "RESPONSE_CIN",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_CIN is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_CIN && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "b38dbce3-ae89-437d-929a-4af365466536",
    "human_readable_id": 429,
    "source": "DELAY_BYTES",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_CIN && !((count_send_data != DATA_CONFIG_REG[13:2])) && (RESPONSE == 1'b0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "1d0e93f4-8a0b-4cd4-842f-fd61519eeb27",
    "human_readable_id": 431,
    "source": "NACK",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_CIN && !((count_send_data != DATA_CONFIG_REG[13:2])) && !((RESPONSE == 1'b0)) && (RESPONSE == 1'b1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "dbfde71e-8525-4e0c-b09f-0b0b609c4985",
    "human_readable_id": 433,
    "source": "ADDRESS_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_1 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_1 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "20c84253-3e90-4258-8d4c-69bb418a5ab2",
    "human_readable_id": 435,
    "source": "ADDRESS_2",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_2 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_1 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "df57a771-1507-4998-873e-566a7a8210d0",
    "human_readable_id": 436,
    "source": "ADDRESS_2",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_2 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_2 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "b0ade0a4-9474-4c67-91a8-ea1b27e61db3",
    "human_readable_id": 438,
    "source": "ADDRESS_3",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_3 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_2 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "a7d175e1-1025-4b56-afef-ca158cd52678",
    "human_readable_id": 439,
    "source": "ADDRESS_3",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_3 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_3 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "872bc77b-a671-4f77-8387-1208eeee7ae3",
    "human_readable_id": 441,
    "source": "ADDRESS_4",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_4 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_3 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "ef96b6cb-ff00-472f-a309-1221be4be2b7",
    "human_readable_id": 442,
    "source": "ADDRESS_4",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_4 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_4 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "7be682fd-bc29-4448-9518-23d73cea8b99",
    "human_readable_id": 444,
    "source": "ADDRESS_5",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_5 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_4 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "722134e8-58c2-4a02-842b-7916336277ea",
    "human_readable_id": 445,
    "source": "ADDRESS_5",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_5 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_5 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "274d567e-d240-4f7c-91ce-af7e3b86028a",
    "human_readable_id": 447,
    "source": "ADDRESS_6",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_6 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_5 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "75a7762d-2f1b-48f1-8ad9-beebb180c953",
    "human_readable_id": 448,
    "source": "ADDRESS_6",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_6 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_6 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "b3194fc6-0948-4dff-af89-c9b021d02c4f",
    "human_readable_id": 450,
    "source": "ADDRESS_7",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_7 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_6 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "45316c57-0933-48fe-9449-ed21071aa54e",
    "human_readable_id": 451,
    "source": "ADDRESS_7",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_7 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_7 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "c4bec7c5-18f0-4f4f-8a32-c04fc6e7e386",
    "human_readable_id": 453,
    "source": "ADDRESS_8",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_8 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_7 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "ae2c23a3-20b4-4773-aecd-e22988d58a94",
    "human_readable_id": 454,
    "source": "ADDRESS_8",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_8 is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_8 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "df525e14-3c33-45c6-be25-5c9eac9b1b47",
    "human_readable_id": 456,
    "source": "RESPONSE_ADDRESS",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_ADDRESS is assigned to next_state_tx,the assignment condition is state_tx == ADDRESS_8 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "66820965-75f2-4e40-94ff-6e93f816be37",
    "human_readable_id": 457,
    "source": "RESPONSE_ADDRESS",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_ADDRESS is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_ADDRESS && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "27577340-e32a-43ba-804a-8a36ac9641c3",
    "human_readable_id": 458,
    "source": "DELAY_BYTES",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_ADDRESS && !((count_send_data != DATA_CONFIG_REG[13:2])) && (RESPONSE == 1'b0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "8aa748df-c134-4c23-9a21-5de3abbf7987",
    "human_readable_id": 459,
    "source": "NACK",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_ADDRESS && !((count_send_data != DATA_CONFIG_REG[13:2])) && !((RESPONSE == 1'b0)) && (RESPONSE == 1'b1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "fd3ceafa-b01a-427f-ba59-b5df1c484cc8",
    "human_readable_id": 461,
    "source": "DATA0_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_1 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_1 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "37a9e76c-f21e-4557-a3b8-fbfec2499c79",
    "human_readable_id": 463,
    "source": "DATA0_2",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_2 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_1 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "15960e21-8179-4168-ab99-f39b2ae3206f",
    "human_readable_id": 464,
    "source": "DATA0_2",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_2 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_2 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "5f4ad0ee-872c-4466-9ce6-8069ddabdf4d",
    "human_readable_id": 466,
    "source": "DATA0_3",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_3 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_2 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "232111d4-bd00-4944-be8d-a0f2e1d0d4c5",
    "human_readable_id": 467,
    "source": "DATA0_3",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_3 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_3 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "5a82ee5b-208f-4d74-9f4c-85db49b30c4d",
    "human_readable_id": 469,
    "source": "DATA0_4",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_4 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_3 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "89ce59d7-b854-4ecb-8eea-5dc72f2dd46f",
    "human_readable_id": 470,
    "source": "DATA0_4",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_4 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_4 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "c537a997-cc92-46d9-952f-6e31d95fbeef",
    "human_readable_id": 472,
    "source": "DATA0_5",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_5 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_4 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "5b9af313-3690-4f73-b132-fcd472aa1b4e",
    "human_readable_id": 473,
    "source": "DATA0_5",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_5 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_5 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "3170e3e8-838b-42da-917f-cf3055fba471",
    "human_readable_id": 475,
    "source": "DATA0_6",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_6 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_5 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "32029ae3-ddca-4973-8bc4-3070e49be5c6",
    "human_readable_id": 476,
    "source": "DATA0_6",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_6 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_6 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "acfc4e4c-0e96-4e4c-946f-0577c935667f",
    "human_readable_id": 478,
    "source": "DATA0_7",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_7 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_6 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "1e0981f5-f839-46de-a705-43f24c5d527c",
    "human_readable_id": 479,
    "source": "DATA0_7",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_7 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_7 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "85e5c715-d2e8-46ab-8901-27503776d788",
    "human_readable_id": 481,
    "source": "DATA0_8",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_8 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_7 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "830ef158-3616-4487-bf0f-a4a76c15b367",
    "human_readable_id": 482,
    "source": "DATA0_8",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_8 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_8 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "8fd59125-0709-4904-b081-9ce7829d2968",
    "human_readable_id": 484,
    "source": "RESPONSE_DATA0_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_DATA0_1 is assigned to next_state_tx,the assignment condition is state_tx == DATA0_8 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "2767fea5-df55-4a58-a278-897b93b53d2f",
    "human_readable_id": 485,
    "source": "RESPONSE_DATA0_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_DATA0_1 is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_DATA0_1 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "e88848b9-6d52-4498-ae99-0a34114d2ba5",
    "human_readable_id": 486,
    "source": "DELAY_BYTES",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_DATA0_1 && !((count_send_data != DATA_CONFIG_REG[13:2])) && (RESPONSE == 1'b0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "5cc672c1-b780-43a2-a530-9b2324028bb2",
    "human_readable_id": 487,
    "source": "NACK",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_DATA0_1 && !((count_send_data != DATA_CONFIG_REG[13:2])) && !((RESPONSE == 1'b0)) && (RESPONSE == 1'b1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "e8d5a8b4-32ad-4ab6-8a22-68ca062f364f",
    "human_readable_id": 489,
    "source": "DATA1_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_1 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_1 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "7ffe37a5-d8f5-4608-b6e0-3c49b5ae5609",
    "human_readable_id": 491,
    "source": "DATA1_2",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_2 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_1 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "316fcdc9-b090-4b09-91f7-aea40140e2eb",
    "human_readable_id": 492,
    "source": "DATA1_2",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_2 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_2 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "58546cb7-b1e5-4f56-9d8d-dfea35bba8e6",
    "human_readable_id": 494,
    "source": "DATA1_3",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_3 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_2 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "001ba5c3-e8a9-491b-ace8-46aaa3fa8ca9",
    "human_readable_id": 495,
    "source": "DATA1_3",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_3 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_3 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "321c5a6f-c81c-4d3d-8f80-e2749a25ced1",
    "human_readable_id": 497,
    "source": "DATA1_4",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_4 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_3 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "995690d7-1835-448c-82a2-2a1291ba28cc",
    "human_readable_id": 498,
    "source": "DATA1_4",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_4 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_4 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "2e257226-e915-4ae2-9b4f-ef36e44816d8",
    "human_readable_id": 500,
    "source": "DATA1_5",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_5 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_4 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "3a143951-97d3-42a8-bc1b-efb849651f34",
    "human_readable_id": 501,
    "source": "DATA1_5",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_5 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_5 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "f8816c82-3fcc-4c58-b1fd-43c402af22ea",
    "human_readable_id": 503,
    "source": "DATA1_6",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_6 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_5 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "97dab53a-ed11-4b13-b34c-a276d5dd1fac",
    "human_readable_id": 504,
    "source": "DATA1_6",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_6 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_6 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "2b21a27c-a2b0-4860-88c7-9291cd63c789",
    "human_readable_id": 506,
    "source": "DATA1_7",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_7 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_6 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "e1ec5ce4-ac64-4a4f-9256-678e6616c6e7",
    "human_readable_id": 507,
    "source": "DATA1_7",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_7 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_7 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "d19dde5a-bff4-4897-9e20-29b090e5abac",
    "human_readable_id": 509,
    "source": "DATA1_8",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_8 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_7 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "533b2ce1-7f34-4b25-b3cf-697730a40a14",
    "human_readable_id": 510,
    "source": "DATA1_8",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_8 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_8 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "7efbde1c-4931-4141-b384-ee52ef167cb5",
    "human_readable_id": 512,
    "source": "RESPONSE_DATA1_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_DATA1_1 is assigned to next_state_tx,the assignment condition is state_tx == DATA1_8 && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "960c0adb-9404-4a1c-8d66-ed3f75fcb3c7",
    "human_readable_id": 513,
    "source": "RESPONSE_DATA1_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_DATA1_1 is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_DATA1_1 && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "e86a727a-449d-438e-bcf9-4eb883dc0522",
    "human_readable_id": 514,
    "source": "DELAY_BYTES",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_DATA1_1 && !((count_send_data != DATA_CONFIG_REG[13:2])) && (RESPONSE == 1'b0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "37aea7b0-ccae-4d22-82bb-48bc179c3d9e",
    "human_readable_id": 515,
    "source": "NACK",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_tx,the assignment condition is state_tx == RESPONSE_DATA1_1 && !((count_send_data != DATA_CONFIG_REG[13:2])) && !((RESPONSE == 1'b0)) && (RESPONSE == 1'b1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "74c75cba-c867-4704-b58c-b8fe87cf8970",
    "human_readable_id": 516,
    "source": "DELAY_BYTES",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_tx,the assignment condition is state_tx == DELAY_BYTES && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "7f4f3ba2-5c2b-4d22-886f-b77bfb168d2d",
    "human_readable_id": 517,
    "source": "ADDRESS_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_1 is assigned to next_state_tx,the assignment condition is state_tx == DELAY_BYTES && !((count_send_data != DATA_CONFIG_REG[13:2])) && (count_tx == 2'd0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "d13f6207-a354-4be0-97b4-14274eb97406",
    "human_readable_id": 518,
    "source": "DATA0_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_1 is assigned to next_state_tx,the assignment condition is state_tx == DELAY_BYTES && !((count_send_data != DATA_CONFIG_REG[13:2])) && !((count_tx == 2'd0)) && (count_tx == 2'd1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "c7ba85fa-86fb-4a77-b6ef-627862d2df92",
    "human_readable_id": 519,
    "source": "DATA1_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_1 is assigned to next_state_tx,the assignment condition is state_tx == DELAY_BYTES && !((count_send_data != DATA_CONFIG_REG[13:2])) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && (count_tx == 2'd2)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "48cc3df2-a171-4123-af7a-f580d0c2cae2",
    "human_readable_id": 521,
    "source": "STOP",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' STOP is assigned to next_state_tx,the assignment condition is state_tx == DELAY_BYTES && !((count_send_data != DATA_CONFIG_REG[13:2])) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && !((count_tx == 2'd2)) && (count_tx == 2'd3)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "cebfabf3-35fb-4fd3-b479-5a37abf59e9c",
    "human_readable_id": 522,
    "source": "NACK",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_tx,the assignment condition is state_tx == NACK && (count_send_data != (DATA_CONFIG_REG[13:2] * 2'd2))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "6e3af375-d5bb-4fe0-9f8b-78d54a676129",
    "human_readable_id": 523,
    "source": "CONTROLIN_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_1 is assigned to next_state_tx,the assignment condition is state_tx == NACK && !((count_send_data != (DATA_CONFIG_REG[13:2] * 2'd2))) && (count_tx == 2'd0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "9faa066c-8c92-4e3b-9014-04bcd2b81d8d",
    "human_readable_id": 524,
    "source": "ADDRESS_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_1 is assigned to next_state_tx,the assignment condition is state_tx == NACK && !((count_send_data != (DATA_CONFIG_REG[13:2] * 2'd2))) && !((count_tx == 2'd0)) && (count_tx == 2'd1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "e9e9ba2b-bcad-424a-9318-b620e65f433a",
    "human_readable_id": 525,
    "source": "DATA0_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_1 is assigned to next_state_tx,the assignment condition is state_tx == NACK && !((count_send_data != (DATA_CONFIG_REG[13:2] * 2'd2))) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && (count_tx == 2'd2)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "4c54af75-960d-4038-a1f0-d0a91e8019a5",
    "human_readable_id": 526,
    "source": "DATA1_1",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_1 is assigned to next_state_tx,the assignment condition is state_tx == NACK && !((count_send_data != (DATA_CONFIG_REG[13:2] * 2'd2))) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && !((count_tx == 2'd2)) && (count_tx == 2'd3)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "dca466f9-78f1-4e68-bbce-0f6416ede27f",
    "human_readable_id": 527,
    "source": "STOP",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' STOP is assigned to next_state_tx,the assignment condition is state_tx == STOP && (count_send_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "ef77e415-9f3c-4628-86b2-b60b414a7ee6",
    "human_readable_id": 528,
    "source": "IDLE",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_tx,the assignment condition is state_tx == STOP && !((count_send_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "1d9e33ec-eb73-49f9-b97b-1098c604b84e",
    "human_readable_id": 529,
    "source": "IDLE",
    "target": "next_state_tx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_tx,the assignment condition is (!(state_tx == IDLE) && !(state_tx == START) && !(state_tx == CONTROLIN_1) && !(state_tx == CONTROLIN_2) && !(state_tx == CONTROLIN_3) && !(state_tx == CONTROLIN_4) && !(state_tx == CONTROLIN_5) && !(state_tx == CONTROLIN_6) && !(state_tx == CONTROLIN_7) && !(state_tx == CONTROLIN_8) && !(state_tx == RESPONSE_CIN) && !(state_tx == ADDRESS_1) && !(state_tx == ADDRESS_2) && !(state_tx == ADDRESS_3) && !(state_tx == ADDRESS_4) && !(state_tx == ADDRESS_5) && !(state_tx == ADDRESS_6) && !(state_tx == ADDRESS_7) && !(state_tx == ADDRESS_8) && !(state_tx == RESPONSE_ADDRESS) && !(state_tx == DATA0_1) && !(state_tx == DATA0_2) && !(state_tx == DATA0_3) && !(state_tx == DATA0_4) && !(state_tx == DATA0_5) && !(state_tx == DATA0_6) && !(state_tx == DATA0_7) && !(state_tx == DATA0_8) && !(state_tx == RESPONSE_DATA0_1) && !(state_tx == DATA1_1) && !(state_tx == DATA1_2) && !(state_tx == DATA1_3) && !(state_tx == DATA1_4) && !(state_tx == DATA1_5) && !(state_tx == DATA1_6) && !(state_tx == DATA1_7) && !(state_tx == DATA1_8) && !(state_tx == RESPONSE_DATA1_1) && !(state_tx == DELAY_BYTES) && !(state_tx == NACK) && !(state_tx == STOP))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_tx"
  },
  {
    "id": "b5e39bf9-fa1b-4be5-8b3c-55d0d8e1aa8e",
    "human_readable_id": 531,
    "source": "module_i2c",
    "target": "Always Block (sequential) @ (posedge PCLK)",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'module_i2c' contains always block 'Always Block (sequential) @ (posedge PCLK)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#596:1659"
  },
  {
    "id": "e3eee659-6131-4215-ae2f-31696bba47b2",
    "human_readable_id": 532,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "PCLK",
    "type": "HAS_SENSITIVE_SIGNAL",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' is sensitive to posedge signal 'PCLK'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#596:1659# sens_PCLK"
  },
  {
    "id": "129fb2e7-07b9-4e8c-a245-6ef0431abbbc",
    "human_readable_id": 533,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "count_send_data",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'count_send_data'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "9fdbcbb4-7383-4cae-83b6-320403e31a03",
    "human_readable_id": 535,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "a5282a45-8a54-444c-b3a8-334d2cb60ed7",
    "human_readable_id": 536,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == IDLE && (((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ae467c0b-16b2-4be3-9c01-6ee24f428fdf",
    "human_readable_id": 538,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == IDLE && !((((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))) && (((DATA_CONFIG_REG[0] == 1'b1) && (((fifo_tx_f_empty == 1'b0) && (fifo_tx_f_full == 1'b0)) || (fifo_tx_f_full == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ba7ccfec-5760-4662-a97f-23e614b7e327",
    "human_readable_id": 539,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == IDLE && !((((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))) && !((((DATA_CONFIG_REG[0] == 1'b1) && (((fifo_tx_f_empty == 1'b0) && (fifo_tx_f_full == 1'b0)) || (fifo_tx_f_full == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b0))) && (((DATA_CONFIG_REG[0] == 1'b1) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "5feca038-f61d-4ae3-b9f3-8d15ab0e90f3",
    "human_readable_id": 540,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == START && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "5f3fb908-67d6-4f08-8c6e-f2c000020ac1",
    "human_readable_id": 541,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == START && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "56e427f5-9f82-4149-b126-046b9796d7b1",
    "human_readable_id": 542,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "4d3bed22-cbb8-42fb-af79-6dc7a0cc30ea",
    "human_readable_id": 543,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "e57f6edd-eaaf-4b10-ae95-86d56d29c392",
    "human_readable_id": 544,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_2 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "8ce4d694-3717-439b-91df-264234e71228",
    "human_readable_id": 545,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_2 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "0fe62a61-da4f-4dc8-aa45-5c3a37c7818a",
    "human_readable_id": 546,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_3 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "d885366c-b959-439b-8239-18f5ca330486",
    "human_readable_id": 547,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_3 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ab051031-4f90-4440-a2a9-8fbd2132c2e1",
    "human_readable_id": 548,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_4 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ac230d92-66c7-4803-aa85-5c0a21b1d4b8",
    "human_readable_id": 549,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_4 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "f456284d-00ff-46b3-939b-d1701f0ef9f4",
    "human_readable_id": 550,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_5 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "65068aeb-8d23-460b-8351-0ce015c88847",
    "human_readable_id": 551,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_5 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "498a6c77-7823-44d0-a913-a29d599393ca",
    "human_readable_id": 552,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_6 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "a42774ce-8a13-425b-a764-dadc9723c2d7",
    "human_readable_id": 553,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_6 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "9a722d15-09fd-4265-b6ba-ca0ccc6cc212",
    "human_readable_id": 554,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_7 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "4c9617c4-fa61-4798-a889-5e88bbfd48a9",
    "human_readable_id": 555,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_7 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "73e70fc8-431f-43e8-aea0-6d89cf99b5bb",
    "human_readable_id": 556,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_8 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ef0833e3-4d55-448d-ad92-379858060fdf",
    "human_readable_id": 557,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_8 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "dadbb089-ac7d-496c-ac64-cac8b4ff43fd",
    "human_readable_id": 558,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_CIN && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "7d40d0f5-cd28-4261-8616-842ac9e99c3a",
    "human_readable_id": 559,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_CIN && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "76d3e749-c259-4351-b375-1df8c5d00c11",
    "human_readable_id": 560,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ce9989be-a89b-4c1c-807e-0374657c81a2",
    "human_readable_id": 561,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "323abbfa-8f58-421b-9271-6fe4644297c8",
    "human_readable_id": 562,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_2 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ea793399-96ce-495f-95c9-fad8122b2ac9",
    "human_readable_id": 563,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_2 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "bf804569-e34b-48a3-a5b1-89cb10addfa9",
    "human_readable_id": 564,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_3 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "0b050a32-afed-402a-8c31-d199b4736120",
    "human_readable_id": 565,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_3 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "7f8680ba-5525-4413-a0f4-fb48000735ab",
    "human_readable_id": 566,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_4 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "67a20a97-fe36-4652-a26d-8270bc9b133e",
    "human_readable_id": 567,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_4 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "b14ab849-a582-4ae8-9a24-d939ad3b59a6",
    "human_readable_id": 568,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_5 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ed739e6e-41aa-4db0-9484-d674b8c74581",
    "human_readable_id": 569,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_5 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "523d8216-43c7-4410-a685-a31a7c6c322a",
    "human_readable_id": 570,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_6 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "3ee706f5-3de1-40a3-bba1-3a41c1b5070a",
    "human_readable_id": 571,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_6 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "dfe67074-ad5e-4d8d-a5ad-5d75d2336307",
    "human_readable_id": 572,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_7 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "f68ef8b9-4a91-4251-88e6-7a7933afc635",
    "human_readable_id": 573,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_7 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "d2300f35-d4b7-43d0-bad0-260c03fe9c6a",
    "human_readable_id": 574,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_8 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "49b339b8-bc03-4f16-a072-e6ae2c07ea1b",
    "human_readable_id": 575,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_8 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "29b47a10-a679-44e1-b195-dbc6dc7465ea",
    "human_readable_id": 576,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_ADDRESS && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "32060839-b9ee-4e72-9306-4f871156da33",
    "human_readable_id": 577,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_ADDRESS && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "ea800e37-72fe-4ebc-9cb7-10775a098d46",
    "human_readable_id": 578,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "2836b14d-2cd4-43f6-894b-959369881c9f",
    "human_readable_id": 579,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "43bcb12b-9d78-4332-9921-4624fc8f644f",
    "human_readable_id": 580,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_2 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "b8efa5d9-3b63-4732-bc7d-b9537772fb59",
    "human_readable_id": 581,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_2 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "f890f65b-04b7-480b-886c-9390699b30ae",
    "human_readable_id": 582,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_3 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "0b45bc9b-bc57-4faf-93a5-61364e14a86c",
    "human_readable_id": 583,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_3 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "cdcc13cc-1bc6-4686-a28b-a7da53555693",
    "human_readable_id": 584,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_4 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "eae2e9da-6523-4e19-9229-d3cb020a6abd",
    "human_readable_id": 585,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_4 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "4c89d668-6aca-4d6a-9069-96586faa05b6",
    "human_readable_id": 586,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_5 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "00167235-11a2-4fa1-994a-4eb8c4d7367f",
    "human_readable_id": 587,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_5 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "5f3bf312-fc18-4ced-b288-737e269c2b6f",
    "human_readable_id": 588,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_6 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "25e37d99-b97f-40ed-b1bc-196a9987776e",
    "human_readable_id": 589,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_6 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "828a9be6-1d80-4a31-bb21-d9e1da78bdb4",
    "human_readable_id": 590,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_7 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "bb4388a6-5b77-46ae-82d7-b701ed49e852",
    "human_readable_id": 591,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_7 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "92058688-d066-4c10-bd05-75301680d18f",
    "human_readable_id": 592,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_8 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "12f03101-e9ae-474f-9d55-33297b3602c3",
    "human_readable_id": 593,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA0_8 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "264c8c84-30ac-420a-ac2d-83feefc2786d",
    "human_readable_id": 594,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "47db04f9-4cfc-4172-9254-56e3ab6a06a4",
    "human_readable_id": 595,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA0_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "e75c6ea1-79a7-41c3-acbd-e3e9bf6d3e44",
    "human_readable_id": 596,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "1a838b68-a552-423c-b752-3c1dee238e57",
    "human_readable_id": 597,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "0d46a043-24e3-427a-bf91-ac6288bf168c",
    "human_readable_id": 598,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_2 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "3773dcf3-7e90-47b5-931f-a08f2c48c6d1",
    "human_readable_id": 599,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_2 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "19cee80b-fd4c-4bd0-af38-ddd4fd822cb7",
    "human_readable_id": 600,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_3 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "1a467ed9-b82d-4e49-a809-0b8c21bab20a",
    "human_readable_id": 601,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_3 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "c14cc089-37b8-4098-90cf-94fdd09b5e23",
    "human_readable_id": 602,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_4 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "598a5dc1-7592-4928-ad31-2646712605c2",
    "human_readable_id": 603,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_4 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "57e17bda-5098-4cfe-a4c7-daa6a24d1c76",
    "human_readable_id": 604,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_5 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "e8e591ce-70da-46da-be66-c9066997cf93",
    "human_readable_id": 605,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_5 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "38cca7b8-ccde-4edd-8cbb-8ca7b697377f",
    "human_readable_id": 606,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_6 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "bb8ce261-17ce-4faf-a330-db055a0fcad8",
    "human_readable_id": 607,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_6 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "e4a88b58-5ed0-4725-83eb-42533aa35d19",
    "human_readable_id": 608,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_7 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "d288b539-0654-4bbe-b4ce-f9973f138902",
    "human_readable_id": 609,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_7 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "196854d7-11a6-448e-b1fe-2a5ccb3cba89",
    "human_readable_id": 610,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_8 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "83191665-7b9c-47f7-a5df-f1fa2fe1fac3",
    "human_readable_id": 611,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DATA1_8 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "021ccd3e-ad4b-468a-bcd5-52d45cc9a019",
    "human_readable_id": 612,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "1325c91c-d0ea-4fca-9fdf-597ab5f064a1",
    "human_readable_id": 613,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA1_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "f1e4a075-d819-4685-84ec-f71f57eae5e3",
    "human_readable_id": 614,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "6ea8161b-4147-4fbf-b22d-353bb072ba47",
    "human_readable_id": 615,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "e46cbb62-ae33-4dde-9e09-df139dce78c4",
    "human_readable_id": 616,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == NACK && (count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "85ae0048-f428-4786-a65e-ad7e80e0c13d",
    "human_readable_id": 617,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "1ae53e65-b783-4c64-a4af-212d800be1cf",
    "human_readable_id": 618,
    "source": "(count_send_data + 12'd1)",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_send_data + 12'd1) is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == STOP && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "f8df09c8-51d4-4c63-8233-5595bdd35532",
    "human_readable_id": 619,
    "source": "12'd0",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_send_data,the assignment condition is !(!PRESETn) && state_tx == STOP && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "982849bd-4bd7-4392-abb2-bb19dfcb16e6",
    "human_readable_id": 621,
    "source": "12'd4095",
    "target": "count_send_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd4095 is assigned to count_send_data,the assignment condition is !(!PRESETn) && (!(state_tx == IDLE) && !(state_tx == START) && !(state_tx == CONTROLIN_1) && !(state_tx == CONTROLIN_2) && !(state_tx == CONTROLIN_3) && !(state_tx == CONTROLIN_4) && !(state_tx == CONTROLIN_5) && !(state_tx == CONTROLIN_6) && !(state_tx == CONTROLIN_7) && !(state_tx == CONTROLIN_8) && !(state_tx == RESPONSE_CIN) && !(state_tx == ADDRESS_1) && !(state_tx == ADDRESS_2) && !(state_tx == ADDRESS_3) && !(state_tx == ADDRESS_4) && !(state_tx == ADDRESS_5) && !(state_tx == ADDRESS_6) && !(state_tx == ADDRESS_7) && !(state_tx == ADDRESS_8) && !(state_tx == RESPONSE_ADDRESS) && !(state_tx == DATA0_1) && !(state_tx == DATA0_2) && !(state_tx == DATA0_3) && !(state_tx == DATA0_4) && !(state_tx == DATA0_5) && !(state_tx == DATA0_6) && !(state_tx == DATA0_7) && !(state_tx == DATA0_8) && !(state_tx == RESPONSE_DATA0_1) && !(state_tx == DATA1_1) && !(state_tx == DATA1_2) && !(state_tx == DATA1_3) && !(state_tx == DATA1_4) && !(state_tx == DATA1_5) && !(state_tx == DATA1_6) && !(state_tx == DATA1_7) && !(state_tx == DATA1_8) && !(state_tx == RESPONSE_DATA1_1) && !(state_tx == DELAY_BYTES) && !(state_tx == NACK) && !(state_tx == STOP))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_send_data"
  },
  {
    "id": "21e06faa-4015-485a-b717-d03931c864df",
    "human_readable_id": 622,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "state_tx",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'state_tx'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_state_tx"
  },
  {
    "id": "abd9ec20-a1c3-4ca0-9337-2b08308af66f",
    "human_readable_id": 623,
    "source": "IDLE",
    "target": "state_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' IDLE is assigned to state_tx,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_state_tx"
  },
  {
    "id": "207e2946-1e19-4b39-8f14-fd6c71f09095",
    "human_readable_id": 624,
    "source": "next_state_tx",
    "target": "state_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' next_state_tx is assigned to state_tx,the assignment condition is !(!PRESETn)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_state_tx"
  },
  {
    "id": "a27cee2a-81fe-46fe-9012-35309b0acb32",
    "human_readable_id": 625,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "SDA_OUT",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'SDA_OUT'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "89b1bcd5-6f40-4d54-bdc2-f5b23d6b64f7",
    "human_readable_id": 627,
    "source": "1'b1",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to SDA_OUT,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "167b8c64-df87-47d8-a3d6-a5125a35c38d",
    "human_readable_id": 628,
    "source": "1'b1",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == IDLE && (((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "1cd4135b-a059-43b3-aed9-afabe7752fe2",
    "human_readable_id": 630,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == IDLE && !((((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))) && (((DATA_CONFIG_REG[0] == 1'b1) && (((fifo_tx_f_empty == 1'b0) && (fifo_tx_f_full == 1'b0)) || (fifo_tx_f_full == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "ad7029d8-f801-45cf-af26-1b2497724ad4",
    "human_readable_id": 631,
    "source": "1'b1",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == IDLE && !((((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))) && !((((DATA_CONFIG_REG[0] == 1'b1) && (((fifo_tx_f_empty == 1'b0) && (fifo_tx_f_full == 1'b0)) || (fifo_tx_f_full == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b0))) && (((DATA_CONFIG_REG[0] == 1'b1) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "086f6d80-8f64-413a-8b3c-2656a4a8418d",
    "human_readable_id": 633,
    "source": "fifo_tx_data_out[0:0]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[0:0] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == START && (count_send_data == (DATA_CONFIG_REG[13:2] - 12'd1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "033dfc5c-716c-48d0-909d-9e3bda3a8ee2",
    "human_readable_id": 634,
    "source": "fifo_tx_data_out[0:0]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[0:0] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "68d1aa67-8450-4c42-aef7-d5bc569fce00",
    "human_readable_id": 636,
    "source": "fifo_tx_data_out[1:1]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[1:1] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d5ba4a4d-024e-498e-971c-25de6a9eb80d",
    "human_readable_id": 637,
    "source": "fifo_tx_data_out[1:1]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[1:1] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_2 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "eaf08064-435b-4b8d-a9fc-a5bd78d8db67",
    "human_readable_id": 639,
    "source": "fifo_tx_data_out[2:2]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[2:2] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_2 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "1ae95fdc-3deb-4b8c-b5be-d0ec596c4034",
    "human_readable_id": 640,
    "source": "fifo_tx_data_out[2:2]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[2:2] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_3 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "c9b34f04-fb25-4024-8aaa-e8cde694847f",
    "human_readable_id": 642,
    "source": "fifo_tx_data_out[3:3]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[3:3] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_3 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "5a3fa293-387d-4a29-819f-0b9de666cd4d",
    "human_readable_id": 643,
    "source": "fifo_tx_data_out[3:3]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[3:3] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_4 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "665830ac-205c-4de7-9889-d7626cc9fd8f",
    "human_readable_id": 645,
    "source": "fifo_tx_data_out[4:4]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[4:4] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_4 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "ab5b6a40-a171-4c34-8ab8-cc6aaeff284d",
    "human_readable_id": 646,
    "source": "fifo_tx_data_out[4:4]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[4:4] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_5 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "c8a7c78a-c7cb-4a38-a1c5-ca29f59a7692",
    "human_readable_id": 648,
    "source": "fifo_tx_data_out[5:5]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[5:5] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_5 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "7a6655cd-4b79-4f8e-8d86-6f2d0b832247",
    "human_readable_id": 649,
    "source": "fifo_tx_data_out[5:5]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[5:5] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_6 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "80cbb6ea-6dd3-4a96-93fd-db4bc9eb4ce0",
    "human_readable_id": 651,
    "source": "fifo_tx_data_out[6:6]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[6:6] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_6 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "731666e8-3692-40f8-bb0a-2b88b953d740",
    "human_readable_id": 652,
    "source": "fifo_tx_data_out[6:6]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[6:6] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_7 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "7ce8d5d4-bcb2-4609-8fa2-11f7ed9a3086",
    "human_readable_id": 654,
    "source": "fifo_tx_data_out[7:7]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[7:7] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_7 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "9adb7296-ab64-48d6-a95b-b5270f8b7a35",
    "human_readable_id": 655,
    "source": "fifo_tx_data_out[7:7]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[7:7] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_8 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "aa19ea45-e961-4e61-96dd-1d6b9b2d4451",
    "human_readable_id": 656,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_8 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "a7b42278-a303-40a3-b25f-02cdaa0f08dd",
    "human_readable_id": 658,
    "source": "fifo_tx_data_out[8:8]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[8:8] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "e50725eb-bc3c-4620-b2f8-930a7b2bff3e",
    "human_readable_id": 660,
    "source": "fifo_tx_data_out[9:9]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[9:9] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "9813c849-b8df-4678-b947-ef8e7face54e",
    "human_readable_id": 661,
    "source": "fifo_tx_data_out[9:9]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[9:9] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_2 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "7c04561f-d03a-4292-9880-91eaab882407",
    "human_readable_id": 663,
    "source": "fifo_tx_data_out[10:10]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[10:10] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_2 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "198b54f0-e99f-4bba-8b4a-80f5c2f4a4f4",
    "human_readable_id": 664,
    "source": "fifo_tx_data_out[10:10]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[10:10] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_3 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "99c685d3-ca90-4f04-b663-29b36990355e",
    "human_readable_id": 666,
    "source": "fifo_tx_data_out[11:11]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[11:11] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_3 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "16c13e6d-07d3-499d-b4e8-0c031746dd32",
    "human_readable_id": 667,
    "source": "fifo_tx_data_out[11:11]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[11:11] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_4 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "7341b00c-a8a1-4a8e-aaa8-9f75ae96b87d",
    "human_readable_id": 669,
    "source": "fifo_tx_data_out[12:12]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[12:12] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_4 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "753f37f7-8618-4a32-b499-bb7a97e9cbce",
    "human_readable_id": 670,
    "source": "fifo_tx_data_out[12:12]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[12:12] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_5 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "165a8941-1c5e-4508-b5b5-7263c4b04904",
    "human_readable_id": 672,
    "source": "fifo_tx_data_out[13:13]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[13:13] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_5 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d8c3865f-9273-4a28-8301-40a6817fb9f0",
    "human_readable_id": 673,
    "source": "fifo_tx_data_out[13:13]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[13:13] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_6 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "41f651f1-2a1d-47ea-8139-65867fb24b1f",
    "human_readable_id": 675,
    "source": "fifo_tx_data_out[14:14]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[14:14] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_6 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "f413acb0-302e-489c-ab56-b12b25fd499e",
    "human_readable_id": 676,
    "source": "fifo_tx_data_out[14:14]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[14:14] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_7 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "01530a43-dd1a-4e69-a093-dbc34a84ce0d",
    "human_readable_id": 678,
    "source": "fifo_tx_data_out[15:15]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[15:15] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_7 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "6c19a6cc-c199-4b4f-85b0-ad81452e8a8e",
    "human_readable_id": 679,
    "source": "fifo_tx_data_out[15:15]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[15:15] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_8 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "1a7f1a03-d9e7-42d8-ae6e-4b0d6ec38d32",
    "human_readable_id": 680,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_8 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "62ab7681-1c34-4d90-884b-13a349513a88",
    "human_readable_id": 682,
    "source": "fifo_tx_data_out[16:16]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[16:16] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "2e494489-3b80-472f-8d71-5d7a709c5c04",
    "human_readable_id": 684,
    "source": "fifo_tx_data_out[17:17]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[17:17] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "7361c014-d5fd-4c73-ac22-6b3da97de19e",
    "human_readable_id": 685,
    "source": "fifo_tx_data_out[17:17]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[17:17] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_2 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "32192ee2-a621-44d0-b230-be353a7c52fe",
    "human_readable_id": 687,
    "source": "fifo_tx_data_out[18:18]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[18:18] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_2 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "c4519e04-6ca4-4340-b243-7cec17ab1af0",
    "human_readable_id": 688,
    "source": "fifo_tx_data_out[18:18]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[18:18] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_3 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "c05231fb-782d-46ec-8a68-d9f65b1f77c2",
    "human_readable_id": 690,
    "source": "fifo_tx_data_out[19:19]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[19:19] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_3 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "da113102-1245-422f-a43a-f65ebca55ff3",
    "human_readable_id": 691,
    "source": "fifo_tx_data_out[19:19]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[19:19] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_4 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "af1e95e5-ba16-4e8e-814f-be9091e2257c",
    "human_readable_id": 693,
    "source": "fifo_tx_data_out[20:20]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[20:20] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_4 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "755667b4-03ac-4213-8959-0286102029b5",
    "human_readable_id": 694,
    "source": "fifo_tx_data_out[20:20]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[20:20] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_5 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "78b7cb4b-b972-4b5b-a58c-1eb54f6d5f13",
    "human_readable_id": 696,
    "source": "fifo_tx_data_out[21:21]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[21:21] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_5 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "371ce461-97eb-4e91-8c93-846673423ce8",
    "human_readable_id": 697,
    "source": "fifo_tx_data_out[21:21]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[21:21] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_6 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "283ff14d-8eb4-4091-b3fd-a96449de3c2a",
    "human_readable_id": 699,
    "source": "fifo_tx_data_out[22:22]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[22:22] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_6 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "44875f36-d306-4da0-b6c5-516b8a806089",
    "human_readable_id": 700,
    "source": "fifo_tx_data_out[22:22]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[22:22] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_7 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "8a871664-7b10-40cc-820f-794483e51f73",
    "human_readable_id": 702,
    "source": "fifo_tx_data_out[23:23]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[23:23] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_7 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "6522ceed-feaf-47e6-8851-54a28d6e1ee7",
    "human_readable_id": 703,
    "source": "fifo_tx_data_out[23:23]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[23:23] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_8 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d4aef52f-2e46-49ad-8470-0970c61be2e1",
    "human_readable_id": 704,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA0_8 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "a6c60d3d-53e9-4c99-acfa-f8847c71c683",
    "human_readable_id": 706,
    "source": "fifo_tx_data_out[24:24]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[24:24] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "b65a7ec8-3f3c-4ac7-abcd-7b4941991e55",
    "human_readable_id": 708,
    "source": "fifo_tx_data_out[25:25]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[25:25] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "106d8518-b8d4-416e-af0d-add638405ab0",
    "human_readable_id": 709,
    "source": "fifo_tx_data_out[25:25]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[25:25] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_2 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d5ddb771-30d4-463a-ba44-f7c8594eada5",
    "human_readable_id": 711,
    "source": "fifo_tx_data_out[26:26]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[26:26] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_2 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "3eac079b-18f5-49c5-9e24-3bf89b728034",
    "human_readable_id": 712,
    "source": "fifo_tx_data_out[26:26]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[26:26] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_3 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "ef003fc8-1122-4101-8433-96f2cd1f40eb",
    "human_readable_id": 714,
    "source": "fifo_tx_data_out[27:27]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[27:27] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_3 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "ca3b1d74-65ea-4f16-a4ee-6b071c6eb277",
    "human_readable_id": 715,
    "source": "fifo_tx_data_out[27:27]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[27:27] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_4 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "51ab36e3-8f5c-4ade-9a1e-45fe83ebce3b",
    "human_readable_id": 717,
    "source": "fifo_tx_data_out[28:28]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[28:28] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_4 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "4b12356d-591c-45dc-9cb1-93091590b5c2",
    "human_readable_id": 718,
    "source": "fifo_tx_data_out[28:28]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[28:28] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_5 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d1a2f3ee-4563-431e-bab0-cb6ea9618d5e",
    "human_readable_id": 720,
    "source": "fifo_tx_data_out[29:29]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[29:29] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_5 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "c1db6e8c-19e8-4a65-a85d-4656305fd16d",
    "human_readable_id": 721,
    "source": "fifo_tx_data_out[29:29]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[29:29] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_6 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "54da28b0-f60c-40eb-a2d3-076cd49c6070",
    "human_readable_id": 723,
    "source": "fifo_tx_data_out[30:30]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[30:30] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_6 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "2c279290-6520-489d-8d23-96348be7be69",
    "human_readable_id": 724,
    "source": "fifo_tx_data_out[30:30]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[30:30] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_7 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d1c7e914-0e69-42fb-be6b-73d81e8cc32b",
    "human_readable_id": 726,
    "source": "fifo_tx_data_out[31:31]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[31:31] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_7 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "e3f24f0b-282b-45de-9917-3e5103cb4c94",
    "human_readable_id": 727,
    "source": "fifo_tx_data_out[31:31]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[31:31] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_8 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d5805205-4d73-45c4-a962-032e29c0abf5",
    "human_readable_id": 728,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DATA1_8 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "c9abc58e-cb39-44b6-9081-35fd9d93b856",
    "human_readable_id": 729,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "1a357e71-2504-4e8b-9a51-0b6dd974d9ea",
    "human_readable_id": 730,
    "source": "fifo_tx_data_out[8:8]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[8:8] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && !((count_send_data < DATA_CONFIG_REG[13:2])) && (count_tx == 2'd0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d1211577-8d37-4928-bca8-6eaf6fe90bed",
    "human_readable_id": 731,
    "source": "fifo_tx_data_out[16:16]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[16:16] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && !((count_send_data < DATA_CONFIG_REG[13:2])) && !((count_tx == 2'd0)) && (count_tx == 2'd1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d16f8285-58c0-419b-94a8-72c897746f3f",
    "human_readable_id": 732,
    "source": "fifo_tx_data_out[24:24]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[24:24] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && !((count_send_data < DATA_CONFIG_REG[13:2])) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && (count_tx == 2'd2)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "51477f38-4e2e-4670-82a6-088e3ff84e82",
    "human_readable_id": 733,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == NACK && (count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3)) && (count_receive_data < (DATA_CONFIG_REG[13:2] / 12'd2))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "e3f06d5a-54c7-4340-b688-21f0689e7ff1",
    "human_readable_id": 734,
    "source": "1'b1",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == NACK && (count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3)) && !((count_receive_data < (DATA_CONFIG_REG[13:2] / 12'd2))) && ((count_send_data > ((DATA_CONFIG_REG[13:2] / 12'd2) - 12'd1)) && (count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "f0725c4d-778e-4d0c-b0df-04ed3cdb5f93",
    "human_readable_id": 735,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == NACK && (count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3)) && !((count_receive_data < (DATA_CONFIG_REG[13:2] / 12'd2))) && !(((count_send_data > ((DATA_CONFIG_REG[13:2] / 12'd2) - 12'd1)) && (count_send_data < DATA_CONFIG_REG[13:2]))) && (count_send_data == (DATA_CONFIG_REG[13:2] * 2'd2))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "0eb99661-3b0a-4ab1-afc9-2640111894a5",
    "human_readable_id": 736,
    "source": "fifo_tx_data_out[0:0]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[0:0] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))) && (count_tx == 2'd0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "9c3104fc-6eee-4008-a42f-632556514910",
    "human_readable_id": 737,
    "source": "fifo_tx_data_out[8:8]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[8:8] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))) && !((count_tx == 2'd0)) && (count_tx == 2'd1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "877eaa91-62e0-4195-a6c7-ff2088c3d4b5",
    "human_readable_id": 738,
    "source": "fifo_tx_data_out[16:16]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[16:16] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && (count_tx == 2'd2)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "20714bf2-39ea-4c8f-bb38-aff883ef9a57",
    "human_readable_id": 739,
    "source": "fifo_tx_data_out[24:24]",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' fifo_tx_data_out[24:24] is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && !((count_tx == 2'd2)) && (count_tx == 2'd3)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "fc46c0bd-f942-4ea6-9d1c-cfb98eb70976",
    "human_readable_id": 740,
    "source": "1'b0",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == STOP && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < ((DATA_CONFIG_REG[13:2] / 12'd2) - 12'd2))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "e717761d-ad37-4290-aa20-783f127e42a8",
    "human_readable_id": 741,
    "source": "1'b1",
    "target": "SDA_OUT",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to SDA_OUT,the assignment condition is !(!PRESETn) && state_tx == STOP && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < ((DATA_CONFIG_REG[13:2] / 12'd2) - 12'd2))) && ((count_send_data > ((DATA_CONFIG_REG[13:2] / 12'd2) - 12'd1)) && (count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT"
  },
  {
    "id": "d5dd3ef5-f295-4217-895a-9d7abadcee89",
    "human_readable_id": 742,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_tx_rd_en",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_tx_rd_en'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_tx_rd_en"
  },
  {
    "id": "e9b60b60-0920-4293-9b4e-96101d56bbfc",
    "human_readable_id": 743,
    "source": "1'b0",
    "target": "fifo_tx_rd_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to fifo_tx_rd_en,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_tx_rd_en"
  },
  {
    "id": "80fc1760-3c47-4929-a166-232992de6900",
    "human_readable_id": 744,
    "source": "1'b0",
    "target": "fifo_tx_rd_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to fifo_tx_rd_en,the assignment condition is !(!PRESETn) && state_tx == IDLE",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_tx_rd_en"
  },
  {
    "id": "7838499e-701e-4a48-a6a3-937b84f09870",
    "human_readable_id": 745,
    "source": "1'b1",
    "target": "fifo_tx_rd_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to fifo_tx_rd_en,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA1_1 && !((count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_tx_rd_en"
  },
  {
    "id": "d56f24e0-3129-49fb-b3a5-d96a10f7a857",
    "human_readable_id": 746,
    "source": "1'b0",
    "target": "fifo_tx_rd_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to fifo_tx_rd_en,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_tx_rd_en"
  },
  {
    "id": "87fa7ab3-8d72-4bae-b5ad-7c28c0cfdd70",
    "human_readable_id": 747,
    "source": "1'b0",
    "target": "fifo_tx_rd_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to fifo_tx_rd_en,the assignment condition is !(!PRESETn) && state_tx == NACK",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_tx_rd_en"
  },
  {
    "id": "357bfc54-60ab-4c79-9cdd-a6922404aa7c",
    "human_readable_id": 748,
    "source": "1'b0",
    "target": "fifo_tx_rd_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to fifo_tx_rd_en,the assignment condition is !(!PRESETn) && (!(state_tx == IDLE) && !(state_tx == START) && !(state_tx == CONTROLIN_1) && !(state_tx == CONTROLIN_2) && !(state_tx == CONTROLIN_3) && !(state_tx == CONTROLIN_4) && !(state_tx == CONTROLIN_5) && !(state_tx == CONTROLIN_6) && !(state_tx == CONTROLIN_7) && !(state_tx == CONTROLIN_8) && !(state_tx == RESPONSE_CIN) && !(state_tx == ADDRESS_1) && !(state_tx == ADDRESS_2) && !(state_tx == ADDRESS_3) && !(state_tx == ADDRESS_4) && !(state_tx == ADDRESS_5) && !(state_tx == ADDRESS_6) && !(state_tx == ADDRESS_7) && !(state_tx == ADDRESS_8) && !(state_tx == RESPONSE_ADDRESS) && !(state_tx == DATA0_1) && !(state_tx == DATA0_2) && !(state_tx == DATA0_3) && !(state_tx == DATA0_4) && !(state_tx == DATA0_5) && !(state_tx == DATA0_6) && !(state_tx == DATA0_7) && !(state_tx == DATA0_8) && !(state_tx == RESPONSE_DATA0_1) && !(state_tx == DATA1_1) && !(state_tx == DATA1_2) && !(state_tx == DATA1_3) && !(state_tx == DATA1_4) && !(state_tx == DATA1_5) && !(state_tx == DATA1_6) && !(state_tx == DATA1_7) && !(state_tx == DATA1_8) && !(state_tx == RESPONSE_DATA1_1) && !(state_tx == DELAY_BYTES) && !(state_tx == NACK) && !(state_tx == STOP))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_tx_rd_en"
  },
  {
    "id": "852143c9-d969-4fb7-87a6-24b3fb9cb689",
    "human_readable_id": 749,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "count_tx",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'count_tx'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "3564a086-fbdd-42e6-b576-b0d212020042",
    "human_readable_id": 751,
    "source": "2'd0",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd0 is assigned to count_tx,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "b4854a3c-c5e1-4229-b7c0-4e20c4ca4211",
    "human_readable_id": 752,
    "source": "2'd0",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd0 is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == START && (count_send_data == (DATA_CONFIG_REG[13:2] - 12'd1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "1409cd21-fcbd-4fca-9f52-145d897130bc",
    "human_readable_id": 754,
    "source": "(count_tx + 2'd1)",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_tx + 2'd1) is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && !((count_send_data < DATA_CONFIG_REG[13:2])) && (count_tx == 2'd0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "3cd44f38-2949-4277-ad78-51b4e8b654dc",
    "human_readable_id": 755,
    "source": "(count_tx + 2'd1)",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_tx + 2'd1) is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && !((count_send_data < DATA_CONFIG_REG[13:2])) && !((count_tx == 2'd0)) && (count_tx == 2'd1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "8d201cfa-5da5-4811-a685-a55439e913cf",
    "human_readable_id": 756,
    "source": "(count_tx + 2'd1)",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_tx + 2'd1) is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && !((count_send_data < DATA_CONFIG_REG[13:2])) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && (count_tx == 2'd2)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "545d85d3-b876-42a0-83a6-495d791d556b",
    "human_readable_id": 757,
    "source": "2'd0",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd0 is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && !((count_send_data < DATA_CONFIG_REG[13:2])) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && !((count_tx == 2'd2)) && (count_tx == 2'd3)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "8edf8fde-f2a7-4666-8517-992f8a716767",
    "human_readable_id": 758,
    "source": "2'd0",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd0 is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))) && (count_tx == 2'd0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "3bde98a3-8a6a-4db9-8c0f-152f6f598a43",
    "human_readable_id": 760,
    "source": "2'd1",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd1 is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))) && !((count_tx == 2'd0)) && (count_tx == 2'd1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "86c16f59-9241-4837-b49c-f6b5cd2ff4d1",
    "human_readable_id": 762,
    "source": "2'd2",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd2 is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && (count_tx == 2'd2)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "cfc4e554-add9-4293-9be0-77254e8ee7aa",
    "human_readable_id": 764,
    "source": "2'd3",
    "target": "count_tx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd3 is assigned to count_tx,the assignment condition is !(!PRESETn) && state_tx == NACK && !((count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3))) && !((count_tx == 2'd0)) && !((count_tx == 2'd1)) && !((count_tx == 2'd2)) && (count_tx == 2'd3)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_tx"
  },
  {
    "id": "5698f47f-f8c6-4cd4-a35c-34ff3a92e337",
    "human_readable_id": 765,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "BR_CLK_O",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'BR_CLK_O'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "ccb5679b-fa66-4e5c-8e4d-4dc98da3a988",
    "human_readable_id": 766,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "d7d256a4-8fa3-47b8-aa02-d6ea4a1391c3",
    "human_readable_id": 767,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == IDLE && (((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "05298c55-e488-449f-af85-2ab5d2092a9b",
    "human_readable_id": 768,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == IDLE && !((((DATA_CONFIG_REG[0] == 1'b0) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b0))) && !((((DATA_CONFIG_REG[0] == 1'b1) && (((fifo_tx_f_empty == 1'b0) && (fifo_tx_f_full == 1'b0)) || (fifo_tx_f_full == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b0))) && (((DATA_CONFIG_REG[0] == 1'b1) && ((fifo_tx_f_full == 1'b1) || (fifo_tx_f_empty == 1'b0))) && (DATA_CONFIG_REG[1] == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "c16ec083-7912-472c-ba7e-3c1ef78e1724",
    "human_readable_id": 769,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == START && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "e2ec362d-d77d-4d0c-8001-30e148daa0ad",
    "human_readable_id": 770,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "3b78f062-4f6d-4020-bf0d-7d086968f5fd",
    "human_readable_id": 771,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "24effe6d-b1c9-4aac-90c1-fb02f051daab",
    "human_readable_id": 772,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "f4af1204-2389-4369-b58b-efacfe326f93",
    "human_readable_id": 773,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "ce49e781-8a18-4c43-941b-e31126453e80",
    "human_readable_id": 774,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "c4bea7e6-a97b-4f8b-87df-d2fd6a2e12be",
    "human_readable_id": 775,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "f2dd81f2-b791-44ee-970b-b377f9320e1a",
    "human_readable_id": 776,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "8e738fbf-0d6d-4774-96cc-ce618223f8a1",
    "human_readable_id": 777,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "856e6e76-3589-4d3a-95c4-ca126c30db4b",
    "human_readable_id": 778,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "3e5a846f-92d2-42da-9870-f6a5070845cc",
    "human_readable_id": 779,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "9a1140da-d2d0-4fa0-8802-044c6a9b7d4e",
    "human_readable_id": 780,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "996f74bc-3926-4e80-8d38-f36c28b4d2cc",
    "human_readable_id": 781,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "e4f4c4c3-3cd6-4686-a787-0614b9b8c7b9",
    "human_readable_id": 782,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "36d0c529-5b62-4e07-ba70-794edafcba4f",
    "human_readable_id": 783,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "a97ee86f-2398-43de-bba6-0549ef263513",
    "human_readable_id": 784,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "9a4e3efe-b8d9-4bed-99e9-43f67f4294e6",
    "human_readable_id": 785,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "9586f275-0b87-452b-b927-ce0c1f811a38",
    "human_readable_id": 786,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "6ce08352-2c15-494f-a85f-b73bc4dffdac",
    "human_readable_id": 787,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "7e84c553-1ed2-4455-9503-eb8ff631cb12",
    "human_readable_id": 788,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "84ea79ad-250f-4ae1-8c82-dddb6462b5ca",
    "human_readable_id": 789,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "6b0a0227-f736-46ae-be41-52d82599b8aa",
    "human_readable_id": 790,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "2d0bad43-1596-4fa5-a907-22fd40f84b7c",
    "human_readable_id": 791,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "e833d132-4e35-4939-9a16-debb57fc71d6",
    "human_readable_id": 792,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "6ec86d3b-c2df-401b-858a-22901e9feba6",
    "human_readable_id": 793,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == CONTROLIN_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "4cee7ada-5183-4ca5-9050-4d7c1a6eceb2",
    "human_readable_id": 794,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_CIN && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "91a36733-42f7-4689-840f-b27a5d81d95c",
    "human_readable_id": 795,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_CIN && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "57c62fcb-6da7-4ee8-b1e9-26cdd4220a8b",
    "human_readable_id": 796,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_CIN && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "781d5094-5a10-4936-b333-fe197435c4ee",
    "human_readable_id": 797,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "c8fb6b90-7152-4f73-8e14-456ee191461d",
    "human_readable_id": 798,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "20509073-7b0c-4249-9852-1a06ee80b7d6",
    "human_readable_id": 799,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "c267831a-9d13-4ce9-9b5f-b6ac00517d4b",
    "human_readable_id": 800,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "661ec18e-5856-424b-9018-700c9a20efb5",
    "human_readable_id": 801,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "03804a1e-6c98-49e3-8b0c-28d8efc10143",
    "human_readable_id": 802,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "df79ea52-82a0-48c1-9944-60f1e24e7dc5",
    "human_readable_id": 803,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "86a22836-f574-4a18-a890-97a38222e25b",
    "human_readable_id": 804,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "bdda9eb4-eb54-4a91-b7bd-11ca6a0e35a0",
    "human_readable_id": 805,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "31b26b36-13e2-4b6b-81bb-64b2556e096e",
    "human_readable_id": 806,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "1c750a56-5f1f-43db-a12b-1b8a35bed51c",
    "human_readable_id": 807,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "25c69639-8a76-4c1e-b8c3-5ffdc38aa34d",
    "human_readable_id": 808,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "fd95bab6-4322-4ffe-a445-56890099acc1",
    "human_readable_id": 809,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "dd9f280d-f048-4645-8934-faf10edfa680",
    "human_readable_id": 810,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "7da37edf-02b9-4f87-8a45-fe6ed9eca273",
    "human_readable_id": 811,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "f427aec8-fc6a-4060-b3d7-cfc729bbc99d",
    "human_readable_id": 812,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "03477e99-3f39-44a3-ba6a-6353ded12c7a",
    "human_readable_id": 813,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "9885bc1e-cf84-441d-bde1-128234308915",
    "human_readable_id": 814,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "660dfb97-aa7d-47ae-b03d-30dddd9af74c",
    "human_readable_id": 815,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "cd483db7-8c13-438d-a1e2-cdb4604c3b89",
    "human_readable_id": 816,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "7fc0d1d0-fa68-44b2-96c9-20898827cf3b",
    "human_readable_id": 817,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "81f3cbef-20f2-429d-b59c-fb8bd019791b",
    "human_readable_id": 818,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "98554d56-a5e0-4314-9e6a-b0555036f251",
    "human_readable_id": 819,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "e011f98d-f18b-4d44-8bdd-4d92588fa0c5",
    "human_readable_id": 820,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == ADDRESS_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "6160277d-5354-4646-845d-9361143e0c10",
    "human_readable_id": 821,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_ADDRESS && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "b2b8cbfb-2acd-455c-b3e2-8f7a45ac6302",
    "human_readable_id": 822,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_ADDRESS && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "4faa91b9-0b7c-45eb-9978-418a9707a105",
    "human_readable_id": 823,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_ADDRESS && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "61834baa-06a7-4079-b96f-960cac69281b",
    "human_readable_id": 824,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "2db18dd6-d7c9-4e1c-8744-82120824ae2c",
    "human_readable_id": 825,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "fbf3ad57-e654-49e4-ab8d-f9873ad29122",
    "human_readable_id": 826,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "c251c2c7-4442-480a-88b9-8d4cf0b382a5",
    "human_readable_id": 827,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "858e152d-f7a7-46f9-8948-db66802ed540",
    "human_readable_id": 828,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "f14963fe-8d3f-4f4d-8cd5-81a2a52547f4",
    "human_readable_id": 829,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "dd783cb6-4c51-4f6c-b33b-d8ae52fb82f0",
    "human_readable_id": 830,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "40910f0e-b1f0-477b-bde2-19c3b44e97d5",
    "human_readable_id": 831,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "55b7b466-df80-4cba-8a14-661d3ee58939",
    "human_readable_id": 832,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "afe9fdfc-b5aa-46f7-bb0f-726d3deca312",
    "human_readable_id": 833,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "53c249c5-399f-4452-a54b-19ef7446c07e",
    "human_readable_id": 834,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "ba7882e8-772e-421b-9c5d-1858cbc6479b",
    "human_readable_id": 835,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "0f5680ab-3673-44c8-81bc-c611b5cf75e8",
    "human_readable_id": 836,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "0686bb88-b242-46d5-8bc1-5de174e59a70",
    "human_readable_id": 837,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "eb5e9cc9-e18e-4a23-9c75-3978717507be",
    "human_readable_id": 838,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "f9cf97bf-248a-4a4a-a3a0-14f24d4372cb",
    "human_readable_id": 839,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "6c8d547b-06eb-4672-8046-296813b5e99f",
    "human_readable_id": 840,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "cfcd5637-2e0b-4a56-9b97-9676f427cfb1",
    "human_readable_id": 841,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "13565c23-b8b5-4f08-a798-549116a62ed9",
    "human_readable_id": 842,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "67ba5d59-3756-42e5-b875-702a8e11c708",
    "human_readable_id": 843,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "ba0151b1-128a-49c4-8d3a-19a7c404e511",
    "human_readable_id": 844,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "8723c471-b346-4cbc-b0cc-3a2b5ca41b13",
    "human_readable_id": 845,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "6e5bcead-9ec7-43bb-b957-361b935c5b7b",
    "human_readable_id": 846,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "73353a85-15c1-42fa-9936-a2309f482b14",
    "human_readable_id": 847,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA0_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "32db0ae9-7259-44d7-b08f-84c9f2a2e988",
    "human_readable_id": 848,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "e0ac0316-9bf2-4b3f-9d69-7f126c6703a9",
    "human_readable_id": 849,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "3f2dadd8-8063-4e29-b11a-9b33cb95d5a8",
    "human_readable_id": 850,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "37d150bd-2b20-4982-9ae6-142f4a4245c4",
    "human_readable_id": 851,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "23a7a4b0-60e8-4298-9ca4-6a03ad5af917",
    "human_readable_id": 852,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "8ddfd6c8-ebc5-42ab-bae3-b16665a2c78d",
    "human_readable_id": 853,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "4a61dd11-d452-4f97-b771-8529f12a8b03",
    "human_readable_id": 854,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "7b76168a-cb34-490f-bc0d-5272cf400e1c",
    "human_readable_id": 855,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "a0a8fae7-2c53-4ec1-bebd-ea8b8c6ae5ed",
    "human_readable_id": 856,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_2 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "c73a14ad-a860-446c-bbc9-b974cf46e1cc",
    "human_readable_id": 857,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "e74e0c3c-390f-463c-8329-f24e518556e3",
    "human_readable_id": 858,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "714e268b-da5d-4b41-9dad-c8ca55bd52f4",
    "human_readable_id": 859,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_3 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "ca10cffc-69b7-4d24-844e-105e8e1628b6",
    "human_readable_id": 860,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "479c0c0d-8565-4816-b15f-7196fc7e54a3",
    "human_readable_id": 861,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "4ce37666-0e57-436b-870c-10f8275fa3c2",
    "human_readable_id": 862,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_4 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "d6552c4d-9d14-4b3d-a712-2794097453c5",
    "human_readable_id": 863,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "74ccdbf4-47eb-420a-9148-7e452a5b83a9",
    "human_readable_id": 864,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "0c350fc3-352d-48c8-8dd0-b60ab514dd23",
    "human_readable_id": 865,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_5 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "a01c3936-f286-4611-8a1e-5d191ab31fac",
    "human_readable_id": 866,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "189c9b09-0ff4-4c20-9f79-955a6cda6f7c",
    "human_readable_id": 867,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "dcf227c5-b1da-4bf3-a51c-ec4d7f905f42",
    "human_readable_id": 868,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_6 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "fc4eb291-3d8b-4ae0-90f1-3af56e909f31",
    "human_readable_id": 869,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "968747aa-a7ab-4663-9bf6-69c265eebb73",
    "human_readable_id": 870,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "31fe8c47-acb4-48bf-9c2d-ebf39c685d8c",
    "human_readable_id": 871,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_7 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "fa2b7858-9991-41c4-b11f-6a2c91592dec",
    "human_readable_id": 872,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "b0ba36b5-3093-4b91-95c6-2149be8e4c4b",
    "human_readable_id": 873,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "edbd31a2-f6e3-4c44-aed7-8199f4a7f6fa",
    "human_readable_id": 874,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DATA1_8 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "3139d79d-253f-47a2-8ebf-ee051e2b7393",
    "human_readable_id": 875,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "14a3dd2b-7cf4-44b0-94a2-df0f34fc2461",
    "human_readable_id": 876,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && ((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "547480f2-7b47-42db-bdf2-a763b16a6a2e",
    "human_readable_id": 877,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2]) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd4))) && !(((count_send_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_send_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1))))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "72320db7-1121-42a6-bd70-6b46d087c13b",
    "human_readable_id": 878,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == DELAY_BYTES && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "83e6c550-e099-4ec1-b1da-2c0838da847c",
    "human_readable_id": 879,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == NACK && (count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3)) && (count_send_data < (DATA_CONFIG_REG[13:2] / 12'd2))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "416240e6-502d-489d-b198-d239c062927a",
    "human_readable_id": 880,
    "source": "1'b0",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == NACK && (count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3)) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd2))) && ((count_send_data > ((DATA_CONFIG_REG[13:2] / 12'd2) - 12'd1)) && (count_send_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "da610c97-10a1-4557-95d9-55aa1587119a",
    "human_readable_id": 881,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == NACK && (count_send_data < (DATA_CONFIG_REG[13:2] * 2'd3)) && !((count_send_data < (DATA_CONFIG_REG[13:2] / 12'd2))) && !(((count_send_data > ((DATA_CONFIG_REG[13:2] / 12'd2) - 12'd1)) && (count_send_data < DATA_CONFIG_REG[13:2]))) && (count_send_data < (DATA_CONFIG_REG[13:2] * 2'd2))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "5d93c3dd-6db2-40a8-a7b1-547e0627a982",
    "human_readable_id": 882,
    "source": "1'b1",
    "target": "BR_CLK_O",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b1 is assigned to BR_CLK_O,the assignment condition is !(!PRESETn) && state_tx == STOP",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O"
  },
  {
    "id": "611f8b7e-a06c-401b-916c-035f26337132",
    "human_readable_id": 883,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "RESPONSE",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'RESPONSE'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_RESPONSE"
  },
  {
    "id": "f26c9c93-c967-4c5c-9671-6b7f650ede5c",
    "human_readable_id": 884,
    "source": "1'b0",
    "target": "RESPONSE",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to RESPONSE,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_RESPONSE"
  },
  {
    "id": "ee332df8-19e3-4995-a13e-cc1473396ccd",
    "human_readable_id": 885,
    "source": "SDA",
    "target": "RESPONSE",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to RESPONSE,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_CIN && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_RESPONSE"
  },
  {
    "id": "a8e58a96-df44-485b-8170-5074c6ccf79b",
    "human_readable_id": 886,
    "source": "SDA",
    "target": "RESPONSE",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to RESPONSE,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_ADDRESS && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_RESPONSE"
  },
  {
    "id": "8a5604c4-bc2f-4898-beda-eeecf590e3fa",
    "human_readable_id": 887,
    "source": "SDA",
    "target": "RESPONSE",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to RESPONSE,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA0_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_RESPONSE"
  },
  {
    "id": "fe0999a1-65a0-4130-b336-a5adce72d52a",
    "human_readable_id": 888,
    "source": "SDA",
    "target": "RESPONSE",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to RESPONSE,the assignment condition is !(!PRESETn) && state_tx == RESPONSE_DATA1_1 && (count_send_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_RESPONSE"
  },
  {
    "id": "a1c9a077-5654-44bd-b5d3-95ff94b9ce41",
    "human_readable_id": 890,
    "source": "module_i2c",
    "target": "Always Block (combinational) @ ()",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'module_i2c' contains always block 'Always Block (combinational) @ ()'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1682:2167"
  },
  {
    "id": "b19e4368-fe17-4cb1-9c68-f8bde1ccc462",
    "human_readable_id": 891,
    "source": "Always Block (combinational) @ ()",
    "target": "next_state_rx",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (combinational) @ ()' assigns values to signal 'next_state_rx'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "db0a99aa-02d4-43d2-b544-a08881ac47c3",
    "human_readable_id": 892,
    "source": "state_rx",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' state_rx is assigned to next_state_rx,the assignment condition is always",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "76bad99b-d0e7-42ab-8bbb-41e0ab503a80",
    "human_readable_id": 893,
    "source": "IDLE",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_rx,the assignment condition is state_rx == IDLE && ((DATA_CONFIG_REG[0] == 1'b0) && (DATA_CONFIG_REG[1] == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "2526b2a2-b320-48aa-86a2-a55b64c38972",
    "human_readable_id": 894,
    "source": "IDLE",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_rx,the assignment condition is state_rx == IDLE && !(((DATA_CONFIG_REG[0] == 1'b0) && (DATA_CONFIG_REG[1] == 1'b0))) && ((DATA_CONFIG_REG[0] == 1'b1) && (DATA_CONFIG_REG[1] == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "6fe40eb5-dbb8-4103-b559-c48210d2631b",
    "human_readable_id": 895,
    "source": "START",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' START is assigned to next_state_rx,the assignment condition is state_rx == IDLE && !(((DATA_CONFIG_REG[0] == 1'b0) && (DATA_CONFIG_REG[1] == 1'b0))) && !(((DATA_CONFIG_REG[0] == 1'b1) && (DATA_CONFIG_REG[1] == 1'b1))) && ((((DATA_CONFIG_REG[0] == 1'b0) && (DATA_CONFIG_REG[1] == 1'b1)) && (SDA_OUT_RX == 1'b0)) && (BR_CLK_O_RX == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "19aeafbb-d4f5-45cf-bf4f-a93e762b25d1",
    "human_readable_id": 896,
    "source": "START",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' START is assigned to next_state_rx,the assignment condition is state_rx == START && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "b327d779-3110-43e1-9af3-fbe697f2e40b",
    "human_readable_id": 897,
    "source": "CONTROLIN_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_1 is assigned to next_state_rx,the assignment condition is state_rx == START && !((count_receive_data != DATA_CONFIG_REG[13:2])) && ((fifo_rx_data_in[0] == 1'b0) && (fifo_rx_data_in[1] == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "13b7f7b1-87db-44dd-b6a0-9e68ede13ff6",
    "human_readable_id": 898,
    "source": "IDLE",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_rx,the assignment condition is state_rx == START && !((count_receive_data != DATA_CONFIG_REG[13:2])) && !(((fifo_rx_data_in[0] == 1'b0) && (fifo_rx_data_in[1] == 1'b0)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "0d544042-2cb2-4aca-9341-abb474b35a0c",
    "human_readable_id": 899,
    "source": "CONTROLIN_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_1 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_1 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "cfcdcbaf-a77b-48cf-87d2-d34f3927ddcb",
    "human_readable_id": 900,
    "source": "CONTROLIN_2",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_2 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_1 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "9d4df3ca-6d72-4be5-a776-ffa247b17c8a",
    "human_readable_id": 901,
    "source": "CONTROLIN_2",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_2 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_2 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "e7c69329-6da2-4c96-b907-b7a7fb30dbab",
    "human_readable_id": 902,
    "source": "CONTROLIN_3",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_3 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_2 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "86009bb3-d2d6-4af3-8f71-99ca0cf18684",
    "human_readable_id": 903,
    "source": "CONTROLIN_3",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_3 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_3 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "03e98e5e-8e87-40f7-9648-e828f8782f82",
    "human_readable_id": 904,
    "source": "CONTROLIN_4",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_4 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_3 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "ce4eb8cd-10db-43ac-b0c8-c1becaab0c89",
    "human_readable_id": 905,
    "source": "CONTROLIN_4",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_4 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_4 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "955c614e-c03c-420d-93dd-613361eb6041",
    "human_readable_id": 906,
    "source": "CONTROLIN_5",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_5 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_4 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "9784722a-18ad-492a-94ae-2553dfc94d9e",
    "human_readable_id": 907,
    "source": "CONTROLIN_5",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_5 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_5 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "7aa976aa-0371-4775-9318-e4791926dab0",
    "human_readable_id": 908,
    "source": "CONTROLIN_6",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_6 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_5 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "6d807a8d-2498-4969-8327-42d8ddff1e07",
    "human_readable_id": 909,
    "source": "CONTROLIN_6",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_6 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_6 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "a88931a7-b51b-43db-a641-a468af7999df",
    "human_readable_id": 910,
    "source": "CONTROLIN_7",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_7 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_6 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "f82b06c4-136a-478e-ba7f-2d8952d70a0f",
    "human_readable_id": 911,
    "source": "CONTROLIN_7",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_7 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_7 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "8e5b08a6-d893-4851-84fb-4f546acbea2f",
    "human_readable_id": 912,
    "source": "CONTROLIN_8",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_8 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_7 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "5497ac55-bddd-42aa-b24e-5e9b11844a8f",
    "human_readable_id": 913,
    "source": "CONTROLIN_8",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' CONTROLIN_8 is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_8 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "f3019f4a-788b-4bab-9279-f131cf822666",
    "human_readable_id": 914,
    "source": "RESPONSE_CIN",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_CIN is assigned to next_state_rx,the assignment condition is state_rx == CONTROLIN_8 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "e50b793e-1ffd-4dd2-bbc6-b3eb781b343e",
    "human_readable_id": 915,
    "source": "RESPONSE_CIN",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_CIN is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_CIN && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "bffa1a28-a0e6-4ab2-b2bc-d3d92da371e8",
    "human_readable_id": 916,
    "source": "DELAY_BYTES",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_CIN && !((count_receive_data != DATA_CONFIG_REG[13:2])) && (RESPONSE == 1'b0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "fbc0beec-f1a4-49d4-87df-e86b2f1c88f2",
    "human_readable_id": 917,
    "source": "NACK",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_CIN && !((count_receive_data != DATA_CONFIG_REG[13:2])) && !((RESPONSE == 1'b0)) && (RESPONSE == 1'b1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "75b847a3-4887-4225-a9bb-69f30c7c3958",
    "human_readable_id": 918,
    "source": "ADDRESS_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_1 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_1 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "04c64496-97bb-4aad-85cf-ea43365567db",
    "human_readable_id": 919,
    "source": "ADDRESS_2",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_2 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_1 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "0e663448-0888-462f-b22b-7d1fcee90068",
    "human_readable_id": 920,
    "source": "ADDRESS_2",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_2 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_2 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "a60da142-52cf-4363-8983-87864866e4a5",
    "human_readable_id": 921,
    "source": "ADDRESS_3",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_3 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_2 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "c49ca893-34f2-4b96-9c08-f74453b5f738",
    "human_readable_id": 922,
    "source": "ADDRESS_3",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_3 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_3 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "2b8e9262-d675-4c73-8c8d-c20d93d265c6",
    "human_readable_id": 923,
    "source": "ADDRESS_4",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_4 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_3 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "28d2eef7-1c5e-4338-85a2-3fbf99e96b72",
    "human_readable_id": 924,
    "source": "ADDRESS_4",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_4 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_4 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "27432bcb-ca39-4b50-a674-aa1cecd709b0",
    "human_readable_id": 925,
    "source": "ADDRESS_5",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_5 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_4 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "5d1d741f-586e-4f41-8413-3cc871f2ea2c",
    "human_readable_id": 926,
    "source": "ADDRESS_5",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_5 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_5 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "2c394a1e-dbe8-40eb-b465-66eca60bc6a5",
    "human_readable_id": 927,
    "source": "ADDRESS_6",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_6 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_5 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "e422e2f1-a8dc-4816-9c72-2f152609d10b",
    "human_readable_id": 928,
    "source": "ADDRESS_6",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_6 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_6 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "94f1a033-7358-48d6-a1dd-534d0cb1ed34",
    "human_readable_id": 929,
    "source": "ADDRESS_7",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_7 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_6 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "6fa301c8-56d4-417b-adf5-558dd2f7fb77",
    "human_readable_id": 930,
    "source": "ADDRESS_7",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_7 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_7 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "300ccc8d-0dce-40c6-a884-583c9fc7f33b",
    "human_readable_id": 931,
    "source": "ADDRESS_8",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_8 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_7 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "31e3cb81-ccc8-4c2e-88ee-8cdbb9ba43c3",
    "human_readable_id": 932,
    "source": "ADDRESS_8",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_8 is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_8 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "c922a96b-a4e1-4238-b0f9-a5b436149d5b",
    "human_readable_id": 933,
    "source": "RESPONSE_ADDRESS",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_ADDRESS is assigned to next_state_rx,the assignment condition is state_rx == ADDRESS_8 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "5e1bfecf-00de-401c-a9ff-9d16581bcc33",
    "human_readable_id": 934,
    "source": "RESPONSE_ADDRESS",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_ADDRESS is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_ADDRESS && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "331f2ed6-9df1-4bc8-a764-e6d4b53a3c09",
    "human_readable_id": 935,
    "source": "DELAY_BYTES",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_ADDRESS && !((count_receive_data != DATA_CONFIG_REG[13:2])) && (RESPONSE == 1'b0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "b38fc9a2-f0d7-4233-b144-21063d5c5b57",
    "human_readable_id": 936,
    "source": "NACK",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_ADDRESS && !((count_receive_data != DATA_CONFIG_REG[13:2])) && !((RESPONSE == 1'b0)) && (RESPONSE == 1'b1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "453c2959-94cf-4895-8cde-3de084832d4a",
    "human_readable_id": 937,
    "source": "DATA0_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_1 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_1 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "6e32ef38-d99b-4a38-9886-76ade0ef1186",
    "human_readable_id": 938,
    "source": "DATA0_2",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_2 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_1 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "8baf5deb-ff51-4234-9b82-a6184dcd6236",
    "human_readable_id": 939,
    "source": "DATA0_2",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_2 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_2 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "8c05c175-4266-4903-a883-2442f6c4ec13",
    "human_readable_id": 940,
    "source": "DATA0_3",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_3 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_2 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "10006fdd-27fc-4dfd-a297-46e945e3e91c",
    "human_readable_id": 941,
    "source": "DATA0_3",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_3 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_3 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "f7a589f4-d142-410c-b02d-acd613fc65c0",
    "human_readable_id": 942,
    "source": "DATA0_4",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_4 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_3 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "2c89ed21-2da7-4d27-b23c-f06dd6cc8dfc",
    "human_readable_id": 943,
    "source": "DATA0_4",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_4 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_4 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "456d07da-6cc9-45a1-9c12-9a7e0d25e6d8",
    "human_readable_id": 944,
    "source": "DATA0_5",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_5 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_4 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "e5fd55e4-0492-4980-ba3b-cd43f537173d",
    "human_readable_id": 945,
    "source": "DATA0_5",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_5 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_5 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "93b91065-9921-478b-9857-518546615bba",
    "human_readable_id": 946,
    "source": "DATA0_6",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_6 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_5 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "8e81237b-7dff-497b-a0f1-3186abb73dbf",
    "human_readable_id": 947,
    "source": "DATA0_6",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_6 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_6 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "60929309-4914-4210-8c53-6c5bf3c52e0a",
    "human_readable_id": 948,
    "source": "DATA0_7",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_7 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_6 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "4a9201da-4d2a-46a8-8506-25f4f4a31360",
    "human_readable_id": 949,
    "source": "DATA0_7",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_7 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_7 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "9c5234eb-9784-4afb-bca8-7ac2278d9f73",
    "human_readable_id": 950,
    "source": "DATA0_8",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_8 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_7 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "a82db245-eaba-4362-8e06-4b5643026da8",
    "human_readable_id": 951,
    "source": "DATA0_8",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_8 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_8 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "6400ccd9-f724-411f-a397-1f621b9e73f0",
    "human_readable_id": 952,
    "source": "RESPONSE_DATA0_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_DATA0_1 is assigned to next_state_rx,the assignment condition is state_rx == DATA0_8 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "fd55e633-aaa6-4f69-bed7-bdeee67ab54b",
    "human_readable_id": 953,
    "source": "RESPONSE_DATA0_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_DATA0_1 is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_DATA0_1 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "48c36a35-72d8-431a-81ed-3dfb28fd335b",
    "human_readable_id": 954,
    "source": "DELAY_BYTES",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_DATA0_1 && !((count_receive_data != DATA_CONFIG_REG[13:2])) && (RESPONSE == 1'b0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "bf122750-0ff2-40a5-bf10-a8c411f17116",
    "human_readable_id": 955,
    "source": "NACK",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_DATA0_1 && !((count_receive_data != DATA_CONFIG_REG[13:2])) && !((RESPONSE == 1'b0)) && (RESPONSE == 1'b1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "054cb1c1-cb49-4b6d-b930-59d81564fcca",
    "human_readable_id": 956,
    "source": "DATA1_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_1 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_1 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "0de33460-53b9-4bc1-b2a8-9be4afe6efc4",
    "human_readable_id": 957,
    "source": "DATA1_2",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_2 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_1 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "47a1e49e-6339-4e32-9228-5d9d18e8177a",
    "human_readable_id": 958,
    "source": "DATA1_2",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_2 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_2 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "25e480b1-854c-4941-a605-dfd55010ad05",
    "human_readable_id": 959,
    "source": "DATA1_3",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_3 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_2 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "5e97b416-bf71-4cb3-adaa-8ebc09c61eb3",
    "human_readable_id": 960,
    "source": "DATA1_3",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_3 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_3 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "e26f461b-43cc-4f36-bee2-39cd5d654d6a",
    "human_readable_id": 961,
    "source": "DATA1_4",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_4 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_3 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "e4944f8a-8056-471d-a025-f1fc1f649f82",
    "human_readable_id": 962,
    "source": "DATA1_4",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_4 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_4 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "4efdb59b-326a-4e33-a3e2-71e57535ed58",
    "human_readable_id": 963,
    "source": "DATA1_5",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_5 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_4 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "20bd8304-e540-446a-b03e-ee1cb1d463e7",
    "human_readable_id": 964,
    "source": "DATA1_5",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_5 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_5 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "bd060b0f-6e75-4f8e-8790-7df5ed07b78d",
    "human_readable_id": 965,
    "source": "DATA1_6",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_6 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_5 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "d23e8c03-2ef7-4788-af92-921980f488d2",
    "human_readable_id": 966,
    "source": "DATA1_6",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_6 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_6 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "7eff43f1-60ba-4d95-9d37-49886b2a976c",
    "human_readable_id": 967,
    "source": "DATA1_7",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_7 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_6 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "3b47b399-bf2b-4067-bae2-5cf0e8ff8776",
    "human_readable_id": 968,
    "source": "DATA1_7",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_7 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_7 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "878f9a70-cdb2-4871-b9c5-933207fa16f9",
    "human_readable_id": 969,
    "source": "DATA1_8",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_8 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_7 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "b87ed6c7-0765-4af0-8cc9-9dde7f8d2e34",
    "human_readable_id": 970,
    "source": "DATA1_8",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_8 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_8 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "ae4817db-7293-46d9-8ed7-300bf3138494",
    "human_readable_id": 971,
    "source": "RESPONSE_DATA1_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_DATA1_1 is assigned to next_state_rx,the assignment condition is state_rx == DATA1_8 && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "049962c6-d888-4cbb-944f-5ad4b0e60dad",
    "human_readable_id": 972,
    "source": "RESPONSE_DATA0_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' RESPONSE_DATA0_1 is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_DATA1_1 && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "48290a03-0e25-4a43-bd09-3b90eff32037",
    "human_readable_id": 973,
    "source": "DELAY_BYTES",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_DATA1_1 && !((count_receive_data != DATA_CONFIG_REG[13:2])) && (RESPONSE == 1'b0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "b9089ac1-69db-448a-bd6f-9d65fc2882f9",
    "human_readable_id": 974,
    "source": "NACK",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' NACK is assigned to next_state_rx,the assignment condition is state_rx == RESPONSE_DATA1_1 && !((count_receive_data != DATA_CONFIG_REG[13:2])) && !((RESPONSE == 1'b0)) && (RESPONSE == 1'b1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "cae959cc-e888-4cd6-9e81-d539adc32fd7",
    "human_readable_id": 975,
    "source": "DELAY_BYTES",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DELAY_BYTES is assigned to next_state_rx,the assignment condition is state_rx == DELAY_BYTES && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "fa942621-bd0c-4e36-bf7f-5936a503ac08",
    "human_readable_id": 976,
    "source": "ADDRESS_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' ADDRESS_1 is assigned to next_state_rx,the assignment condition is state_rx == DELAY_BYTES && !((count_receive_data != DATA_CONFIG_REG[13:2])) && (count_rx == 2'd0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "d5155469-3bf8-40ee-8b7b-f9073a0768c7",
    "human_readable_id": 977,
    "source": "DATA0_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA0_1 is assigned to next_state_rx,the assignment condition is state_rx == DELAY_BYTES && !((count_receive_data != DATA_CONFIG_REG[13:2])) && !((count_rx == 2'd0)) && (count_rx == 2'd1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "29f4ff50-b4b6-4761-9f61-5fc4f2b805f8",
    "human_readable_id": 978,
    "source": "DATA1_1",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' DATA1_1 is assigned to next_state_rx,the assignment condition is state_rx == DELAY_BYTES && !((count_receive_data != DATA_CONFIG_REG[13:2])) && !((count_rx == 2'd0)) && !((count_rx == 2'd1)) && (count_rx == 2'd2)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "41863f78-2df5-4d64-af41-50611a02f6f1",
    "human_readable_id": 979,
    "source": "STOP",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' STOP is assigned to next_state_rx,the assignment condition is state_rx == DELAY_BYTES && !((count_receive_data != DATA_CONFIG_REG[13:2])) && !((count_rx == 2'd0)) && !((count_rx == 2'd1)) && !((count_rx == 2'd2)) && (count_rx == 2'd3)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "ed50f266-2cc7-4089-a1c5-082d5e89772a",
    "human_readable_id": 980,
    "source": "STOP",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' STOP is assigned to next_state_rx,the assignment condition is state_rx == STOP && (count_receive_data != DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "1a04ab08-553e-4ca0-bc8e-4bf882dcc28b",
    "human_readable_id": 981,
    "source": "IDLE",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_rx,the assignment condition is state_rx == STOP && !((count_receive_data != DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "494ba674-332b-4479-abe0-3df83e313cf5",
    "human_readable_id": 982,
    "source": "IDLE",
    "target": "next_state_rx",
    "type": "blocking",
    "description": "In always block 'Always Block (combinational) @ ()' IDLE is assigned to next_state_rx,the assignment condition is (!(state_rx == IDLE) && !(state_rx == START) && !(state_rx == CONTROLIN_1) && !(state_rx == CONTROLIN_2) && !(state_rx == CONTROLIN_3) && !(state_rx == CONTROLIN_4) && !(state_rx == CONTROLIN_5) && !(state_rx == CONTROLIN_6) && !(state_rx == CONTROLIN_7) && !(state_rx == CONTROLIN_8) && !(state_rx == RESPONSE_CIN) && !(state_rx == ADDRESS_1) && !(state_rx == ADDRESS_2) && !(state_rx == ADDRESS_3) && !(state_rx == ADDRESS_4) && !(state_rx == ADDRESS_5) && !(state_rx == ADDRESS_6) && !(state_rx == ADDRESS_7) && !(state_rx == ADDRESS_8) && !(state_rx == RESPONSE_ADDRESS) && !(state_rx == DATA0_1) && !(state_rx == DATA0_2) && !(state_rx == DATA0_3) && !(state_rx == DATA0_4) && !(state_rx == DATA0_5) && !(state_rx == DATA0_6) && !(state_rx == DATA0_7) && !(state_rx == DATA0_8) && !(state_rx == RESPONSE_DATA0_1) && !(state_rx == DATA1_1) && !(state_rx == DATA1_2) && !(state_rx == DATA1_3) && !(state_rx == DATA1_4) && !(state_rx == DATA1_5) && !(state_rx == DATA1_6) && !(state_rx == DATA1_7) && !(state_rx == DATA1_8) && !(state_rx == RESPONSE_DATA1_1) && !(state_rx == DELAY_BYTES) && !(state_rx == STOP))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_next_state_rx"
  },
  {
    "id": "e9948920-ad09-441e-9a00-9a3750ff3904",
    "human_readable_id": 984,
    "source": "module_i2c",
    "target": "Always Block (sequential) @ (posedge PCLK)",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'module_i2c' contains always block 'Always Block (sequential) @ (posedge PCLK)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#2171:2783"
  },
  {
    "id": "833e0463-153c-481e-94fa-4e414d7c6f3c",
    "human_readable_id": 985,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "PCLK",
    "type": "HAS_SENSITIVE_SIGNAL",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' is sensitive to posedge signal 'PCLK'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#2171:2783# sens_PCLK"
  },
  {
    "id": "c5c1a8d0-5783-472b-b54d-1ea8dceab585",
    "human_readable_id": 986,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "count_receive_data",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'count_receive_data'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "e6b366c8-8859-4e63-bc72-8712215f611e",
    "human_readable_id": 987,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "81d2dae9-d2b9-4917-84cb-af249e0dd05f",
    "human_readable_id": 989,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == IDLE && ((((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b0)) || ((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "d109316a-2fdc-47e4-996f-f02c5b9a1e2f",
    "human_readable_id": 990,
    "source": "count_receive_data",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' count_receive_data is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == IDLE && !(((((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b0)) || ((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "5f415234-3eb7-42bf-bdb3-5d93c61af3f5",
    "human_readable_id": 991,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == START && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "572df207-42e4-4b7d-add1-899a718fedbf",
    "human_readable_id": 992,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == START && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "d23b94ab-9d67-4918-901e-e3c206b16e43",
    "human_readable_id": 993,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_1 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "b5ff38f6-e048-4888-805a-bd6c3466b5db",
    "human_readable_id": 994,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_1 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "b6bf1696-a269-4b56-a6ad-09b9d61e1e76",
    "human_readable_id": 995,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_2 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "2e3502f4-e5ce-45f2-ac11-ae6da92a0aaa",
    "human_readable_id": 996,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_2 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "aa8e764a-6c2d-43c0-a135-0044b13b1d15",
    "human_readable_id": 997,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_3 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "77f2b4cf-bc00-4d0b-955e-8b70c06d60aa",
    "human_readable_id": 998,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_3 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "1152034c-d2d6-48da-afee-da0c45395012",
    "human_readable_id": 999,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_4 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "fedf4a48-1b9c-4a70-ad7e-6f28425fe899",
    "human_readable_id": 1000,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_4 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "6639668e-a190-4220-a8cf-a0013cfecdac",
    "human_readable_id": 1001,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_5 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "89b25dce-8659-4d1c-8266-93539aaf86db",
    "human_readable_id": 1002,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_5 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "2763d79e-b440-4bba-9f48-1a4b9f92097e",
    "human_readable_id": 1003,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_6 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "274408aa-72b1-48f3-a4ed-4974497b78bc",
    "human_readable_id": 1004,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_6 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "ed1c4ba8-36ff-49d9-add2-6e228d90e1ed",
    "human_readable_id": 1005,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_7 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "cd27dc99-be00-4430-b591-2be708c9b016",
    "human_readable_id": 1006,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_7 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "b2075ce9-51c5-4c10-841e-4c3d01b2aef9",
    "human_readable_id": 1007,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_8 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "3f9ee372-505e-461b-b8d1-da0a24067fb2",
    "human_readable_id": 1008,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_8 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "f1481b26-9fa0-41d9-9bf1-bbc1a0d9369f",
    "human_readable_id": 1009,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == RESPONSE_CIN && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "729c3660-58fd-423e-8ed2-7f25739cbfeb",
    "human_readable_id": 1010,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == RESPONSE_CIN && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "c930cfa8-a3e0-4a56-b1c7-7a945902e167",
    "human_readable_id": 1011,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_1 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "bd9bbeb2-1132-41d2-8f7a-7cbfd270962b",
    "human_readable_id": 1012,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_1 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "78f1e623-f270-4c24-89e2-bed5ad0be9cb",
    "human_readable_id": 1013,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_2 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "51f0eedd-1e7f-42b0-8dad-22a742ba6e88",
    "human_readable_id": 1014,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_2 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "0b9ed048-0fa4-4cb7-9753-5a4a00bfe148",
    "human_readable_id": 1015,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_3 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "a4aba69f-f19d-4e06-8de2-5fd566450584",
    "human_readable_id": 1016,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_3 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "87e9824b-e52f-4413-891e-7141f92b831b",
    "human_readable_id": 1017,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_4 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "d147fde1-5a61-4e3d-b801-0bd7da76b461",
    "human_readable_id": 1018,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_4 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "e11b6d6b-f24e-4dee-ac7b-a2f5410b32c4",
    "human_readable_id": 1019,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_5 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "b497ee8e-8a9b-4935-8c9d-47d311043179",
    "human_readable_id": 1020,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_5 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "8738508c-f75e-4a23-998c-7c5aa318c19a",
    "human_readable_id": 1021,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_6 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "b3ca3586-b8b6-4043-8faf-f981fe5d1f6c",
    "human_readable_id": 1022,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_6 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "1db0c310-f9d6-40ea-b702-44585d23375e",
    "human_readable_id": 1023,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_7 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "38c3cec4-c5dc-4529-9439-580e2d828c15",
    "human_readable_id": 1024,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_7 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "3411a349-bb8c-4384-81a6-68f9ee9ebd3c",
    "human_readable_id": 1025,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_8 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "14c5783f-cc82-45a1-a4c9-60cb24c24256",
    "human_readable_id": 1026,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == ADDRESS_8 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "e14581cf-a649-4942-b815-24be88fe18c4",
    "human_readable_id": 1027,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == RESPONSE_ADDRESS && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "6422217c-ae47-4221-8302-5679a72dee31",
    "human_readable_id": 1028,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == RESPONSE_ADDRESS && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "95586f64-766a-4a3c-8ada-4591469fe1bd",
    "human_readable_id": 1029,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_1 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "16c0db0a-e575-4be2-8227-20212a712a2a",
    "human_readable_id": 1030,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_1 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "f1cb44b7-cce1-45c1-9504-b2349266c67b",
    "human_readable_id": 1031,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_2 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "77e5fce3-d29b-449e-99b3-cb0002b74983",
    "human_readable_id": 1032,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_2 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "1a550ebd-9d3d-4d93-b57a-a8d5ffc72fc8",
    "human_readable_id": 1033,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_3 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "2bdb6fe2-c22b-4375-8197-6e373c8b8ddd",
    "human_readable_id": 1034,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_3 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "dea6542e-9f46-4604-8a1a-c0c682e151af",
    "human_readable_id": 1035,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_4 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "4c534a6b-c317-4de3-9765-f55ecfbb691e",
    "human_readable_id": 1036,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_4 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "ef283e14-2e73-4923-aee3-9834c9430671",
    "human_readable_id": 1037,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_5 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "5a900fd8-838b-413b-a272-fe865675b662",
    "human_readable_id": 1038,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_5 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "6308c6e7-0ee7-47f2-90e3-14aac8d7feaa",
    "human_readable_id": 1039,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_6 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "ef9fdb0e-fc11-477c-bb2e-96e10b74ba33",
    "human_readable_id": 1040,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_6 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "6db4f451-2b97-4be8-b7a1-3091cdbccc69",
    "human_readable_id": 1041,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_7 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "69fbac9f-c563-440b-a690-b9b430cbfee3",
    "human_readable_id": 1042,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_7 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "74d776ac-84c7-47a2-a668-9038d7e3212d",
    "human_readable_id": 1043,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_8 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "ac31d855-b3d4-49b4-9e64-c870c1608a6c",
    "human_readable_id": 1044,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA0_8 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "e2653932-9e0c-4cc2-9807-2e11a85a6071",
    "human_readable_id": 1045,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == RESPONSE_DATA0_1 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "2af2a3c6-d662-45b8-93eb-a90071fa9ab9",
    "human_readable_id": 1046,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == RESPONSE_DATA0_1 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "62ddbad7-ebd5-4ab7-ad8e-6c6ce08bb20c",
    "human_readable_id": 1047,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_1 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "21cedc38-769f-4492-b370-dc18bb4b7b72",
    "human_readable_id": 1048,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_1 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "6b20f0ed-7671-4c5f-bb11-43733b429f57",
    "human_readable_id": 1049,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_2 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "15d1cf0d-9ad2-4531-9d03-1aa9ed473eb9",
    "human_readable_id": 1050,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_2 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "d43f8115-5ce3-4a0e-8765-aa9fb2c17848",
    "human_readable_id": 1051,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_3 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "1aad4e6c-7e9d-40c5-b4bb-cf7c23d29034",
    "human_readable_id": 1052,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_3 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "939856be-495d-4e01-921c-1efccb711eb2",
    "human_readable_id": 1053,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_4 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "3ba266f8-4156-49f6-aa68-f88f6a78acc2",
    "human_readable_id": 1054,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_4 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "6e788945-a3b3-49a4-840b-166b5152c8a3",
    "human_readable_id": 1055,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_5 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "ce28de75-5df6-436d-9952-7beda91a3ba7",
    "human_readable_id": 1056,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_5 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "4fa41f34-436f-4d0c-937a-9ba3840e837a",
    "human_readable_id": 1057,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_6 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "b4266fdc-0040-4b80-a144-e12d671a2646",
    "human_readable_id": 1058,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_6 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "3328236c-23dc-4a6c-9c1b-19c3368ad5ef",
    "human_readable_id": 1059,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_7 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "d9cf49fb-1638-4ebe-a248-f7eafb0f8562",
    "human_readable_id": 1060,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_7 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "6e03cb5c-9a0d-42e6-807e-8082bf5fe8f6",
    "human_readable_id": 1061,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_8 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "8874e9c7-44cf-469b-ae61-25b6834b83f3",
    "human_readable_id": 1062,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DATA1_8 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "60247368-f55b-47a5-b2bf-be7191b16e77",
    "human_readable_id": 1063,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == RESPONSE_DATA1_1 && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "9f981e09-31ba-4ac9-9647-71ec619ad0c1",
    "human_readable_id": 1064,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == RESPONSE_DATA1_1 && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "f2e51339-831d-4ba3-90ba-4a6cb27fb484",
    "human_readable_id": 1065,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DELAY_BYTES && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "9d039850-7582-4705-a60b-0ee37859f831",
    "human_readable_id": 1066,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == DELAY_BYTES && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "07aeeee5-fba5-4178-b674-8696425c497e",
    "human_readable_id": 1067,
    "source": "(count_receive_data + 12'd1)",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_receive_data + 12'd1) is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == STOP && (count_receive_data < DATA_CONFIG_REG[13:2])",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "202aaa09-22d1-4278-9394-5c026c8b3f36",
    "human_readable_id": 1068,
    "source": "12'd0",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && state_rx == STOP && !((count_receive_data < DATA_CONFIG_REG[13:2]))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "c83c3411-6f0a-4614-b8bc-885fd09aaf21",
    "human_readable_id": 1069,
    "source": "12'd4095",
    "target": "count_receive_data",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd4095 is assigned to count_receive_data,the assignment condition is !(!PRESETn) && (!(state_rx == IDLE) && !(state_rx == START) && !(state_rx == CONTROLIN_1) && !(state_rx == CONTROLIN_2) && !(state_rx == CONTROLIN_3) && !(state_rx == CONTROLIN_4) && !(state_rx == CONTROLIN_5) && !(state_rx == CONTROLIN_6) && !(state_rx == CONTROLIN_7) && !(state_rx == CONTROLIN_8) && !(state_rx == RESPONSE_CIN) && !(state_rx == ADDRESS_1) && !(state_rx == ADDRESS_2) && !(state_rx == ADDRESS_3) && !(state_rx == ADDRESS_4) && !(state_rx == ADDRESS_5) && !(state_rx == ADDRESS_6) && !(state_rx == ADDRESS_7) && !(state_rx == ADDRESS_8) && !(state_rx == RESPONSE_ADDRESS) && !(state_rx == DATA0_1) && !(state_rx == DATA0_2) && !(state_rx == DATA0_3) && !(state_rx == DATA0_4) && !(state_rx == DATA0_5) && !(state_rx == DATA0_6) && !(state_rx == DATA0_7) && !(state_rx == DATA0_8) && !(state_rx == RESPONSE_DATA0_1) && !(state_rx == DATA1_1) && !(state_rx == DATA1_2) && !(state_rx == DATA1_3) && !(state_rx == DATA1_4) && !(state_rx == DATA1_5) && !(state_rx == DATA1_6) && !(state_rx == DATA1_7) && !(state_rx == DATA1_8) && !(state_rx == RESPONSE_DATA1_1) && !(state_rx == DELAY_BYTES) && !(state_rx == STOP))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_receive_data"
  },
  {
    "id": "53d6e05f-3179-4387-bcb1-e0f05a2e08bb",
    "human_readable_id": 1070,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "state_rx",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'state_rx'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_state_rx"
  },
  {
    "id": "44b1d936-dfa4-4ccb-a556-83517384b6cc",
    "human_readable_id": 1071,
    "source": "IDLE",
    "target": "state_rx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' IDLE is assigned to state_rx,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_state_rx"
  },
  {
    "id": "1873a875-c902-457c-95b0-df439b32bd00",
    "human_readable_id": 1072,
    "source": "next_state_rx",
    "target": "state_rx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' next_state_rx is assigned to state_rx,the assignment condition is !(!PRESETn)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_state_rx"
  },
  {
    "id": "0c7e3118-4a0b-4973-8e77-fa428c45ce1e",
    "human_readable_id": 1073,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "SDA_OUT_RX",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'SDA_OUT_RX'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT_RX"
  },
  {
    "id": "82e9e2d2-d144-498f-8709-0302c3357f0f",
    "human_readable_id": 1074,
    "source": "1'b0",
    "target": "SDA_OUT_RX",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to SDA_OUT_RX,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT_RX"
  },
  {
    "id": "49fa5021-8d17-44f8-b69c-0ef6dcb8aed2",
    "human_readable_id": 1075,
    "source": "SDA",
    "target": "SDA_OUT_RX",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to SDA_OUT_RX,the assignment condition is !(!PRESETn) && state_rx == IDLE && ((((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b0)) || ((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT_RX"
  },
  {
    "id": "a2127cc1-4371-4414-b116-407aa9cb2f78",
    "human_readable_id": 1076,
    "source": "SDA_OUT_RX",
    "target": "SDA_OUT_RX",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA_OUT_RX is assigned to SDA_OUT_RX,the assignment condition is !(!PRESETn) && state_rx == IDLE && !(((((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b0)) || ((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_SDA_OUT_RX"
  },
  {
    "id": "35102d6d-03d3-4cdc-88c0-6ef8df8373bc",
    "human_readable_id": 1077,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_wr_en",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_wr_en'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_wr_en"
  },
  {
    "id": "dec6fc56-707a-439b-aae2-43b4f1b5244f",
    "human_readable_id": 1078,
    "source": "1'b0",
    "target": "fifo_rx_wr_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to fifo_rx_wr_en,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_wr_en"
  },
  {
    "id": "7bd18833-b4d0-41c8-ad5f-303ce5aeacdd",
    "human_readable_id": 1079,
    "source": "1'b0",
    "target": "fifo_rx_wr_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to fifo_rx_wr_en,the assignment condition is !(!PRESETn) && state_rx == STOP",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_wr_en"
  },
  {
    "id": "e3e27df2-133f-4d92-add9-2e775c5c28f9",
    "human_readable_id": 1080,
    "source": "1'b0",
    "target": "fifo_rx_wr_en",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to fifo_rx_wr_en,the assignment condition is !(!PRESETn) && (!(state_rx == IDLE) && !(state_rx == START) && !(state_rx == CONTROLIN_1) && !(state_rx == CONTROLIN_2) && !(state_rx == CONTROLIN_3) && !(state_rx == CONTROLIN_4) && !(state_rx == CONTROLIN_5) && !(state_rx == CONTROLIN_6) && !(state_rx == CONTROLIN_7) && !(state_rx == CONTROLIN_8) && !(state_rx == RESPONSE_CIN) && !(state_rx == ADDRESS_1) && !(state_rx == ADDRESS_2) && !(state_rx == ADDRESS_3) && !(state_rx == ADDRESS_4) && !(state_rx == ADDRESS_5) && !(state_rx == ADDRESS_6) && !(state_rx == ADDRESS_7) && !(state_rx == ADDRESS_8) && !(state_rx == RESPONSE_ADDRESS) && !(state_rx == DATA0_1) && !(state_rx == DATA0_2) && !(state_rx == DATA0_3) && !(state_rx == DATA0_4) && !(state_rx == DATA0_5) && !(state_rx == DATA0_6) && !(state_rx == DATA0_7) && !(state_rx == DATA0_8) && !(state_rx == RESPONSE_DATA0_1) && !(state_rx == DATA1_1) && !(state_rx == DATA1_2) && !(state_rx == DATA1_3) && !(state_rx == DATA1_4) && !(state_rx == DATA1_5) && !(state_rx == DATA1_6) && !(state_rx == DATA1_7) && !(state_rx == DATA1_8) && !(state_rx == RESPONSE_DATA1_1) && !(state_rx == DELAY_BYTES) && !(state_rx == STOP))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_wr_en"
  },
  {
    "id": "0eaec570-a1e6-4db3-9ab5-68c74ff651b5",
    "human_readable_id": 1081,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "count_rx",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'count_rx'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_rx"
  },
  {
    "id": "5537993f-64a0-454e-9990-7f8aa91de3b8",
    "human_readable_id": 1082,
    "source": "2'd0",
    "target": "count_rx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd0 is assigned to count_rx,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_rx"
  },
  {
    "id": "2cf6afdb-fb53-4e4f-9078-0fab5710ffad",
    "human_readable_id": 1084,
    "source": "(count_rx + 2'd1)",
    "target": "count_rx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_rx + 2'd1) is assigned to count_rx,the assignment condition is !(!PRESETn) && state_rx == DELAY_BYTES && !((count_receive_data < DATA_CONFIG_REG[13:2])) && (count_rx == 2'd0)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_rx"
  },
  {
    "id": "5ec77842-d9e3-4f07-a014-378cc6ec5996",
    "human_readable_id": 1085,
    "source": "(count_tx + 2'd1)",
    "target": "count_rx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_tx + 2'd1) is assigned to count_rx,the assignment condition is !(!PRESETn) && state_rx == DELAY_BYTES && !((count_receive_data < DATA_CONFIG_REG[13:2])) && !((count_rx == 2'd0)) && (count_rx == 2'd1)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_rx"
  },
  {
    "id": "4038f797-a5fe-46fb-97b8-31a7de012d5b",
    "human_readable_id": 1086,
    "source": "(count_rx + 2'd1)",
    "target": "count_rx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_rx + 2'd1) is assigned to count_rx,the assignment condition is !(!PRESETn) && state_rx == DELAY_BYTES && !((count_receive_data < DATA_CONFIG_REG[13:2])) && !((count_rx == 2'd0)) && !((count_rx == 2'd1)) && (count_rx == 2'd2)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_rx"
  },
  {
    "id": "0a250ff6-962b-475f-8160-43690e2081a6",
    "human_readable_id": 1087,
    "source": "2'd0",
    "target": "count_rx",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 2'd0 is assigned to count_rx,the assignment condition is !(!PRESETn) && state_rx == DELAY_BYTES && !((count_receive_data < DATA_CONFIG_REG[13:2])) && !((count_rx == 2'd0)) && !((count_rx == 2'd1)) && !((count_rx == 2'd2)) && (count_rx == 2'd3)",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_rx"
  },
  {
    "id": "88ddb285-d250-4888-97e2-b806554649dc",
    "human_readable_id": 1088,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "BR_CLK_O_RX",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'BR_CLK_O_RX'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O_RX"
  },
  {
    "id": "44ec96cb-f4c5-4f5e-83ac-29906f8df458",
    "human_readable_id": 1089,
    "source": "1'b0",
    "target": "BR_CLK_O_RX",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 1'b0 is assigned to BR_CLK_O_RX,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O_RX"
  },
  {
    "id": "baeccf28-1b0a-4345-9c13-a87682b3e324",
    "human_readable_id": 1090,
    "source": "SCL",
    "target": "BR_CLK_O_RX",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SCL is assigned to BR_CLK_O_RX,the assignment condition is !(!PRESETn) && state_rx == IDLE && ((((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b0)) || ((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b1))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O_RX"
  },
  {
    "id": "014fff71-cd52-47d4-90e8-0bfb835657fe",
    "human_readable_id": 1091,
    "source": "BR_CLK_O_RX",
    "target": "BR_CLK_O_RX",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' BR_CLK_O_RX is assigned to BR_CLK_O_RX,the assignment condition is !(!PRESETn) && state_rx == IDLE && !(((((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b0)) || ((fifo_rx_f_full == 1'b0) && (fifo_rx_f_empty == 1'b1))) && (DATA_CONFIG_REG[1] == 1'b1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_BR_CLK_O_RX"
  },
  {
    "id": "0c84c3b0-4f33-47b1-bdfc-13dd35d3c4e4",
    "human_readable_id": 1093,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[0]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[0]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[0]"
  },
  {
    "id": "6a962695-b5d0-4dde-bf6a-ca3812855390",
    "human_readable_id": 1094,
    "source": "SDA",
    "target": "fifo_rx_data_in[0]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[0],the assignment condition is !(!PRESETn) && state_rx == START && ((count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[0]"
  },
  {
    "id": "fd4eea0e-88f1-45e6-98a8-7277310d1c7c",
    "human_readable_id": 1095,
    "source": "SDA",
    "target": "fifo_rx_data_in[0]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[0],the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_1 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[0]"
  },
  {
    "id": "ce119d56-8dcf-4d0e-a764-461eff4e25b6",
    "human_readable_id": 1097,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[1]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[1]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[1]"
  },
  {
    "id": "4a240d16-f1ac-4b3d-8360-cafc251b0426",
    "human_readable_id": 1098,
    "source": "SCL",
    "target": "fifo_rx_data_in[1]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SCL is assigned to fifo_rx_data_in[1],the assignment condition is !(!PRESETn) && state_rx == START && ((count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4)) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[1]"
  },
  {
    "id": "775cda80-9ef6-4711-b837-361c4ca02e09",
    "human_readable_id": 1099,
    "source": "SDA",
    "target": "fifo_rx_data_in[1]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[1],the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_2 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[1]"
  },
  {
    "id": "40c2c410-ba65-43a3-a948-74115a71a422",
    "human_readable_id": 1101,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[2]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[2]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[2]"
  },
  {
    "id": "cc960ee6-46ba-4659-8d06-9561df3f8290",
    "human_readable_id": 1102,
    "source": "SDA",
    "target": "fifo_rx_data_in[2]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[2],the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_3 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[2]"
  },
  {
    "id": "80901570-b3bc-4b47-a259-fbc11805ea84",
    "human_readable_id": 1104,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[3]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[3]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[3]"
  },
  {
    "id": "e0818674-26de-4986-bee0-f9d9e359cf05",
    "human_readable_id": 1105,
    "source": "SDA",
    "target": "fifo_rx_data_in[3]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[3],the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_4 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[3]"
  },
  {
    "id": "1581d447-35c4-4d03-ab0e-4711328b76e2",
    "human_readable_id": 1107,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[4]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[4]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[4]"
  },
  {
    "id": "dda792d5-9184-451e-b4c9-6b5c3ce0eb0a",
    "human_readable_id": 1108,
    "source": "SDA",
    "target": "fifo_rx_data_in[4]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[4],the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_5 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[4]"
  },
  {
    "id": "ef512f89-cb5a-4e6b-bdab-a18bb4b51b68",
    "human_readable_id": 1110,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[5]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[5]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[5]"
  },
  {
    "id": "842ea6c8-50dd-49fa-b66c-af11999ea361",
    "human_readable_id": 1111,
    "source": "SDA",
    "target": "fifo_rx_data_in[5]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[5],the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_6 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[5]"
  },
  {
    "id": "64d1dc90-19c0-4a85-a8d4-e52129169bae",
    "human_readable_id": 1113,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[6]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[6]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[6]"
  },
  {
    "id": "8a939a1b-85fd-4af3-9017-49af2030c9c9",
    "human_readable_id": 1114,
    "source": "SDA",
    "target": "fifo_rx_data_in[6]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[6],the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_7 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[6]"
  },
  {
    "id": "e820c3fd-effb-4670-95ba-71e50b0480ef",
    "human_readable_id": 1116,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[7]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[7]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[7]"
  },
  {
    "id": "f5d71485-3b56-4077-9b47-5cb7deb63782",
    "human_readable_id": 1117,
    "source": "SDA",
    "target": "fifo_rx_data_in[7]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[7],the assignment condition is !(!PRESETn) && state_rx == CONTROLIN_8 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[7]"
  },
  {
    "id": "752a446a-5ea2-4769-b609-baeb670adc8f",
    "human_readable_id": 1119,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[8]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[8]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[8]"
  },
  {
    "id": "32846497-d4a2-4ee9-bcf7-0f26efbb9ca0",
    "human_readable_id": 1120,
    "source": "SDA",
    "target": "fifo_rx_data_in[8]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[8],the assignment condition is !(!PRESETn) && state_rx == ADDRESS_1 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[8]"
  },
  {
    "id": "65d1f429-3457-4df4-9956-412d436894f5",
    "human_readable_id": 1122,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[9]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[9]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[9]"
  },
  {
    "id": "74bd3773-331f-426c-aad7-3612b56eac75",
    "human_readable_id": 1123,
    "source": "SDA",
    "target": "fifo_rx_data_in[9]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[9],the assignment condition is !(!PRESETn) && state_rx == ADDRESS_2 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[9]"
  },
  {
    "id": "58656447-8c5e-4a7b-a49c-a8b420a2827c",
    "human_readable_id": 1125,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[10]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[10]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[10]"
  },
  {
    "id": "48b569c7-5254-497a-ad28-a3de9236cb59",
    "human_readable_id": 1126,
    "source": "SDA",
    "target": "fifo_rx_data_in[10]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[10],the assignment condition is !(!PRESETn) && state_rx == ADDRESS_3 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[10]"
  },
  {
    "id": "59dccc89-90fb-4162-b328-3ad2d2d6d2da",
    "human_readable_id": 1128,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[11]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[11]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[11]"
  },
  {
    "id": "8e93baaa-ce2b-443d-b00d-88c4b0bee151",
    "human_readable_id": 1129,
    "source": "SDA",
    "target": "fifo_rx_data_in[11]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[11],the assignment condition is !(!PRESETn) && state_rx == ADDRESS_4 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[11]"
  },
  {
    "id": "dcc78e20-392c-4287-af09-6e0705f68927",
    "human_readable_id": 1131,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[12]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[12]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[12]"
  },
  {
    "id": "b9a7762b-2516-47d7-a236-82b570ad560d",
    "human_readable_id": 1132,
    "source": "SDA",
    "target": "fifo_rx_data_in[12]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[12],the assignment condition is !(!PRESETn) && state_rx == ADDRESS_5 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[12]"
  },
  {
    "id": "f4fd5c9d-a261-43ae-bffb-cd7112cfe2d2",
    "human_readable_id": 1134,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[13]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[13]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[13]"
  },
  {
    "id": "0491e54f-f719-49b7-bb7f-009d0dcc7521",
    "human_readable_id": 1135,
    "source": "SDA",
    "target": "fifo_rx_data_in[13]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[13],the assignment condition is !(!PRESETn) && state_rx == ADDRESS_6 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[13]"
  },
  {
    "id": "06c7615a-a960-4d5b-8cca-dea9b41fc08c",
    "human_readable_id": 1137,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[14]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[14]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[14]"
  },
  {
    "id": "fec2cd06-e576-4ab7-b7c4-9765bd260a4f",
    "human_readable_id": 1138,
    "source": "SDA",
    "target": "fifo_rx_data_in[14]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[14],the assignment condition is !(!PRESETn) && state_rx == ADDRESS_7 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[14]"
  },
  {
    "id": "898b464b-a8c5-4a28-8a7f-3ebb9d306482",
    "human_readable_id": 1140,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[15]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[15]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[15]"
  },
  {
    "id": "305e0385-9dec-4e04-ab18-b3fb579adbf4",
    "human_readable_id": 1141,
    "source": "SDA",
    "target": "fifo_rx_data_in[15]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[15],the assignment condition is !(!PRESETn) && state_rx == ADDRESS_8 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[15]"
  },
  {
    "id": "55e324a4-9bcb-4ca2-845c-2fb1a8ef5c71",
    "human_readable_id": 1143,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[16]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[16]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[16]"
  },
  {
    "id": "859e0cbf-f8f6-490b-8162-e36993f354be",
    "human_readable_id": 1144,
    "source": "SDA",
    "target": "fifo_rx_data_in[16]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[16],the assignment condition is !(!PRESETn) && state_rx == DATA0_1 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[16]"
  },
  {
    "id": "e13af808-711b-40ee-a4db-314444765922",
    "human_readable_id": 1146,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[17]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[17]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[17]"
  },
  {
    "id": "82cdfc4c-8535-4276-9939-e4015849c7e5",
    "human_readable_id": 1147,
    "source": "SDA",
    "target": "fifo_rx_data_in[17]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[17],the assignment condition is !(!PRESETn) && state_rx == DATA0_2 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[17]"
  },
  {
    "id": "e8911e30-fb9d-4df3-97b2-a1974a472aa4",
    "human_readable_id": 1149,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[18]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[18]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[18]"
  },
  {
    "id": "00017045-ea99-4415-9673-6c49d9d76549",
    "human_readable_id": 1150,
    "source": "SDA",
    "target": "fifo_rx_data_in[18]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[18],the assignment condition is !(!PRESETn) && state_rx == DATA0_3 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[18]"
  },
  {
    "id": "c295b0fe-d716-4c9b-b458-8087b37bbae8",
    "human_readable_id": 1152,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[19]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[19]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[19]"
  },
  {
    "id": "060ad34e-894a-4e23-a4cb-e92e60c73e25",
    "human_readable_id": 1153,
    "source": "SDA",
    "target": "fifo_rx_data_in[19]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[19],the assignment condition is !(!PRESETn) && state_rx == DATA0_4 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[19]"
  },
  {
    "id": "2a6e7dbd-2539-4d7c-b4b6-c1dae43b278a",
    "human_readable_id": 1155,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[20]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[20]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[20]"
  },
  {
    "id": "f7e3de55-8e00-43e9-9b84-58321af553ae",
    "human_readable_id": 1156,
    "source": "SDA",
    "target": "fifo_rx_data_in[20]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[20],the assignment condition is !(!PRESETn) && state_rx == DATA0_5 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[20]"
  },
  {
    "id": "8eaf3d8a-ad25-45ed-8565-317b25a90928",
    "human_readable_id": 1158,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[21]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[21]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[21]"
  },
  {
    "id": "867c01e7-a45c-43ba-a479-7337eb79d18d",
    "human_readable_id": 1159,
    "source": "SDA",
    "target": "fifo_rx_data_in[21]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[21],the assignment condition is !(!PRESETn) && state_rx == DATA0_6 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[21]"
  },
  {
    "id": "643bb5db-43e6-43d2-bc53-028ecd535be4",
    "human_readable_id": 1161,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[22]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[22]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[22]"
  },
  {
    "id": "a1b1be6f-bffe-4f35-8190-a949d6fd2dba",
    "human_readable_id": 1162,
    "source": "SDA",
    "target": "fifo_rx_data_in[22]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[22],the assignment condition is !(!PRESETn) && state_rx == DATA0_7 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[22]"
  },
  {
    "id": "f1e2e48e-0d37-4a48-90e2-bc6c875cef23",
    "human_readable_id": 1164,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[23]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[23]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[23]"
  },
  {
    "id": "3c3aa71c-aff9-4a47-9128-4e67ad230856",
    "human_readable_id": 1165,
    "source": "SDA",
    "target": "fifo_rx_data_in[23]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[23],the assignment condition is !(!PRESETn) && state_rx == DATA0_8 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[23]"
  },
  {
    "id": "fbc549af-0977-42c3-a72c-e09881cc3de5",
    "human_readable_id": 1167,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[24]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[24]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[24]"
  },
  {
    "id": "956e123b-2b34-4c5f-9bf3-9ecd4968ebdf",
    "human_readable_id": 1168,
    "source": "SDA",
    "target": "fifo_rx_data_in[24]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[24],the assignment condition is !(!PRESETn) && state_rx == DATA1_1 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[24]"
  },
  {
    "id": "33643bc1-22e7-42e2-b321-8a799115b468",
    "human_readable_id": 1170,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[25]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[25]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[25]"
  },
  {
    "id": "6113aae2-8c4c-41e5-befb-a2a62418d9ed",
    "human_readable_id": 1171,
    "source": "SDA",
    "target": "fifo_rx_data_in[25]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[25],the assignment condition is !(!PRESETn) && state_rx == DATA1_2 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[25]"
  },
  {
    "id": "e2347d13-b082-493e-9287-f35f8006c14a",
    "human_readable_id": 1173,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[26]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[26]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[26]"
  },
  {
    "id": "d4f98105-3d8a-40fc-8472-3b524fe574f2",
    "human_readable_id": 1174,
    "source": "SDA",
    "target": "fifo_rx_data_in[26]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[26],the assignment condition is !(!PRESETn) && state_rx == DATA1_3 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[26]"
  },
  {
    "id": "59322a9f-0ee7-4a65-b510-4c0e9cd4edca",
    "human_readable_id": 1176,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[27]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[27]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[27]"
  },
  {
    "id": "b283dee9-8e71-434f-b01a-418bd36bf93d",
    "human_readable_id": 1177,
    "source": "SDA",
    "target": "fifo_rx_data_in[27]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[27],the assignment condition is !(!PRESETn) && state_rx == DATA1_4 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[27]"
  },
  {
    "id": "21dce830-693e-4cb2-884b-c82e9f96d02d",
    "human_readable_id": 1179,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[28]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[28]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[28]"
  },
  {
    "id": "40192086-358d-4dfe-8216-3f59403d2d91",
    "human_readable_id": 1180,
    "source": "SDA",
    "target": "fifo_rx_data_in[28]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[28],the assignment condition is !(!PRESETn) && state_rx == DATA1_5 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[28]"
  },
  {
    "id": "9befe44f-d260-4ee3-83d3-04cdf516c45d",
    "human_readable_id": 1182,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[29]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[29]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[29]"
  },
  {
    "id": "ce75f40c-7644-4a9f-893e-5dc21fa71911",
    "human_readable_id": 1183,
    "source": "SDA",
    "target": "fifo_rx_data_in[29]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[29],the assignment condition is !(!PRESETn) && state_rx == DATA1_6 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[29]"
  },
  {
    "id": "348292f8-5f5c-4ac1-a577-6de6c4cc8074",
    "human_readable_id": 1185,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[30]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[30]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[30]"
  },
  {
    "id": "d04763f7-b480-4ddf-86c4-4e6954a4c3eb",
    "human_readable_id": 1186,
    "source": "SDA",
    "target": "fifo_rx_data_in[30]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[30],the assignment condition is !(!PRESETn) && state_rx == DATA1_7 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[30]"
  },
  {
    "id": "e03c91f3-8d25-494c-89bb-da74cad769e2",
    "human_readable_id": 1188,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "fifo_rx_data_in[31]",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'fifo_rx_data_in[31]'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[31]"
  },
  {
    "id": "a674f361-d44a-4c1e-a24d-dec5bb57a1d9",
    "human_readable_id": 1189,
    "source": "SDA",
    "target": "fifo_rx_data_in[31]",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' SDA is assigned to fifo_rx_data_in[31],the assignment condition is !(!PRESETn) && state_rx == DATA1_8 && (((SCL == 1'b1) && (count_receive_data >= (DATA_CONFIG_REG[13:2] / 12'd4))) && (count_receive_data < ((DATA_CONFIG_REG[13:2] - (DATA_CONFIG_REG[13:2] / 12'd4)) - 12'd1)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_fifo_rx_data_in[31]"
  },
  {
    "id": "ea492229-7633-48e5-b319-dbb1250271c5",
    "human_readable_id": 1191,
    "source": "module_i2c",
    "target": "Always Block (sequential) @ (posedge PCLK)",
    "type": "CONTAINS_ALWAYS_BLOCK",
    "description": "Module 'module_i2c' contains always block 'Always Block (sequential) @ (posedge PCLK)'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#2788:2803"
  },
  {
    "id": "7af25970-bbc5-4f5f-90a7-b31ab9721496",
    "human_readable_id": 1192,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "PCLK",
    "type": "HAS_SENSITIVE_SIGNAL",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' is sensitive to posedge signal 'PCLK'.",
    "weight": 1,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#2788:2803# sens_PCLK"
  },
  {
    "id": "0a48ab7d-b8ff-4e50-9238-727a2180508e",
    "human_readable_id": 1193,
    "source": "Always Block (sequential) @ (posedge PCLK)",
    "target": "count_timeout",
    "type": "OUTPUTS_SIGNAL_VIA_LHS",
    "description": "Always block 'Always Block (sequential) @ (posedge PCLK)' assigns values to signal 'count_timeout'.",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_timeout"
  },
  {
    "id": "fa33427d-9834-4746-887f-7f0614e3344f",
    "human_readable_id": 1194,
    "source": "12'd0",
    "target": "count_timeout",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_timeout,the assignment condition is !PRESETn",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_timeout"
  },
  {
    "id": "9e37a3c1-78ae-4326-810c-27aa9f278540",
    "human_readable_id": 1196,
    "source": "(count_timeout + 12'd1)",
    "target": "count_timeout",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' (count_timeout + 12'd1) is assigned to count_timeout,the assignment condition is !(!PRESETn) && ((count_timeout <= TIMEOUT_TX) && (state_tx == IDLE)) && ((SDA == 1'b0) && (SCL == 1'b0))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_timeout"
  },
  {
    "id": "f5ae088a-04ee-4b2a-8517-f1ad41d9bd4a",
    "human_readable_id": 1197,
    "source": "12'd0",
    "target": "count_timeout",
    "type": "non-blocking",
    "description": "In always block 'Always Block (sequential) @ (posedge PCLK)' 12'd0 is assigned to count_timeout,the assignment condition is !(!PRESETn) && !(((count_timeout <= TIMEOUT_TX) && (state_tx == IDLE)))",
    "weight": 2,
    "combined_degree": 0,
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#always_output_count_timeout"
  }
]