

================================================================
== Vivado HLS Report for 'LF_valid_to_AXIS'
================================================================
* Date:           Tue Apr 13 10:40:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        LF_VALID_TO_AXIS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     22|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      26|     70|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op19_write_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state2     |    and   |      0|  0|   2|           1|           1|
    |outputStream_V_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outputStream_V_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outputStream_V_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  22|           9|           8|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  15|          3|    1|          3|
    |outputStream_V_V_1_data_out   |   9|          2|    8|         16|
    |outputStream_V_V_1_state      |  15|          3|    2|          6|
    |outputStream_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  48|         10|   12|         27|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |frame_valid_read_reg_78       |  1|   0|    1|          0|
    |line_valid_read_reg_82        |  1|   0|    1|          0|
    |outputStream_V_V_1_payload_A  |  8|   0|    8|          0|
    |outputStream_V_V_1_payload_B  |  8|   0|    8|          0|
    |outputStream_V_V_1_sel_rd     |  1|   0|    1|          0|
    |outputStream_V_V_1_sel_wr     |  1|   0|    1|          0|
    |outputStream_V_V_1_state      |  2|   0|    2|          0|
    |res                           |  1|   0|    1|          0|
    |res_load_reg_74               |  1|   0|    1|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 26|   0|   26|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_done                  | out |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|data_in_V                |  in |    8|   ap_none  |     data_in_V    |    pointer   |
|frame_valid              |  in |    1|   ap_none  |    frame_valid   |    pointer   |
|line_valid               |  in |    1|   ap_none  |    line_valid    |    pointer   |
|outputStream_V_V_TDATA   | out |    8|    axis    | outputStream_V_V |    pointer   |
|outputStream_V_V_TVALID  | out |    1|    axis    | outputStream_V_V |    pointer   |
|outputStream_V_V_TREADY  |  in |    1|    axis    | outputStream_V_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_in_V), !map !22"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid), !map !28"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid), !map !32"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outputStream_V_V), !map !36"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @LF_valid_to_AXIS_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outputStream_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:5]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_in_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:6]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:7]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:8]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%res_load = load i1* @res, align 1" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:20]   --->   Operation 12 'load' 'res_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%frame_valid_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %frame_valid)" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:22]   --->   Operation 13 'read' 'frame_valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %res_load, label %1, label %3" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:20]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %frame_valid_read, label %4, label %._crit_edge4" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:27]   --->   Operation 15 'br' <Predicate = (!res_load)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%line_valid_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %line_valid)" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:27]   --->   Operation 16 'read' 'line_valid_read' <Predicate = (!res_load & frame_valid_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %line_valid_read, label %5, label %._crit_edge4" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:27]   --->   Operation 17 'br' <Predicate = (!res_load & frame_valid_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %data_in_V)" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:29]   --->   Operation 18 'read' 'tmp_V' <Predicate = (!res_load & frame_valid_read & line_valid_read)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outputStream_V_V, i8 %tmp_V)" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:29]   --->   Operation 19 'write' <Predicate = (!res_load & frame_valid_read & line_valid_read)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %frame_valid_read, label %._crit_edge, label %2" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:22]   --->   Operation 20 'br' <Predicate = (res_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "store i1 false, i1* @res, align 1" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:23]   --->   Operation 21 'store' <Predicate = (res_load & !frame_valid_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br label %._crit_edge" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:23]   --->   Operation 22 'br' <Predicate = (res_load & !frame_valid_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %6" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:24]   --->   Operation 23 'br' <Predicate = (res_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outputStream_V_V, i8 %tmp_V)" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:29]   --->   Operation 24 'write' <Predicate = (!res_load & frame_valid_read & line_valid_read)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %._crit_edge4" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:30]   --->   Operation 25 'br' <Predicate = (!res_load & frame_valid_read & line_valid_read)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 26 'br' <Predicate = (!res_load)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [LF_VALID_TO_AXIS/LF_valid_to_AXIS.cpp:32]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln0 (spectopmodule) [ 000]
specinterface_ln5 (specinterface) [ 000]
specinterface_ln6 (specinterface) [ 000]
specinterface_ln7 (specinterface) [ 000]
specinterface_ln8 (specinterface) [ 000]
res_load          (load         ) [ 011]
frame_valid_read  (read         ) [ 011]
br_ln20           (br           ) [ 000]
br_ln27           (br           ) [ 000]
line_valid_read   (read         ) [ 011]
br_ln27           (br           ) [ 000]
tmp_V             (read         ) [ 001]
br_ln22           (br           ) [ 000]
store_ln23        (store        ) [ 000]
br_ln23           (br           ) [ 000]
br_ln24           (br           ) [ 000]
write_ln29        (write        ) [ 000]
br_ln30           (br           ) [ 000]
br_ln0            (br           ) [ 000]
ret_ln32          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame_valid">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_valid"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_valid">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_valid"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputStream_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LF_valid_to_AXIS_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="frame_valid_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_valid_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="line_valid_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_valid_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_V_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="res_load_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln23_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="res_load_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_load "/>
</bind>
</comp>

<comp id="78" class="1005" name="frame_valid_read_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="frame_valid_read "/>
</bind>
</comp>

<comp id="82" class="1005" name="line_valid_read_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_valid_read "/>
</bind>
</comp>

<comp id="86" class="1005" name="tmp_V_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="1"/>
<pin id="88" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="30" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="50" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="64" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="38" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="44" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="50" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputStream_V_V | {2 }
	Port: res | {1 }
 - Input state : 
	Port: LF_valid_to_AXIS : data_in_V | {1 }
	Port: LF_valid_to_AXIS : frame_valid | {1 }
	Port: LF_valid_to_AXIS : line_valid | {1 }
	Port: LF_valid_to_AXIS : res | {1 }
  - Chain level:
	State 1
		br_ln20 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          | frame_valid_read_read_fu_38 |
|   read   |  line_valid_read_read_fu_44 |
|          |       tmp_V_read_fu_50      |
|----------|-----------------------------|
|   write  |       grp_write_fu_56       |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|frame_valid_read_reg_78|    1   |
| line_valid_read_reg_82|    1   |
|    res_load_reg_74    |    1   |
|      tmp_V_reg_86     |    8   |
+-----------------------+--------+
|         Total         |   11   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_56 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   11   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   11   |    9   |
+-----------+--------+--------+--------+
