<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_R_Req_9b85d602</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_9b85d602'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_R_Req_9b85d602')">rsnoc_z_H_R_N_A_G2_R_Req_9b85d602</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.02</td>
<td class="s7 cl rt"><a href="mod2955.html#Line" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod2955.html#Cond" >100.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2955.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2955.html#inst_tag_257765"  onclick="showContent('inst_tag_257765')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.52</td>
<td class="s7 cl rt"><a href="mod2955.html#inst_tag_257765_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2955.html#inst_tag_257765_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#inst_tag_257765_Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2955.html#inst_tag_257765_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2955.html#inst_tag_257766"  onclick="showContent('inst_tag_257766')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.52</td>
<td class="s7 cl rt"><a href="mod2955.html#inst_tag_257766_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2955.html#inst_tag_257766_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#inst_tag_257766_Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2955.html#inst_tag_257766_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2955.html#inst_tag_257767"  onclick="showContent('inst_tag_257767')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.52</td>
<td class="s7 cl rt"><a href="mod2955.html#inst_tag_257767_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2955.html#inst_tag_257767_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#inst_tag_257767_Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2955.html#inst_tag_257767_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2955.html#inst_tag_257764"  onclick="showContent('inst_tag_257764')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></td>
<td class="s6 cl rt"> 64.02</td>
<td class="s7 cl rt"><a href="mod2955.html#inst_tag_257764_Line" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod2955.html#inst_tag_257764_Cond" >100.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#inst_tag_257764_Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2955.html#inst_tag_257764_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_257765'>
<hr>
<a name="inst_tag_257765"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_257765" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.52</td>
<td class="s7 cl rt"><a href="mod2955.html#inst_tag_257765_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2955.html#inst_tag_257765_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#inst_tag_257765_Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2955.html#inst_tag_257765_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s7 cl rt"> 79.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.34</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.61</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod25.html#inst_tag_219" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod369.html#inst_tag_27598" id="tag_urg_inst_27598">Aap</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod369.html#inst_tag_27599" id="tag_urg_inst_27599">Aap_0</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2208.html#inst_tag_189809" id="tag_urg_inst_189809">Awp</a></td>
<td class="s5 cl rt"> 51.46</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod794.html#inst_tag_38751" id="tag_urg_inst_38751">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253806" id="tag_urg_inst_253806">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253805" id="tag_urg_inst_253805">ursrrrg532</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253804" id="tag_urg_inst_253804">ursrrrg539</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2026.html#inst_tag_173778" id="tag_urg_inst_173778">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_257766'>
<hr>
<a name="inst_tag_257766"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_257766" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.52</td>
<td class="s7 cl rt"><a href="mod2955.html#inst_tag_257766_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2955.html#inst_tag_257766_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#inst_tag_257766_Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2955.html#inst_tag_257766_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s7 cl rt"> 79.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.34</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.61</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod25.html#inst_tag_220" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod369.html#inst_tag_27600" id="tag_urg_inst_27600">Aap</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod369.html#inst_tag_27601" id="tag_urg_inst_27601">Aap_0</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2208.html#inst_tag_189810" id="tag_urg_inst_189810">Awp</a></td>
<td class="s5 cl rt"> 51.46</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod794.html#inst_tag_38752" id="tag_urg_inst_38752">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253856" id="tag_urg_inst_253856">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253855" id="tag_urg_inst_253855">ursrrrg532</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253854" id="tag_urg_inst_253854">ursrrrg539</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2026.html#inst_tag_173779" id="tag_urg_inst_173779">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_257767'>
<hr>
<a name="inst_tag_257767"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_257767" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.52</td>
<td class="s7 cl rt"><a href="mod2955.html#inst_tag_257767_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2955.html#inst_tag_257767_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#inst_tag_257767_Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2955.html#inst_tag_257767_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s7 cl rt"> 79.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.34</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.61</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod25.html#inst_tag_221" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod369.html#inst_tag_27602" id="tag_urg_inst_27602">Aap</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod369.html#inst_tag_27603" id="tag_urg_inst_27603">Aap_0</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2208.html#inst_tag_189811" id="tag_urg_inst_189811">Awp</a></td>
<td class="s5 cl rt"> 51.46</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod794.html#inst_tag_38754" id="tag_urg_inst_38754">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_3.html#inst_tag_254059" id="tag_urg_inst_254059">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_3.html#inst_tag_254058" id="tag_urg_inst_254058">ursrrrg532</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_3.html#inst_tag_254057" id="tag_urg_inst_254057">ursrrrg539</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2026.html#inst_tag_173780" id="tag_urg_inst_173780">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_257764'>
<hr>
<a name="inst_tag_257764"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_257764" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.02</td>
<td class="s7 cl rt"><a href="mod2955.html#inst_tag_257764_Line" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod2955.html#inst_tag_257764_Cond" >100.00</a></td>
<td class="s0 cl rt"><a href="mod2955.html#inst_tag_257764_Toggle" >  1.07</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2955.html#inst_tag_257764_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.10</td>
<td class="s7 cl rt"> 79.25</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  3.34</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.81</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.61</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod25.html#inst_tag_218" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod369.html#inst_tag_27596" id="tag_urg_inst_27596">Aap</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod369.html#inst_tag_27597" id="tag_urg_inst_27597">Aap_0</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2208.html#inst_tag_189808" id="tag_urg_inst_189808">Awp</a></td>
<td class="s5 cl rt"> 51.46</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod794.html#inst_tag_38750" id="tag_urg_inst_38750">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253795" id="tag_urg_inst_253795">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253794" id="tag_urg_inst_253794">ursrrrg532</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253793" id="tag_urg_inst_253793">ursrrrg539</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2026.html#inst_tag_173777" id="tag_urg_inst_173777">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_9b85d602'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2955.html" >rsnoc_z_H_R_N_A_G2_R_Req_9b85d602</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151162</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151240</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151247</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151161                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151162     1/1          		if ( ! Sys_Clk_RstN )
151163     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
151164     1/1          		else if ( EnIdReg )
151165     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
151166                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151167     1/1          		if ( ! Sys_Clk_RstN )
151168     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
151169     1/1          		else if ( EnRegReq )
151170     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
151171                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
151172                  		.Clk( Sys_Clk )
151173                  	,	.Clk_ClkS( Sys_Clk_ClkS )
151174                  	,	.Clk_En( Sys_Clk_En )
151175                  	,	.Clk_EnS( Sys_Clk_EnS )
151176                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
151177                  	,	.Clk_RstN( Sys_Clk_RstN )
151178                  	,	.Clk_Tm( Sys_Clk_Tm )
151179                  	,	.O( IsLastReq )
151180                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
151181                  	,		.Set(
151182                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
151183                  		)
151184                  	);
151185                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
151186                  		.Rx_0( u_6808_0 )
151187                  	,	.Rx_1( u_6808_1 )
151188                  	,	.Rx_10( u_6808_10 )
151189                  	,	.Rx_2( u_6808_2 )
151190                  	,	.Rx_3( u_6808_3 )
151191                  	,	.Rx_4( u_6808_4 )
151192                  	,	.Rx_5( u_6808_5 )
151193                  	,	.Rx_6( u_6808_6 )
151194                  	,	.RxRdy( u_307 )
151195                  	,	.RxVld( AxiArDB_Valid )
151196                  	,	.Sys_Clk( Sys_Clk )
151197                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
151198                  	,	.Sys_Clk_En( Sys_Clk_En )
151199                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
151200                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
151201                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
151202                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
151203                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
151204                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
151205                  	,	.Tx_0( u_a246_0 )
151206                  	,	.Tx_1( u_a246_1 )
151207                  	,	.Tx_10( u_a246_10 )
151208                  	,	.Tx_2( u_a246_2 )
151209                  	,	.Tx_3( u_a246_3 )
151210                  	,	.Tx_4( u_a246_4 )
151211                  	,	.Tx_5( u_a246_5 )
151212                  	,	.Tx_6( u_a246_6 )
151213                  	,	.TxRdy( Axi_ar_ready )
151214                  	,	.TxVld( Axi_ar_valid )
151215                  	);
151216                  	assign Axi_ar_addr = u_a246_0;
151217                  	assign Axi_ar_burst = u_a246_1;
151218                  	assign Axi_ar_cache = u_a246_2;
151219                  	assign Axi_ar_id = u_a246_3;
151220                  	assign Axi_ar_len = u_a246_4;
151221                  	assign Axi_ar_lock = u_a246_5;
151222                  	assign Axi_ar_prot = u_a246_6;
151223                  	assign Axi_ar_size = u_a246_10;
151224                  	assign Axi_aw_addr = u_474f_0;
151225                  	assign Axi_aw_burst = u_474f_1;
151226                  	assign Axi_aw_cache = u_474f_2;
151227                  	assign Axi_aw_id = u_474f_3;
151228                  	assign Axi_aw_len = u_474f_4;
151229                  	assign Axi_aw_lock = u_474f_5;
151230                  	assign Axi_aw_prot = u_474f_6;
151231                  	assign Axi_aw_size = u_474f_10;
151232                  	assign Axi_w_data = u_d641_0;
151233                  	assign Axi_w_last = u_d641_2;
151234                  	assign Axi_w_strb = u_d641_4;
151235                  	assign LockAbort = 1'b0;
151236                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
151237                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
151238                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
151239                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151240     1/1          			if ( ! Sys_Clk_RstN )
151241     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
151242     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
151243     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
151244                  	// synopsys translate_off
151245                  	// synthesis translate_off
151246                  	always @( posedge Sys_Clk )
151247     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151248     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
151249     <font color = "grey">unreachable  </font>				dontStop = 0;
151250     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151251     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151252     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
151253     <font color = "grey">unreachable  </font>					$stop;
151254                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151255                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2955.html" >rsnoc_z_H_R_N_A_G2_R_Req_9b85d602</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150961
 EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150975
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151138
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2955.html" >rsnoc_z_H_R_N_A_G2_R_Req_9b85d602</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2955.html" >rsnoc_z_H_R_N_A_G2_R_Req_9b85d602</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">150961</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">150975</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151138</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151162</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151240</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150961     	assign AxiSize = u_8130 ? 3'b100 : OneWdSize;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150975     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151138     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151162     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151163     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151164     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
151165     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151167     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151168     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
151169     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
151170     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151240     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
151241     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
151242     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
151243     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_257765'>
<a name="inst_tag_257765_Line"></a>
<b>Line Coverage for Instance : <a href="mod2955.html#inst_tag_257765" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151162</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151240</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151247</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151161                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151162     1/1          		if ( ! Sys_Clk_RstN )
151163     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
151164     1/1          		else if ( EnIdReg )
151165     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
151166                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151167     1/1          		if ( ! Sys_Clk_RstN )
151168     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
151169     1/1          		else if ( EnRegReq )
151170     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
151171                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
151172                  		.Clk( Sys_Clk )
151173                  	,	.Clk_ClkS( Sys_Clk_ClkS )
151174                  	,	.Clk_En( Sys_Clk_En )
151175                  	,	.Clk_EnS( Sys_Clk_EnS )
151176                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
151177                  	,	.Clk_RstN( Sys_Clk_RstN )
151178                  	,	.Clk_Tm( Sys_Clk_Tm )
151179                  	,	.O( IsLastReq )
151180                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
151181                  	,		.Set(
151182                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
151183                  		)
151184                  	);
151185                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
151186                  		.Rx_0( u_6808_0 )
151187                  	,	.Rx_1( u_6808_1 )
151188                  	,	.Rx_10( u_6808_10 )
151189                  	,	.Rx_2( u_6808_2 )
151190                  	,	.Rx_3( u_6808_3 )
151191                  	,	.Rx_4( u_6808_4 )
151192                  	,	.Rx_5( u_6808_5 )
151193                  	,	.Rx_6( u_6808_6 )
151194                  	,	.RxRdy( u_307 )
151195                  	,	.RxVld( AxiArDB_Valid )
151196                  	,	.Sys_Clk( Sys_Clk )
151197                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
151198                  	,	.Sys_Clk_En( Sys_Clk_En )
151199                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
151200                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
151201                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
151202                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
151203                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
151204                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
151205                  	,	.Tx_0( u_a246_0 )
151206                  	,	.Tx_1( u_a246_1 )
151207                  	,	.Tx_10( u_a246_10 )
151208                  	,	.Tx_2( u_a246_2 )
151209                  	,	.Tx_3( u_a246_3 )
151210                  	,	.Tx_4( u_a246_4 )
151211                  	,	.Tx_5( u_a246_5 )
151212                  	,	.Tx_6( u_a246_6 )
151213                  	,	.TxRdy( Axi_ar_ready )
151214                  	,	.TxVld( Axi_ar_valid )
151215                  	);
151216                  	assign Axi_ar_addr = u_a246_0;
151217                  	assign Axi_ar_burst = u_a246_1;
151218                  	assign Axi_ar_cache = u_a246_2;
151219                  	assign Axi_ar_id = u_a246_3;
151220                  	assign Axi_ar_len = u_a246_4;
151221                  	assign Axi_ar_lock = u_a246_5;
151222                  	assign Axi_ar_prot = u_a246_6;
151223                  	assign Axi_ar_size = u_a246_10;
151224                  	assign Axi_aw_addr = u_474f_0;
151225                  	assign Axi_aw_burst = u_474f_1;
151226                  	assign Axi_aw_cache = u_474f_2;
151227                  	assign Axi_aw_id = u_474f_3;
151228                  	assign Axi_aw_len = u_474f_4;
151229                  	assign Axi_aw_lock = u_474f_5;
151230                  	assign Axi_aw_prot = u_474f_6;
151231                  	assign Axi_aw_size = u_474f_10;
151232                  	assign Axi_w_data = u_d641_0;
151233                  	assign Axi_w_last = u_d641_2;
151234                  	assign Axi_w_strb = u_d641_4;
151235                  	assign LockAbort = 1'b0;
151236                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
151237                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
151238                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
151239                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151240     1/1          			if ( ! Sys_Clk_RstN )
151241     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
151242     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
151243     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
151244                  	// synopsys translate_off
151245                  	// synthesis translate_off
151246                  	always @( posedge Sys_Clk )
151247     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151248     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
151249     <font color = "grey">unreachable  </font>				dontStop = 0;
151250     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151251     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151252     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
151253     <font color = "grey">unreachable  </font>					$stop;
151254                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151255                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_257765_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2955.html#inst_tag_257765" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150961
 EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150975
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151138
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_257765_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2955.html#inst_tag_257765" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_257765_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2955.html#inst_tag_257765" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">150961</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">150975</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151138</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151162</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151240</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150961     	assign AxiSize = u_8130 ? 3'b100 : OneWdSize;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150975     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151138     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151162     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151163     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151164     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
151165     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151167     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151168     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
151169     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
151170     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151240     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
151241     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
151242     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
151243     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_257766'>
<a name="inst_tag_257766_Line"></a>
<b>Line Coverage for Instance : <a href="mod2955.html#inst_tag_257766" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151162</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151240</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151247</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151161                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151162     1/1          		if ( ! Sys_Clk_RstN )
151163     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
151164     1/1          		else if ( EnIdReg )
151165     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
151166                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151167     1/1          		if ( ! Sys_Clk_RstN )
151168     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
151169     1/1          		else if ( EnRegReq )
151170     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
151171                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
151172                  		.Clk( Sys_Clk )
151173                  	,	.Clk_ClkS( Sys_Clk_ClkS )
151174                  	,	.Clk_En( Sys_Clk_En )
151175                  	,	.Clk_EnS( Sys_Clk_EnS )
151176                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
151177                  	,	.Clk_RstN( Sys_Clk_RstN )
151178                  	,	.Clk_Tm( Sys_Clk_Tm )
151179                  	,	.O( IsLastReq )
151180                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
151181                  	,		.Set(
151182                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
151183                  		)
151184                  	);
151185                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
151186                  		.Rx_0( u_6808_0 )
151187                  	,	.Rx_1( u_6808_1 )
151188                  	,	.Rx_10( u_6808_10 )
151189                  	,	.Rx_2( u_6808_2 )
151190                  	,	.Rx_3( u_6808_3 )
151191                  	,	.Rx_4( u_6808_4 )
151192                  	,	.Rx_5( u_6808_5 )
151193                  	,	.Rx_6( u_6808_6 )
151194                  	,	.RxRdy( u_307 )
151195                  	,	.RxVld( AxiArDB_Valid )
151196                  	,	.Sys_Clk( Sys_Clk )
151197                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
151198                  	,	.Sys_Clk_En( Sys_Clk_En )
151199                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
151200                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
151201                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
151202                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
151203                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
151204                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
151205                  	,	.Tx_0( u_a246_0 )
151206                  	,	.Tx_1( u_a246_1 )
151207                  	,	.Tx_10( u_a246_10 )
151208                  	,	.Tx_2( u_a246_2 )
151209                  	,	.Tx_3( u_a246_3 )
151210                  	,	.Tx_4( u_a246_4 )
151211                  	,	.Tx_5( u_a246_5 )
151212                  	,	.Tx_6( u_a246_6 )
151213                  	,	.TxRdy( Axi_ar_ready )
151214                  	,	.TxVld( Axi_ar_valid )
151215                  	);
151216                  	assign Axi_ar_addr = u_a246_0;
151217                  	assign Axi_ar_burst = u_a246_1;
151218                  	assign Axi_ar_cache = u_a246_2;
151219                  	assign Axi_ar_id = u_a246_3;
151220                  	assign Axi_ar_len = u_a246_4;
151221                  	assign Axi_ar_lock = u_a246_5;
151222                  	assign Axi_ar_prot = u_a246_6;
151223                  	assign Axi_ar_size = u_a246_10;
151224                  	assign Axi_aw_addr = u_474f_0;
151225                  	assign Axi_aw_burst = u_474f_1;
151226                  	assign Axi_aw_cache = u_474f_2;
151227                  	assign Axi_aw_id = u_474f_3;
151228                  	assign Axi_aw_len = u_474f_4;
151229                  	assign Axi_aw_lock = u_474f_5;
151230                  	assign Axi_aw_prot = u_474f_6;
151231                  	assign Axi_aw_size = u_474f_10;
151232                  	assign Axi_w_data = u_d641_0;
151233                  	assign Axi_w_last = u_d641_2;
151234                  	assign Axi_w_strb = u_d641_4;
151235                  	assign LockAbort = 1'b0;
151236                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
151237                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
151238                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
151239                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151240     1/1          			if ( ! Sys_Clk_RstN )
151241     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
151242     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
151243     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
151244                  	// synopsys translate_off
151245                  	// synthesis translate_off
151246                  	always @( posedge Sys_Clk )
151247     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151248     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
151249     <font color = "grey">unreachable  </font>				dontStop = 0;
151250     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151251     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151252     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
151253     <font color = "grey">unreachable  </font>					$stop;
151254                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151255                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_257766_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2955.html#inst_tag_257766" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150961
 EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150975
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151138
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_257766_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2955.html#inst_tag_257766" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_257766_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2955.html#inst_tag_257766" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">150961</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">150975</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151138</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151162</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151240</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150961     	assign AxiSize = u_8130 ? 3'b100 : OneWdSize;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150975     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151138     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151162     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151163     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151164     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
151165     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151167     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151168     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
151169     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
151170     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151240     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
151241     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
151242     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
151243     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_257767'>
<a name="inst_tag_257767_Line"></a>
<b>Line Coverage for Instance : <a href="mod2955.html#inst_tag_257767" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151162</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151240</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151247</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151161                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151162     1/1          		if ( ! Sys_Clk_RstN )
151163     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
151164     1/1          		else if ( EnIdReg )
151165     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
151166                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151167     1/1          		if ( ! Sys_Clk_RstN )
151168     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
151169     1/1          		else if ( EnRegReq )
151170     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
151171                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
151172                  		.Clk( Sys_Clk )
151173                  	,	.Clk_ClkS( Sys_Clk_ClkS )
151174                  	,	.Clk_En( Sys_Clk_En )
151175                  	,	.Clk_EnS( Sys_Clk_EnS )
151176                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
151177                  	,	.Clk_RstN( Sys_Clk_RstN )
151178                  	,	.Clk_Tm( Sys_Clk_Tm )
151179                  	,	.O( IsLastReq )
151180                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
151181                  	,		.Set(
151182                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
151183                  		)
151184                  	);
151185                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
151186                  		.Rx_0( u_6808_0 )
151187                  	,	.Rx_1( u_6808_1 )
151188                  	,	.Rx_10( u_6808_10 )
151189                  	,	.Rx_2( u_6808_2 )
151190                  	,	.Rx_3( u_6808_3 )
151191                  	,	.Rx_4( u_6808_4 )
151192                  	,	.Rx_5( u_6808_5 )
151193                  	,	.Rx_6( u_6808_6 )
151194                  	,	.RxRdy( u_307 )
151195                  	,	.RxVld( AxiArDB_Valid )
151196                  	,	.Sys_Clk( Sys_Clk )
151197                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
151198                  	,	.Sys_Clk_En( Sys_Clk_En )
151199                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
151200                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
151201                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
151202                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
151203                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
151204                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
151205                  	,	.Tx_0( u_a246_0 )
151206                  	,	.Tx_1( u_a246_1 )
151207                  	,	.Tx_10( u_a246_10 )
151208                  	,	.Tx_2( u_a246_2 )
151209                  	,	.Tx_3( u_a246_3 )
151210                  	,	.Tx_4( u_a246_4 )
151211                  	,	.Tx_5( u_a246_5 )
151212                  	,	.Tx_6( u_a246_6 )
151213                  	,	.TxRdy( Axi_ar_ready )
151214                  	,	.TxVld( Axi_ar_valid )
151215                  	);
151216                  	assign Axi_ar_addr = u_a246_0;
151217                  	assign Axi_ar_burst = u_a246_1;
151218                  	assign Axi_ar_cache = u_a246_2;
151219                  	assign Axi_ar_id = u_a246_3;
151220                  	assign Axi_ar_len = u_a246_4;
151221                  	assign Axi_ar_lock = u_a246_5;
151222                  	assign Axi_ar_prot = u_a246_6;
151223                  	assign Axi_ar_size = u_a246_10;
151224                  	assign Axi_aw_addr = u_474f_0;
151225                  	assign Axi_aw_burst = u_474f_1;
151226                  	assign Axi_aw_cache = u_474f_2;
151227                  	assign Axi_aw_id = u_474f_3;
151228                  	assign Axi_aw_len = u_474f_4;
151229                  	assign Axi_aw_lock = u_474f_5;
151230                  	assign Axi_aw_prot = u_474f_6;
151231                  	assign Axi_aw_size = u_474f_10;
151232                  	assign Axi_w_data = u_d641_0;
151233                  	assign Axi_w_last = u_d641_2;
151234                  	assign Axi_w_strb = u_d641_4;
151235                  	assign LockAbort = 1'b0;
151236                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
151237                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
151238                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
151239                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151240     1/1          			if ( ! Sys_Clk_RstN )
151241     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
151242     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
151243     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
151244                  	// synopsys translate_off
151245                  	// synthesis translate_off
151246                  	always @( posedge Sys_Clk )
151247     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151248     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
151249     <font color = "grey">unreachable  </font>				dontStop = 0;
151250     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151251     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151252     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
151253     <font color = "grey">unreachable  </font>					$stop;
151254                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151255                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_257767_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2955.html#inst_tag_257767" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150961
 EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150975
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151138
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_257767_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2955.html#inst_tag_257767" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_257767_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2955.html#inst_tag_257767" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">150961</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">150975</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151138</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151162</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151240</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150961     	assign AxiSize = u_8130 ? 3'b100 : OneWdSize;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150975     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151138     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151162     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151163     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151164     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
151165     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151167     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151168     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
151169     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
151170     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151240     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
151241     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
151242     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
151243     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_257764'>
<a name="inst_tag_257764_Line"></a>
<b>Line Coverage for Instance : <a href="mod2955.html#inst_tag_257764" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151162</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151240</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151247</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151161                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151162     1/1          		if ( ! Sys_Clk_RstN )
151163     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
151164     1/1          		else if ( EnIdReg )
151165     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
151166                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151167     1/1          		if ( ! Sys_Clk_RstN )
151168     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
151169     1/1          		else if ( EnRegReq )
151170     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
151171                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
151172                  		.Clk( Sys_Clk )
151173                  	,	.Clk_ClkS( Sys_Clk_ClkS )
151174                  	,	.Clk_En( Sys_Clk_En )
151175                  	,	.Clk_EnS( Sys_Clk_EnS )
151176                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
151177                  	,	.Clk_RstN( Sys_Clk_RstN )
151178                  	,	.Clk_Tm( Sys_Clk_Tm )
151179                  	,	.O( IsLastReq )
151180                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
151181                  	,		.Set(
151182                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
151183                  		)
151184                  	);
151185                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
151186                  		.Rx_0( u_6808_0 )
151187                  	,	.Rx_1( u_6808_1 )
151188                  	,	.Rx_10( u_6808_10 )
151189                  	,	.Rx_2( u_6808_2 )
151190                  	,	.Rx_3( u_6808_3 )
151191                  	,	.Rx_4( u_6808_4 )
151192                  	,	.Rx_5( u_6808_5 )
151193                  	,	.Rx_6( u_6808_6 )
151194                  	,	.RxRdy( u_307 )
151195                  	,	.RxVld( AxiArDB_Valid )
151196                  	,	.Sys_Clk( Sys_Clk )
151197                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
151198                  	,	.Sys_Clk_En( Sys_Clk_En )
151199                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
151200                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
151201                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
151202                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
151203                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
151204                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
151205                  	,	.Tx_0( u_a246_0 )
151206                  	,	.Tx_1( u_a246_1 )
151207                  	,	.Tx_10( u_a246_10 )
151208                  	,	.Tx_2( u_a246_2 )
151209                  	,	.Tx_3( u_a246_3 )
151210                  	,	.Tx_4( u_a246_4 )
151211                  	,	.Tx_5( u_a246_5 )
151212                  	,	.Tx_6( u_a246_6 )
151213                  	,	.TxRdy( Axi_ar_ready )
151214                  	,	.TxVld( Axi_ar_valid )
151215                  	);
151216                  	assign Axi_ar_addr = u_a246_0;
151217                  	assign Axi_ar_burst = u_a246_1;
151218                  	assign Axi_ar_cache = u_a246_2;
151219                  	assign Axi_ar_id = u_a246_3;
151220                  	assign Axi_ar_len = u_a246_4;
151221                  	assign Axi_ar_lock = u_a246_5;
151222                  	assign Axi_ar_prot = u_a246_6;
151223                  	assign Axi_ar_size = u_a246_10;
151224                  	assign Axi_aw_addr = u_474f_0;
151225                  	assign Axi_aw_burst = u_474f_1;
151226                  	assign Axi_aw_cache = u_474f_2;
151227                  	assign Axi_aw_id = u_474f_3;
151228                  	assign Axi_aw_len = u_474f_4;
151229                  	assign Axi_aw_lock = u_474f_5;
151230                  	assign Axi_aw_prot = u_474f_6;
151231                  	assign Axi_aw_size = u_474f_10;
151232                  	assign Axi_w_data = u_d641_0;
151233                  	assign Axi_w_last = u_d641_2;
151234                  	assign Axi_w_strb = u_d641_4;
151235                  	assign LockAbort = 1'b0;
151236                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
151237                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
151238                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
151239                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151240     1/1          			if ( ! Sys_Clk_RstN )
151241     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
151242     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
151243     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
151244                  	// synopsys translate_off
151245                  	// synthesis translate_off
151246                  	always @( posedge Sys_Clk )
151247     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151248     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Gen_Req_Vld &amp; ReqHead &amp; Gen_Req_SeqUnOrdered ) !== 1'b0 ) begin
151249     <font color = "grey">unreachable  </font>				dontStop = 0;
151250     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151251     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151252     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
151253     <font color = "grey">unreachable  </font>					$stop;
151254                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151255                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_257764_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2955.html#inst_tag_257764" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150961
 EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150975
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151138
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_257764_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2955.html#inst_tag_257764" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">10</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">5</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_257764_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2955.html#inst_tag_257764" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">150961</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">150975</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151138</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151162</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151240</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150961     	assign AxiSize = u_8130 ? 3'b100 : OneWdSize;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150975     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151138     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151162     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151163     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151164     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
151165     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151167     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151168     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
151169     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
151170     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151240     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
151241     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
151242     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
151243     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_257764">
    <li>
      <a href="#inst_tag_257764_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_257764_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_257764_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_257764_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_257765">
    <li>
      <a href="#inst_tag_257765_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_257765_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_257765_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_257765_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_257766">
    <li>
      <a href="#inst_tag_257766_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_257766_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_257766_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_257766_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_257767">
    <li>
      <a href="#inst_tag_257767_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_257767_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_257767_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_257767_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_R_Req_9b85d602">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
