Time resolution is 1 ps
Block Memory Generator module AXI4Lite_singleRW_tb.AXI4Lite_singleRW_sys_wrapper_inst.AXI4Lite_singleRW_sys_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Too many words specified in data file F:/Onedrive/VivadoPrj/AXI4LiteMaster_singleRW_useFIFO/myAXI4LiteMasterV1.srcs/sim_1/new/sin.txt
$stop called at time : 152067 ns : File "F:/Onedrive/VivadoPrj/AXI4LiteMaster_singleRW_useFIFO/myAXI4LiteMasterV1.srcs/sim_1/new/AXI4Lite_singleRW_tb.sv" Line 98
