{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694132949095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694132949095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  7 18:29:09 2023 " "Processing started: Thu Sep  7 18:29:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694132949095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694132949095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694132949095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694132949465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694132949465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 3 3 " "Found 3 design units, including 3 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957790 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_left " "Found entity 2: shift_left" {  } { { "shift.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957790 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_right " "Found entity 3: shift_right" {  } { { "shift.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694132957790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_tb " "Found entity 1: shift_left_tb" {  } { { "shift_left_tb.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/shift_left_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694132957791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_tb " "Found entity 1: shift_right_tb" {  } { { "shift_right_tb.v" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/shift_right_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694132957793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694132957794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest.sv 1 1 " "Found 1 design units, including 1 entities, in source file rest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rest " "Found entity 1: rest" {  } { { "rest.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/rest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694132957796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "suma Suma sum_tb.sv(6) " "Verilog HDL Declaration information at sum_tb.sv(6): object \"suma\" differs only in case from object \"Suma\" in the same scope" {  } { { "sum_tb.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/sum_tb.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1694132957797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tb " "Found entity 1: sum_tb" {  } { { "sum_tb.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/sum_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694132957797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rest_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rest_tb " "Found entity 1: rest_tb" {  } { { "rest_tb.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/rest_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694132957798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694132957798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out sum_tb.sv(9) " "Verilog HDL Implicit Net warning at sum_tb.sv(9): created implicit net for \"out\"" {  } { { "sum_tb.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Lab3/sum_tb.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694132957798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum " "Elaborating entity \"sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694132957822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694132957917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  7 18:29:17 2023 " "Processing ended: Thu Sep  7 18:29:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694132957917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694132957917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694132957917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694132957917 ""}
