{"top":"global.pointwise",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
            "type":["Record",[
              ["in",["Array",3,"BitIn"]],
              ["out","Bit"]
            ]],
            "modparams":{"init":["BitVector",8]},
            "instances":{
              "lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
              }
            },
            "connections":[
              ["self.in","lut.bit.in"],
              ["self.out","lut.bit.out"]
            ]
          }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"},
        "modules":[
          [{"N":["Int",2], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Record",[["data",["Array",2,["Array",16,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "_join$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              }
            },
            "connections":[
              ["self.in.sel.0","_join$mux.bit.in.0"],
              ["self.in.data.1","_join$mux.data.in.0"],
              ["self.in.data.0","_join$mux.data.in.1"],
              ["self.out","_join$mux.data.out"]
            ]
          }],
          [{"N":["Int",2], "width":["Int",32]},{
            "type":["Record",[
              ["in",["Record",[["data",["Array",2,["Array",32,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],
              ["out",["Array",32,"Bit"]]
            ]],
            "instances":{
              "_join":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",32]}
              }
            },
            "connections":[
              ["self.in.data.0","_join.in0"],
              ["self.in.data.1","_join.in1"],
              ["self.out","_join.out"],
              ["self.in.sel.0","_join.sel"]
            ]
          }]
        ]
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"sparse",[
        [{"N":["Int",2], "width":["Int",16]},["Record",[["in",["Record",[["data",["Array",2,["Array",16,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],["out",["Array",16,"Bit"]]]]],
        [{"N":["Int",2], "width":["Int",32]},["Record",[["in",["Record",[["data",["Array",2,["Array",32,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],["out",["Array",32,"Bit"]]]]]
      ]],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "MUL":{
        "type":["Record",[
          ["instr",["Array",1,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "MUL_comb_inst0$_$_U78":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$_$_U79":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$_$_U80":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$_$_U81":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$_$_U82":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$_$_U83":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$_$_U92":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$_$_U93":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None18":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None19":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None20":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None21":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None22":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None24":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None26":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None27":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None28":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None30":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$bit_const_0_None9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "MUL_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "MUL_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "MUL_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["MUL_comb_inst0$magma_Bits_1_eq_inst2.out","MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["MUL_comb_inst0$_$_U83.in","MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["MUL_comb_inst0$_$_U82.in","MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["self.O","MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["MUL_comb_inst0$_$_U78.in","MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["MUL_comb_inst0$_$_U79.in","MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["MUL_comb_inst0$magma_Bits_32_mul_inst0.in0","MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst0.out","MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["MUL_comb_inst0$_$_U80.in","MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["MUL_comb_inst0$_$_U81.in","MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["MUL_comb_inst0$magma_Bits_32_mul_inst0.in1","MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst1.out","MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["MUL_comb_inst0$_$_U92.out.0:16","MUL_comb_inst0$_$_U78.out.0:16"],
          ["MUL_comb_inst0$bit_const_0_None15.out","MUL_comb_inst0$_$_U78.out.16"],
          ["MUL_comb_inst0$bit_const_0_None16.out","MUL_comb_inst0$_$_U78.out.17"],
          ["MUL_comb_inst0$bit_const_0_None17.out","MUL_comb_inst0$_$_U78.out.18"],
          ["MUL_comb_inst0$bit_const_0_None18.out","MUL_comb_inst0$_$_U78.out.19"],
          ["MUL_comb_inst0$bit_const_0_None19.out","MUL_comb_inst0$_$_U78.out.20"],
          ["MUL_comb_inst0$bit_const_0_None20.out","MUL_comb_inst0$_$_U78.out.21"],
          ["MUL_comb_inst0$bit_const_0_None21.out","MUL_comb_inst0$_$_U78.out.22"],
          ["MUL_comb_inst0$bit_const_0_None22.out","MUL_comb_inst0$_$_U78.out.23"],
          ["MUL_comb_inst0$bit_const_0_None23.out","MUL_comb_inst0$_$_U78.out.24"],
          ["MUL_comb_inst0$bit_const_0_None24.out","MUL_comb_inst0$_$_U78.out.25"],
          ["MUL_comb_inst0$bit_const_0_None25.out","MUL_comb_inst0$_$_U78.out.26"],
          ["MUL_comb_inst0$bit_const_0_None26.out","MUL_comb_inst0$_$_U78.out.27"],
          ["MUL_comb_inst0$bit_const_0_None27.out","MUL_comb_inst0$_$_U78.out.28"],
          ["MUL_comb_inst0$bit_const_0_None28.out","MUL_comb_inst0$_$_U78.out.29"],
          ["MUL_comb_inst0$bit_const_0_None29.out","MUL_comb_inst0$_$_U78.out.30"],
          ["MUL_comb_inst0$bit_const_0_None30.out","MUL_comb_inst0$_$_U78.out.31"],
          ["MUL_comb_inst0$_$_U92.out.0:16","MUL_comb_inst0$_$_U79.out.0:16"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.16"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.17"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.18"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.19"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.20"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.21"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.22"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.23"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.24"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.25"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.26"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.27"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.28"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.29"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.30"],
          ["MUL_comb_inst0$_$_U92.out.15","MUL_comb_inst0$_$_U79.out.31"],
          ["MUL_comb_inst0$_$_U93.out.0:16","MUL_comb_inst0$_$_U80.out.0:16"],
          ["MUL_comb_inst0$bit_const_0_None.out","MUL_comb_inst0$_$_U80.out.16"],
          ["MUL_comb_inst0$bit_const_0_None8.out","MUL_comb_inst0$_$_U80.out.17"],
          ["MUL_comb_inst0$bit_const_0_None1.out","MUL_comb_inst0$_$_U80.out.18"],
          ["MUL_comb_inst0$bit_const_0_None6.out","MUL_comb_inst0$_$_U80.out.19"],
          ["MUL_comb_inst0$bit_const_0_None4.out","MUL_comb_inst0$_$_U80.out.20"],
          ["MUL_comb_inst0$bit_const_0_None14.out","MUL_comb_inst0$_$_U80.out.21"],
          ["MUL_comb_inst0$bit_const_0_None31.out","MUL_comb_inst0$_$_U80.out.22"],
          ["MUL_comb_inst0$bit_const_0_None2.out","MUL_comb_inst0$_$_U80.out.23"],
          ["MUL_comb_inst0$bit_const_0_None3.out","MUL_comb_inst0$_$_U80.out.24"],
          ["MUL_comb_inst0$bit_const_0_None9.out","MUL_comb_inst0$_$_U80.out.25"],
          ["MUL_comb_inst0$bit_const_0_None5.out","MUL_comb_inst0$_$_U80.out.26"],
          ["MUL_comb_inst0$bit_const_0_None7.out","MUL_comb_inst0$_$_U80.out.27"],
          ["MUL_comb_inst0$bit_const_0_None11.out","MUL_comb_inst0$_$_U80.out.28"],
          ["MUL_comb_inst0$bit_const_0_None10.out","MUL_comb_inst0$_$_U80.out.29"],
          ["MUL_comb_inst0$bit_const_0_None12.out","MUL_comb_inst0$_$_U80.out.30"],
          ["MUL_comb_inst0$bit_const_0_None13.out","MUL_comb_inst0$_$_U80.out.31"],
          ["MUL_comb_inst0$_$_U93.out.0:16","MUL_comb_inst0$_$_U81.out.0:16"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.16"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.17"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.18"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.19"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.20"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.21"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.22"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.23"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.24"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.25"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.26"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.27"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.28"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.29"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.30"],
          ["MUL_comb_inst0$_$_U93.out.15","MUL_comb_inst0$_$_U81.out.31"],
          ["MUL_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","MUL_comb_inst0$_$_U82.out.0:16"],
          ["MUL_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","MUL_comb_inst0$_$_U83.out.0:16"],
          ["self.a","MUL_comb_inst0$_$_U92.in"],
          ["self.b","MUL_comb_inst0$_$_U93.in"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst2.in1","MUL_comb_inst0$const_0_1.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst1.in1","MUL_comb_inst0$const_1_1.out"],
          ["MUL_comb_inst0$magma_Bits_1_eq_inst0.in1","MUL_comb_inst0$const_1_11.out"],
          ["self.signed_","MUL_comb_inst0$magma_Bits_1_eq_inst0.in0"],
          ["self.signed_","MUL_comb_inst0$magma_Bits_1_eq_inst1.in0"],
          ["self.instr","MUL_comb_inst0$magma_Bits_1_eq_inst2.in0"]
        ]
      },
      "MUL_comb":{
        "type":["Record",[
          ["instr",["Array",1,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "_$_U78":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U79":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U80":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U81":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U82":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U83":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None18":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None19":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None20":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None21":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None22":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None24":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None26":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None27":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None28":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None30":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_0_None9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["magma_Bits_1_eq_inst2.out","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["_$_U83.in","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["_$_U82.in","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["self.O","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["_$_U78.in","Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["_$_U79.in","Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["magma_Bits_32_mul_inst0.in0","Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["magma_Bits_1_eq_inst0.out","Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["_$_U80.in","Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["_$_U81.in","Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["magma_Bits_32_mul_inst0.in1","Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["magma_Bits_1_eq_inst1.out","Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["self.a.0:16","_$_U78.out.0:16"],
          ["bit_const_0_None15.out","_$_U78.out.16"],
          ["bit_const_0_None16.out","_$_U78.out.17"],
          ["bit_const_0_None17.out","_$_U78.out.18"],
          ["bit_const_0_None18.out","_$_U78.out.19"],
          ["bit_const_0_None19.out","_$_U78.out.20"],
          ["bit_const_0_None20.out","_$_U78.out.21"],
          ["bit_const_0_None21.out","_$_U78.out.22"],
          ["bit_const_0_None22.out","_$_U78.out.23"],
          ["bit_const_0_None23.out","_$_U78.out.24"],
          ["bit_const_0_None24.out","_$_U78.out.25"],
          ["bit_const_0_None25.out","_$_U78.out.26"],
          ["bit_const_0_None26.out","_$_U78.out.27"],
          ["bit_const_0_None27.out","_$_U78.out.28"],
          ["bit_const_0_None28.out","_$_U78.out.29"],
          ["bit_const_0_None29.out","_$_U78.out.30"],
          ["bit_const_0_None30.out","_$_U78.out.31"],
          ["self.a.0:16","_$_U79.out.0:16"],
          ["self.a.15","_$_U79.out.16"],
          ["self.a.15","_$_U79.out.17"],
          ["self.a.15","_$_U79.out.18"],
          ["self.a.15","_$_U79.out.19"],
          ["self.a.15","_$_U79.out.20"],
          ["self.a.15","_$_U79.out.21"],
          ["self.a.15","_$_U79.out.22"],
          ["self.a.15","_$_U79.out.23"],
          ["self.a.15","_$_U79.out.24"],
          ["self.a.15","_$_U79.out.25"],
          ["self.a.15","_$_U79.out.26"],
          ["self.a.15","_$_U79.out.27"],
          ["self.a.15","_$_U79.out.28"],
          ["self.a.15","_$_U79.out.29"],
          ["self.a.15","_$_U79.out.30"],
          ["self.a.15","_$_U79.out.31"],
          ["self.b.0:16","_$_U80.out.0:16"],
          ["bit_const_0_None.out","_$_U80.out.16"],
          ["bit_const_0_None8.out","_$_U80.out.17"],
          ["bit_const_0_None1.out","_$_U80.out.18"],
          ["bit_const_0_None6.out","_$_U80.out.19"],
          ["bit_const_0_None4.out","_$_U80.out.20"],
          ["bit_const_0_None14.out","_$_U80.out.21"],
          ["bit_const_0_None31.out","_$_U80.out.22"],
          ["bit_const_0_None2.out","_$_U80.out.23"],
          ["bit_const_0_None3.out","_$_U80.out.24"],
          ["bit_const_0_None9.out","_$_U80.out.25"],
          ["bit_const_0_None5.out","_$_U80.out.26"],
          ["bit_const_0_None7.out","_$_U80.out.27"],
          ["bit_const_0_None11.out","_$_U80.out.28"],
          ["bit_const_0_None10.out","_$_U80.out.29"],
          ["bit_const_0_None12.out","_$_U80.out.30"],
          ["bit_const_0_None13.out","_$_U80.out.31"],
          ["self.b.0:16","_$_U81.out.0:16"],
          ["self.b.15","_$_U81.out.16"],
          ["self.b.15","_$_U81.out.17"],
          ["self.b.15","_$_U81.out.18"],
          ["self.b.15","_$_U81.out.19"],
          ["self.b.15","_$_U81.out.20"],
          ["self.b.15","_$_U81.out.21"],
          ["self.b.15","_$_U81.out.22"],
          ["self.b.15","_$_U81.out.23"],
          ["self.b.15","_$_U81.out.24"],
          ["self.b.15","_$_U81.out.25"],
          ["self.b.15","_$_U81.out.26"],
          ["self.b.15","_$_U81.out.27"],
          ["self.b.15","_$_U81.out.28"],
          ["self.b.15","_$_U81.out.29"],
          ["self.b.15","_$_U81.out.30"],
          ["self.b.15","_$_U81.out.31"],
          ["magma_Bits_32_mul_inst0.out.16:32","_$_U82.out.0:16"],
          ["magma_Bits_32_mul_inst0.out.0:16","_$_U83.out.0:16"],
          ["magma_Bits_1_eq_inst2.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst0.in1","const_1_11.out"],
          ["self.signed_","magma_Bits_1_eq_inst0.in0"],
          ["self.signed_","magma_Bits_1_eq_inst1.in0"],
          ["self.instr","magma_Bits_1_eq_inst2.in0"]
        ]
      },
      "Mux2xOutUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.S","coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["self.I0","coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["self.O","coreir_commonlib_mux2x16_inst0$_join$mux.data.out"]
        ]
      },
      "Mux2xOutUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["self.O","coreir_commonlib_mux2x32_inst0$_join.out"],
          ["self.S","coreir_commonlib_mux2x32_inst0$_join.sel"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",20,"BitIn"]],
          ["inputs",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "MUL_inst0$MUL_comb_inst0$_$_U78":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$_$_U79":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$_$_U80":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$_$_U81":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$_$_U82":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$_$_U83":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$_$_U92":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$_$_U93":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None18":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None19":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None20":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None21":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None22":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None24":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None26":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None27":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None28":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None30":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$bit_const_0_None9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "MUL_inst0$MUL_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "MUL_inst0$MUL_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "MUL_inst0$MUL_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_comb_inst0$_$_U84":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$_$_U85":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$_$_U86":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$_$_U87":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$_$_U88":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$_$_U89":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$_$_U90":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$_$_U91":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",20,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_comb_inst0$const_0_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_comb_inst0$magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          }
        },
        "connections":[
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.out","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["MUL_inst0$MUL_comb_inst0$_$_U83.in","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["MUL_inst0$MUL_comb_inst0$_$_U82.in","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["MUL_inst0$MUL_comb_inst0$_$_U78.in","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["MUL_inst0$MUL_comb_inst0$_$_U79.in","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in0","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.out","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["MUL_inst0$MUL_comb_inst0$_$_U80.in","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["MUL_inst0$MUL_comb_inst0$_$_U81.in","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in1","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.out","MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.0:16","MUL_inst0$MUL_comb_inst0$_$_U78.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None15.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.16"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None16.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.17"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None17.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.18"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None18.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.19"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None19.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.20"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None20.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.21"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None21.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.22"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None22.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.23"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None23.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.24"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None24.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.25"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None25.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.26"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None26.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.27"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None27.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.28"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None28.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.29"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None29.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.30"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None30.out","MUL_inst0$MUL_comb_inst0$_$_U78.out.31"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.0:16","MUL_inst0$MUL_comb_inst0$_$_U79.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.16"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.17"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.18"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.19"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.20"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.21"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.22"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.23"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.24"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.25"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.26"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.27"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.28"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.29"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.30"],
          ["MUL_inst0$MUL_comb_inst0$_$_U92.out.15","MUL_inst0$MUL_comb_inst0$_$_U79.out.31"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.0:16","MUL_inst0$MUL_comb_inst0$_$_U80.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.16"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None8.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.17"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None1.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.18"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None6.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.19"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None4.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.20"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None14.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.21"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None31.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.22"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None2.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.23"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None3.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.24"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None9.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.25"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None5.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.26"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None7.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.27"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None11.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.28"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None10.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.29"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None12.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.30"],
          ["MUL_inst0$MUL_comb_inst0$bit_const_0_None13.out","MUL_inst0$MUL_comb_inst0$_$_U80.out.31"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.0:16","MUL_inst0$MUL_comb_inst0$_$_U81.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.16"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.17"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.18"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.19"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.20"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.21"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.22"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.23"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.24"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.25"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.26"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.27"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.28"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.29"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.30"],
          ["MUL_inst0$MUL_comb_inst0$_$_U93.out.15","MUL_inst0$MUL_comb_inst0$_$_U81.out.31"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","MUL_inst0$MUL_comb_inst0$_$_U82.out.0:16"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","MUL_inst0$MUL_comb_inst0$_$_U83.out.0:16"],
          ["PE_comb_inst0$_$_U89.in","MUL_inst0$MUL_comb_inst0$_$_U92.in"],
          ["PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.out","MUL_inst0$MUL_comb_inst0$_$_U93.in"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in1","MUL_inst0$MUL_comb_inst0$const_0_1.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in1","MUL_inst0$MUL_comb_inst0$const_1_1.out"],
          ["MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in1","MUL_inst0$MUL_comb_inst0$const_1_11.out"],
          ["PE_comb_inst0$_$_U91.out.19","MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in0.0"],
          ["PE_comb_inst0$_$_U91.out.19","MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in0.0"],
          ["PE_comb_inst0$_$_U91.out.0","MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in0.0"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst0.out","PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_comb_inst0$_$_U85.in","PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_comb_inst0$_$_U84.in","PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1","PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst1.out","PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_comb_inst0$_$_U86.in","PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst2.out","PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_comb_inst0$_$_U88.in","PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_comb_inst0$_$_U87.in","PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1","PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst3.out","PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["self.O","PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_comb_inst0$_$_U91.out.1:17","PE_comb_inst0$_$_U84.out.0:16"],
          ["PE_comb_inst0$_$_U91.out.1:17","PE_comb_inst0$_$_U85.out.0:16"],
          ["PE_comb_inst0$_$_U90.out.16:32","PE_comb_inst0$_$_U86.out.0:16"],
          ["PE_comb_inst0$_$_U91.out.1:17","PE_comb_inst0$_$_U87.out.0:16"],
          ["PE_comb_inst0$_$_U91.out.1:17","PE_comb_inst0$_$_U88.out.0:16"],
          ["PE_comb_inst0$_$_U90.out.0:16","PE_comb_inst0$_$_U89.out.0:16"],
          ["self.inputs","PE_comb_inst0$_$_U90.in"],
          ["self.inst","PE_comb_inst0$_$_U91.in"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst0.in0.0","PE_comb_inst0$_$_U91.out.17"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst1.in0.0","PE_comb_inst0$_$_U91.out.17"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst2.in0.0","PE_comb_inst0$_$_U91.out.18"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst3.in0.0","PE_comb_inst0$_$_U91.out.18"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst2.in1","PE_comb_inst0$const_0_1.out"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst0.in1","PE_comb_inst0$const_0_11.out"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst3.in1","PE_comb_inst0$const_1_1.out"],
          ["PE_comb_inst0$magma_Bits_1_eq_inst1.in1","PE_comb_inst0$const_1_11.out"]
        ]
      },
      "PE_comb":{
        "type":["Record",[
          ["inst",["Array",20,"BitIn"]],
          ["inputs",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["self_modules_0_O",["Array",16,"BitIn"]],
          ["O0",["Array",1,"Bit"]],
          ["O1",["Array",1,"Bit"]],
          ["O2",["Array",16,"Bit"]],
          ["O3",["Array",16,"Bit"]],
          ["O4",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "_$_U84":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U85":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U86":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U87":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U88":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_0_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          }
        },
        "connections":[
          ["magma_Bits_1_eq_inst0.out","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["_$_U85.in","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["_$_U84.in","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["magma_Bits_1_eq_inst1.out","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["_$_U86.in","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["self.O3","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["magma_Bits_1_eq_inst2.out","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["_$_U88.in","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["_$_U87.in","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["magma_Bits_1_eq_inst3.out","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["self.self_modules_0_O","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["self.O4","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["self.inst.1:17","_$_U84.out.0:16"],
          ["self.inst.1:17","_$_U85.out.0:16"],
          ["self.inputs.16:32","_$_U86.out.0:16"],
          ["self.inst.1:17","_$_U87.out.0:16"],
          ["self.inst.1:17","_$_U88.out.0:16"],
          ["magma_Bits_1_eq_inst2.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst0.in1","const_0_11.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst3.in1","const_1_11.out"],
          ["self.inst.17","magma_Bits_1_eq_inst0.in0.0"],
          ["self.inst.17","magma_Bits_1_eq_inst1.in0.0"],
          ["self.inst.18","magma_Bits_1_eq_inst2.in0.0"],
          ["self.inst.18","magma_Bits_1_eq_inst3.in0.0"],
          ["self.inst.0","self.O0.0"],
          ["self.inst.19","self.O1.0"],
          ["self.inputs.0:16","self.O2.0:16"]
        ]
      },
      "PE_wrapped":{
        "type":["Record",[
          ["inst",["Array",20,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U82":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U83":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None18":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None19":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None20":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None21":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None22":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None24":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None26":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None27":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None28":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None30":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_inst0$PE_comb_inst0$_$_U84":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$_$_U85":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$_$_U86":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$_$_U87":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$_$_U88":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$_$_U89":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$_$_U90":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$_$_U91":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",20,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_inst0$PE_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_inst0$PE_comb_inst0$const_0_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_inst0$PE_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_inst0$PE_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_wrapped_comb_inst0$_$_U75":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_comb_inst0$_$_U76":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_comb_inst0$_$_U77":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          }
        },
        "connections":[
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.out","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U83.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U82.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in0","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.out","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.in","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.out","PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None15.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None16.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.17"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None17.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.18"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None18.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.19"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None19.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.20"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None20.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.21"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None21.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.22"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None22.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.23"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None23.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.24"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None24.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.25"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None25.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.26"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None26.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.27"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None27.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.28"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None28.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.29"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None29.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.30"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None30.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.31"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.17"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.18"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.19"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.20"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.21"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.22"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.23"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.24"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.25"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.26"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.27"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.28"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.29"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.30"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.31"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None8.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.17"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None1.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.18"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None6.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.19"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None4.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.20"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None14.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.21"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None31.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.22"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None2.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.23"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None3.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.24"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None9.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.25"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None5.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.26"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None7.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.27"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None11.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.28"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None10.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.29"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None12.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.30"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None13.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.31"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.17"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.18"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.19"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.20"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.21"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.22"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.23"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.24"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.25"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.26"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.27"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.28"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.29"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.30"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.31"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U82.out.0:16"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U83.out.0:16"],
          ["PE_inst0$PE_comb_inst0$_$_U89.in","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.in"],
          ["PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.out","PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.in"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$const_0_1.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_1.out"],
          ["PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in1","PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_11.out"],
          ["PE_inst0$PE_comb_inst0$_$_U91.out.19","PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in0.0"],
          ["PE_inst0$PE_comb_inst0$_$_U91.out.19","PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in0.0"],
          ["PE_inst0$PE_comb_inst0$_$_U91.out.0","PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in0.0"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.out","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_inst0$PE_comb_inst0$_$_U85.in","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_inst0$PE_comb_inst0$_$_U84.in","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.out","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_inst0$PE_comb_inst0$_$_U86.in","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst2.out","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_inst0$PE_comb_inst0$_$_U88.in","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_inst0$PE_comb_inst0$_$_U87.in","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst3.out","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["self.O","PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_inst0$PE_comb_inst0$_$_U91.out.1:17","PE_inst0$PE_comb_inst0$_$_U84.out.0:16"],
          ["PE_inst0$PE_comb_inst0$_$_U91.out.1:17","PE_inst0$PE_comb_inst0$_$_U85.out.0:16"],
          ["PE_inst0$PE_comb_inst0$_$_U90.out.16:32","PE_inst0$PE_comb_inst0$_$_U86.out.0:16"],
          ["PE_inst0$PE_comb_inst0$_$_U91.out.1:17","PE_inst0$PE_comb_inst0$_$_U87.out.0:16"],
          ["PE_inst0$PE_comb_inst0$_$_U91.out.1:17","PE_inst0$PE_comb_inst0$_$_U88.out.0:16"],
          ["PE_inst0$PE_comb_inst0$_$_U90.out.0:16","PE_inst0$PE_comb_inst0$_$_U89.out.0:16"],
          ["PE_wrapped_comb_inst0$_$_U75.in","PE_inst0$PE_comb_inst0$_$_U90.in"],
          ["self.inst","PE_inst0$PE_comb_inst0$_$_U91.in"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.in0.0","PE_inst0$PE_comb_inst0$_$_U91.out.17"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.in0.0","PE_inst0$PE_comb_inst0$_$_U91.out.17"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst2.in0.0","PE_inst0$PE_comb_inst0$_$_U91.out.18"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst3.in0.0","PE_inst0$PE_comb_inst0$_$_U91.out.18"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst2.in1","PE_inst0$PE_comb_inst0$const_0_1.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.in1","PE_inst0$PE_comb_inst0$const_0_11.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst3.in1","PE_inst0$PE_comb_inst0$const_1_1.out"],
          ["PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.in1","PE_inst0$PE_comb_inst0$const_1_11.out"],
          ["PE_wrapped_comb_inst0$_$_U76.out.0:16","PE_wrapped_comb_inst0$_$_U75.out.0:16"],
          ["PE_wrapped_comb_inst0$_$_U77.out.0:16","PE_wrapped_comb_inst0$_$_U75.out.16:32"],
          ["self.inputs0","PE_wrapped_comb_inst0$_$_U76.in"],
          ["self.inputs1","PE_wrapped_comb_inst0$_$_U77.in"]
        ]
      },
      "PE_wrapped_comb":{
        "type":["Record",[
          ["inst",["Array",20,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["self_PE_O",["Array",16,"BitIn"]],
          ["O0",["Array",20,"Bit"]],
          ["O1",["Array",32,"Bit"]],
          ["O2","Bit"],
          ["O3",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.inst","self.O0"],
          ["self.inputs0.0:16","self.O1.0:16"],
          ["self.inputs1.0:16","self.O1.16:32"],
          ["self.clk_en","self.O2"],
          ["self.self_PE_O","self.O3"]
        ]
      },
      "WrappedPE_wrapped":{
        "type":["Record",[
          ["inst",["Array",20,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U82":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U83":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None18":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None19":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None20":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None21":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None22":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None24":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None26":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None27":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None28":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None30":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U84":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U85":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U86":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U87":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U88":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U89":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U90":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",20,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$const_0_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U75":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U76":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U77":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          }
        },
        "connections":[
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U83.in","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U82.in","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.in","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.in","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in0","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.in","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.in","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.in1","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.0:16","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None15.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None16.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.17"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None17.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.18"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None18.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.19"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None19.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.20"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None20.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.21"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None21.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.22"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None22.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.23"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None23.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.24"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None24.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.25"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None25.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.26"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None26.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.27"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None27.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.28"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None28.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.29"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None29.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.30"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None30.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U78.out.31"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.0:16","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.17"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.18"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.19"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.20"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.21"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.22"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.23"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.24"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.25"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.26"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.27"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.28"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.29"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.30"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U79.out.31"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.0:16","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None8.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.17"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None1.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.18"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None6.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.19"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None4.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.20"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None14.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.21"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None31.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.22"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None2.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.23"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None3.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.24"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None9.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.25"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None5.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.26"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None7.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.27"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None11.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.28"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None10.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.29"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None12.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.30"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$bit_const_0_None13.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U80.out.31"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.0:16","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.17"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.18"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.19"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.20"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.21"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.22"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.23"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.24"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.25"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.26"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.27"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.28"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.29"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.30"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.out.15","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U81.out.31"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U82.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U83.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U89.in","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U92.in"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.out","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$_$_U93.in"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in1","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$const_0_1.out"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in1","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_1.out"],
          ["PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in1","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$const_1_11.out"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.19","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst0.in0.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.19","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst1.in0.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.0","PE_wrapped_inst0$PE_inst0$MUL_inst0$MUL_comb_inst0$magma_Bits_1_eq_inst2.in0.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.out","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U85.in","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U84.in","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.out","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U86.in","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst2.out","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U88.in","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.0"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U87.in","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.in.1","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst3.out","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.bit.in.0"],
          ["self.O","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join$mux.data.out"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.1:17","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U84.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.1:17","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U85.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U90.out.16:32","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U86.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.1:17","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U87.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.1:17","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U88.out.0:16"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U90.out.0:16","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U89.out.0:16"],
          ["PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U75.in","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U90.in"],
          ["self.inst","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.in"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.in0.0","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.17"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.in0.0","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.17"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst2.in0.0","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.18"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst3.in0.0","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$_$_U91.out.18"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst2.in1","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$const_0_1.out"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst0.in1","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$const_0_11.out"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst3.in1","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$const_1_1.out"],
          ["PE_wrapped_inst0$PE_inst0$PE_comb_inst0$magma_Bits_1_eq_inst1.in1","PE_wrapped_inst0$PE_inst0$PE_comb_inst0$const_1_11.out"],
          ["PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U76.out.0:16","PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U75.out.0:16"],
          ["PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U77.out.0:16","PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U75.out.16:32"],
          ["self.inputs0","PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U76.in"],
          ["self.inputs1","PE_wrapped_inst0$PE_wrapped_comb_inst0$_$_U77.in"]
        ]
      },
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U2$binop.data.out","add_all__U5$binop.data.in.0"],
          ["mul_d1__U3$binop.data.out","add_all__U5$binop.data.in.1"],
          ["add_all__U6$binop.data.in.0","add_all__U5$binop.data.out"],
          ["mul_d2__U4$binop.data.out","add_all__U6$binop.data.in.1"],
          ["add_all__U7$binop.data.in.0","add_all__U6$binop.data.out"],
          ["const_term.out","add_all__U7$binop.data.in.1"],
          ["self.out","add_all__U7$binop.data.out"],
          ["mul_d0__U2$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U3$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U4$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U2$binop.data.in.1"],
          ["self.d.1","mul_d1__U3$binop.data.in.1"],
          ["self.d.2","mul_d2__U4$binop.data.in.1"]
        ]
      },
      "aff__U22":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_d0__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U23$binop.data.out","add_all__U26$binop.data.in.0"],
          ["mul_d1__U24$binop.data.out","add_all__U26$binop.data.in.1"],
          ["add_all__U27$binop.data.in.0","add_all__U26$binop.data.out"],
          ["mul_d2__U25$binop.data.out","add_all__U27$binop.data.in.1"],
          ["add_all__U28$binop.data.in.0","add_all__U27$binop.data.out"],
          ["const_term.out","add_all__U28$binop.data.in.1"],
          ["self.out","add_all__U28$binop.data.out"],
          ["mul_d0__U23$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U24$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U25$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U23$binop.data.in.1"],
          ["self.d.1","mul_d1__U24$binop.data.in.1"],
          ["self.d.2","mul_d2__U25$binop.data.in.1"]
        ]
      },
      "aff__U43":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U47$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U48$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U49$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_d0__U44$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U45$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U46$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U44$binop.data.out","add_all__U47$binop.data.in.0"],
          ["mul_d1__U45$binop.data.out","add_all__U47$binop.data.in.1"],
          ["add_all__U48$binop.data.in.0","add_all__U47$binop.data.out"],
          ["mul_d2__U46$binop.data.out","add_all__U48$binop.data.in.1"],
          ["add_all__U49$binop.data.in.0","add_all__U48$binop.data.out"],
          ["const_term.out","add_all__U49$binop.data.in.1"],
          ["self.out","add_all__U49$binop.data.out"],
          ["mul_d0__U44$binop.data.in.0","coeff_0.out"],
          ["mul_d1__U45$binop.data.in.0","coeff_1.out"],
          ["mul_d2__U46$binop.data.in.0","coeff_2.out"],
          ["self.d.0","mul_d0__U44$binop.data.in.1"],
          ["self.d.1","mul_d1__U45$binop.data.in.1"],
          ["self.d.2","mul_d2__U46$binop.data.in.1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$mul_d0__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U10$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U10$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U11$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U11$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U12$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_1_am__U12$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U8.out"],
          ["d_1_inc$binop.data.in.1","_U81.out"],
          ["d_2_inc$binop.data.in.1","_U82.out"],
          ["inc_time$binop.data.in.1","_U83.out"],
          ["cmp_time$compop.data.in.1","_U9.out"],
          ["affine_func$mul_d0__U2$binop.data.out","affine_func$add_all__U5$binop.data.in.0"],
          ["affine_func$mul_d1__U3$binop.data.out","affine_func$add_all__U5$binop.data.in.1"],
          ["affine_func$add_all__U6$binop.data.in.0","affine_func$add_all__U5$binop.data.out"],
          ["affine_func$mul_d2__U4$binop.data.out","affine_func$add_all__U6$binop.data.in.1"],
          ["affine_func$add_all__U7$binop.data.in.0","affine_func$add_all__U6$binop.data.out"],
          ["affine_func$const_term.out","affine_func$add_all__U7$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U7$binop.data.out"],
          ["affine_func$mul_d0__U2$binop.data.in.0","affine_func$coeff_0.out"],
          ["affine_func$mul_d1__U3$binop.data.in.0","affine_func$coeff_1.out"],
          ["affine_func$mul_d2__U4$binop.data.in.0","affine_func$coeff_2.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U2$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U3$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U4$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["self.clk","cycle_time$reg0.clk"],
          ["inc_time$binop.data.out","cycle_time$reg0.in"],
          ["inc_time$binop.data.in.0","cycle_time$reg0.out"],
          ["time_diff$binop.data.in.1","cycle_time$reg0.out"],
          ["d_0_am__U10$lut$lut.bit.in.2","d_0_am__U10$c0.out"],
          ["true1.out","d_0_am__U10$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U10$lut$lut.bit.in.1"],
          ["d_0_am__U11$lut$lut.bit.in.0","d_0_am__U10$lut$lut.bit.out"],
          ["d_0_am__U11$lut$lut.bit.in.2","d_0_am__U11$c0.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U11$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U11$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U12$lut$lut.bit.in.2","d_1_am__U12$c0.out"],
          ["true2.out","d_1_am__U12$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U12$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U12$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "affine_func$mul_d0__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U31$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U31$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U32$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U32$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U33$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_1_am__U33$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U29.out"],
          ["d_1_inc$binop.data.in.1","_U291.out"],
          ["d_2_inc$binop.data.in.1","_U292.out"],
          ["inc_time$binop.data.in.1","_U293.out"],
          ["cmp_time$compop.data.in.1","_U30.out"],
          ["affine_func$mul_d0__U23$binop.data.out","affine_func$add_all__U26$binop.data.in.0"],
          ["affine_func$mul_d1__U24$binop.data.out","affine_func$add_all__U26$binop.data.in.1"],
          ["affine_func$add_all__U27$binop.data.in.0","affine_func$add_all__U26$binop.data.out"],
          ["affine_func$mul_d2__U25$binop.data.out","affine_func$add_all__U27$binop.data.in.1"],
          ["affine_func$add_all__U28$binop.data.in.0","affine_func$add_all__U27$binop.data.out"],
          ["affine_func$const_term.out","affine_func$add_all__U28$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U28$binop.data.out"],
          ["affine_func$mul_d0__U23$binop.data.in.0","affine_func$coeff_0.out"],
          ["affine_func$mul_d1__U24$binop.data.in.0","affine_func$coeff_1.out"],
          ["affine_func$mul_d2__U25$binop.data.in.0","affine_func$coeff_2.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U23$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U24$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U25$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["self.clk","cycle_time$reg0.clk"],
          ["inc_time$binop.data.out","cycle_time$reg0.in"],
          ["inc_time$binop.data.in.0","cycle_time$reg0.out"],
          ["time_diff$binop.data.in.1","cycle_time$reg0.out"],
          ["d_0_am__U31$lut$lut.bit.in.2","d_0_am__U31$c0.out"],
          ["true1.out","d_0_am__U31$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U31$lut$lut.bit.in.1"],
          ["d_0_am__U32$lut$lut.bit.in.0","d_0_am__U31$lut$lut.bit.out"],
          ["d_0_am__U32$lut$lut.bit.in.2","d_0_am__U32$c0.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U32$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U32$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U33$lut$lut.bit.in.2","d_1_am__U33$c0.out"],
          ["true2.out","d_1_am__U33$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U33$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U33$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U47$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U48$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U49$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "affine_func$mul_d0__U44$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U45$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U46$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U52$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U52$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U53$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_0_am__U53$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U54$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_1_am__U54$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U50.out"],
          ["d_1_inc$binop.data.in.1","_U501.out"],
          ["d_2_inc$binop.data.in.1","_U502.out"],
          ["inc_time$binop.data.in.1","_U503.out"],
          ["cmp_time$compop.data.in.1","_U51.out"],
          ["affine_func$mul_d0__U44$binop.data.out","affine_func$add_all__U47$binop.data.in.0"],
          ["affine_func$mul_d1__U45$binop.data.out","affine_func$add_all__U47$binop.data.in.1"],
          ["affine_func$add_all__U48$binop.data.in.0","affine_func$add_all__U47$binop.data.out"],
          ["affine_func$mul_d2__U46$binop.data.out","affine_func$add_all__U48$binop.data.in.1"],
          ["affine_func$add_all__U49$binop.data.in.0","affine_func$add_all__U48$binop.data.out"],
          ["affine_func$const_term.out","affine_func$add_all__U49$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U49$binop.data.out"],
          ["affine_func$mul_d0__U44$binop.data.in.0","affine_func$coeff_0.out"],
          ["affine_func$mul_d1__U45$binop.data.in.0","affine_func$coeff_1.out"],
          ["affine_func$mul_d2__U46$binop.data.in.0","affine_func$coeff_2.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U44$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U45$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U46$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["self.clk","cycle_time$reg0.clk"],
          ["inc_time$binop.data.out","cycle_time$reg0.in"],
          ["inc_time$binop.data.in.0","cycle_time$reg0.out"],
          ["time_diff$binop.data.in.1","cycle_time$reg0.out"],
          ["d_0_am__U52$lut$lut.bit.in.2","d_0_am__U52$c0.out"],
          ["true1.out","d_0_am__U52$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U52$lut$lut.bit.in.1"],
          ["d_0_am__U53$lut$lut.bit.in.0","d_0_am__U52$lut$lut.bit.out"],
          ["d_0_am__U53$lut$lut.bit.in.2","d_0_am__U53$c0.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U53$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U53$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U54$lut$lut.bit.in.2","d_1_am__U54$c0.out"],
          ["true2.out","d_1_am__U54$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U54$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U54$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "array_delay_U13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U15$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U16$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U14$reg0.clk"],
          ["self.in.0","_U14$reg0.in"],
          ["self.out.0","_U14$reg0.out"],
          ["self.clk","_U15$reg0.clk"],
          ["self.in.1","_U15$reg0.in"],
          ["self.out.1","_U15$reg0.out"],
          ["self.clk","_U16$reg0.clk"],
          ["self.in.2","_U16$reg0.in"],
          ["self.out.2","_U16$reg0.out"]
        ]
      },
      "array_delay_U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U19$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U18$reg0.clk"],
          ["self.in.0","_U18$reg0.in"],
          ["self.out.0","_U18$reg0.out"],
          ["self.clk","_U19$reg0.clk"],
          ["self.in.1","_U19$reg0.in"],
          ["self.out.1","_U19$reg0.out"],
          ["self.clk","_U20$reg0.clk"],
          ["self.in.2","_U20$reg0.in"],
          ["self.out.2","_U20$reg0.out"]
        ]
      },
      "array_delay_U34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U35$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U36$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U37$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U35$reg0.clk"],
          ["self.in.0","_U35$reg0.in"],
          ["self.out.0","_U35$reg0.out"],
          ["self.clk","_U36$reg0.clk"],
          ["self.in.1","_U36$reg0.in"],
          ["self.out.1","_U36$reg0.out"],
          ["self.clk","_U37$reg0.clk"],
          ["self.in.2","_U37$reg0.in"],
          ["self.out.2","_U37$reg0.out"]
        ]
      },
      "array_delay_U38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U39$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U40$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U41$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U39$reg0.clk"],
          ["self.in.0","_U39$reg0.in"],
          ["self.out.0","_U39$reg0.out"],
          ["self.clk","_U40$reg0.clk"],
          ["self.in.1","_U40$reg0.in"],
          ["self.out.1","_U40$reg0.out"],
          ["self.clk","_U41$reg0.clk"],
          ["self.in.2","_U41$reg0.in"],
          ["self.out.2","_U41$reg0.out"]
        ]
      },
      "array_delay_U55":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U56$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U57$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U58$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U56$reg0.clk"],
          ["self.in.0","_U56$reg0.in"],
          ["self.out.0","_U56$reg0.out"],
          ["self.clk","_U57$reg0.clk"],
          ["self.in.1","_U57$reg0.in"],
          ["self.out.1","_U57$reg0.out"],
          ["self.clk","_U58$reg0.clk"],
          ["self.in.2","_U58$reg0.in"],
          ["self.out.2","_U58$reg0.out"]
        ]
      },
      "array_delay_U59":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U60$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U61$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U62$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U60$reg0.clk"],
          ["self.in.0","_U60$reg0.in"],
          ["self.out.0","_U60$reg0.out"],
          ["self.clk","_U61$reg0.clk"],
          ["self.in.1","_U61$reg0.in"],
          ["self.out.1","_U61$reg0.out"],
          ["self.clk","_U62$reg0.clk"],
          ["self.in.2","_U62$reg0.in"],
          ["self.out.2","_U62$reg0.out"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["mult_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.mult_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_mult_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["mult_stencil_op_hcompute_mult_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c139937675413840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h40004"]}
          },
          "inner_compute$c139937675535888":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inner_compute$c139937675536400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$i139937675093520_i139937675601168":{
            "modref":"global.WrappedPE_wrapped"
          }
        },
        "connections":[
          ["inner_compute$i139937675093520_i139937675601168.inst","inner_compute$c139937675413840.out"],
          ["inner_compute$i139937675093520_i139937675601168.clk_en","inner_compute$c139937675535888.out"],
          ["inner_compute$i139937675093520_i139937675601168.inputs1","inner_compute$c139937675536400.out"],
          ["self.clk","inner_compute$i139937675093520_i139937675601168.CLK"],
          ["self.mult_stencil_op_hcompute_mult_stencil_write.0","inner_compute$i139937675093520_i139937675601168.O"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_read.0","inner_compute$i139937675093520_i139937675601168.inputs0"]
        ]
      },
      "delay__U63":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U65$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U66$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U64$reg0.clk"],
          ["self.wdata","_U64$reg0.in"],
          ["_U65$reg0.in","_U64$reg0.out"],
          ["self.clk","_U65$reg0.clk"],
          ["_U66$reg0.in","_U65$reg0.out"],
          ["self.clk","_U66$reg0.clk"],
          ["self.rdata","_U66$reg0.out"]
        ]
      },
      "delay__U68":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U69$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U71$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U72$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U69$reg0.clk"],
          ["self.wdata","_U69$reg0.in"],
          ["_U70$reg0.in","_U69$reg0.out"],
          ["self.clk","_U70$reg0.clk"],
          ["_U71$reg0.in","_U70$reg0.out"],
          ["self.clk","_U71$reg0.clk"],
          ["_U72$reg0.in","_U71$reg0.out"],
          ["self.clk","_U72$reg0.clk"],
          ["self.rdata","_U72$reg0.out"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_mapped":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_mult_stencil":{
        "type":["Record",[
          ["out_mult_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p2__259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_259_260$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_259_260$binop.data.in.1","const_p2__259.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_259_260$binop.data.in.0"],
          ["self.out_mult_stencil","mul_hw_input_global_wrapper_stencil_1_259_260$binop.data.out"]
        ]
      },
      "hcompute_mult_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["arst",["Named","coreir.arstIn"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_mult_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c139937675413840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h40004"]}
          },
          "c139937675535888":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "c139937675536400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "i139937675093520_i139937675601168":{
            "modref":"global.WrappedPE_wrapped"
          }
        },
        "connections":[
          ["i139937675093520_i139937675601168.inst","c139937675413840.out"],
          ["i139937675093520_i139937675601168.clk_en","c139937675535888.out"],
          ["i139937675093520_i139937675601168.inputs1","c139937675536400.out"],
          ["self.arst","i139937675093520_i139937675601168.ASYNCRESET"],
          ["self.clk","i139937675093520_i139937675601168.CLK"],
          ["self.out_mult_stencil","i139937675093520_i139937675601168.O"],
          ["self.in0_hw_input_global_wrapper_stencil.0","i139937675093520_i139937675601168.inputs0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_read_ren","BitIn"],
          ["op_hcompute_mult_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U67$_U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "delay_sr_U67$_U65$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "delay_sr_U67$_U66$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","delay_sr_U67$_U64$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","delay_sr_U67$_U64$reg0.in"],
          ["delay_sr_U67$_U65$reg0.in","delay_sr_U67$_U64$reg0.out"],
          ["self.clk","delay_sr_U67$_U65$reg0.clk"],
          ["delay_sr_U67$_U66$reg0.in","delay_sr_U67$_U65$reg0.out"],
          ["self.clk","delay_sr_U67$_U66$reg0.clk"],
          ["self.op_hcompute_mult_stencil_read.0","delay_sr_U67$_U66$reg0.out"]
        ]
      },
      "mapping_function_0":{
        "type":["Record",[
          ["const0",["Array",16,"BitIn"]],
          ["in0",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "mapping_function_0_comb_inst0$magma_Bits_16_mul_inst0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0","mapping_function_0_comb_inst0$magma_Bits_16_mul_inst0$binop.data.in.0"],
          ["self.const0","mapping_function_0_comb_inst0$magma_Bits_16_mul_inst0$binop.data.in.1"],
          ["self.O","mapping_function_0_comb_inst0$magma_Bits_16_mul_inst0$binop.data.out"]
        ]
      },
      "mapping_function_0_comb":{
        "type":["Record",[
          ["const0",["Array",16,"BitIn"]],
          ["in0",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "magma_Bits_16_mul_inst0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0","magma_Bits_16_mul_inst0$binop.data.in.0"],
          ["self.const0","magma_Bits_16_mul_inst0$binop.data.in.1"],
          ["self.O","magma_Bits_16_mul_inst0$binop.data.out"]
        ]
      },
      "mapping_function_1":{
        "type":["Record",[
          ["in0",["Array",16,"BitIn"]],
          ["in1",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "mapping_function_1_comb_inst0$magma_Bits_16_mul_inst0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0","mapping_function_1_comb_inst0$magma_Bits_16_mul_inst0$binop.data.in.0"],
          ["self.in1","mapping_function_1_comb_inst0$magma_Bits_16_mul_inst0$binop.data.in.1"],
          ["self.O","mapping_function_1_comb_inst0$magma_Bits_16_mul_inst0$binop.data.out"]
        ]
      },
      "mapping_function_1_comb":{
        "type":["Record",[
          ["in0",["Array",16,"BitIn"]],
          ["in1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "magma_Bits_16_mul_inst0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0","magma_Bits_16_mul_inst0$binop.data.in.0"],
          ["self.in1","magma_Bits_16_mul_inst0$binop.data.in.1"],
          ["self.O","magma_Bits_16_mul_inst0$binop.data.out"]
        ]
      },
      "mapping_function_2":{
        "type":["Record",[
          ["const0",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.const0","self.O"]
        ]
      },
      "mapping_function_2_comb":{
        "type":["Record",[
          ["const0",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.const0","self.O"]
        ]
      },
      "mult_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_mult_stencil_write_wen","BitIn"],
          ["op_hcompute_mult_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U73$_U69$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "delay_sr_U73$_U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "delay_sr_U73$_U71$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "delay_sr_U73$_U72$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","delay_sr_U73$_U69$reg0.clk"],
          ["self.op_hcompute_mult_stencil_write.0","delay_sr_U73$_U69$reg0.in"],
          ["delay_sr_U73$_U70$reg0.in","delay_sr_U73$_U69$reg0.out"],
          ["self.clk","delay_sr_U73$_U70$reg0.clk"],
          ["delay_sr_U73$_U71$reg0.in","delay_sr_U73$_U70$reg0.out"],
          ["self.clk","delay_sr_U73$_U71$reg0.clk"],
          ["delay_sr_U73$_U72$reg0.in","delay_sr_U73$_U71$reg0.out"],
          ["self.clk","delay_sr_U73$_U72$reg0.clk"],
          ["self.op_hcompute_hw_output_stencil_read.0","delay_sr_U73$_U72$reg0.out"]
        ]
      },
      "pointwise":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U74$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$delay_sr_U67$_U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$delay_sr_U67$_U65$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$delay_sr_U67$_U66$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_en":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "mult_stencil$delay_sr_U73$_U69$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil$delay_sr_U73$_U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil$delay_sr_U73$_U71$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "mult_stencil$delay_sr_U73$_U72$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d0__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d1__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d2__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U10$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U10$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U11$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U11$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_am__U12$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_am__U12$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller$true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars$_U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars$_U15$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars$_U16$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U47$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U48$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U49$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U44$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U45$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U46$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U52$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U52$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U53$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U53$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U54$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U54$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil$inner_compute$c139937675413840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h40004"]}
          },
          "op_hcompute_mult_stencil$inner_compute$c139937675535888":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_mult_stencil$inner_compute$c139937675536400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil$inner_compute$i139937675093520_i139937675601168":{
            "modref":"global.WrappedPE_wrapped"
          },
          "op_hcompute_mult_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$mul_d0__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$mul_d1__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$affine_func$mul_d2__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$cycle_time$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_am__U31$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_am__U31$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_am__U32$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_am__U32$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_am__U33$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_am__U33$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_port_controller$inc_time$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_mult_stencil_port_controller$true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil_port_controller$true1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil_port_controller$true2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil_write_start_control_vars$_U35$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_write_start_control_vars$_U36$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil_write_start_control_vars$_U37$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","_U74$reg0.in"],
          ["hw_input_global_wrapper_stencil$delay_sr_U67$_U64$reg0.in","_U74$reg0.out"],
          ["hw_input_global_wrapper_stencil$delay_sr_U67$_U65$reg0.in","hw_input_global_wrapper_stencil$delay_sr_U67$_U64$reg0.out"],
          ["hw_input_global_wrapper_stencil$delay_sr_U67$_U66$reg0.in","hw_input_global_wrapper_stencil$delay_sr_U67$_U65$reg0.out"],
          ["op_hcompute_mult_stencil$inner_compute$i139937675093520_i139937675601168.inputs0","hw_input_global_wrapper_stencil$delay_sr_U67$_U66$reg0.out"],
          ["mult_stencil$delay_sr_U73$_U72$reg0.out","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$cmp_time$compop.bit.out","io1_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid.in"],
          ["op_hcompute_hw_output_stencil_exe_start.out","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_en.in"],
          ["op_hcompute_mult_stencil$inner_compute$i139937675093520_i139937675601168.O","mult_stencil$delay_sr_U73$_U69$reg0.in"],
          ["mult_stencil$delay_sr_U73$_U70$reg0.in","mult_stencil$delay_sr_U73$_U69$reg0.out"],
          ["mult_stencil$delay_sr_U73$_U71$reg0.in","mult_stencil$delay_sr_U73$_U70$reg0.out"],
          ["mult_stencil$delay_sr_U73$_U72$reg0.in","mult_stencil$delay_sr_U73$_U71$reg0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$cmp_time$compop.bit.out","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U8.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U81.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U82.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$inc_time$binop.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U83.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$_U9.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d0__U2$binop.data.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U5$binop.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d1__U3$binop.data.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U5$binop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U6$binop.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U5$binop.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d2__U4$binop.data.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U6$binop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U7$binop.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U6$binop.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$const_term.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U7$binop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$add_all__U7$binop.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d0__U2$binop.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$coeff_0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d1__U3$binop.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$coeff_1.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d2__U4$binop.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$coeff_2.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d0__U2$binop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d1__U3$binop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$affine_func$mul_d2__U4$binop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$time_diff$binop.data.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$inc_time$binop.data.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$cycle_time$reg0.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$inc_time$binop.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U10$lut$lut.bit.in.2","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U10$c0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$true1.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U10$lut$lut.bit.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U10$lut$lut.bit.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U11$lut$lut.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U10$lut$lut.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U11$lut$lut.bit.in.2","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U11$c0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U11$lut$lut.bit.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_am__U11$lut$lut.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_max.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars$_U14$reg0.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_0_reg$reg0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_am__U12$lut$lut.bit.in.2","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_am__U12$c0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$true2.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_am__U12$lut$lut.bit.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_am__U12$lut$lut.bit.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_am__U12$lut$lut.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_max.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars$_U15$reg0.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_1_reg$reg0.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_max.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$true.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars$_U16$reg0.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller$d_2_reg$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U50.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U501.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U502.out"],
          ["op_hcompute_hw_output_stencil_port_controller$inc_time$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U503.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U51.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U44$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U47$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U45$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U47$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U48$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U47$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U46$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U48$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U49$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U48$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$const_term.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U49$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U49$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U44$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U45$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U46$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U44$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U45$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U46$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.out","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$inc_time$binop.data.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$reg0.in"],
          ["op_hcompute_hw_output_stencil_port_controller$inc_time$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U52$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U52$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true1.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U52$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U52$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U53$lut$lut.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U52$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U53$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U53$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U53$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U53$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_max.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_am__U54$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_1_am__U54$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true2.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U54$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U54$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_am__U54$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_max.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_max.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_mult_stencil$inner_compute$i139937675093520_i139937675601168.inst","op_hcompute_mult_stencil$inner_compute$c139937675413840.out"],
          ["op_hcompute_mult_stencil$inner_compute$i139937675093520_i139937675601168.clk_en","op_hcompute_mult_stencil$inner_compute$c139937675535888.out"],
          ["op_hcompute_mult_stencil$inner_compute$i139937675093520_i139937675601168.inputs1","op_hcompute_mult_stencil$inner_compute$c139937675536400.out"],
          ["op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out","op_hcompute_mult_stencil_exe_start.in"],
          ["op_hcompute_mult_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_mult_stencil_port_controller$_U29.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_mult_stencil_port_controller$_U291.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_mult_stencil_port_controller$_U292.out"],
          ["op_hcompute_mult_stencil_port_controller$inc_time$binop.data.in.1","op_hcompute_mult_stencil_port_controller$_U293.out"],
          ["op_hcompute_mult_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_mult_stencil_port_controller$_U30.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d0__U23$binop.data.out","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U26$binop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d1__U24$binop.data.out","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U26$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$add_all__U27$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U26$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d2__U25$binop.data.out","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U27$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$add_all__U28$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U27$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$const_term.out","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U28$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$add_all__U28$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d0__U23$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$coeff_0.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d1__U24$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$coeff_1.out"],
          ["op_hcompute_mult_stencil_port_controller$affine_func$mul_d2__U25$binop.data.in.0","op_hcompute_mult_stencil_port_controller$affine_func$coeff_2.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$affine_func$mul_d0__U23$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$affine_func$mul_d1__U24$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$affine_func$mul_d2__U25$binop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$time_diff$binop.data.out","op_hcompute_mult_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$inc_time$binop.data.out","op_hcompute_mult_stencil_port_controller$cycle_time$reg0.in"],
          ["op_hcompute_mult_stencil_port_controller$inc_time$binop.data.in.0","op_hcompute_mult_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_mult_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_mult_stencil_port_controller$cycle_time$reg0.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_am__U31$lut$lut.bit.in.2","op_hcompute_mult_stencil_port_controller$d_0_am__U31$c0.out"],
          ["op_hcompute_mult_stencil_port_controller$true1.out","op_hcompute_mult_stencil_port_controller$d_0_am__U31$lut$lut.bit.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_mult_stencil_port_controller$d_0_am__U31$lut$lut.bit.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_am__U32$lut$lut.bit.in.0","op_hcompute_mult_stencil_port_controller$d_0_am__U31$lut$lut.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_am__U32$lut$lut.bit.in.2","op_hcompute_mult_stencil_port_controller$d_0_am__U32$c0.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_mult_stencil_port_controller$d_0_am__U32$lut$lut.bit.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_0_am__U32$lut$lut.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_0_max.out","op_hcompute_mult_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_mult_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_mult_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_mult_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U35$reg0.in","op_hcompute_mult_stencil_port_controller$d_0_reg$reg0.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_am__U33$lut$lut.bit.in.2","op_hcompute_mult_stencil_port_controller$d_1_am__U33$c0.out"],
          ["op_hcompute_mult_stencil_port_controller$true2.out","op_hcompute_mult_stencil_port_controller$d_1_am__U33$lut$lut.bit.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_mult_stencil_port_controller$d_1_am__U33$lut$lut.bit.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_1_am__U33$lut$lut.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_1_max.out","op_hcompute_mult_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_mult_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_mult_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_mult_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U36$reg0.in","op_hcompute_mult_stencil_port_controller$d_1_reg$reg0.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_max.out","op_hcompute_mult_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_mult_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_mult_stencil_port_controller$true.out","op_hcompute_mult_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_mult_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_mult_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_mult_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_mult_stencil_write_start_control_vars$_U37$reg0.in","op_hcompute_mult_stencil_port_controller$d_2_reg$reg0.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.clk","reg0.clk"],
              ["self.in","reg0.in"],
              ["self.out","reg0.out"]
            ]
          }],
          [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.en","enMux$mux.bit.in.0"],
              ["self.in","enMux$mux.data.in.0"],
              ["reg0.out","enMux$mux.data.in.1"],
              ["reg0.in","enMux$mux.data.out"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"},
        "modules":[
          [{"type":["CoreIRType",["Array",16,"Bit"]]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "connections":[
              ["self.out","self.in"]
            ]
          }],
          [{"type":["CoreIRType",["Array",20,"Bit"]]},{
            "type":["Record",[
              ["in",["Array",20,"BitIn"]],
              ["out",["Array",20,"Bit"]]
            ]],
            "connections":[
              ["self.out","self.in"]
            ]
          }],
          [{"type":["CoreIRType",["Array",32,"Bit"]]},{
            "type":["Record",[
              ["in",["Array",32,"BitIn"]],
              ["out",["Array",32,"Bit"]]
            ]],
            "connections":[
              ["self.out","self.in"]
            ]
          }],
          [{"type":["CoreIRType",["Array",16,"BitIn"]]},{
            "type":["Record",[
              ["in",["Array",16,"Bit"]],
              ["out",["Array",16,"BitIn"]]
            ]],
            "connections":[
              ["self.out","self.in"]
            ]
          }],
          [{"type":["CoreIRType",["Array",32,"BitIn"]]},{
            "type":["Record",[
              ["in",["Array",32,"Bit"]],
              ["out",["Array",32,"BitIn"]]
            ]],
            "connections":[
              ["self.out","self.in"]
            ]
          }]
        ]
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"sparse",[
        [{"type":["CoreIRType",["Array",16,"BitIn"]]},["Record",[["in",["Array",16,"Bit"]],["out",["Array",16,"BitIn"]]]]],
        [{"type":["CoreIRType",["Array",16,"Bit"]]},["Record",[["in",["Array",16,"BitIn"]],["out",["Array",16,"Bit"]]]]],
        [{"type":["CoreIRType",["Array",32,"BitIn"]]},["Record",[["in",["Array",32,"Bit"]],["out",["Array",32,"BitIn"]]]]],
        [{"type":["CoreIRType",["Array",32,"Bit"]]},["Record",[["in",["Array",32,"BitIn"]],["out",["Array",32,"Bit"]]]]],
        [{"type":["CoreIRType",["Array",20,"Bit"]]},["Record",[["in",["Array",20,"BitIn"]],["out",["Array",20,"Bit"]]]]]
      ]]
    }
  }
}
}
