connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[8]_8[0]} {design_1_i/radio_ibus_0/U0/channels[8]_8[1]} {design_1_i/radio_ibus_0/U0/channels[8]_8[2]} {design_1_i/radio_ibus_0/U0/channels[8]_8[3]} {design_1_i/radio_ibus_0/U0/channels[8]_8[4]} {design_1_i/radio_ibus_0/U0/channels[8]_8[5]} {design_1_i/radio_ibus_0/U0/channels[8]_8[6]} {design_1_i/radio_ibus_0/U0/channels[8]_8[7]} {design_1_i/radio_ibus_0/U0/channels[8]_8[8]} {design_1_i/radio_ibus_0/U0/channels[8]_8[9]} {design_1_i/radio_ibus_0/U0/channels[8]_8[10]} {design_1_i/radio_ibus_0/U0/channels[8]_8[11]} {design_1_i/radio_ibus_0/U0/channels[8]_8[12]} {design_1_i/radio_ibus_0/U0/channels[8]_8[13]} {design_1_i/radio_ibus_0/U0/channels[8]_8[14]} {design_1_i/radio_ibus_0/U0/channels[8]_8[15]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[7]_7[0]} {design_1_i/radio_ibus_0/U0/channels[7]_7[1]} {design_1_i/radio_ibus_0/U0/channels[7]_7[2]} {design_1_i/radio_ibus_0/U0/channels[7]_7[3]} {design_1_i/radio_ibus_0/U0/channels[7]_7[4]} {design_1_i/radio_ibus_0/U0/channels[7]_7[5]} {design_1_i/radio_ibus_0/U0/channels[7]_7[6]} {design_1_i/radio_ibus_0/U0/channels[7]_7[7]} {design_1_i/radio_ibus_0/U0/channels[7]_7[8]} {design_1_i/radio_ibus_0/U0/channels[7]_7[9]} {design_1_i/radio_ibus_0/U0/channels[7]_7[10]} {design_1_i/radio_ibus_0/U0/channels[7]_7[11]} {design_1_i/radio_ibus_0/U0/channels[7]_7[12]} {design_1_i/radio_ibus_0/U0/channels[7]_7[13]} {design_1_i/radio_ibus_0/U0/channels[7]_7[14]} {design_1_i/radio_ibus_0/U0/channels[7]_7[15]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[5]_5[0]} {design_1_i/radio_ibus_0/U0/channels[5]_5[1]} {design_1_i/radio_ibus_0/U0/channels[5]_5[2]} {design_1_i/radio_ibus_0/U0/channels[5]_5[3]} {design_1_i/radio_ibus_0/U0/channels[5]_5[4]} {design_1_i/radio_ibus_0/U0/channels[5]_5[5]} {design_1_i/radio_ibus_0/U0/channels[5]_5[6]} {design_1_i/radio_ibus_0/U0/channels[5]_5[7]} {design_1_i/radio_ibus_0/U0/channels[5]_5[8]} {design_1_i/radio_ibus_0/U0/channels[5]_5[9]} {design_1_i/radio_ibus_0/U0/channels[5]_5[10]} {design_1_i/radio_ibus_0/U0/channels[5]_5[11]} {design_1_i/radio_ibus_0/U0/channels[5]_5[12]} {design_1_i/radio_ibus_0/U0/channels[5]_5[13]} {design_1_i/radio_ibus_0/U0/channels[5]_5[14]} {design_1_i/radio_ibus_0/U0/channels[5]_5[15]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[9]_9[0]} {design_1_i/radio_ibus_0/U0/channels[9]_9[1]} {design_1_i/radio_ibus_0/U0/channels[9]_9[2]} {design_1_i/radio_ibus_0/U0/channels[9]_9[3]} {design_1_i/radio_ibus_0/U0/channels[9]_9[4]} {design_1_i/radio_ibus_0/U0/channels[9]_9[5]} {design_1_i/radio_ibus_0/U0/channels[9]_9[6]} {design_1_i/radio_ibus_0/U0/channels[9]_9[7]} {design_1_i/radio_ibus_0/U0/channels[9]_9[8]} {design_1_i/radio_ibus_0/U0/channels[9]_9[9]} {design_1_i/radio_ibus_0/U0/channels[9]_9[10]} {design_1_i/radio_ibus_0/U0/channels[9]_9[11]} {design_1_i/radio_ibus_0/U0/channels[9]_9[12]} {design_1_i/radio_ibus_0/U0/channels[9]_9[13]} {design_1_i/radio_ibus_0/U0/channels[9]_9[14]} {design_1_i/radio_ibus_0/U0/channels[9]_9[15]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[15]_15[0]} {design_1_i/radio_ibus_0/U0/channels[15]_15[1]} {design_1_i/radio_ibus_0/U0/channels[15]_15[2]} {design_1_i/radio_ibus_0/U0/channels[15]_15[3]} {design_1_i/radio_ibus_0/U0/channels[15]_15[4]} {design_1_i/radio_ibus_0/U0/channels[15]_15[5]} {design_1_i/radio_ibus_0/U0/channels[15]_15[6]} {design_1_i/radio_ibus_0/U0/channels[15]_15[7]} {design_1_i/radio_ibus_0/U0/channels[15]_15[8]} {design_1_i/radio_ibus_0/U0/channels[15]_15[9]} {design_1_i/radio_ibus_0/U0/channels[15]_15[10]} {design_1_i/radio_ibus_0/U0/channels[15]_15[11]} {design_1_i/radio_ibus_0/U0/channels[15]_15[12]} {design_1_i/radio_ibus_0/U0/channels[15]_15[13]} {design_1_i/radio_ibus_0/U0/channels[15]_15[14]} {design_1_i/radio_ibus_0/U0/channels[15]_15[15]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[1]_1[0]} {design_1_i/radio_ibus_0/U0/channels[1]_1[1]} {design_1_i/radio_ibus_0/U0/channels[1]_1[2]} {design_1_i/radio_ibus_0/U0/channels[1]_1[3]} {design_1_i/radio_ibus_0/U0/channels[1]_1[4]} {design_1_i/radio_ibus_0/U0/channels[1]_1[5]} {design_1_i/radio_ibus_0/U0/channels[1]_1[6]} {design_1_i/radio_ibus_0/U0/channels[1]_1[7]} {design_1_i/radio_ibus_0/U0/channels[1]_1[8]} {design_1_i/radio_ibus_0/U0/channels[1]_1[9]} {design_1_i/radio_ibus_0/U0/channels[1]_1[10]} {design_1_i/radio_ibus_0/U0/channels[1]_1[11]} {design_1_i/radio_ibus_0/U0/channels[1]_1[12]} {design_1_i/radio_ibus_0/U0/channels[1]_1[13]} {design_1_i/radio_ibus_0/U0/channels[1]_1[14]} {design_1_i/radio_ibus_0/U0/channels[1]_1[15]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[12]_12[0]} {design_1_i/radio_ibus_0/U0/channels[12]_12[1]} {design_1_i/radio_ibus_0/U0/channels[12]_12[2]} {design_1_i/radio_ibus_0/U0/channels[12]_12[3]} {design_1_i/radio_ibus_0/U0/channels[12]_12[4]} {design_1_i/radio_ibus_0/U0/channels[12]_12[5]} {design_1_i/radio_ibus_0/U0/channels[12]_12[6]} {design_1_i/radio_ibus_0/U0/channels[12]_12[7]} {design_1_i/radio_ibus_0/U0/channels[12]_12[8]} {design_1_i/radio_ibus_0/U0/channels[12]_12[9]} {design_1_i/radio_ibus_0/U0/channels[12]_12[10]} {design_1_i/radio_ibus_0/U0/channels[12]_12[11]} {design_1_i/radio_ibus_0/U0/channels[12]_12[12]} {design_1_i/radio_ibus_0/U0/channels[12]_12[13]} {design_1_i/radio_ibus_0/U0/channels[12]_12[14]} {design_1_i/radio_ibus_0/U0/channels[12]_12[15]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[13]_13[0]} {design_1_i/radio_ibus_0/U0/channels[13]_13[1]} {design_1_i/radio_ibus_0/U0/channels[13]_13[2]} {design_1_i/radio_ibus_0/U0/channels[13]_13[3]} {design_1_i/radio_ibus_0/U0/channels[13]_13[4]} {design_1_i/radio_ibus_0/U0/channels[13]_13[5]} {design_1_i/radio_ibus_0/U0/channels[13]_13[6]} {design_1_i/radio_ibus_0/U0/channels[13]_13[7]} {design_1_i/radio_ibus_0/U0/channels[13]_13[8]} {design_1_i/radio_ibus_0/U0/channels[13]_13[9]} {design_1_i/radio_ibus_0/U0/channels[13]_13[10]} {design_1_i/radio_ibus_0/U0/channels[13]_13[11]} {design_1_i/radio_ibus_0/U0/channels[13]_13[12]} {design_1_i/radio_ibus_0/U0/channels[13]_13[13]} {design_1_i/radio_ibus_0/U0/channels[13]_13[14]} {design_1_i/radio_ibus_0/U0/channels[13]_13[15]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[14]_14[0]} {design_1_i/radio_ibus_0/U0/channels[14]_14[1]} {design_1_i/radio_ibus_0/U0/channels[14]_14[2]} {design_1_i/radio_ibus_0/U0/channels[14]_14[3]} {design_1_i/radio_ibus_0/U0/channels[14]_14[4]} {design_1_i/radio_ibus_0/U0/channels[14]_14[5]} {design_1_i/radio_ibus_0/U0/channels[14]_14[6]} {design_1_i/radio_ibus_0/U0/channels[14]_14[7]} {design_1_i/radio_ibus_0/U0/channels[14]_14[8]} {design_1_i/radio_ibus_0/U0/channels[14]_14[9]} {design_1_i/radio_ibus_0/U0/channels[14]_14[10]} {design_1_i/radio_ibus_0/U0/channels[14]_14[11]} {design_1_i/radio_ibus_0/U0/channels[14]_14[12]} {design_1_i/radio_ibus_0/U0/channels[14]_14[13]} {design_1_i/radio_ibus_0/U0/channels[14]_14[14]} {design_1_i/radio_ibus_0/U0/channels[14]_14[15]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[0]_0[0]} {design_1_i/radio_ibus_0/U0/channels[0]_0[1]} {design_1_i/radio_ibus_0/U0/channels[0]_0[2]} {design_1_i/radio_ibus_0/U0/channels[0]_0[3]} {design_1_i/radio_ibus_0/U0/channels[0]_0[4]} {design_1_i/radio_ibus_0/U0/channels[0]_0[5]} {design_1_i/radio_ibus_0/U0/channels[0]_0[6]} {design_1_i/radio_ibus_0/U0/channels[0]_0[7]} {design_1_i/radio_ibus_0/U0/channels[0]_0[8]} {design_1_i/radio_ibus_0/U0/channels[0]_0[9]} {design_1_i/radio_ibus_0/U0/channels[0]_0[10]} {design_1_i/radio_ibus_0/U0/channels[0]_0[11]} {design_1_i/radio_ibus_0/U0/channels[0]_0[12]} {design_1_i/radio_ibus_0/U0/channels[0]_0[13]} {design_1_i/radio_ibus_0/U0/channels[0]_0[14]} {design_1_i/radio_ibus_0/U0/channels[0]_0[15]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[11]_11[0]} {design_1_i/radio_ibus_0/U0/channels[11]_11[1]} {design_1_i/radio_ibus_0/U0/channels[11]_11[2]} {design_1_i/radio_ibus_0/U0/channels[11]_11[3]} {design_1_i/radio_ibus_0/U0/channels[11]_11[4]} {design_1_i/radio_ibus_0/U0/channels[11]_11[5]} {design_1_i/radio_ibus_0/U0/channels[11]_11[6]} {design_1_i/radio_ibus_0/U0/channels[11]_11[7]} {design_1_i/radio_ibus_0/U0/channels[11]_11[8]} {design_1_i/radio_ibus_0/U0/channels[11]_11[9]} {design_1_i/radio_ibus_0/U0/channels[11]_11[10]} {design_1_i/radio_ibus_0/U0/channels[11]_11[11]} {design_1_i/radio_ibus_0/U0/channels[11]_11[12]} {design_1_i/radio_ibus_0/U0/channels[11]_11[13]} {design_1_i/radio_ibus_0/U0/channels[11]_11[14]} {design_1_i/radio_ibus_0/U0/channels[11]_11[15]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[4]_4[0]} {design_1_i/radio_ibus_0/U0/channels[4]_4[1]} {design_1_i/radio_ibus_0/U0/channels[4]_4[2]} {design_1_i/radio_ibus_0/U0/channels[4]_4[3]} {design_1_i/radio_ibus_0/U0/channels[4]_4[4]} {design_1_i/radio_ibus_0/U0/channels[4]_4[5]} {design_1_i/radio_ibus_0/U0/channels[4]_4[6]} {design_1_i/radio_ibus_0/U0/channels[4]_4[7]} {design_1_i/radio_ibus_0/U0/channels[4]_4[8]} {design_1_i/radio_ibus_0/U0/channels[4]_4[9]} {design_1_i/radio_ibus_0/U0/channels[4]_4[10]} {design_1_i/radio_ibus_0/U0/channels[4]_4[11]} {design_1_i/radio_ibus_0/U0/channels[4]_4[12]} {design_1_i/radio_ibus_0/U0/channels[4]_4[13]} {design_1_i/radio_ibus_0/U0/channels[4]_4[14]} {design_1_i/radio_ibus_0/U0/channels[4]_4[15]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[10]_10[0]} {design_1_i/radio_ibus_0/U0/channels[10]_10[1]} {design_1_i/radio_ibus_0/U0/channels[10]_10[2]} {design_1_i/radio_ibus_0/U0/channels[10]_10[3]} {design_1_i/radio_ibus_0/U0/channels[10]_10[4]} {design_1_i/radio_ibus_0/U0/channels[10]_10[5]} {design_1_i/radio_ibus_0/U0/channels[10]_10[6]} {design_1_i/radio_ibus_0/U0/channels[10]_10[7]} {design_1_i/radio_ibus_0/U0/channels[10]_10[8]} {design_1_i/radio_ibus_0/U0/channels[10]_10[9]} {design_1_i/radio_ibus_0/U0/channels[10]_10[10]} {design_1_i/radio_ibus_0/U0/channels[10]_10[11]} {design_1_i/radio_ibus_0/U0/channels[10]_10[12]} {design_1_i/radio_ibus_0/U0/channels[10]_10[13]} {design_1_i/radio_ibus_0/U0/channels[10]_10[14]} {design_1_i/radio_ibus_0/U0/channels[10]_10[15]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[6]_6[0]} {design_1_i/radio_ibus_0/U0/channels[6]_6[1]} {design_1_i/radio_ibus_0/U0/channels[6]_6[2]} {design_1_i/radio_ibus_0/U0/channels[6]_6[3]} {design_1_i/radio_ibus_0/U0/channels[6]_6[4]} {design_1_i/radio_ibus_0/U0/channels[6]_6[5]} {design_1_i/radio_ibus_0/U0/channels[6]_6[6]} {design_1_i/radio_ibus_0/U0/channels[6]_6[7]} {design_1_i/radio_ibus_0/U0/channels[6]_6[8]} {design_1_i/radio_ibus_0/U0/channels[6]_6[9]} {design_1_i/radio_ibus_0/U0/channels[6]_6[10]} {design_1_i/radio_ibus_0/U0/channels[6]_6[11]} {design_1_i/radio_ibus_0/U0/channels[6]_6[12]} {design_1_i/radio_ibus_0/U0/channels[6]_6[13]} {design_1_i/radio_ibus_0/U0/channels[6]_6[14]} {design_1_i/radio_ibus_0/U0/channels[6]_6[15]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[3]_3[0]} {design_1_i/radio_ibus_0/U0/channels[3]_3[1]} {design_1_i/radio_ibus_0/U0/channels[3]_3[2]} {design_1_i/radio_ibus_0/U0/channels[3]_3[3]} {design_1_i/radio_ibus_0/U0/channels[3]_3[4]} {design_1_i/radio_ibus_0/U0/channels[3]_3[5]} {design_1_i/radio_ibus_0/U0/channels[3]_3[6]} {design_1_i/radio_ibus_0/U0/channels[3]_3[7]} {design_1_i/radio_ibus_0/U0/channels[3]_3[8]} {design_1_i/radio_ibus_0/U0/channels[3]_3[9]} {design_1_i/radio_ibus_0/U0/channels[3]_3[10]} {design_1_i/radio_ibus_0/U0/channels[3]_3[11]} {design_1_i/radio_ibus_0/U0/channels[3]_3[12]} {design_1_i/radio_ibus_0/U0/channels[3]_3[13]} {design_1_i/radio_ibus_0/U0/channels[3]_3[14]} {design_1_i/radio_ibus_0/U0/channels[3]_3[15]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[2]_2[0]} {design_1_i/radio_ibus_0/U0/channels[2]_2[1]} {design_1_i/radio_ibus_0/U0/channels[2]_2[2]} {design_1_i/radio_ibus_0/U0/channels[2]_2[3]} {design_1_i/radio_ibus_0/U0/channels[2]_2[4]} {design_1_i/radio_ibus_0/U0/channels[2]_2[5]} {design_1_i/radio_ibus_0/U0/channels[2]_2[6]} {design_1_i/radio_ibus_0/U0/channels[2]_2[7]} {design_1_i/radio_ibus_0/U0/channels[2]_2[8]} {design_1_i/radio_ibus_0/U0/channels[2]_2[9]} {design_1_i/radio_ibus_0/U0/channels[2]_2[10]} {design_1_i/radio_ibus_0/U0/channels[2]_2[11]} {design_1_i/radio_ibus_0/U0/channels[2]_2[12]} {design_1_i/radio_ibus_0/U0/channels[2]_2[13]} {design_1_i/radio_ibus_0/U0/channels[2]_2[14]} {design_1_i/radio_ibus_0/U0/channels[2]_2[15]}]]
connect_debug_port u_ila_0/probe36 [get_nets [list design_1_i/xlslice_0_Dout]]


connect_debug_port u_ila_0/clk [get_nets [list ps_0/FCLK_CLK0]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/ps_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[1][0]} {design_1_i/radio_ibus_0/U0/channels[1][1]} {design_1_i/radio_ibus_0/U0/channels[1][2]} {design_1_i/radio_ibus_0/U0/channels[1][3]} {design_1_i/radio_ibus_0/U0/channels[1][4]} {design_1_i/radio_ibus_0/U0/channels[1][5]} {design_1_i/radio_ibus_0/U0/channels[1][6]} {design_1_i/radio_ibus_0/U0/channels[1][7]} {design_1_i/radio_ibus_0/U0/channels[1][8]} {design_1_i/radio_ibus_0/U0/channels[1][9]} {design_1_i/radio_ibus_0/U0/channels[1][10]} {design_1_i/radio_ibus_0/U0/channels[1][11]} {design_1_i/radio_ibus_0/U0/channels[1][12]} {design_1_i/radio_ibus_0/U0/channels[1][13]} {design_1_i/radio_ibus_0/U0/channels[1][14]} {design_1_i/radio_ibus_0/U0/channels[1][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[13][0]} {design_1_i/radio_ibus_0/U0/channels[13][1]} {design_1_i/radio_ibus_0/U0/channels[13][2]} {design_1_i/radio_ibus_0/U0/channels[13][3]} {design_1_i/radio_ibus_0/U0/channels[13][4]} {design_1_i/radio_ibus_0/U0/channels[13][5]} {design_1_i/radio_ibus_0/U0/channels[13][6]} {design_1_i/radio_ibus_0/U0/channels[13][7]} {design_1_i/radio_ibus_0/U0/channels[13][8]} {design_1_i/radio_ibus_0/U0/channels[13][9]} {design_1_i/radio_ibus_0/U0/channels[13][10]} {design_1_i/radio_ibus_0/U0/channels[13][11]} {design_1_i/radio_ibus_0/U0/channels[13][12]} {design_1_i/radio_ibus_0/U0/channels[13][13]} {design_1_i/radio_ibus_0/U0/channels[13][14]} {design_1_i/radio_ibus_0/U0/channels[13][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[14][0]} {design_1_i/radio_ibus_0/U0/channels[14][1]} {design_1_i/radio_ibus_0/U0/channels[14][2]} {design_1_i/radio_ibus_0/U0/channels[14][3]} {design_1_i/radio_ibus_0/U0/channels[14][4]} {design_1_i/radio_ibus_0/U0/channels[14][5]} {design_1_i/radio_ibus_0/U0/channels[14][6]} {design_1_i/radio_ibus_0/U0/channels[14][7]} {design_1_i/radio_ibus_0/U0/channels[14][8]} {design_1_i/radio_ibus_0/U0/channels[14][9]} {design_1_i/radio_ibus_0/U0/channels[14][10]} {design_1_i/radio_ibus_0/U0/channels[14][11]} {design_1_i/radio_ibus_0/U0/channels[14][12]} {design_1_i/radio_ibus_0/U0/channels[14][13]} {design_1_i/radio_ibus_0/U0/channels[14][14]} {design_1_i/radio_ibus_0/U0/channels[14][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[12][0]} {design_1_i/radio_ibus_0/U0/channels[12][1]} {design_1_i/radio_ibus_0/U0/channels[12][2]} {design_1_i/radio_ibus_0/U0/channels[12][3]} {design_1_i/radio_ibus_0/U0/channels[12][4]} {design_1_i/radio_ibus_0/U0/channels[12][5]} {design_1_i/radio_ibus_0/U0/channels[12][6]} {design_1_i/radio_ibus_0/U0/channels[12][7]} {design_1_i/radio_ibus_0/U0/channels[12][8]} {design_1_i/radio_ibus_0/U0/channels[12][9]} {design_1_i/radio_ibus_0/U0/channels[12][10]} {design_1_i/radio_ibus_0/U0/channels[12][11]} {design_1_i/radio_ibus_0/U0/channels[12][12]} {design_1_i/radio_ibus_0/U0/channels[12][13]} {design_1_i/radio_ibus_0/U0/channels[12][14]} {design_1_i/radio_ibus_0/U0/channels[12][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_count[0]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_count[1]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_count[2]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_count[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/radio_ibus_0/U0/rx_data[0]} {design_1_i/radio_ibus_0/U0/rx_data[1]} {design_1_i/radio_ibus_0/U0/rx_data[2]} {design_1_i/radio_ibus_0/U0/rx_data[3]} {design_1_i/radio_ibus_0/U0/rx_data[4]} {design_1_i/radio_ibus_0/U0/rx_data[5]} {design_1_i/radio_ibus_0/U0/rx_data[6]} {design_1_i/radio_ibus_0/U0/rx_data[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[15][0]} {design_1_i/radio_ibus_0/U0/channels[15][1]} {design_1_i/radio_ibus_0/U0/channels[15][2]} {design_1_i/radio_ibus_0/U0/channels[15][3]} {design_1_i/radio_ibus_0/U0/channels[15][4]} {design_1_i/radio_ibus_0/U0/channels[15][5]} {design_1_i/radio_ibus_0/U0/channels[15][6]} {design_1_i/radio_ibus_0/U0/channels[15][7]} {design_1_i/radio_ibus_0/U0/channels[15][8]} {design_1_i/radio_ibus_0/U0/channels[15][9]} {design_1_i/radio_ibus_0/U0/channels[15][10]} {design_1_i/radio_ibus_0/U0/channels[15][11]} {design_1_i/radio_ibus_0/U0/channels[15][12]} {design_1_i/radio_ibus_0/U0/channels[15][13]} {design_1_i/radio_ibus_0/U0/channels[15][14]} {design_1_i/radio_ibus_0/U0/channels[15][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 10 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[0]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[1]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[2]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[3]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[4]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[5]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[6]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[7]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[8]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_buffer[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[9][0]} {design_1_i/radio_ibus_0/U0/channels[9][1]} {design_1_i/radio_ibus_0/U0/channels[9][2]} {design_1_i/radio_ibus_0/U0/channels[9][3]} {design_1_i/radio_ibus_0/U0/channels[9][4]} {design_1_i/radio_ibus_0/U0/channels[9][5]} {design_1_i/radio_ibus_0/U0/channels[9][6]} {design_1_i/radio_ibus_0/U0/channels[9][7]} {design_1_i/radio_ibus_0/U0/channels[9][8]} {design_1_i/radio_ibus_0/U0/channels[9][9]} {design_1_i/radio_ibus_0/U0/channels[9][10]} {design_1_i/radio_ibus_0/U0/channels[9][11]} {design_1_i/radio_ibus_0/U0/channels[9][12]} {design_1_i/radio_ibus_0/U0/channels[9][13]} {design_1_i/radio_ibus_0/U0/channels[9][14]} {design_1_i/radio_ibus_0/U0/channels[9][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 16 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[8][0]} {design_1_i/radio_ibus_0/U0/channels[8][1]} {design_1_i/radio_ibus_0/U0/channels[8][2]} {design_1_i/radio_ibus_0/U0/channels[8][3]} {design_1_i/radio_ibus_0/U0/channels[8][4]} {design_1_i/radio_ibus_0/U0/channels[8][5]} {design_1_i/radio_ibus_0/U0/channels[8][6]} {design_1_i/radio_ibus_0/U0/channels[8][7]} {design_1_i/radio_ibus_0/U0/channels[8][8]} {design_1_i/radio_ibus_0/U0/channels[8][9]} {design_1_i/radio_ibus_0/U0/channels[8][10]} {design_1_i/radio_ibus_0/U0/channels[8][11]} {design_1_i/radio_ibus_0/U0/channels[8][12]} {design_1_i/radio_ibus_0/U0/channels[8][13]} {design_1_i/radio_ibus_0/U0/channels[8][14]} {design_1_i/radio_ibus_0/U0/channels[8][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/radio_ibus_0/U0/in_sync_counter[0]} {design_1_i/radio_ibus_0/U0/in_sync_counter[1]} {design_1_i/radio_ibus_0/U0/in_sync_counter[2]} {design_1_i/radio_ibus_0/U0/in_sync_counter[3]} {design_1_i/radio_ibus_0/U0/in_sync_counter[4]} {design_1_i/radio_ibus_0/U0/in_sync_counter[5]} {design_1_i/radio_ibus_0/U0/in_sync_counter[6]} {design_1_i/radio_ibus_0/U0/in_sync_counter[7]} {design_1_i/radio_ibus_0/U0/in_sync_counter[8]} {design_1_i/radio_ibus_0/U0/in_sync_counter[9]} {design_1_i/radio_ibus_0/U0/in_sync_counter[10]} {design_1_i/radio_ibus_0/U0/in_sync_counter[11]} {design_1_i/radio_ibus_0/U0/in_sync_counter[12]} {design_1_i/radio_ibus_0/U0/in_sync_counter[13]} {design_1_i/radio_ibus_0/U0/in_sync_counter[14]} {design_1_i/radio_ibus_0/U0/in_sync_counter[15]} {design_1_i/radio_ibus_0/U0/in_sync_counter[16]} {design_1_i/radio_ibus_0/U0/in_sync_counter[17]} {design_1_i/radio_ibus_0/U0/in_sync_counter[18]} {design_1_i/radio_ibus_0/U0/in_sync_counter[19]} {design_1_i/radio_ibus_0/U0/in_sync_counter[20]} {design_1_i/radio_ibus_0/U0/in_sync_counter[21]} {design_1_i/radio_ibus_0/U0/in_sync_counter[22]} {design_1_i/radio_ibus_0/U0/in_sync_counter[23]} {design_1_i/radio_ibus_0/U0/in_sync_counter[24]} {design_1_i/radio_ibus_0/U0/in_sync_counter[25]} {design_1_i/radio_ibus_0/U0/in_sync_counter[26]} {design_1_i/radio_ibus_0/U0/in_sync_counter[27]} {design_1_i/radio_ibus_0/U0/in_sync_counter[28]} {design_1_i/radio_ibus_0/U0/in_sync_counter[29]} {design_1_i/radio_ibus_0/U0/in_sync_counter[30]} {design_1_i/radio_ibus_0/U0/in_sync_counter[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/radio_ibus_0/U0/rx_expected[0]} {design_1_i/radio_ibus_0/U0/rx_expected[1]} {design_1_i/radio_ibus_0/U0/rx_expected[2]} {design_1_i/radio_ibus_0/U0/rx_expected[3]} {design_1_i/radio_ibus_0/U0/rx_expected[4]} {design_1_i/radio_ibus_0/U0/rx_expected[5]} {design_1_i/radio_ibus_0/U0/rx_expected[6]} {design_1_i/radio_ibus_0/U0/rx_expected[7]} {design_1_i/radio_ibus_0/U0/rx_expected[8]} {design_1_i/radio_ibus_0/U0/rx_expected[9]} {design_1_i/radio_ibus_0/U0/rx_expected[10]} {design_1_i/radio_ibus_0/U0/rx_expected[11]} {design_1_i/radio_ibus_0/U0/rx_expected[12]} {design_1_i/radio_ibus_0/U0/rx_expected[13]} {design_1_i/radio_ibus_0/U0/rx_expected[14]} {design_1_i/radio_ibus_0/U0/rx_expected[15]} {design_1_i/radio_ibus_0/U0/rx_expected[16]} {design_1_i/radio_ibus_0/U0/rx_expected[17]} {design_1_i/radio_ibus_0/U0/rx_expected[18]} {design_1_i/radio_ibus_0/U0/rx_expected[19]} {design_1_i/radio_ibus_0/U0/rx_expected[20]} {design_1_i/radio_ibus_0/U0/rx_expected[21]} {design_1_i/radio_ibus_0/U0/rx_expected[22]} {design_1_i/radio_ibus_0/U0/rx_expected[23]} {design_1_i/radio_ibus_0/U0/rx_expected[24]} {design_1_i/radio_ibus_0/U0/rx_expected[25]} {design_1_i/radio_ibus_0/U0/rx_expected[26]} {design_1_i/radio_ibus_0/U0/rx_expected[27]} {design_1_i/radio_ibus_0/U0/rx_expected[28]} {design_1_i/radio_ibus_0/U0/rx_expected[29]} {design_1_i/radio_ibus_0/U0/rx_expected[30]} {design_1_i/radio_ibus_0/U0/rx_expected[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 16 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[7][0]} {design_1_i/radio_ibus_0/U0/channels[7][1]} {design_1_i/radio_ibus_0/U0/channels[7][2]} {design_1_i/radio_ibus_0/U0/channels[7][3]} {design_1_i/radio_ibus_0/U0/channels[7][4]} {design_1_i/radio_ibus_0/U0/channels[7][5]} {design_1_i/radio_ibus_0/U0/channels[7][6]} {design_1_i/radio_ibus_0/U0/channels[7][7]} {design_1_i/radio_ibus_0/U0/channels[7][8]} {design_1_i/radio_ibus_0/U0/channels[7][9]} {design_1_i/radio_ibus_0/U0/channels[7][10]} {design_1_i/radio_ibus_0/U0/channels[7][11]} {design_1_i/radio_ibus_0/U0/channels[7][12]} {design_1_i/radio_ibus_0/U0/channels[7][13]} {design_1_i/radio_ibus_0/U0/channels[7][14]} {design_1_i/radio_ibus_0/U0/channels[7][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[6][0]} {design_1_i/radio_ibus_0/U0/channels[6][1]} {design_1_i/radio_ibus_0/U0/channels[6][2]} {design_1_i/radio_ibus_0/U0/channels[6][3]} {design_1_i/radio_ibus_0/U0/channels[6][4]} {design_1_i/radio_ibus_0/U0/channels[6][5]} {design_1_i/radio_ibus_0/U0/channels[6][6]} {design_1_i/radio_ibus_0/U0/channels[6][7]} {design_1_i/radio_ibus_0/U0/channels[6][8]} {design_1_i/radio_ibus_0/U0/channels[6][9]} {design_1_i/radio_ibus_0/U0/channels[6][10]} {design_1_i/radio_ibus_0/U0/channels[6][11]} {design_1_i/radio_ibus_0/U0/channels[6][12]} {design_1_i/radio_ibus_0/U0/channels[6][13]} {design_1_i/radio_ibus_0/U0/channels[6][14]} {design_1_i/radio_ibus_0/U0/channels[6][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/radio_ibus_0/U0/checksum[0]} {design_1_i/radio_ibus_0/U0/checksum[1]} {design_1_i/radio_ibus_0/U0/checksum[2]} {design_1_i/radio_ibus_0/U0/checksum[3]} {design_1_i/radio_ibus_0/U0/checksum[4]} {design_1_i/radio_ibus_0/U0/checksum[5]} {design_1_i/radio_ibus_0/U0/checksum[6]} {design_1_i/radio_ibus_0/U0/checksum[7]} {design_1_i/radio_ibus_0/U0/checksum[8]} {design_1_i/radio_ibus_0/U0/checksum[9]} {design_1_i/radio_ibus_0/U0/checksum[10]} {design_1_i/radio_ibus_0/U0/checksum[11]} {design_1_i/radio_ibus_0/U0/checksum[12]} {design_1_i/radio_ibus_0/U0/checksum[13]} {design_1_i/radio_ibus_0/U0/checksum[14]} {design_1_i/radio_ibus_0/U0/checksum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[2][0]} {design_1_i/radio_ibus_0/U0/channels[2][1]} {design_1_i/radio_ibus_0/U0/channels[2][2]} {design_1_i/radio_ibus_0/U0/channels[2][3]} {design_1_i/radio_ibus_0/U0/channels[2][4]} {design_1_i/radio_ibus_0/U0/channels[2][5]} {design_1_i/radio_ibus_0/U0/channels[2][6]} {design_1_i/radio_ibus_0/U0/channels[2][7]} {design_1_i/radio_ibus_0/U0/channels[2][8]} {design_1_i/radio_ibus_0/U0/channels[2][9]} {design_1_i/radio_ibus_0/U0/channels[2][10]} {design_1_i/radio_ibus_0/U0/channels[2][11]} {design_1_i/radio_ibus_0/U0/channels[2][12]} {design_1_i/radio_ibus_0/U0/channels[2][13]} {design_1_i/radio_ibus_0/U0/channels[2][14]} {design_1_i/radio_ibus_0/U0/channels[2][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[3][0]} {design_1_i/radio_ibus_0/U0/channels[3][1]} {design_1_i/radio_ibus_0/U0/channels[3][2]} {design_1_i/radio_ibus_0/U0/channels[3][3]} {design_1_i/radio_ibus_0/U0/channels[3][4]} {design_1_i/radio_ibus_0/U0/channels[3][5]} {design_1_i/radio_ibus_0/U0/channels[3][6]} {design_1_i/radio_ibus_0/U0/channels[3][7]} {design_1_i/radio_ibus_0/U0/channels[3][8]} {design_1_i/radio_ibus_0/U0/channels[3][9]} {design_1_i/radio_ibus_0/U0/channels[3][10]} {design_1_i/radio_ibus_0/U0/channels[3][11]} {design_1_i/radio_ibus_0/U0/channels[3][12]} {design_1_i/radio_ibus_0/U0/channels[3][13]} {design_1_i/radio_ibus_0/U0/channels[3][14]} {design_1_i/radio_ibus_0/U0/channels[3][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 16 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/radio_ibus_0/U0/data_rx[0]} {design_1_i/radio_ibus_0/U0/data_rx[1]} {design_1_i/radio_ibus_0/U0/data_rx[2]} {design_1_i/radio_ibus_0/U0/data_rx[3]} {design_1_i/radio_ibus_0/U0/data_rx[4]} {design_1_i/radio_ibus_0/U0/data_rx[5]} {design_1_i/radio_ibus_0/U0/data_rx[6]} {design_1_i/radio_ibus_0/U0/data_rx[7]} {design_1_i/radio_ibus_0/U0/data_rx[8]} {design_1_i/radio_ibus_0/U0/data_rx[9]} {design_1_i/radio_ibus_0/U0/data_rx[10]} {design_1_i/radio_ibus_0/U0/data_rx[11]} {design_1_i/radio_ibus_0/U0/data_rx[12]} {design_1_i/radio_ibus_0/U0/data_rx[13]} {design_1_i/radio_ibus_0/U0/data_rx[14]} {design_1_i/radio_ibus_0/U0/data_rx[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[0][0]} {design_1_i/radio_ibus_0/U0/channels[0][1]} {design_1_i/radio_ibus_0/U0/channels[0][2]} {design_1_i/radio_ibus_0/U0/channels[0][3]} {design_1_i/radio_ibus_0/U0/channels[0][4]} {design_1_i/radio_ibus_0/U0/channels[0][5]} {design_1_i/radio_ibus_0/U0/channels[0][6]} {design_1_i/radio_ibus_0/U0/channels[0][7]} {design_1_i/radio_ibus_0/U0/channels[0][8]} {design_1_i/radio_ibus_0/U0/channels[0][9]} {design_1_i/radio_ibus_0/U0/channels[0][10]} {design_1_i/radio_ibus_0/U0/channels[0][11]} {design_1_i/radio_ibus_0/U0/channels[0][12]} {design_1_i/radio_ibus_0/U0/channels[0][13]} {design_1_i/radio_ibus_0/U0/channels[0][14]} {design_1_i/radio_ibus_0/U0/channels[0][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_os_count[0]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_os_count[1]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_os_count[2]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_os_count[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/radio_ibus_0/U0/rx_count[0]} {design_1_i/radio_ibus_0/U0/rx_count[1]} {design_1_i/radio_ibus_0/U0/rx_count[2]} {design_1_i/radio_ibus_0/U0/rx_count[3]} {design_1_i/radio_ibus_0/U0/rx_count[4]} {design_1_i/radio_ibus_0/U0/rx_count[5]} {design_1_i/radio_ibus_0/U0/rx_count[6]} {design_1_i/radio_ibus_0/U0/rx_count[7]} {design_1_i/radio_ibus_0/U0/rx_count[8]} {design_1_i/radio_ibus_0/U0/rx_count[9]} {design_1_i/radio_ibus_0/U0/rx_count[10]} {design_1_i/radio_ibus_0/U0/rx_count[11]} {design_1_i/radio_ibus_0/U0/rx_count[12]} {design_1_i/radio_ibus_0/U0/rx_count[13]} {design_1_i/radio_ibus_0/U0/rx_count[14]} {design_1_i/radio_ibus_0/U0/rx_count[15]} {design_1_i/radio_ibus_0/U0/rx_count[16]} {design_1_i/radio_ibus_0/U0/rx_count[17]} {design_1_i/radio_ibus_0/U0/rx_count[18]} {design_1_i/radio_ibus_0/U0/rx_count[19]} {design_1_i/radio_ibus_0/U0/rx_count[20]} {design_1_i/radio_ibus_0/U0/rx_count[21]} {design_1_i/radio_ibus_0/U0/rx_count[22]} {design_1_i/radio_ibus_0/U0/rx_count[23]} {design_1_i/radio_ibus_0/U0/rx_count[24]} {design_1_i/radio_ibus_0/U0/rx_count[25]} {design_1_i/radio_ibus_0/U0/rx_count[26]} {design_1_i/radio_ibus_0/U0/rx_count[27]} {design_1_i/radio_ibus_0/U0/rx_count[28]} {design_1_i/radio_ibus_0/U0/rx_count[29]} {design_1_i/radio_ibus_0/U0/rx_count[30]} {design_1_i/radio_ibus_0/U0/rx_count[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 16 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[10][0]} {design_1_i/radio_ibus_0/U0/channels[10][1]} {design_1_i/radio_ibus_0/U0/channels[10][2]} {design_1_i/radio_ibus_0/U0/channels[10][3]} {design_1_i/radio_ibus_0/U0/channels[10][4]} {design_1_i/radio_ibus_0/U0/channels[10][5]} {design_1_i/radio_ibus_0/U0/channels[10][6]} {design_1_i/radio_ibus_0/U0/channels[10][7]} {design_1_i/radio_ibus_0/U0/channels[10][8]} {design_1_i/radio_ibus_0/U0/channels[10][9]} {design_1_i/radio_ibus_0/U0/channels[10][10]} {design_1_i/radio_ibus_0/U0/channels[10][11]} {design_1_i/radio_ibus_0/U0/channels[10][12]} {design_1_i/radio_ibus_0/U0/channels[10][13]} {design_1_i/radio_ibus_0/U0/channels[10][14]} {design_1_i/radio_ibus_0/U0/channels[10][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 16 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[4][0]} {design_1_i/radio_ibus_0/U0/channels[4][1]} {design_1_i/radio_ibus_0/U0/channels[4][2]} {design_1_i/radio_ibus_0/U0/channels[4][3]} {design_1_i/radio_ibus_0/U0/channels[4][4]} {design_1_i/radio_ibus_0/U0/channels[4][5]} {design_1_i/radio_ibus_0/U0/channels[4][6]} {design_1_i/radio_ibus_0/U0/channels[4][7]} {design_1_i/radio_ibus_0/U0/channels[4][8]} {design_1_i/radio_ibus_0/U0/channels[4][9]} {design_1_i/radio_ibus_0/U0/channels[4][10]} {design_1_i/radio_ibus_0/U0/channels[4][11]} {design_1_i/radio_ibus_0/U0/channels[4][12]} {design_1_i/radio_ibus_0/U0/channels[4][13]} {design_1_i/radio_ibus_0/U0/channels[4][14]} {design_1_i/radio_ibus_0/U0/channels[4][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/radio_ibus_0/U0/error_check[0]} {design_1_i/radio_ibus_0/U0/error_check[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 9 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[0]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[1]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[2]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[3]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[4]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[5]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[6]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[7]} {design_1_i/radio_ibus_0/U0/U_UART_IBUS/rx_parity[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 16 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[11][0]} {design_1_i/radio_ibus_0/U0/channels[11][1]} {design_1_i/radio_ibus_0/U0/channels[11][2]} {design_1_i/radio_ibus_0/U0/channels[11][3]} {design_1_i/radio_ibus_0/U0/channels[11][4]} {design_1_i/radio_ibus_0/U0/channels[11][5]} {design_1_i/radio_ibus_0/U0/channels[11][6]} {design_1_i/radio_ibus_0/U0/channels[11][7]} {design_1_i/radio_ibus_0/U0/channels[11][8]} {design_1_i/radio_ibus_0/U0/channels[11][9]} {design_1_i/radio_ibus_0/U0/channels[11][10]} {design_1_i/radio_ibus_0/U0/channels[11][11]} {design_1_i/radio_ibus_0/U0/channels[11][12]} {design_1_i/radio_ibus_0/U0/channels[11][13]} {design_1_i/radio_ibus_0/U0/channels[11][14]} {design_1_i/radio_ibus_0/U0/channels[11][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 16 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/radio_ibus_0/U0/channels[5][0]} {design_1_i/radio_ibus_0/U0/channels[5][1]} {design_1_i/radio_ibus_0/U0/channels[5][2]} {design_1_i/radio_ibus_0/U0/channels[5][3]} {design_1_i/radio_ibus_0/U0/channels[5][4]} {design_1_i/radio_ibus_0/U0/channels[5][5]} {design_1_i/radio_ibus_0/U0/channels[5][6]} {design_1_i/radio_ibus_0/U0/channels[5][7]} {design_1_i/radio_ibus_0/U0/channels[5][8]} {design_1_i/radio_ibus_0/U0/channels[5][9]} {design_1_i/radio_ibus_0/U0/channels[5][10]} {design_1_i/radio_ibus_0/U0/channels[5][11]} {design_1_i/radio_ibus_0/U0/channels[5][12]} {design_1_i/radio_ibus_0/U0/channels[5][13]} {design_1_i/radio_ibus_0/U0/channels[5][14]} {design_1_i/radio_ibus_0/U0/channels[5][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/radio_ibus_0/U0/in_sync_pin]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/radio_ibus_0/U0/in_synced]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/radio_ibus_0/U0/odd_even]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/radio_ibus_0/U0/U_UART_IBUS/os_pulse]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list design_1_i/radio_ibus_0/U0/U_UART_IBUS/parity_error]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list design_1_i/radio_ibus_0/U0/rx_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list design_1_i/radio_ibus_0/U0/rx_error]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list design_1_i/radio_ibus_0/U0/rx_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list design_1_i/radio_ibus_0/U0/synced]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list design_1_i/radio_ibus_0/U0/U_UART_IBUS/tx_state]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
