From 875f4a7e4bcee82dbbc0ac50c43f4ddf4aa5d0f4 Mon Sep 17 00:00:00 2001
From: Renesas Electronics Corporation <someone@renesas.com>
Date: Wed, 13 Jul 2022 11:12:36 +0700
Subject: [PATCH 2/2] bl31: setup IPMMU registers

---
 .../0002-bl31-setup-IPMMU-registers.patch     | 62 +++++++++++++++++++
 .../arm-trusted-firmware_git.bb               |  1 +
 2 files changed, 63 insertions(+)
 create mode 100755 meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware/0002-bl31-setup-IPMMU-registers.patch

diff --git a/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware/0002-bl31-setup-IPMMU-registers.patch b/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware/0002-bl31-setup-IPMMU-registers.patch
new file mode 100755
index 00000000..f661cef6
--- /dev/null
+++ b/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware/0002-bl31-setup-IPMMU-registers.patch
@@ -0,0 +1,62 @@
+From 24fef79fba0778a3436878c09a007505f18b81dd Mon Sep 17 00:00:00 2001
+From: Renesas Electronics Corporation <someone@renesas.com>
+Date: Tue, 21 Jun 2022 15:35:35 +0700
+Subject: [PATCH 2/2] bl31: setup IPMMU registers
+
+---
+ plat/renesas/rcar_gen4/bl31_plat_setup.c  | 11 +++++++++++
+ plat/renesas/rcar_gen4/include/rcar_def.h | 11 +++++++++++
+ 2 files changed, 22 insertions(+)
+
+diff --git a/plat/renesas/rcar_gen4/bl31_plat_setup.c b/plat/renesas/rcar_gen4/bl31_plat_setup.c
+index 1b92f63a8..7001b1a02 100644
+--- a/plat/renesas/rcar_gen4/bl31_plat_setup.c
++++ b/plat/renesas/rcar_gen4/bl31_plat_setup.c
+@@ -95,6 +95,16 @@ void bl31_plat_arch_setup(void)
+ 			       BL31_RO_BASE, BL31_RO_LIMIT);
+ }
+ 
++static void rcar_ipmmu_setup(void)
++{
++	mmio_write_32(IPMMU_MM_BASE + IMSAUXCTLR, 0x01000000);
++	mmio_write_32(IPMMU_MM_BASE + IMSCTLR, 0xC0000000);
++	mmio_write_32(IPMMU_BASE + IPMMU_DOMAIN_0 + IMSCTLR, 0xC0000000);
++	mmio_write_32(IPMMU_BASE + IPMMU_DOMAIN_1 + IMSCTLR, 0xC0000000);
++	mmio_write_32(IPMMU_BASE + IPMMU_DOMAIN_2 + IMSCTLR, 0xC0000000);
++	mmio_write_32(IPMMU_BASE + IPMMU_DOMAIN_4 + IMSCTLR, 0xC0000000);
++}
++
+ void bl31_platform_setup(void)
+ {
+ 	plat_rcar_gic_driver_init();
+@@ -111,6 +121,7 @@ void bl31_platform_setup(void)
+ 			CNTCR_FCREQ((uint32_t)(0)) | CNTCR_EN);
+ 
+ 	rcar_pwrc_setup();
++    rcar_ipmmu_setup();
+ 
+ 	/*
+ 	 * mask should match the kernel's MPIDR_HWID_BITMASK so the core can be
+diff --git a/plat/renesas/rcar_gen4/include/rcar_def.h b/plat/renesas/rcar_gen4/include/rcar_def.h
+index 974b1a7f8..c328cebd9 100644
+--- a/plat/renesas/rcar_gen4/include/rcar_def.h
++++ b/plat/renesas/rcar_gen4/include/rcar_def.h
+@@ -102,4 +102,15 @@
+ /* CPUPWRCTLR */
+ #define CPUPWRCTLR_PWDN			U(0x00000001)
+ 
++/* IPMMU registers */
++#define IPMMU_BASE              U(0xEE000000)
++#define IPMMU_MM_BASE           U(0xEEFC0000)
++#define IPMMU_DOMAIN_0          U(0x480000)
++#define IPMMU_DOMAIN_1          U(0x4C0000)
++#define IPMMU_DOMAIN_2          U(0xD00000)
++#define IPMMU_DOMAIN_3          U(0xE00000)
++#define IPMMU_DOMAIN_4          U(0xD40000)
++#define IMSCTLR                 U(0x1500)
++#define IMSAUXCTLR              U(0x1504)
++
+ #endif /* RCAR_DEF_H */
+-- 
+2.35.1
+
diff --git a/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb b/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
index 05b34a57..750028b7 100755
--- a/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
+++ b/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
@@ -15,6 +15,7 @@ SRCREV = "2f7dcfa8c06c8da803320543518941c5d47d573b"
 
 SRC_URI_append = "\
         file://0001-bl31-transfer-control-to-BL33-at-EL2.patch \
+        file://0002-bl31-setup-IPMMU-registers.patch \
 "
 
 PV = "v2.5+renesas+git${SRCPV}"
-- 
2.35.1

