// Seed: 2113871815
module module_0;
  reg id_1;
  assign id_1 = 1;
  always begin
    id_1 <= 1'b0;
  end
  assign id_1 = 1;
  generate
    supply0 id_2;
  endgenerate
  reg id_3;
  id_4 :
  assert property (@(posedge 1) (id_1))
  else id_2 = 1;
  assign id_4 = id_3;
  assign id_3 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin
    {id_1, 1, 1, 1'b0} += 1;
  end
  module_0();
endmodule
