// Seed: 1756589387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout tri id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd69
) (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2
    , id_7,
    input tri1 id_3,
    input uwire _id_4,
    input wire id_5
);
  assign id_7 = id_2;
  logic [1 'b0 : id_4  -  1 'h0] id_8;
  logic id_9[-1 : 1 'b0] = -1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7
  );
endmodule
