Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Dec 22 18:51:56 2015
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.245        0.000                      0                 2318        0.048        0.000                      0                 2318        3.000        0.000                       0                   794  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0                                                                                                                                                          7.845        0.000                       0                     3  
  clkdv             4.245        0.000                      0                 2318        0.048        0.000                      0                 2318        8.750        0.000                       0                   790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   BUFG_INST2/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        4.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 USER_DESIGN_INST_1/main_0_139931277432880/address_a_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139931277432880/result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        15.757ns  (logic 8.408ns (53.361%)  route 7.349ns (46.639%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 18.578 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=789, routed)         1.615    -0.925    USER_DESIGN_INST_1/main_0_139931277432880/ETH_CLK_OBUF
    SLICE_X63Y77         FDRE                                         r  USER_DESIGN_INST_1/main_0_139931277432880/address_a_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  USER_DESIGN_INST_1/main_0_139931277432880/address_a_2_reg[0]/Q
                         net (fo=41, routed)          1.450     0.981    USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r2_0_15_12_17/ADDRB0
    SLICE_X60Y80         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     1.133 r  USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r2_0_15_12_17/RAMB/O
                         net (fo=14, routed)          1.269     2.403    USER_DESIGN_INST_1/main_0_139931277432880/register_a[14]
    SLICE_X76Y79         LUT5 (Prop_lut5_I4_O)        0.348     2.751 r  USER_DESIGN_INST_1/main_0_139931277432880/write_output[14]_i_1/O
                         net (fo=19, routed)          0.990     3.741    USER_DESIGN_INST_1/main_0_139931277432880/p_1_in[14]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     7.777 r  USER_DESIGN_INST_1/main_0_139931277432880/result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.779    USER_DESIGN_INST_1/main_0_139931277432880/result0__1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.297 r  USER_DESIGN_INST_1/main_0_139931277432880/result0__2/P[3]
                         net (fo=2, routed)           1.024    10.321    USER_DESIGN_INST_1/main_0_139931277432880/result0__2_n_102
    SLICE_X78Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  USER_DESIGN_INST_1/main_0_139931277432880/result[23]_i_41/O
                         net (fo=1, routed)           0.000    10.445    USER_DESIGN_INST_1/main_0_139931277432880/result[23]_i_41_n_0
    SLICE_X78Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.958 r  USER_DESIGN_INST_1/main_0_139931277432880/result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.958    USER_DESIGN_INST_1/main_0_139931277432880/result_reg[23]_i_19_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  USER_DESIGN_INST_1/main_0_139931277432880/carry_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.075    USER_DESIGN_INST_1/main_0_139931277432880/carry_reg[3]_i_12_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.294 r  USER_DESIGN_INST_1/main_0_139931277432880/carry_reg[3]_i_5/O[0]
                         net (fo=1, routed)           1.060    12.354    USER_DESIGN_INST_1/main_0_139931277432880/carry_reg[3]_i_5_n_7
    SLICE_X66Y85         LUT5 (Prop_lut5_I4_O)        0.295    12.649 f  USER_DESIGN_INST_1/main_0_139931277432880/result[28]_i_9/O
                         net (fo=1, routed)           0.638    13.288    USER_DESIGN_INST_1/main_0_139931277432880/result[28]_i_9_n_0
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.412 f  USER_DESIGN_INST_1/main_0_139931277432880/result[28]_i_4/O
                         net (fo=1, routed)           0.000    13.412    USER_DESIGN_INST_1/main_0_139931277432880/result[28]_i_4_n_0
    SLICE_X66Y85         MUXF7 (Prop_muxf7_I0_O)      0.209    13.621 f  USER_DESIGN_INST_1/main_0_139931277432880/result_reg[28]_i_2/O
                         net (fo=1, routed)           0.915    14.535    USER_DESIGN_INST_1/main_0_139931277432880/result_reg[28]_i_2_n_0
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.297    14.832 r  USER_DESIGN_INST_1/main_0_139931277432880/result[28]_i_1/O
                         net (fo=1, routed)           0.000    14.832    USER_DESIGN_INST_1/main_0_139931277432880/result[28]_i_1_n_0
    SLICE_X81Y85         FDRE                                         r  USER_DESIGN_INST_1/main_0_139931277432880/result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=789, routed)         1.598    18.578    USER_DESIGN_INST_1/main_0_139931277432880/ETH_CLK_OBUF
    SLICE_X81Y85         FDRE                                         r  USER_DESIGN_INST_1/main_0_139931277432880/result_reg[28]/C
                         clock pessimism              0.559    19.137    
                         clock uncertainty           -0.089    19.049    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)        0.029    19.078    USER_DESIGN_INST_1/main_0_139931277432880/result_reg[28]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                  4.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_139931277432880/address_z_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r1_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=789, routed)         0.556    -0.608    USER_DESIGN_INST_1/main_0_139931277432880/ETH_CLK_OBUF
    SLICE_X63Y76         FDRE                                         r  USER_DESIGN_INST_1/main_0_139931277432880/address_z_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  USER_DESIGN_INST_1/main_0_139931277432880/address_z_3_reg[0]/Q
                         net (fo=102, routed)         0.230    -0.238    USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r1_0_15_0_5/ADDRD0
    SLICE_X62Y76         RAMD32                                       r  USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r1_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=789, routed)         0.824    -0.849    USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r1_0_15_0_5/WCLK
    SLICE_X62Y76         RAMD32                                       r  USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.595    
    SLICE_X62Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y28     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y76     USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y76     USER_DESIGN_INST_1/main_0_139931277432880/registers_reg_r1_0_15_0_5/RAMA/CLK



