Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 17 13:13:48 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   233 |
|    Minimum number of control sets                        |   233 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   233 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   215 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             255 |           54 |
| Yes          | No                    | No                     |            5203 |         1515 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1544 |          777 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+-------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm8/fsm8_write_en                   |                   |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                   |                   |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                   |                   |                2 |              2 |
|  clk         | fsm5/fsm5_write_en                   |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                   |                   |                2 |              3 |
|  clk         | fsm7/fsm7_write_en                   |                   |                1 |              3 |
|  clk         | fsm6/fsm6_write_en                   |                   |                1 |              3 |
|  clk         | fsm3/fsm3_write_en                   |                   |                2 |              3 |
|  clk         | fsm9/fsm9_write_en                   |                   |                3 |              3 |
|  clk         | fsm9/go_0[0]                         |                   |                2 |              4 |
|  clk         | fsm2/E[0]                            |                   |                1 |              4 |
|  clk         | fsm9/E[0]                            |                   |                2 |              4 |
|  clk         | fsm4/fsm4_write_en                   |                   |                2 |              4 |
|  clk         | fsm6/j_0_write_en                    | fsm6/done_reg     |                1 |              4 |
|  clk         | fsm6/E[0]                            |                   |                1 |              4 |
|  clk         | fsm8/E[0]                            |                   |                2 |              4 |
|  clk         | j00/j00_write_en                     |                   |                1 |              4 |
|  clk         | fsm5/k0_write_en                     | fsm5/out_reg[0]_5 |                1 |              4 |
|  clk         | i01/out_reg[0]_38                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_25                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_26                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_27                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_28                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_29                    |                   |               31 |             32 |
|  clk         | i01/out_reg[0]_30                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_31                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_32                    |                   |               31 |             32 |
|  clk         | i01/out_reg[0]_33                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_34                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_35                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_36                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_37                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_7                     |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_8                     |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_9                     |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_0                     |                   |               31 |             32 |
|  clk         | i01/out_reg[1]_1                     |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_11                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_13                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_10                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_13                    |                   |               32 |             32 |
|  clk         | fsm9/alpha__0_write_en               |                   |               11 |             32 |
|  clk         | fsm9/beta__0_write_en                |                   |               11 |             32 |
|  clk         | B_int_read0_0/B_int_read0_0_write_en |                   |               29 |             32 |
|  clk         | C_i_j_0/C_i_j_0_write_en             |                   |                9 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en      |                   |                8 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en      |                   |               10 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en      |                   |               12 |             32 |
|  clk         | i01/out_reg[0]_10                    |                   |               31 |             32 |
|  clk         | i01/out_reg[0]_11                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_12                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_24                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_14                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_15                    |                   |               30 |             32 |
|  clk         | i01/out_reg[0]_16                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_17                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_18                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_19                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_20                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_21                    |                   |               32 |             32 |
|  clk         | i01/out_reg[0]_22                    |                   |               31 |             32 |
|  clk         | i01/out_reg[0]_23                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_18                    |                   |               30 |             32 |
|  clk         | i01/out_reg[2]_5                     |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_6                     |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_7                     |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_8                     |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_9                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_0                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_1                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_10                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_11                    |                   |               31 |             32 |
|  clk         | i01/out_reg[3]_12                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_13                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_14                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_15                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_16                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_17                    |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_4                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_19                    |                   |               30 |             32 |
|  clk         | i01/out_reg[3]_2                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_20                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_21                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_22                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_23                    |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_3                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_4                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_5                     |                   |               30 |             32 |
|  clk         | i01/out_reg[3]_6                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_7                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_8                     |                   |               32 |             32 |
|  clk         | i01/out_reg[3]_9                     |                   |               32 |             32 |
|  clk         | par_done_reg7/B_read0_0_write_en     |                   |               16 |             32 |
|  clk         | i01/out_reg[1]_5                     |                   |               32 |             32 |
|  clk         | fsm6/A_read0_0_write_en              |                   |               20 |             32 |
|  clk         | i01/out_reg[1]_14                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_15                    |                   |               31 |             32 |
|  clk         | i01/out_reg[1]_16                    |                   |               31 |             32 |
|  clk         | i01/out_reg[1]_17                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_18                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_19                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_2                     |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_20                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_21                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_22                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_23                    |                   |               30 |             32 |
|  clk         | i01/out_reg[1]_3                     |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_4                     |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_12                    |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_6                     |                   |               32 |             32 |
|  clk         | i01/out_reg[1]_7                     |                   |               31 |             32 |
|  clk         | i01/out_reg[1]_8                     |                   |               31 |             32 |
|  clk         | i01/out_reg[1]_9                     |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_0                     |                   |               31 |             32 |
|  clk         | i01/out_reg[2]_1                     |                   |               31 |             32 |
|  clk         | i01/out_reg[2]_10                    |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_11                    |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_12                    |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_13                    |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_14                    |                   |               30 |             32 |
|  clk         | i01/out_reg[2]_15                    |                   |               31 |             32 |
|  clk         | i01/out_reg[2]_2                     |                   |               32 |             32 |
|  clk         | i01/out_reg[2]_3                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_41                     | fsm0/done_reg_104 |               27 |             32 |
|  clk         | fsm0/done_reg_3                      | fsm0/done_reg_142 |               29 |             32 |
|  clk         | fsm0/done_reg_30                     | fsm0/done_reg_115 |               28 |             32 |
|  clk         | fsm0/done_reg_31                     | fsm0/done_reg_114 |               30 |             32 |
|  clk         | fsm0/done_reg_32                     | fsm0/done_reg_113 |               28 |             32 |
|  clk         | fsm0/done_reg_33                     | fsm0/done_reg_112 |               29 |             32 |
|  clk         | fsm0/done_reg_34                     | fsm0/done_reg_111 |               27 |             32 |
|  clk         | fsm0/done_reg_35                     | fsm0/done_reg_110 |               28 |             32 |
|  clk         | fsm0/done_reg_36                     | fsm0/done_reg_109 |               30 |             32 |
|  clk         | fsm0/done_reg_37                     | fsm0/done_reg_108 |               30 |             32 |
|  clk         | fsm0/done_reg_38                     | fsm0/done_reg_107 |               31 |             32 |
|  clk         | fsm0/done_reg_39                     | fsm0/done_reg_106 |               30 |             32 |
|  clk         | fsm0/done_reg_4                      | fsm0/done_reg_141 |               29 |             32 |
|  clk         | fsm0/done_reg_40                     | fsm0/done_reg_105 |               28 |             32 |
|  clk         | fsm0/done_reg_29                     | fsm0/done_reg_116 |               28 |             32 |
|  clk         | fsm0/done_reg_42                     | fsm0/done_reg_103 |               30 |             32 |
|  clk         | fsm0/done_reg_43                     | fsm0/done_reg_102 |               29 |             32 |
|  clk         | fsm0/done_reg_44                     | fsm0/done_reg_101 |               29 |             32 |
|  clk         | fsm0/done_reg_45                     | fsm0/done_reg_100 |               28 |             32 |
|  clk         | fsm0/done_reg_46                     | fsm0/done_reg_99  |               27 |             32 |
|  clk         | fsm0/done_reg_47                     | fsm0/done_reg_98  |               28 |             32 |
|  clk         | fsm0/done_reg_48                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_49                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_5                      | fsm0/done_reg_140 |               30 |             32 |
|  clk         | fsm0/done_reg_50                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_51                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_52                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_17                     | fsm0/done_reg_128 |               28 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en      |                   |               13 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en      |                   |               11 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en          |                   |               30 |             32 |
|  clk         | fsm0/done_reg                        | fsm0/done_reg_145 |               30 |             32 |
|  clk         | fsm0/done_reg_1                      | fsm0/done_reg_144 |               31 |             32 |
|  clk         | fsm0/done_reg_10                     | fsm0/done_reg_135 |               30 |             32 |
|  clk         | fsm0/done_reg_11                     | fsm0/done_reg_134 |               30 |             32 |
|  clk         | fsm0/done_reg_12                     | fsm0/done_reg_133 |               30 |             32 |
|  clk         | fsm0/done_reg_13                     | fsm0/done_reg_132 |               30 |             32 |
|  clk         | fsm0/done_reg_14                     | fsm0/done_reg_131 |               30 |             32 |
|  clk         | fsm0/done_reg_15                     | fsm0/done_reg_130 |               31 |             32 |
|  clk         | fsm0/done_reg_16                     | fsm0/done_reg_129 |               28 |             32 |
|  clk         | fsm7/A_sh_read0_0_write_en           |                   |               19 |             32 |
|  clk         | fsm0/done_reg_18                     | fsm0/done_reg_127 |               29 |             32 |
|  clk         | fsm0/done_reg_19                     | fsm0/done_reg_126 |               27 |             32 |
|  clk         | fsm0/done_reg_2                      | fsm0/done_reg_143 |               30 |             32 |
|  clk         | fsm0/done_reg_20                     | fsm0/done_reg_125 |               28 |             32 |
|  clk         | fsm0/done_reg_21                     | fsm0/done_reg_124 |               29 |             32 |
|  clk         | fsm0/done_reg_22                     | fsm0/done_reg_123 |               27 |             32 |
|  clk         | fsm0/done_reg_23                     | fsm0/done_reg_122 |               29 |             32 |
|  clk         | fsm0/done_reg_24                     | fsm0/done_reg_121 |               29 |             32 |
|  clk         | fsm0/done_reg_25                     | fsm0/done_reg_120 |               30 |             32 |
|  clk         | fsm0/done_reg_26                     | fsm0/done_reg_119 |               30 |             32 |
|  clk         | fsm0/done_reg_27                     | fsm0/done_reg_118 |               29 |             32 |
|  clk         | fsm0/done_reg_28                     | fsm0/done_reg_117 |               31 |             32 |
|  clk         | fsm0/done_reg_88                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_77                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_78                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_79                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_8                      | fsm0/done_reg_137 |               30 |             32 |
|  clk         | fsm0/done_reg_80                     |                   |               29 |             32 |
|  clk         | fsm0/done_reg_81                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_82                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_83                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_84                     |                   |               29 |             32 |
|  clk         | fsm0/done_reg_85                     |                   |               29 |             32 |
|  clk         | fsm0/done_reg_86                     |                   |               29 |             32 |
|  clk         | fsm0/done_reg_87                     |                   |               29 |             32 |
|  clk         | fsm0/done_reg_54                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_89                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_9                      | fsm0/done_reg_136 |               30 |             32 |
|  clk         | fsm0/done_reg_90                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_91                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_92                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_93                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_94                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_95                     |                   |               32 |             32 |
|  clk         | fsm4/B_i_k_0_write_en                |                   |               32 |             32 |
|  clk         | fsm4/t_0_write_en                    |                   |                4 |             32 |
|  clk         | fsm6/A_j2_k_0_write_en               |                   |               32 |             32 |
|  clk         | fsm8/B_sh_read0_0_write_en           |                   |               11 |             32 |
|  clk         | fsm0/done_reg_75                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_53                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_55                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_56                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_57                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_58                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_59                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_6                      | fsm0/done_reg_139 |               30 |             32 |
|  clk         | fsm0/done_reg_60                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_61                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_62                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_63                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_64                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_66                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_76                     |                   |               30 |             32 |
|  clk         | fsm0/done_reg_74                     |                   |               32 |             32 |
|  clk         | fsm0/done_reg_73                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_72                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_71                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_70                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_7                      | fsm0/done_reg_138 |               30 |             32 |
|  clk         | fsm0/done_reg_69                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_68                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_67                     |                   |               31 |             32 |
|  clk         | fsm0/done_reg_65                     |                   |               32 |             32 |
|  clk         |                                      | mult_pipe1/p_0_in |                7 |             51 |
|  clk         |                                      | mult_pipe0/p_0_in |               12 |             51 |
|  clk         |                                      | mult_pipe4/p_0_in |               14 |             51 |
|  clk         |                                      | mult_pipe3/p_0_in |               10 |             51 |
|  clk         |                                      | mult_pipe2/p_0_in |               11 |             51 |
|  clk         |                                      |                   |               39 |             72 |
+--------------+--------------------------------------+-------------------+------------------+----------------+


