

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Apr 13 11:46:48 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LabA-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.163 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     23|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     23|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |xs_V_1_fu_28_p2  |     -    |      0|  0|  15|           1|           8|
    |ap_return        |  select  |      0|  0|   8|           1|           8|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  23|           2|          16|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      top     | return value |
|ap_return  | out |    8| ap_ctrl_hs |      top     | return value |
|val_V      |  in |    8|   ap_none  |     val_V    |    scalar    |
|mode       |  in |   32|   ap_none  |     mode     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 0), !map !57"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %val_V), !map !63"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !67"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%val_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %val_V)" [LabA-HLS/Top.cpp:3]   --->   Operation 6 'read' 'val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.91ns)   --->   "%xs_V_1 = sub i8 0, %val_V_read" [LabA-HLS/Top.cpp:4]   --->   Operation 7 'sub' 'xs_V_1' <Predicate = (p_Result_s)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %xs_V_1, i32 7, i1 false)" [LabA-HLS/Top.cpp:5]   --->   Operation 8 'bitset' 'p_Result_1' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %val_V_read, i32 7)" [LabA-HLS/Top.cpp:6]   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.24ns)   --->   "%select_ln6 = select i1 %p_Result_s, i8 %p_Result_1, i8 %val_V_read" [LabA-HLS/Top.cpp:6]   --->   Operation 10 'select' 'select_ln6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "ret i8 %select_ln6" [LabA-HLS/Top.cpp:6]   --->   Operation 11 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
spectopmodule_ln0 (spectopmodule) [ 00]
val_V_read        (read         ) [ 00]
xs_V_1            (sub          ) [ 00]
p_Result_1        (bitset       ) [ 00]
p_Result_s        (bitselect    ) [ 01]
select_ln6        (select       ) [ 00]
ret_ln6           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i8.i8.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="val_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="0" index="1" bw="8" slack="0"/>
<pin id="25" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="xs_V_1_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="0" index="1" bw="8" slack="0"/>
<pin id="31" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xs_V_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_Result_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="0" index="2" bw="4" slack="0"/>
<pin id="38" dir="0" index="3" bw="1" slack="0"/>
<pin id="39" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_Result_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="4" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="select_ln6_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="22" pin="2"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="28" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="43"><net_src comp="18" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="49"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="22" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="4"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="22" pin="2"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: top : val_V | {1 }
  - Chain level:
	State 1
		p_Result_1 : 1
		select_ln6 : 2
		ret_ln6 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    sub   |      xs_V_1_fu_28     |    0    |    15   |
|----------|-----------------------|---------|---------|
|  select  |    select_ln6_fu_52   |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   | val_V_read_read_fu_22 |    0    |    0    |
|----------|-----------------------|---------|---------|
|  bitset  |    p_Result_1_fu_34   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|    p_Result_s_fu_44   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    23   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   23   |
+-----------+--------+--------+
