# ğŸš€ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ ë² ë¦´ë¡œê·¸ í”„ë¡œì íŠ¸ ë ˆí¬ì§€í† ë¦¬ (DSD Verilog Projects)

## ğŸ“– ì†Œê°œ (About)

ì´ ë ˆí¬ì§€í† ë¦¬ëŠ” **ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„** ê°•ì˜ë¥¼ ìˆ˜ê°•í•˜ë©° ì‘ì„±í•œ **ë² ë¦´ë¡œê·¸ HDL** ì½”ë“œì™€ í”„ë¡œì íŠ¸ íŒŒì¼ë“¤ì„ ëª¨ì•„ë‘” ê³³ì…ë‹ˆë‹¤.  FPGA ê¸°ë°˜ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ í•™ìŠµ ê³¼ì •ì„ ê¸°ë¡í•˜ê³  ê³µìœ í•˜ê³ ì ë§Œë“¤ì—ˆìŠµë‹ˆë‹¤.

This repository showcases Verilog HDL code and project files created during the **Digital System Design** course. It's designed to document and share my learning journey in FPGA-based digital system design.

## ğŸ“‚ ë‚´ìš© (Contents)

*   **`src/`**: ë² ë¦´ë¡œê·¸ ì†ŒìŠ¤ ì½”ë“œ (.v) - ê° í”„ë¡œì íŠ¸ë³„ í´ë”ë¡œ êµ¬ì„±
    *   (Verilog source code files (.v) organized by project folders)
*   **`sim/`**: ì‹œë®¬ë ˆì´ì…˜ ê´€ë ¨ íŒŒì¼ (tb\_.v, \*.tcl, \*.do ë“±)
    *   (Testbenches and simulation setup files)
*   **`constraints/`**: ì œì•½ ì¡°ê±´ íŒŒì¼ (.xdc) - FPGA íƒ€ê²Ÿ í”„ë¡œì íŠ¸ìš©
    *   (Constraint files (.xdc) for FPGA projects)
*   **`docs/`**: í”„ë¡œì íŠ¸ ë¬¸ì„œ (ë³´ê³ ì„œ, ì„¤ê³„ ì„¤ëª…, í•™ìŠµ ë…¸íŠ¸ ë“±)
    *   (Project documents: reports, design descriptions, learning notes, etc.)

## ğŸ› ï¸ ì‚¬ìš© ë„êµ¬ (Tools)

*   **Vivado Design Suite (2019.2):** Xilinx FPGA ê°œë°œ í™˜ê²½ (Xilinx FPGA development environment)
*   **ModelSim/QuestaSim (ì„ íƒ):**  ì‹œë®¬ë ˆì´ì…˜ íˆ´ (Simulation tools - optional)

## ğŸ§‘â€ğŸ’» í•™ìŠµ ë° í™œìš© ë°©ë²• (How to Use)

*   **ì½”ë“œ í•™ìŠµ:** ë² ë¦´ë¡œê·¸ ì½”ë“œ ì˜ˆì‹œë¥¼ í†µí•´ ë‹¤ì–‘í•œ ì„¤ê³„ ê¸°ë²•ì„ ë°°ìš°ê³ , ì½”ë“œ ì‘ì„± ìŠ¤íƒ€ì¼ì„ ì°¸ê³ í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. (Learn from Verilog code examples and different design techniques.)
*   **í”„ë¡œì íŠ¸ ì°¸ê³ :** ê°œì¸ í”„ë¡œì íŠ¸ì— í•„ìš”í•œ ë¶€ë¶„ì„ ì°¸ê³ í•˜ê±°ë‚˜, ì½”ë“œë¥¼ ì¬í™œìš©í•˜ì—¬ ê°œë°œ ì‹œê°„ì„ ë‹¨ì¶•í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. (Refer to projects for inspiration or reuse code snippets for your own projects.)
*   **í•™ìŠµ ì—¬ì • ê³µìœ :**  ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ í•™ìŠµìë“¤ê³¼ í•¨ê»˜ ì„±ì¥í•˜ê³ , ì„œë¡œì—ê²Œ ë„ì›€ì„ ì¤„ ìˆ˜ ìˆëŠ” ê³µê°„ì´ ë˜ê¸°ë¥¼ ë°”ëë‹ˆë‹¤. (Share learning experiences and grow together with fellow digital system design enthusiasts.)

