-- generated by newgenasym Wed Mar 27 17:57:14 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity stm32f103_lqfp100 is
    port (    
	BOOT0:     INOUT  STD_LOGIC;    
	JNTRST:    INOUT  STD_LOGIC;    
	JTDO:      INOUT  STD_LOGIC;    
	\jtms/swdio\: INOUT  STD_LOGIC;    
	NRST:      INOUT  STD_LOGIC;    
	OSC32_IN:  INOUT  STD_LOGIC;    
	OSC32_OUT: INOUT  STD_LOGIC;    
	OSC_IN:    INOUT  STD_LOGIC;    
	OSC_OUT:   INOUT  STD_LOGIC;    
	\pa0/wkup/usart2_cts/adc12_in0/tim2_ch1_etr\: INOUT  STD_LOGIC;    
	\pa1/usart2_rts/adc12_in1/tim2_ch2\: INOUT  STD_LOGIC;    
	\pa10/usart1_rx/tim1_ch3\: INOUT  STD_LOGIC;    
	\pa11/usart1_cts/cantx/usbdm/tim1_ch4\: INOUT  STD_LOGIC;    
	\pa12/usart1_rts/cantx/usbdp/tim1_etr\: INOUT  STD_LOGIC;    
	\pa14/jtck/swclk\: INOUT  STD_LOGIC;    
	\pa15/jtdi\: INOUT  STD_LOGIC;    
	\pa2/usart2_tx/adc12_in2/tim2_ch3\: INOUT  STD_LOGIC;    
	\pa3/usart2_rx/adc12_in3/tim2_ch4\: INOUT  STD_LOGIC;    
	\pa4/spi1_nss/usart2_ck/adc12_in4\: INOUT  STD_LOGIC;    
	\pa5/spi1_sck/adc12_in5\: INOUT  STD_LOGIC;    
	\pa6/spi1_miso/adc12_in6/tim3_ch1\: INOUT  STD_LOGIC;    
	\pa7/spi1_mosi/adc12_in7/tim3_ch2\: INOUT  STD_LOGIC;    
	\pa8/usart1_ck/tim1_ch1/mco\: INOUT  STD_LOGIC;    
	\pa9/usart1_tx/tim1_ch2\: INOUT  STD_LOGIC;    
	\pb0/adc12_in8/tim3_ch3\: INOUT  STD_LOGIC;    
	\pb1/adc12_in9/tim3_ch4\: INOUT  STD_LOGIC;    
	\pb10/i2c2_scl/usart3_tx\: INOUT  STD_LOGIC;    
	\pb11/i2c2_sda/usart3_rx\: INOUT  STD_LOGIC;    
	\pb12/spi2_nss/i2c2_smbai/usart3_ck/tim1_bkin\: INOUT  STD_LOGIC;    
	\pb13/spi2_sck/usart3_cts/tim1_ch1n\: INOUT  STD_LOGIC;    
	\pb14/spi2_miso/usart3_rts/tim1_ch2n\: INOUT  STD_LOGIC;    
	\pb15/spi2_mosi/tim1_ch3n\: INOUT  STD_LOGIC;    
	\pb2/boot1\: INOUT  STD_LOGIC;    
	\pb5/i2c1_smbai\: INOUT  STD_LOGIC;    
	\pb6/i2c1_scl/tim4_ch1\: INOUT  STD_LOGIC;    
	\pb7/i2c1_sda/tim4_ch2\: INOUT  STD_LOGIC;    
	\pb8/tim4_ch3\: INOUT  STD_LOGIC;    
	\pb9/tim4_ch4\: INOUT  STD_LOGIC;    
	\pc0/adc12_in10\: INOUT  STD_LOGIC;    
	\pc1/adc12_in11\: INOUT  STD_LOGIC;    
	PC10:      INOUT  STD_LOGIC;    
	PC11:      INOUT  STD_LOGIC;    
	PC12:      INOUT  STD_LOGIC;    
	\pc13/tamper/rtc\: INOUT  STD_LOGIC;    
	\pc2/adc12_in12\: INOUT  STD_LOGIC;    
	\pc3/adc12_in13\: INOUT  STD_LOGIC;    
	\pc4/adc12_in14\: INOUT  STD_LOGIC;    
	\pc5/adc12_in15\: INOUT  STD_LOGIC;    
	PC6:       INOUT  STD_LOGIC;    
	PC7:       INOUT  STD_LOGIC;    
	PC8:       INOUT  STD_LOGIC;    
	PC9:       INOUT  STD_LOGIC;    
	\pd0/osc_in\: INOUT  STD_LOGIC;    
	\pd1/osc_out\: INOUT  STD_LOGIC;    
	PD10:      INOUT  STD_LOGIC;    
	PD11:      INOUT  STD_LOGIC;    
	PD12:      INOUT  STD_LOGIC;    
	PD13:      INOUT  STD_LOGIC;    
	PD14:      INOUT  STD_LOGIC;    
	PD15:      INOUT  STD_LOGIC;    
	PD2:       INOUT  STD_LOGIC;    
	PD3:       INOUT  STD_LOGIC;    
	PD4:       INOUT  STD_LOGIC;    
	PD5:       INOUT  STD_LOGIC;    
	PD6:       INOUT  STD_LOGIC;    
	PD7:       INOUT  STD_LOGIC;    
	PD8:       INOUT  STD_LOGIC;    
	PD9:       INOUT  STD_LOGIC;    
	\pe0/tim4_etr\: INOUT  STD_LOGIC;    
	PE1:       INOUT  STD_LOGIC;    
	PE10:      INOUT  STD_LOGIC;    
	PE11:      INOUT  STD_LOGIC;    
	PE12:      INOUT  STD_LOGIC;    
	PE13:      INOUT  STD_LOGIC;    
	PE14:      INOUT  STD_LOGIC;    
	PE15:      INOUT  STD_LOGIC;    
	PE2:       INOUT  STD_LOGIC;    
	PE3:       INOUT  STD_LOGIC;    
	PE4:       INOUT  STD_LOGIC;    
	PE5:       INOUT  STD_LOGIC;    
	PE6:       INOUT  STD_LOGIC;    
	PE7:       INOUT  STD_LOGIC;    
	PE8:       INOUT  STD_LOGIC;    
	PE9:       INOUT  STD_LOGIC;    
	\vref+\:   INOUT  STD_LOGIC;    
	\vref-\:   INOUT  STD_LOGIC);
end stm32f103_lqfp100;
