Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 15:52:40 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SCS_TT_TEST_wrapper_timing_summary_routed.rpt -pb SCS_TT_TEST_wrapper_timing_summary_routed.pb -rpx SCS_TT_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SCS_TT_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.349    -1262.809                    596                 4491        0.043        0.000                      0                 4491        0.019        0.000                       0                  2524  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SCS_TT_TEST_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clk_out2_SCS_TT_TEST_clk_wiz_0_0    {0.543 1.630}        2.174           460.000         
  clk_out3_SCS_TT_TEST_clk_wiz_0_0    {1.087 2.174}        2.174           460.000         
  clk_out4_SCS_TT_TEST_clk_wiz_0_0    {1.630 2.717}        2.174           460.000         
  clkfbout_SCS_TT_TEST_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
clk_fpga_0                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -2.734     -287.462                    340                  388        0.045        0.000                      0                  388        0.019        0.000                       0                   255  
  clk_out2_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     7  
  clk_out3_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     7  
  clk_out4_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     7  
  clkfbout_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                  3.153        0.000                      0                 3844        0.054        0.000                      0                 3844        4.020        0.000                       0                  2244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_SCS_TT_TEST_clk_wiz_0_0  clk_out1_SCS_TT_TEST_clk_wiz_0_0       -0.040       -0.064                      2                    5        0.243        0.000                      0                    5  
clk_out3_SCS_TT_TEST_clk_wiz_0_0  clk_out1_SCS_TT_TEST_clk_wiz_0_0       -0.568       -2.288                      5                    5        0.704        0.000                      0                    5  
clk_out4_SCS_TT_TEST_clk_wiz_0_0  clk_out1_SCS_TT_TEST_clk_wiz_0_0       -1.456       -6.163                      5                    5        1.318        0.000                      0                    5  
clk_fpga_0                        clk_out1_SCS_TT_TEST_clk_wiz_0_0       -4.349     -988.708                    253                  253        0.043        0.000                      0                  253  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :          340  Failing Endpoints,  Worst Slack       -2.734ns,  Total Violation     -287.462ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.589ns (37.459%)  route 2.653ns (62.541%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.847     1.850    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/Q
                         net (fo=2, routed)           0.893     3.162    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I1_O)        0.299     3.461 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.461    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.974 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.974    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.091 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.091    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.208 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2/CO[3]
                         net (fo=5, routed)           1.089     5.297    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.421 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states[3]_i_1/O
                         net (fo=4, routed)           0.671     6.092    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states
    SLICE_X40Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X40Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[0]/C
                         clock pessimism              0.014     3.674    
                         clock uncertainty           -0.111     3.562    
    SLICE_X40Y97         FDRE (Setup_fdre_C_CE)      -0.205     3.357    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[0]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.589ns (37.459%)  route 2.653ns (62.541%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.847     1.850    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/Q
                         net (fo=2, routed)           0.893     3.162    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I1_O)        0.299     3.461 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.461    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.974 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.974    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.091 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.091    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.208 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2/CO[3]
                         net (fo=5, routed)           1.089     5.297    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.421 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states[3]_i_1/O
                         net (fo=4, routed)           0.671     6.092    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states
    SLICE_X40Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X40Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[1]/C
                         clock pessimism              0.014     3.674    
                         clock uncertainty           -0.111     3.562    
    SLICE_X40Y97         FDRE (Setup_fdre_C_CE)      -0.205     3.357    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[1]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.589ns (37.459%)  route 2.653ns (62.541%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.847     1.850    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/Q
                         net (fo=2, routed)           0.893     3.162    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I1_O)        0.299     3.461 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.461    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.974 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.974    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.091 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.091    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.208 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2/CO[3]
                         net (fo=5, routed)           1.089     5.297    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.421 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states[3]_i_1/O
                         net (fo=4, routed)           0.671     6.092    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states
    SLICE_X40Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X40Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[2]/C
                         clock pessimism              0.014     3.674    
                         clock uncertainty           -0.111     3.562    
    SLICE_X40Y97         FDRE (Setup_fdre_C_CE)      -0.205     3.357    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[2]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.589ns (37.459%)  route 2.653ns (62.541%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.847     1.850    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/Q
                         net (fo=2, routed)           0.893     3.162    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I1_O)        0.299     3.461 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.461    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.974 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.974    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.091 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.091    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.208 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2/CO[3]
                         net (fo=5, routed)           1.089     5.297    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.421 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states[3]_i_1/O
                         net (fo=4, routed)           0.671     6.092    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states
    SLICE_X40Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X40Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[3]/C
                         clock pessimism              0.014     3.674    
                         clock uncertainty           -0.111     3.562    
    SLICE_X40Y97         FDRE (Setup_fdre_C_CE)      -0.205     3.357    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[3]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.389ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.650ns (40.874%)  route 2.387ns (59.126%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     1.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.478     2.137 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/Q
                         net (fo=2, routed)           0.973     3.110    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[9]
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.301     3.411 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.924 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.041 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.158 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2/CO[3]
                         net (fo=5, routed)           0.788     4.946    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.070 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states[3]_i_1/O
                         net (fo=4, routed)           0.625     5.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states[3]_i_1_n_0
    SLICE_X45Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C
                         clock pessimism              0.014     3.847    
                         clock uncertainty           -0.111     3.736    
    SLICE_X45Y102        FDRE (Setup_fdre_C_R)       -0.429     3.307    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -2.389    

Slack (VIOLATED) :        -2.389ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.650ns (40.874%)  route 2.387ns (59.126%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     1.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.478     2.137 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/Q
                         net (fo=2, routed)           0.973     3.110    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[9]
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.301     3.411 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.924 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.041 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.158 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2/CO[3]
                         net (fo=5, routed)           0.788     4.946    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.070 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states[3]_i_1/O
                         net (fo=4, routed)           0.625     5.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states[3]_i_1_n_0
    SLICE_X45Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[1]/C
                         clock pessimism              0.014     3.847    
                         clock uncertainty           -0.111     3.736    
    SLICE_X45Y102        FDRE (Setup_fdre_C_R)       -0.429     3.307    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[1]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -2.389    

Slack (VIOLATED) :        -2.389ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.650ns (40.874%)  route 2.387ns (59.126%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     1.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.478     2.137 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/Q
                         net (fo=2, routed)           0.973     3.110    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[9]
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.301     3.411 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.924 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.041 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.158 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2/CO[3]
                         net (fo=5, routed)           0.788     4.946    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.070 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states[3]_i_1/O
                         net (fo=4, routed)           0.625     5.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states[3]_i_1_n_0
    SLICE_X45Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[2]/C
                         clock pessimism              0.014     3.847    
                         clock uncertainty           -0.111     3.736    
    SLICE_X45Y102        FDRE (Setup_fdre_C_R)       -0.429     3.307    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[2]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -2.389    

Slack (VIOLATED) :        -2.389ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.650ns (40.874%)  route 2.387ns (59.126%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     1.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.478     2.137 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/Q
                         net (fo=2, routed)           0.973     3.110    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[9]
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.301     3.411 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_i_8_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.924 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.924    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.041 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.158 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2/CO[3]
                         net (fo=5, routed)           0.788     4.946    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst1_carry__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.070 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states[3]_i_1/O
                         net (fo=4, routed)           0.625     5.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states[3]_i_1_n_0
    SLICE_X45Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[3]/C
                         clock pessimism              0.014     3.847    
                         clock uncertainty           -0.111     3.736    
    SLICE_X45Y102        FDRE (Setup_fdre_C_R)       -0.429     3.307    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[3]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -2.389    

Slack (VIOLATED) :        -1.675ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 2.052ns (60.190%)  route 1.357ns (39.810%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 3.658 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.654     1.657    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=4, routed)           0.717     2.830    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.486 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.486    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.600    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__0_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.714 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.714    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.828 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__2_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.942 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.942    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__3_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.056 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.057    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__4_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.171 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.171    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__5_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.427 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__6/O[2]
                         net (fo=4, routed)           0.639     5.066    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[31]
    SLICE_X48Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.481     3.658    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X48Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/C
                         clock pessimism              0.114     3.772    
                         clock uncertainty           -0.111     3.661    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.270     3.391    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]
  -------------------------------------------------------------------
                         required time                          3.391    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 -1.675    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 2.052ns (59.536%)  route 1.395ns (40.464%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.654     1.657    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=4, routed)           0.717     2.830    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[1]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.486 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.486    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.600    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__0_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.714 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.714    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.828 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__2_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.942 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.942    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__3_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.056 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.057    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__4_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.171 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.171    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__5_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.427 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__6/O[2]
                         net (fo=4, routed)           0.677     5.104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[31]
    SLICE_X42Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X42Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]/C
                         clock pessimism              0.114     3.774    
                         clock uncertainty           -0.111     3.663    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)       -0.209     3.454    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]
  -------------------------------------------------------------------
                         required time                          3.454    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 -1.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.257%)  route 0.282ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.559     0.561    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/Q
                         net (fo=1, routed)           0.282     0.970    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT[3]
    SLICE_X52Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.909     0.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X52Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[3]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.019     0.925    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.894%)  route 0.218ns (57.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.641     0.643    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/Q
                         net (fo=1, routed)           0.218     1.025    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT[2]
    SLICE_X52Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.909     0.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X52Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/C
                         clock pessimism             -0.009     0.902    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.070     0.972    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.392ns (75.549%)  route 0.127ns (24.451%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.559     0.561    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=4, routed)           0.126     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.025 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.026    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.080 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.080    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[20]
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.403ns (76.056%)  route 0.127ns (23.944%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.559     0.561    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=4, routed)           0.126     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.025 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.026    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.091 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.091    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[22]
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.480%)  route 0.292ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.558     0.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/Q
                         net (fo=1, routed)           0.292     0.980    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3[1]
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.460%)  route 0.116ns (31.540%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.641     0.643    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=4, routed)           0.116     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[22]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.010 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T10_carry__4/O[1]
                         net (fo=4, routed)           0.000     1.010    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[22]
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.102     0.926    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.292%)  route 0.327ns (63.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.558     0.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=5, routed)           0.123     0.823    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.868 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1[0]_i_1/O
                         net (fo=4, routed)           0.204     1.072    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[0]
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[0]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.075     0.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.428ns (77.135%)  route 0.127ns (22.865%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.559     0.561    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=4, routed)           0.126     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.025 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.026    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.116 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[21]
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.428ns (77.135%)  route 0.127ns (22.865%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.559     0.561    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=4, routed)           0.126     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.025 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.026    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.116 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.116    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[23]
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.431ns (77.258%)  route 0.127ns (22.742%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.559     0.561    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=4, routed)           0.126     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.025 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.026    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.065 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.065    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.119 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.119    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[24]
    SLICE_X47Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.105     1.015    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y1    SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 1.087 2.174 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 1.630 2.717 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y99     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clkfbout_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    SCS_TT_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 2.637ns (41.097%)  route 3.779ns (58.903%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.779     6.997    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.327     7.324 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.324    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.874 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.210 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           1.064     9.273    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y89         LUT3 (Prop_lut3_I0_O)        0.325     9.598 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.598    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.523    12.702    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)        0.075    12.752    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 2.722ns (44.379%)  route 3.411ns (55.621%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.779     6.997    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.327     7.324 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.324    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.874 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.322 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.696     9.017    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X31Y89         LUT3 (Prop_lut3_I0_O)        0.298     9.315 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.315    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.523    12.702    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)        0.075    12.752    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 2.620ns (43.213%)  route 3.443ns (56.787%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.779     6.997    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.327     7.324 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.324    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.874 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.187 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.727     8.914    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X31Y89         LUT3 (Prop_lut3_I0_O)        0.331     9.245 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.245    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.523    12.702    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)        0.075    12.752    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 2.517ns (42.161%)  route 3.453ns (57.839%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.779     6.997    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.327     7.324 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.324    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.874 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.113 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.737     8.850    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X31Y89         LUT3 (Prop_lut3_I0_O)        0.302     9.152 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.152    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.523    12.702    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)        0.032    12.709    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 2.334ns (39.365%)  route 3.595ns (60.635%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.779     6.997    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.327     7.324 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.324    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.904 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.880     8.783    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.328     9.111 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.111    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X30Y93         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.525    12.704    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.118    12.797    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 2.709ns (46.275%)  route 3.145ns (53.725%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.779     6.997    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.327     7.324 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.324    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.874 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.301 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.430     8.730    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.306     9.036 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.036    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y93         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.525    12.704    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.081    12.760    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 2.497ns (43.144%)  route 3.291ns (56.856%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.779     6.997    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.327     7.324 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.324    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.874 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.096 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.575     8.671    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X31Y89         LUT3 (Prop_lut3_I0_O)        0.299     8.970 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.970    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.523    12.702    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)        0.031    12.708    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.398ns (40.989%)  route 3.452ns (59.011%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.779     6.997    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y90         LUT4 (Prop_lut4_I3_O)        0.327     7.324 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.324    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.964 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.737     8.700    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.332     9.032 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.032    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y93         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.525    12.704    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.118    12.797    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.420ns (28.107%)  route 3.632ns (71.893%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.022     7.240    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X33Y89         LUT5 (Prop_lut5_I0_O)        0.321     7.561 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.673     8.234    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X35Y87         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.476    12.655    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y87         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.631    11.999    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.420ns (28.107%)  route 3.632ns (71.893%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.888     3.182    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.060     4.661    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.986 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.877     5.863    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X29Y93         LUT5 (Prop_lut5_I2_O)        0.355     6.218 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.022     7.240    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X33Y89         LUT5 (Prop_lut5_I0_O)        0.321     7.561 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.673     8.234    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X35Y87         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.476    12.655    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y87         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.631    11.999    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.539%)  route 0.291ns (69.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.557     0.893    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.291     1.312    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/gpio_io_i_d2[12]
    SLICE_X37Y104        FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.910     1.276    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y104        FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.017     1.258    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.641     0.977    SCS_TT_TEST_i/DATA1/U0/s_axi_aclk
    SLICE_X33Y101        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[13]/Q
                         net (fo=1, routed)           0.178     1.296    SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[18]
    SLICE_X33Y97         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.826     1.192    SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y97         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.066     1.223    SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.187ns (35.218%)  route 0.344ns (64.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.577     0.913    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.344     1.398    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X28Y102        LUT4 (Prop_lut4_I2_O)        0.046     1.444 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.444    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1_n_0
    SLICE_X28Y102        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.931     1.297    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDSE (Hold_fdse_C_D)         0.107     1.369    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.709%)  route 0.174ns (48.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.656     0.992    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.174     1.307    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.352 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.352    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.844     1.210    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.554     0.890    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y86         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.145     1.176    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X34Y87         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.821     1.187    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.281     0.906    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.096%)  route 0.344ns (64.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.577     0.913    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.344     1.398    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X28Y102        LUT3 (Prop_lut3_I0_O)        0.045     1.443 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.443    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]_i_1_n_0
    SLICE_X28Y102        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.931     1.297    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X28Y102        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDSE (Hold_fdse_C_D)         0.091     1.353    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.407%)  route 0.274ns (59.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.634     0.970    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y103        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.274     1.385    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio_Data_In[4]
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.045     1.430 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.430    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.910     1.276    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y104        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.091     1.328    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.572     0.908    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y86         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.177     1.225    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y86         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.838     1.204    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.552     0.888    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg[28]/Q
                         net (fo=1, routed)           0.052     1.081    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].reg1_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.126 r  SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.126    SCS_TT_TEST_i/DATA0/U0/ip2bus_data[28]
    SLICE_X46Y85         FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.819     1.185    SCS_TT_TEST_i/DATA0/U0/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.121     1.022    SCS_TT_TEST_i/DATA0/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.639     0.975    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/Q
                         net (fo=1, routed)           0.054     1.170    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/gpio_Data_In[14]
    SLICE_X38Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.215 r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.215    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1[14]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.911     1.277    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1_reg[14]/C
                         clock pessimism             -0.289     0.988    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.121     1.109    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y108   SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y108   SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y108   SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y108   SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y109   SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y109   SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y109   SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y106   SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y107   SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.040ns,  Total Violation       -0.064ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.031ns  (logic 0.518ns (50.229%)  route 0.513ns (49.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.654     2.200    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X42Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.718 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.513     3.232    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]_0[1]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)       -0.062     3.192    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.278%)  route 0.512ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.654     2.200    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X42Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.718 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.512     3.231    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]_0[1]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)       -0.047     3.207    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.654     2.200    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X42Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.718 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.436     3.155    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]_0[1]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)       -0.092     3.162    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.947ns  (logic 0.518ns (54.696%)  route 0.429ns (45.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.654     2.200    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    SLICE_X42Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.718 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.429     3.148    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)       -0.095     3.159    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.159    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.989ns  (logic 0.518ns (52.391%)  route 0.471ns (47.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 2.393 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.847     2.393    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    SLICE_X42Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     2.911 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.471     3.382    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]_0[1]
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)       -0.028     3.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                          3.400    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  0.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.558     1.103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X42Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.267 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.160     1.427    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]_0[1]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.075     1.184    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.558     1.103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X42Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.267 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.160     1.427    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]_0[1]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.071     1.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.196%)  route 0.163ns (49.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns = ( 1.187 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.641     1.187    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    SLICE_X42Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.351 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.163     1.513    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]_0[1]
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.063     1.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.345%)  route 0.149ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.558     1.103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X42Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.267 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.149     1.416    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]_0[1]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.047     1.156    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.388%)  route 0.149ns (47.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.558     1.103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    SLICE_X42Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.267 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.149     1.416    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.046     1.155    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.568ns,  Total Violation       -2.288ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.568ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.104%)  route 0.626ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 2.745 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.893    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.900 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.090 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           1.655     2.745    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.164 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.626     3.790    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]_0[2]
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)       -0.206     3.222    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.222    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 -0.568    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.659%)  route 0.481ns (51.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 2.745 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.893    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.900 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.090 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           1.655     2.745    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     3.201 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.481     3.682    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]_0[2]
    SLICE_X43Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X43Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)       -0.067     3.187    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.465ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.882ns  (logic 0.456ns (51.698%)  route 0.426ns (48.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 2.745 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.893    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.900 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.090 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           1.655     2.745    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     3.201 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.426     3.627    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)       -0.093     3.162    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                 -0.465    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.586%)  route 0.641ns (58.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 2.745 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.893    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.900 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.090 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           1.655     2.745    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     3.201 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.641     3.841    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]_0[2]
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)       -0.028     3.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                          3.400    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 -0.442    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.461%)  route 0.324ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 2.745 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     2.893    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.900 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.989    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.090 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           1.655     2.745    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     3.201 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.324     3.525    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]_0[2]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)       -0.047     3.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 -0.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.648 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.534 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.063    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.089 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           0.559     1.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.101     1.890    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]_0[2]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.075     1.185    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.773%)  route 0.214ns (60.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.648 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.534 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.063    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.089 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           0.559     1.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.214     2.002    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]_0[2]
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.063     1.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.648 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.534 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.063    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.089 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           0.559     1.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.172     1.961    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]_0[2]
    SLICE_X43Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X43Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.070     1.179    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.280%)  route 0.151ns (51.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.648 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.534 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.063    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.089 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           0.559     1.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.151     1.940    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.047     1.157    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.087ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.125%)  route 0.217ns (62.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.648 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     1.684    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.534 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.063    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.089 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5, routed)           0.559     1.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.776 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.217     1.992    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]_0[2]
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.005     1.201    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.791    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.456ns,  Total Violation       -6.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.112%)  route 0.681ns (59.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.479 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.357 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           1.846     3.479    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X43Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.935 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.681     4.616    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)       -0.093     3.161    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.293ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.383%)  route 0.571ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 3.480 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.357 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           1.847     3.480    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X41Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.936 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.571     4.508    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]_0[3]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)       -0.040     3.215    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                 -1.293    

Slack (VIOLATED) :        -1.216ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.119%)  route 0.472ns (50.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 3.480 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.357 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           1.847     3.480    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X41Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.936 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.472     4.409    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]_0[3]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)       -0.062     3.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                 -1.216    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.090%)  route 0.437ns (48.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 3.480 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.357 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           1.847     3.480    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X41Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.936 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.437     4.373    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]_0[3]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)       -0.093     3.162    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -0.986ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.151%)  route 0.626ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 3.287 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.357 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           1.654     3.287    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X49Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.743 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.626     4.369    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]_0[3]
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)       -0.045     3.383    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.383    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 -0.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.518%)  route 0.235ns (62.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns = ( 2.190 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.078 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           0.558     2.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X49Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     2.331 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.235     2.566    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]_0[3]
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.052     1.248    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.238%)  route 0.145ns (50.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns = ( 2.274 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.078 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           0.641     2.274    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X41Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     2.415 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.145     2.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]_0[3]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.071     1.181    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns = ( 2.274 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.078 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           0.641     2.274    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X41Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     2.415 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.179     2.594    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]_0[3]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.078     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.849%)  route 0.167ns (54.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns = ( 2.274 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.078 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           0.641     2.274    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X41Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     2.415 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.167     2.581    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]_0[3]
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.047     1.157    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.642ns = ( 2.273 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.078 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=5, routed)           0.640     2.273    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X43Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     2.414 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.242     2.655    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X41Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.047     1.156    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.499    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :          253  Failing Endpoints,  Worst Slack       -4.349ns,  Total Violation     -988.708ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.349ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.212ns  (logic 0.580ns (26.223%)  route 1.632ns (73.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.990    35.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X45Y94         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.481    31.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y94         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[1]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.429    31.000    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[1]
  -------------------------------------------------------------------
                         required time                         31.000    
                         arrival time                         -35.349    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.349ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.212ns  (logic 0.580ns (26.223%)  route 1.632ns (73.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.990    35.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X45Y94         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.481    31.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y94         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[2]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.429    31.000    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[2]
  -------------------------------------------------------------------
                         required time                         31.000    
                         arrival time                         -35.349    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.349ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.212ns  (logic 0.580ns (26.223%)  route 1.632ns (73.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.990    35.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X45Y94         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.481    31.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y94         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[3]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.429    31.000    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[3]
  -------------------------------------------------------------------
                         required time                         31.000    
                         arrival time                         -35.349    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.349ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.212ns  (logic 0.580ns (26.223%)  route 1.632ns (73.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.990    35.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X45Y94         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.481    31.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y94         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[4]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.429    31.000    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[4]
  -------------------------------------------------------------------
                         required time                         31.000    
                         arrival time                         -35.349    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.164ns  (logic 0.580ns (26.803%)  route 1.584ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 31.919 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.943    35.301    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482    31.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[21]/C
                         clock pessimism              0.000    31.919    
                         clock uncertainty           -0.490    31.430    
    SLICE_X44Y99         FDRE (Setup_fdre_C_R)       -0.429    31.001    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[21]
  -------------------------------------------------------------------
                         required time                         31.001    
                         arrival time                         -35.301    
  -------------------------------------------------------------------
                         slack                                 -4.300    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.164ns  (logic 0.580ns (26.803%)  route 1.584ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 31.919 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.943    35.301    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482    31.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[25]/C
                         clock pessimism              0.000    31.919    
                         clock uncertainty           -0.490    31.430    
    SLICE_X44Y99         FDRE (Setup_fdre_C_R)       -0.429    31.001    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[25]
  -------------------------------------------------------------------
                         required time                         31.001    
                         arrival time                         -35.301    
  -------------------------------------------------------------------
                         slack                                 -4.300    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.164ns  (logic 0.580ns (26.803%)  route 1.584ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 31.919 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.943    35.301    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482    31.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/C
                         clock pessimism              0.000    31.919    
                         clock uncertainty           -0.490    31.430    
    SLICE_X44Y99         FDRE (Setup_fdre_C_R)       -0.429    31.001    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]
  -------------------------------------------------------------------
                         required time                         31.001    
                         arrival time                         -35.301    
  -------------------------------------------------------------------
                         slack                                 -4.300    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.164ns  (logic 0.580ns (26.803%)  route 1.584ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 31.919 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.943    35.301    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482    31.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[27]/C
                         clock pessimism              0.000    31.919    
                         clock uncertainty           -0.490    31.430    
    SLICE_X44Y99         FDRE (Setup_fdre_C_R)       -0.429    31.001    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[27]
  -------------------------------------------------------------------
                         required time                         31.001    
                         arrival time                         -35.301    
  -------------------------------------------------------------------
                         slack                                 -4.300    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.164ns  (logic 0.580ns (26.803%)  route 1.584ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 31.919 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.943    35.301    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482    31.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]/C
                         clock pessimism              0.000    31.919    
                         clock uncertainty           -0.490    31.430    
    SLICE_X44Y99         FDRE (Setup_fdre_C_R)       -0.429    31.001    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]
  -------------------------------------------------------------------
                         required time                         31.001    
                         arrival time                         -35.301    
  -------------------------------------------------------------------
                         slack                                 -4.300    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.164ns  (logic 0.580ns (26.803%)  route 1.584ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 31.919 - 30.435 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 33.137 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.843    33.137    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456    33.593 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.641    34.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124    34.358 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=212, routed)         0.943    35.301    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         1.482    31.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[29]/C
                         clock pessimism              0.000    31.919    
                         clock uncertainty           -0.490    31.430    
    SLICE_X44Y99         FDRE (Setup_fdre_C_R)       -0.429    31.001    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[29]
  -------------------------------------------------------------------
                         required time                         31.001    
                         arrival time                         -35.301    
  -------------------------------------------------------------------
                         slack                                 -4.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.135%)  route 0.270ns (67.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.638     0.974    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.270     1.372    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[26]
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.490     1.319    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.010     1.329    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.128ns (25.999%)  route 0.364ns (74.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.556     0.892    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y97         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.364     1.384    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[9]
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.490     1.319    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)        -0.001     1.318    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.148ns (30.372%)  route 0.339ns (69.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.556     0.892    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.339     1.379    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[10]
    SLICE_X44Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.490     1.319    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)        -0.007     1.312    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.583%)  route 0.336ns (70.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.638     0.974    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.336     1.451    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[1]
    SLICE_X46Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[1]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.490     1.319    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.063     1.382    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.496%)  route 0.337ns (70.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.638     0.974    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.337     1.452    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[5]
    SLICE_X46Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.490     1.319    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.063     1.382    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.148ns (28.106%)  route 0.379ns (71.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.635     0.971    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.148     1.119 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.379     1.498    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[29]
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.490     1.405    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.022     1.427    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.390%)  route 0.437ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.638     0.974    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.437     1.552    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[3]
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.490     1.405    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.076     1.481    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.180%)  route 0.449ns (77.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.556     0.892    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y96         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.449     1.469    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[11]
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[11]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.490     1.405    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)        -0.008     1.397    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.456%)  route 0.395ns (75.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.556     0.892    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y97         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.395     1.415    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[23]
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X38Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.490     1.319    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.023     1.342    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.260%)  route 0.492ns (77.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.556     0.892    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y96         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.492     1.525    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[16]
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2245, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=253, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[16]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.490     1.405    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.047     1.452    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.073    





