{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742176713714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742176713714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 22:58:33 2025 " "Processing started: Sun Mar 16 22:58:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742176713714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742176713714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acumulador -c acumulador " "Command: quartus_map --read_settings_files=on --write_settings_files=off acumulador -c acumulador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742176713715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742176714460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742176714460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acumulador.bdf 1 1 " "Using design file acumulador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/acumulador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742176730330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742176730330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acumulador " "Elaborating entity \"acumulador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742176730333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci74173.bdf 1 1 " "Using design file ci74173.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI74173 " "Found entity 1: CI74173" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742176730421 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742176730421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74173 CI74173:inst " "Elaborating entity \"CI74173\" for hierarchy \"CI74173:inst\"" {  } { { "acumulador.bdf" "inst" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/acumulador.bdf" { { 136 496 664 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742176730422 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CI74173:inst\|inst35 Q0 " "Converted the fanout from the always-enabled tri-state buffer \"CI74173:inst\|inst35\" to the node \"Q0\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742176731302 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CI74173:inst\|inst34 Q1 " "Converted the fanout from the always-enabled tri-state buffer \"CI74173:inst\|inst34\" to the node \"Q1\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742176731302 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CI74173:inst\|inst33 Q2 " "Converted the fanout from the always-enabled tri-state buffer \"CI74173:inst\|inst33\" to the node \"Q2\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742176731302 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CI74173:inst\|inst31 Q3 " "Converted the fanout from the always-enabled tri-state buffer \"CI74173:inst\|inst31\" to the node \"Q3\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742176731302 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CI74173:inst3\|inst35 Q4 " "Converted the fanout from the always-enabled tri-state buffer \"CI74173:inst3\|inst35\" to the node \"Q4\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742176731302 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CI74173:inst3\|inst34 Q5 " "Converted the fanout from the always-enabled tri-state buffer \"CI74173:inst3\|inst34\" to the node \"Q5\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742176731302 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CI74173:inst3\|inst33 Q6 " "Converted the fanout from the always-enabled tri-state buffer \"CI74173:inst3\|inst33\" to the node \"Q6\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742176731302 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CI74173:inst3\|inst31 Q7 " "Converted the fanout from the always-enabled tri-state buffer \"CI74173:inst3\|inst31\" to the node \"Q7\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/Sistemas embarcados/SAP1/acumulador/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742176731302 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1742176731302 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742176731451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742176732078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742176732078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742176732221 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742176732221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742176732221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742176732221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742176732252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 22:58:52 2025 " "Processing ended: Sun Mar 16 22:58:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742176732252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742176732252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742176732252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742176732252 ""}
