--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\study\logic_and_computer_design\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 2L -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr
Top.pcf -ucf Sword.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8605 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.602ns.
--------------------------------------------------------------------------------

Paths for end point U6/M1/buffer_13 (SLICE_X46Y56.C6), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO25 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y55.B6      net (fanout=1)        0.400   Ram_DataOut<25>
    SLICE_X49Y55.B       Tilo                  0.043   Bus_CpuData<25>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X49Y55.C6      net (fanout=2)        0.104   Bus_CpuData<25>
    SLICE_X49Y55.CMUX    Tilo                  0.244   Bus_CpuData<25>
                                                       U5/M1/Mmux_O_317
                                                       U5/M1/Mmux_O_2_f7_16
    SLICE_X47Y56.A4      net (fanout=11)       0.685   Mux_Disp_num<25>
    SLICE_X47Y56.A       Tilo                  0.043   U6/M1/buffer<3>
                                                       U6/Mmux_SEGMENT51
    SLICE_X46Y56.D3      net (fanout=1)        0.651   U6/Mmux_SEGMENT5
    SLICE_X46Y56.DMUX    Tilo                  0.142   U6/M1/buffer<13>
                                                       U6/Mmux_SEGMENT52
    SLICE_X46Y56.C6      net (fanout=1)        0.105   U6/SEGMENT<13>
    SLICE_X46Y56.CLK     Tas                  -0.023   U6/M1/buffer<13>
                                                       U6/M1/buffer_13_rstpot
                                                       U6/M1/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (2.249ns logic, 1.945ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.056ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO24 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y55.B6      net (fanout=1)        0.453   Ram_DataOut<24>
    SLICE_X48Y55.B       Tilo                  0.043   Bus_CpuData<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X48Y55.C6      net (fanout=2)        0.109   Bus_CpuData<24>
    SLICE_X48Y55.CMUX    Tilo                  0.244   Bus_CpuData<24>
                                                       U5/M1/Mmux_O_316
                                                       U5/M1/Mmux_O_2_f7_15
    SLICE_X47Y56.A5      net (fanout=11)       0.489   Mux_Disp_num<24>
    SLICE_X47Y56.A       Tilo                  0.043   U6/M1/buffer<3>
                                                       U6/Mmux_SEGMENT51
    SLICE_X46Y56.D3      net (fanout=1)        0.651   U6/Mmux_SEGMENT5
    SLICE_X46Y56.DMUX    Tilo                  0.142   U6/M1/buffer<13>
                                                       U6/Mmux_SEGMENT52
    SLICE_X46Y56.C6      net (fanout=1)        0.105   U6/SEGMENT<13>
    SLICE_X46Y56.CLK     Tas                  -0.023   U6/M1/buffer<13>
                                                       U6/M1/buffer_13_rstpot
                                                       U6/M1/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (2.249ns logic, 1.807ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO26 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y54.B6      net (fanout=1)        0.413   Ram_DataOut<26>
    SLICE_X49Y54.B       Tilo                  0.043   Bus_CpuData<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X49Y54.C6      net (fanout=2)        0.105   Bus_CpuData<26>
    SLICE_X49Y54.CMUX    Tilo                  0.244   Bus_CpuData<26>
                                                       U5/M1/Mmux_O_318
                                                       U5/M1/Mmux_O_2_f7_17
    SLICE_X47Y56.A6      net (fanout=11)       0.522   Mux_Disp_num<26>
    SLICE_X47Y56.A       Tilo                  0.043   U6/M1/buffer<3>
                                                       U6/Mmux_SEGMENT51
    SLICE_X46Y56.D3      net (fanout=1)        0.651   U6/Mmux_SEGMENT5
    SLICE_X46Y56.DMUX    Tilo                  0.142   U6/M1/buffer<13>
                                                       U6/Mmux_SEGMENT52
    SLICE_X46Y56.C6      net (fanout=1)        0.105   U6/SEGMENT<13>
    SLICE_X46Y56.CLK     Tas                  -0.023   U6/M1/buffer<13>
                                                       U6/M1/buffer_13_rstpot
                                                       U6/M1/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (2.249ns logic, 1.796ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M1/buffer_41 (SLICE_X49Y57.B5), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.106 - 0.162)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO9  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y52.D6      net (fanout=1)        0.408   Ram_DataOut<9>
    SLICE_X49Y52.D       Tilo                  0.043   U5/disp_data<15>
                                                       U4/Mmux_Cpu_data4bus321
    SLICE_X50Y51.C5      net (fanout=2)        0.266   Bus_CpuData<9>
    SLICE_X50Y51.CMUX    Tilo                  0.239   N33
                                                       U5/M1/Mmux_O_329
                                                       U5/M1/Mmux_O_2_f7_28
    SLICE_X53Y54.C6      net (fanout=8)        0.486   Mux_Disp_num<9>
    SLICE_X53Y54.C       Tilo                  0.043   Mux_LE_out<2>
                                                       U6/Mmux_SEGMENT361
    SLICE_X49Y57.D5      net (fanout=1)        0.360   U6/Mmux_SEGMENT36
    SLICE_X49Y57.D       Tilo                  0.043   U6/M1/buffer<9>
                                                       U6/Mmux_SEGMENT362
    SLICE_X49Y57.B5      net (fanout=1)        0.492   U6/SEGMENT<41>
    SLICE_X49Y57.CLK     Tas                   0.010   U6/M1/buffer<9>
                                                       U6/M1/buffer_41_rstpot
                                                       U6/M1/buffer_41
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (2.178ns logic, 2.012ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.106 - 0.162)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO8  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y51.B6      net (fanout=1)        0.406   Ram_DataOut<8>
    SLICE_X53Y51.B       Tilo                  0.043   Bus_CpuData<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X53Y51.C6      net (fanout=2)        0.105   Bus_CpuData<8>
    SLICE_X53Y51.CMUX    Tilo                  0.244   Bus_CpuData<8>
                                                       U5/M1/Mmux_O_328
                                                       U5/M1/Mmux_O_2_f7_27
    SLICE_X53Y54.C4      net (fanout=8)        0.599   Mux_Disp_num<8>
    SLICE_X53Y54.C       Tilo                  0.043   Mux_LE_out<2>
                                                       U6/Mmux_SEGMENT361
    SLICE_X49Y57.D5      net (fanout=1)        0.360   U6/Mmux_SEGMENT36
    SLICE_X49Y57.D       Tilo                  0.043   U6/M1/buffer<9>
                                                       U6/Mmux_SEGMENT362
    SLICE_X49Y57.B5      net (fanout=1)        0.492   U6/SEGMENT<41>
    SLICE_X49Y57.CLK     Tas                   0.010   U6/M1/buffer<9>
                                                       U6/M1/buffer_41_rstpot
                                                       U6/M1/buffer_41
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (2.183ns logic, 1.962ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.106 - 0.162)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO10 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y54.B6      net (fanout=1)        0.447   Ram_DataOut<10>
    SLICE_X50Y54.B       Tilo                  0.043   Bus_CpuData<10>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X50Y54.C6      net (fanout=2)        0.113   Bus_CpuData<10>
    SLICE_X50Y54.CMUX    Tilo                  0.239   Bus_CpuData<10>
                                                       U5/M1/Mmux_O_31
                                                       U5/M1/Mmux_O_2_f7_0
    SLICE_X53Y54.C2      net (fanout=9)        0.462   Mux_Disp_num<10>
    SLICE_X53Y54.C       Tilo                  0.043   Mux_LE_out<2>
                                                       U6/Mmux_SEGMENT361
    SLICE_X49Y57.D5      net (fanout=1)        0.360   U6/Mmux_SEGMENT36
    SLICE_X49Y57.D       Tilo                  0.043   U6/M1/buffer<9>
                                                       U6/Mmux_SEGMENT362
    SLICE_X49Y57.B5      net (fanout=1)        0.492   U6/SEGMENT<41>
    SLICE_X49Y57.CLK     Tas                   0.010   U6/M1/buffer<9>
                                                       U6/M1/buffer_41_rstpot
                                                       U6/M1/buffer_41
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (2.178ns logic, 1.874ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M1/buffer_3 (SLICE_X47Y56.C6), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y54.B6      net (fanout=1)        0.365   Ram_DataOut<29>
    SLICE_X46Y54.B       Tilo                  0.043   Bus_CpuData<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X49Y58.C6      net (fanout=2)        0.469   Bus_CpuData<29>
    SLICE_X49Y58.CMUX    Tilo                  0.244   U6/M1/buffer<40>
                                                       U5/M1/Mmux_O_321
                                                       U5/M1/Mmux_O_2_f7_20
    SLICE_X49Y56.D6      net (fanout=10)       0.513   Mux_Disp_num<29>
    SLICE_X49Y56.D       Tilo                  0.043   U5/cpu_blink<7>
                                                       U6/Mmux_SEGMENT341
    SLICE_X47Y56.D5      net (fanout=1)        0.394   U6/Mmux_SEGMENT34
    SLICE_X47Y56.DMUX    Tilo                  0.142   U6/M1/buffer<3>
                                                       U6/Mmux_SEGMENT342
    SLICE_X47Y56.C6      net (fanout=1)        0.098   U6/SEGMENT<3>
    SLICE_X47Y56.CLK     Tas                   0.009   U6/M1/buffer<3>
                                                       U6/M1/buffer_3_rstpot
                                                       U6/M1/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (2.281ns logic, 1.839ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y56.B6      net (fanout=1)        0.448   Ram_DataOut<28>
    SLICE_X50Y56.B       Tilo                  0.043   Bus_CpuData<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X50Y56.C6      net (fanout=2)        0.112   Bus_CpuData<28>
    SLICE_X50Y56.CMUX    Tilo                  0.239   Bus_CpuData<28>
                                                       U5/M1/Mmux_O_320
                                                       U5/M1/Mmux_O_2_f7_19
    SLICE_X49Y56.D3      net (fanout=11)       0.395   Mux_Disp_num<28>
    SLICE_X49Y56.D       Tilo                  0.043   U5/cpu_blink<7>
                                                       U6/Mmux_SEGMENT341
    SLICE_X47Y56.D5      net (fanout=1)        0.394   U6/Mmux_SEGMENT34
    SLICE_X47Y56.DMUX    Tilo                  0.142   U6/M1/buffer<3>
                                                       U6/Mmux_SEGMENT342
    SLICE_X47Y56.C6      net (fanout=1)        0.098   U6/SEGMENT<3>
    SLICE_X47Y56.CLK     Tas                   0.009   U6/M1/buffer<3>
                                                       U6/M1/buffer_3_rstpot
                                                       U6/M1/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (2.276ns logic, 1.447ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M1/buffer_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M1/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X51Y56.A6      net (fanout=1)        0.439   Ram_DataOut<30>
    SLICE_X51Y56.A       Tilo                  0.043   U5/M1/Mmux_O11
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X51Y56.B5      net (fanout=2)        0.155   Bus_CpuData<30>
    SLICE_X51Y56.B       Tilo                  0.043   U5/M1/Mmux_O11
                                                       U5/M1/Mmux_O12
    SLICE_X50Y57.A5      net (fanout=1)        0.239   U5/M1/Mmux_O11
    SLICE_X50Y57.A       Tilo                  0.043   U6/Mmux_SEGMENT12
                                                       U5/M1/Mmux_O13
    SLICE_X49Y56.D5      net (fanout=11)       0.268   Mux_Disp_num<30>
    SLICE_X49Y56.D       Tilo                  0.043   U5/cpu_blink<7>
                                                       U6/Mmux_SEGMENT341
    SLICE_X47Y56.D5      net (fanout=1)        0.394   U6/Mmux_SEGMENT34
    SLICE_X47Y56.DMUX    Tilo                  0.142   U6/M1/buffer<3>
                                                       U6/Mmux_SEGMENT342
    SLICE_X47Y56.C6      net (fanout=1)        0.098   U6/SEGMENT<3>
    SLICE_X47Y56.CLK     Tas                   0.009   U6/M1/buffer<3>
                                                       U6/M1/buffer_3_rstpot
                                                       U6/M1/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (2.123ns logic, 1.593ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M1/buffer_50 (SLICE_X46Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M1/buffer_51 (FF)
  Destination:          U6/M1/buffer_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M1/buffer_51 to U6/M1/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.BQ      Tcko                  0.118   U6/M1/buffer<19>
                                                       U6/M1/buffer_51
    SLICE_X46Y47.A6      net (fanout=2)        0.235   U6/M1/buffer<51>
    SLICE_X46Y47.CLK     Tah         (-Th)     0.059   readn_OBUF
                                                       U6/M1/buffer_50_rstpot
                                                       U6/M1/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.059ns logic, 0.235ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M1/buffer_22 (SLICE_X47Y49.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M1/buffer_23 (FF)
  Destination:          U6/M1/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.753 - 0.489)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M1/buffer_23 to U6/M1/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.100   U6/M1/buffer<23>
                                                       U6/M1/buffer_23
    SLICE_X47Y49.B6      net (fanout=2)        0.320   U6/M1/buffer<23>
    SLICE_X47Y49.CLK     Tah         (-Th)     0.032   U6/M1/buffer<22>
                                                       U6/M1/buffer_22_rstpot
                                                       U6/M1/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.068ns logic, 0.320ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M1/buffer_8 (SLICE_X50Y58.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M1/buffer_9 (FF)
  Destination:          U6/M1/buffer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.320 - 0.291)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M1/buffer_9 to U6/M1/buffer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.CQ      Tcko                  0.100   U6/M1/buffer<9>
                                                       U6/M1/buffer_9
    SLICE_X50Y58.C6      net (fanout=2)        0.116   U6/M1/buffer<9>
    SLICE_X50Y58.CLK     Tah         (-Th)     0.059   U6/M1/buffer<8>
                                                       U6/M1/buffer_8_rstpot
                                                       U6/M1/buffer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.041ns logic, 0.116ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.940|    4.301|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8605 paths, 0 nets, and 1890 connections

Design statistics:
   Minimum period:   8.602ns{1}   (Maximum frequency: 116.252MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 14 14:54:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5118 MB



