{"top":"global.TestDualClockRAM",
"namespaces":{
  "global":{
    "modules":{
      "DualClockRAM":{
        "type":["Record",[
          ["RADDR",["Array",8,"BitIn"]],
          ["WADDR",["Array",8,"BitIn"]],
          ["WDATA",["Array",8,"BitIn"]],
          ["RDATA",["Array",8,"Bit"]],
          ["WE","BitIn"],
          ["RCLK",["Named","coreir.clkIn"]],
          ["WCLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          }
        },
        "connections":[
          ["self.RDATA","const_0_8.out"]
        ]
      },
      "TestDualClockRAM":{
        "type":["Record",[
          ["ADDR",["Array",8,"BitIn"]],
          ["WDATA",["Array",8,"BitIn"]],
          ["WE","BitIn"],
          ["RCLK",["Named","coreir.clkIn"]],
          ["WCLK",["Named","coreir.clkIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "TestDualClockRAM_comb_inst0":{
            "modref":"global.TestDualClockRAM_comb"
          }
        },
        "connections":[
          ["self.ADDR","TestDualClockRAM_comb_inst0.ADDR"],
          ["self.O","TestDualClockRAM_comb_inst0.O"],
          ["self.RCLK","TestDualClockRAM_comb_inst0.RCLK"],
          ["self.WCLK","TestDualClockRAM_comb_inst0.WCLK"],
          ["self.WDATA","TestDualClockRAM_comb_inst0.WDATA"],
          ["self.WE","TestDualClockRAM_comb_inst0.WE"]
        ]
      },
      "TestDualClockRAM_comb":{
        "type":["Record",[
          ["ADDR",["Array",8,"BitIn"]],
          ["WDATA",["Array",8,"BitIn"]],
          ["WE","BitIn"],
          ["RCLK",["Named","coreir.clkIn"]],
          ["WCLK",["Named","coreir.clkIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "DualClockRAM_inst0":{
            "modref":"global.DualClockRAM"
          }
        },
        "connections":[
          ["self.ADDR","DualClockRAM_inst0.RADDR"],
          ["self.RCLK","DualClockRAM_inst0.RCLK"],
          ["self.O","DualClockRAM_inst0.RDATA"],
          ["self.ADDR","DualClockRAM_inst0.WADDR"],
          ["self.WCLK","DualClockRAM_inst0.WCLK"],
          ["self.WDATA","DualClockRAM_inst0.WDATA"],
          ["self.WE","DualClockRAM_inst0.WE"]
        ]
      }
    }
  }
}
}
