Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 24 15:04:42 2024
| Host         : LAPTOP-PA7VPFHD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dodge_game_control_sets_placed.rpt
| Design       : dodge_game
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           14 |
| Yes          | No                    | No                     |              21 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------+--------------------------+------------------+----------------+--------------+
|    Clock Signal   |     Enable Signal     |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG    | pulse_1ms_flag        | row[0]_i_1_n_0           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | pulse_1ms_flag        | row[2]_i_1_n_0           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | player_pos[5]_i_2_n_0 |                          |                1 |              1 |         1.00 |
|  pulse_300ms_BUFG | led[2]_i_1_n_0        |                          |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG    | player_pos[5]_i_2_n_0 | player_pos[5]_i_1_n_0    |                2 |              4 |         2.00 |
|  pulse_300ms_BUFG |                       | lfsr_reg_n_0_[2]         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG    | pulse_300ms_flag      |                          |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG    | pulse_1ms_flag        |                          |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG    |                       |                          |                8 |             14 |         1.75 |
|  clk_IBUF_BUFG    |                       | clear                    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG    |                       | counter_300ms[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  pulse_300ms_BUFG |                       |                          |               12 |             48 |         4.00 |
+-------------------+-----------------------+--------------------------+------------------+----------------+--------------+


