block my_block(clk: clock, x: bits[32], out: bits[32]) {
  reg state(bits[32])
  reg x_d(bits[32])
  reg sum_d(bits[32])
  x: bits[32] = input_port(name=x, id=2)
  x_d_write: () = register_write(x, register=x_d, id=3)
  state: bits[32] = register_read(register=state, id=1)
  x_d: bits[32] = register_read(register=x_d, id=4)
  sum: bits[32] = add(x_d, state, id=5)
  sum_d_write: () = register_write(sum, register=sum_d, id=6)
  sum_d: bits[32] = register_read(register=sum_d, id=7)
  state_write: () = register_write(sum_d, register=state, id=9)
  out: () = output_port(sum_d, name=out, id=8)
}
