digraph "0_linux_a4780adeefd042482f624f5e0d577bf9cdcbb760_2" {
"1000136" [label="(MethodReturn,static int)"];
"1000101" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000181" [label="(MethodParameterOut,struct pt_regs *regs)"];
"1000102" [label="(MethodParameterIn,unsigned int instr)"];
"1000182" [label="(MethodParameterOut,unsigned int instr)"];
"1000103" [label="(Block,)"];
"1000107" [label="(Call,(instr >> 12) & 15)"];
"1000108" [label="(Call,instr >> 12)"];
"1000109" [label="(Identifier,instr)"];
"1000110" [label="(Literal,12)"];
"1000111" [label="(Literal,15)"];
"1000105" [label="(Call,reg = (instr >> 12) & 15)"];
"1000106" [label="(Identifier,reg)"];
"1000115" [label="(Literal,15)"];
"1000112" [label="(ControlStructure,if (reg == 15))"];
"1000113" [label="(Call,reg == 15)"];
"1000114" [label="(Identifier,reg)"];
"1000117" [label="(Literal,1)"];
"1000116" [label="(Return,return 1;)"];
"1000118" [label="(Call,regs->uregs[reg] = current_thread_info()->tp_value[0])"];
"1000119" [label="(Call,regs->uregs[reg])"];
"1000120" [label="(Call,regs->uregs)"];
"1000121" [label="(Identifier,regs)"];
"1000123" [label="(Identifier,reg)"];
"1000124" [label="(Call,current_thread_info()->tp_value[0])"];
"1000125" [label="(Call,current_thread_info()->tp_value)"];
"1000126" [label="(Call,current_thread_info())"];
"1000127" [label="(FieldIdentifier,tp_value)"];
"1000128" [label="(Literal,0)"];
"1000122" [label="(FieldIdentifier,uregs)"];
"1000133" [label="(Literal,4)"];
"1000129" [label="(Call,regs->ARM_pc += 4)"];
"1000130" [label="(Call,regs->ARM_pc)"];
"1000131" [label="(Identifier,regs)"];
"1000132" [label="(FieldIdentifier,ARM_pc)"];
"1000134" [label="(Return,return 0;)"];
"1000135" [label="(Literal,0)"];
"1000136" -> "1000100"  [label="AST: "];
"1000136" -> "1000116"  [label="CFG: "];
"1000136" -> "1000134"  [label="CFG: "];
"1000107" -> "1000136"  [label="DDG: instr >> 12"];
"1000105" -> "1000136"  [label="DDG: (instr >> 12) & 15"];
"1000113" -> "1000136"  [label="DDG: reg"];
"1000113" -> "1000136"  [label="DDG: reg == 15"];
"1000102" -> "1000136"  [label="DDG: instr"];
"1000118" -> "1000136"  [label="DDG: regs->uregs[reg]"];
"1000118" -> "1000136"  [label="DDG: current_thread_info()->tp_value[0]"];
"1000108" -> "1000136"  [label="DDG: instr"];
"1000129" -> "1000136"  [label="DDG: regs->ARM_pc"];
"1000101" -> "1000136"  [label="DDG: regs"];
"1000134" -> "1000136"  [label="DDG: <RET>"];
"1000116" -> "1000136"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000136"  [label="DDG: regs"];
"1000181" -> "1000100"  [label="AST: "];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000136"  [label="DDG: instr"];
"1000102" -> "1000108"  [label="DDG: instr"];
"1000182" -> "1000100"  [label="AST: "];
"1000103" -> "1000100"  [label="AST: "];
"1000104" -> "1000103"  [label="AST: "];
"1000105" -> "1000103"  [label="AST: "];
"1000112" -> "1000103"  [label="AST: "];
"1000118" -> "1000103"  [label="AST: "];
"1000129" -> "1000103"  [label="AST: "];
"1000134" -> "1000103"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000111"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000111" -> "1000107"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000107" -> "1000136"  [label="DDG: instr >> 12"];
"1000107" -> "1000105"  [label="DDG: instr >> 12"];
"1000107" -> "1000105"  [label="DDG: 15"];
"1000108" -> "1000107"  [label="DDG: instr"];
"1000108" -> "1000107"  [label="DDG: 12"];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000111" -> "1000108"  [label="CFG: "];
"1000108" -> "1000136"  [label="DDG: instr"];
"1000108" -> "1000107"  [label="DDG: instr"];
"1000108" -> "1000107"  [label="DDG: 12"];
"1000102" -> "1000108"  [label="DDG: instr"];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000106"  [label="CFG: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000111" -> "1000107"  [label="AST: "];
"1000111" -> "1000108"  [label="CFG: "];
"1000107" -> "1000111"  [label="CFG: "];
"1000105" -> "1000103"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000114" -> "1000105"  [label="CFG: "];
"1000105" -> "1000136"  [label="DDG: (instr >> 12) & 15"];
"1000107" -> "1000105"  [label="DDG: instr >> 12"];
"1000107" -> "1000105"  [label="DDG: 15"];
"1000105" -> "1000113"  [label="DDG: reg"];
"1000106" -> "1000105"  [label="AST: "];
"1000106" -> "1000100"  [label="CFG: "];
"1000109" -> "1000106"  [label="CFG: "];
"1000115" -> "1000113"  [label="AST: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000112" -> "1000103"  [label="AST: "];
"1000113" -> "1000112"  [label="AST: "];
"1000116" -> "1000112"  [label="AST: "];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000117" -> "1000113"  [label="CFG: "];
"1000121" -> "1000113"  [label="CFG: "];
"1000113" -> "1000136"  [label="DDG: reg"];
"1000113" -> "1000136"  [label="DDG: reg == 15"];
"1000105" -> "1000113"  [label="DDG: reg"];
"1000114" -> "1000113"  [label="AST: "];
"1000114" -> "1000105"  [label="CFG: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000113"  [label="CFG: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000117" -> "1000116"  [label="DDG: 1"];
"1000116" -> "1000112"  [label="AST: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000136" -> "1000116"  [label="CFG: "];
"1000116" -> "1000136"  [label="DDG: <RET>"];
"1000117" -> "1000116"  [label="DDG: 1"];
"1000118" -> "1000103"  [label="AST: "];
"1000118" -> "1000124"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000124" -> "1000118"  [label="AST: "];
"1000131" -> "1000118"  [label="CFG: "];
"1000118" -> "1000136"  [label="DDG: regs->uregs[reg]"];
"1000118" -> "1000136"  [label="DDG: current_thread_info()->tp_value[0]"];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000123"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000123" -> "1000119"  [label="AST: "];
"1000126" -> "1000119"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000123" -> "1000120"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000113"  [label="CFG: "];
"1000122" -> "1000121"  [label="CFG: "];
"1000123" -> "1000119"  [label="AST: "];
"1000123" -> "1000120"  [label="CFG: "];
"1000119" -> "1000123"  [label="CFG: "];
"1000124" -> "1000118"  [label="AST: "];
"1000124" -> "1000128"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000128" -> "1000124"  [label="AST: "];
"1000118" -> "1000124"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="AST: "];
"1000128" -> "1000125"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000119"  [label="CFG: "];
"1000127" -> "1000126"  [label="CFG: "];
"1000127" -> "1000125"  [label="AST: "];
"1000127" -> "1000126"  [label="CFG: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000128" -> "1000124"  [label="AST: "];
"1000128" -> "1000125"  [label="CFG: "];
"1000124" -> "1000128"  [label="CFG: "];
"1000122" -> "1000120"  [label="AST: "];
"1000122" -> "1000121"  [label="CFG: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000133" -> "1000129"  [label="AST: "];
"1000133" -> "1000130"  [label="CFG: "];
"1000129" -> "1000133"  [label="CFG: "];
"1000129" -> "1000103"  [label="AST: "];
"1000129" -> "1000133"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000133" -> "1000129"  [label="AST: "];
"1000135" -> "1000129"  [label="CFG: "];
"1000129" -> "1000136"  [label="DDG: regs->ARM_pc"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000133" -> "1000130"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000118"  [label="CFG: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000132" -> "1000130"  [label="AST: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000134" -> "1000103"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000136" -> "1000134"  [label="CFG: "];
"1000134" -> "1000136"  [label="DDG: <RET>"];
"1000135" -> "1000134"  [label="DDG: 0"];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000129"  [label="CFG: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000134"  [label="DDG: 0"];
}
