********** Cycle 1 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 2 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 3 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 4 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 5 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 6 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 7 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 8 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 9 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 10 **********
State	0
input	in0	02
output	ave8_ret	00
********** Cycle 11 **********
State	0
input	in0	05
output	ave8_ret	00
********** Cycle 12 **********
State	0
input	in0	07
output	ave8_ret	00
********** Cycle 13 **********
State	0
input	in0	09
output	ave8_ret	01
********** Cycle 14 **********
State	0
input	in0	12
output	ave8_ret	02
********** Cycle 15 **********
State	0
input	in0	07
output	ave8_ret	05
********** Cycle 16 **********
State	0
input	in0	03
output	ave8_ret	06
********** Cycle 17 **********
State	0
input	in0	16
output	ave8_ret	06
********** Cycle 18 **********
State	0
input	in0	04
output	ave8_ret	09
********** Cycle 19 **********
State	0
input	in0	09
output	ave8_ret	09
********** Cycle 20 **********
State	0
input	in0	04
output	ave8_ret	09
********** Cycle 21 **********
State	0
input	in0	06
output	ave8_ret	09
********** Cycle 22 **********
State	0
input	in0	78
output	ave8_ret	09
********** Cycle 23 **********
State	0
input	in0	04
output	ave8_ret	15
********** Cycle 24 **********
State	0
input	in0	04
output	ave8_ret	15
********** Cycle 25 **********
State	0
input	in0	23
output	ave8_ret	15
********** Cycle 26 **********
State	0
input	in0	04
output	ave8_ret	17
********** Cycle 27 **********
State	0
input	in0	09
output	ave8_ret	17
********** Cycle 28 **********
State	0
input	in0	07
output	ave8_ret	17
********** Cycle 29 **********
State	0
input	in0	05
output	ave8_ret	17
********** Cycle 30 **********
State	0
input	in0	03
output	ave8_ret	17
********** Cycle 31 **********
State	0
input	in0	07
output	ave8_ret	08
********** Cycle 32 **********
State	0
input	in0	05
output	ave8_ret	09
********** Cycle 33 **********
State	0
input	in0	03
output	ave8_ret	09
