ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usb_host.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** I2S_HandleTypeDef hi2s3;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_I2C1_Init(void);
  58:Core/Src/main.c **** static void MX_I2S3_Init(void);
  59:Core/Src/main.c **** static void MX_SPI1_Init(void);
  60:Core/Src/main.c **** void MX_USB_HOST_Process(void);
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  84:Core/Src/main.c ****   HAL_Init();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Configure the system clock */
  91:Core/Src/main.c ****   SystemClock_Config();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Initialize all configured peripherals */
  98:Core/Src/main.c ****   MX_GPIO_Init();
  99:Core/Src/main.c ****   MX_I2C1_Init();
 100:Core/Src/main.c ****   MX_I2S3_Init();
 101:Core/Src/main.c ****   MX_SPI1_Init();
 102:Core/Src/main.c ****   MX_USB_HOST_Init();
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Infinite loop */
 108:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 109:Core/Src/main.c ****   while (1)
 110:Core/Src/main.c ****   {
 111:Core/Src/main.c ****     /* USER CODE END WHILE */
 112:Core/Src/main.c ****     MX_USB_HOST_Process();
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 115:Core/Src/main.c ****     HAL_Delay(1000);
 116:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 117:Core/Src/main.c ****   }
 118:Core/Src/main.c ****   /* USER CODE END 3 */
 119:Core/Src/main.c **** }
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /**
 122:Core/Src/main.c ****   * @brief System Clock Configuration
 123:Core/Src/main.c ****   * @retval None
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c **** void SystemClock_Config(void)
 126:Core/Src/main.c **** {
 127:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 128:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 129:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 134:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 4


 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 153:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 164:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 165:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 166:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /**
 173:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 174:Core/Src/main.c ****   * @param None
 175:Core/Src/main.c ****   * @retval None
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c **** static void MX_I2C1_Init(void)
 178:Core/Src/main.c **** {
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 187:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 188:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 189:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 190:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 191:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 192:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 193:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 194:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 195:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 196:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** }
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** /**
 207:Core/Src/main.c ****   * @brief I2S3 Initialization Function
 208:Core/Src/main.c ****   * @param None
 209:Core/Src/main.c ****   * @retval None
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c **** static void MX_I2S3_Init(void)
 212:Core/Src/main.c **** {
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 0 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE END I2S3_Init 0 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 1 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END I2S3_Init 1 */
 221:Core/Src/main.c ****   hi2s3.Instance = SPI3;
 222:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 223:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 224:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 225:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 226:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 227:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 228:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 229:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 230:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 2 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE END I2S3_Init 2 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** }
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** /**
 241:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 242:Core/Src/main.c ****   * @param None
 243:Core/Src/main.c ****   * @retval None
 244:Core/Src/main.c ****   */
 245:Core/Src/main.c **** static void MX_SPI1_Init(void)
 246:Core/Src/main.c **** {
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 255:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 256:Core/Src/main.c ****   hspi1.Instance = SPI1;
 257:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 258:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 259:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 6


 260:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 261:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 262:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 263:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 264:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 265:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 266:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 267:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 268:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****     Error_Handler();
 271:Core/Src/main.c ****   }
 272:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** }
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** /**
 279:Core/Src/main.c ****   * @brief GPIO Initialization Function
 280:Core/Src/main.c ****   * @param None
 281:Core/Src/main.c ****   * @retval None
 282:Core/Src/main.c ****   */
 283:Core/Src/main.c **** static void MX_GPIO_Init(void)
 284:Core/Src/main.c **** {
  28              		.loc 1 284 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 285:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 285 3 view .LVU1
  48              		.loc 1 285 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 288:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 288 3 is_stmt 1 view .LVU3
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 7


  56              	.LBB4:
  57              		.loc 1 288 3 view .LVU4
  58 0012 0194     		str	r4, [sp, #4]
  59              		.loc 1 288 3 view .LVU5
  60 0014 564B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F01002 		orr	r2, r2, #16
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 288 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
  66 0020 02F01002 		and	r2, r2, #16
  67 0024 0192     		str	r2, [sp, #4]
  68              		.loc 1 288 3 view .LVU7
  69 0026 019A     		ldr	r2, [sp, #4]
  70              	.LBE4:
  71              		.loc 1 288 3 view .LVU8
 289:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  72              		.loc 1 289 3 view .LVU9
  73              	.LBB5:
  74              		.loc 1 289 3 view .LVU10
  75 0028 0294     		str	r4, [sp, #8]
  76              		.loc 1 289 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F00402 		orr	r2, r2, #4
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 289 3 view .LVU12
  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F00402 		and	r2, r2, #4
  83 0038 0292     		str	r2, [sp, #8]
  84              		.loc 1 289 3 view .LVU13
  85 003a 029A     		ldr	r2, [sp, #8]
  86              	.LBE5:
  87              		.loc 1 289 3 view .LVU14
 290:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  88              		.loc 1 290 3 view .LVU15
  89              	.LBB6:
  90              		.loc 1 290 3 view .LVU16
  91 003c 0394     		str	r4, [sp, #12]
  92              		.loc 1 290 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F08002 		orr	r2, r2, #128
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 290 3 view .LVU18
  97 0046 1A6B     		ldr	r2, [r3, #48]
  98 0048 02F08002 		and	r2, r2, #128
  99 004c 0392     		str	r2, [sp, #12]
 100              		.loc 1 290 3 view .LVU19
 101 004e 039A     		ldr	r2, [sp, #12]
 102              	.LBE6:
 103              		.loc 1 290 3 view .LVU20
 291:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 104              		.loc 1 291 3 view .LVU21
 105              	.LBB7:
 106              		.loc 1 291 3 view .LVU22
 107 0050 0494     		str	r4, [sp, #16]
 108              		.loc 1 291 3 view .LVU23
 109 0052 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 8


 110 0054 42F00102 		orr	r2, r2, #1
 111 0058 1A63     		str	r2, [r3, #48]
 112              		.loc 1 291 3 view .LVU24
 113 005a 1A6B     		ldr	r2, [r3, #48]
 114 005c 02F00102 		and	r2, r2, #1
 115 0060 0492     		str	r2, [sp, #16]
 116              		.loc 1 291 3 view .LVU25
 117 0062 049A     		ldr	r2, [sp, #16]
 118              	.LBE7:
 119              		.loc 1 291 3 view .LVU26
 292:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 120              		.loc 1 292 3 view .LVU27
 121              	.LBB8:
 122              		.loc 1 292 3 view .LVU28
 123 0064 0594     		str	r4, [sp, #20]
 124              		.loc 1 292 3 view .LVU29
 125 0066 1A6B     		ldr	r2, [r3, #48]
 126 0068 42F00202 		orr	r2, r2, #2
 127 006c 1A63     		str	r2, [r3, #48]
 128              		.loc 1 292 3 view .LVU30
 129 006e 1A6B     		ldr	r2, [r3, #48]
 130 0070 02F00202 		and	r2, r2, #2
 131 0074 0592     		str	r2, [sp, #20]
 132              		.loc 1 292 3 view .LVU31
 133 0076 059A     		ldr	r2, [sp, #20]
 134              	.LBE8:
 135              		.loc 1 292 3 view .LVU32
 293:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 136              		.loc 1 293 3 view .LVU33
 137              	.LBB9:
 138              		.loc 1 293 3 view .LVU34
 139 0078 0694     		str	r4, [sp, #24]
 140              		.loc 1 293 3 view .LVU35
 141 007a 1A6B     		ldr	r2, [r3, #48]
 142 007c 42F00802 		orr	r2, r2, #8
 143 0080 1A63     		str	r2, [r3, #48]
 144              		.loc 1 293 3 view .LVU36
 145 0082 1B6B     		ldr	r3, [r3, #48]
 146 0084 03F00803 		and	r3, r3, #8
 147 0088 0693     		str	r3, [sp, #24]
 148              		.loc 1 293 3 view .LVU37
 149 008a 069B     		ldr	r3, [sp, #24]
 150              	.LBE9:
 151              		.loc 1 293 3 view .LVU38
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 296:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 152              		.loc 1 296 3 view .LVU39
 153 008c 394E     		ldr	r6, .L3+4
 154 008e 2246     		mov	r2, r4
 155 0090 0821     		movs	r1, #8
 156 0092 3046     		mov	r0, r6
 157 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL0:
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 299:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 9


 159              		.loc 1 299 3 view .LVU40
 160 0098 DFF8E090 		ldr	r9, .L3+12
 161 009c 0122     		movs	r2, #1
 162 009e 1146     		mov	r1, r2
 163 00a0 4846     		mov	r0, r9
 164 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL1:
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 302:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 166              		.loc 1 302 3 view .LVU41
 167 00a6 DFF8D880 		ldr	r8, .L3+16
 168 00aa 2246     		mov	r2, r4
 169 00ac 4FF21001 		movw	r1, #61456
 170 00b0 4046     		mov	r0, r8
 171 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 303:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /*Configure GPIO pin : CS_I2C_SPI_Pin */
 306:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 173              		.loc 1 306 3 view .LVU42
 174              		.loc 1 306 23 is_stmt 0 view .LVU43
 175 00b6 0827     		movs	r7, #8
 176 00b8 0797     		str	r7, [sp, #28]
 307:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 177              		.loc 1 307 3 is_stmt 1 view .LVU44
 178              		.loc 1 307 24 is_stmt 0 view .LVU45
 179 00ba 0125     		movs	r5, #1
 180 00bc 0895     		str	r5, [sp, #32]
 308:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 308 3 is_stmt 1 view .LVU46
 182              		.loc 1 308 24 is_stmt 0 view .LVU47
 183 00be 0994     		str	r4, [sp, #36]
 309:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 184              		.loc 1 309 3 is_stmt 1 view .LVU48
 185              		.loc 1 309 25 is_stmt 0 view .LVU49
 186 00c0 0A94     		str	r4, [sp, #40]
 310:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 187              		.loc 1 310 3 is_stmt 1 view .LVU50
 188 00c2 07A9     		add	r1, sp, #28
 189 00c4 3046     		mov	r0, r6
 190 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL3:
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 313:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 192              		.loc 1 313 3 view .LVU51
 193              		.loc 1 313 23 is_stmt 0 view .LVU52
 194 00ca 0795     		str	r5, [sp, #28]
 314:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 195              		.loc 1 314 3 is_stmt 1 view .LVU53
 196              		.loc 1 314 24 is_stmt 0 view .LVU54
 197 00cc 0895     		str	r5, [sp, #32]
 315:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 315 3 is_stmt 1 view .LVU55
 199              		.loc 1 315 24 is_stmt 0 view .LVU56
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 10


 200 00ce 0994     		str	r4, [sp, #36]
 316:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201              		.loc 1 316 3 is_stmt 1 view .LVU57
 202              		.loc 1 316 25 is_stmt 0 view .LVU58
 203 00d0 0A94     		str	r4, [sp, #40]
 317:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 204              		.loc 1 317 3 is_stmt 1 view .LVU59
 205 00d2 07A9     		add	r1, sp, #28
 206 00d4 4846     		mov	r0, r9
 207 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL4:
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /*Configure GPIO pin : PDM_OUT_Pin */
 320:Core/Src/main.c ****   GPIO_InitStruct.Pin = PDM_OUT_Pin;
 209              		.loc 1 320 3 view .LVU60
 210              		.loc 1 320 23 is_stmt 0 view .LVU61
 211 00da 0797     		str	r7, [sp, #28]
 321:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 321 3 is_stmt 1 view .LVU62
 213              		.loc 1 321 24 is_stmt 0 view .LVU63
 214 00dc 0227     		movs	r7, #2
 215 00de 0897     		str	r7, [sp, #32]
 322:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 322 3 is_stmt 1 view .LVU64
 217              		.loc 1 322 24 is_stmt 0 view .LVU65
 218 00e0 0994     		str	r4, [sp, #36]
 323:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 219              		.loc 1 323 3 is_stmt 1 view .LVU66
 220              		.loc 1 323 25 is_stmt 0 view .LVU67
 221 00e2 0A94     		str	r4, [sp, #40]
 324:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 222              		.loc 1 324 3 is_stmt 1 view .LVU68
 223              		.loc 1 324 29 is_stmt 0 view .LVU69
 224 00e4 4FF0050A 		mov	r10, #5
 225 00e8 CDF82CA0 		str	r10, [sp, #44]
 325:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 226              		.loc 1 325 3 is_stmt 1 view .LVU70
 227 00ec 07A9     		add	r1, sp, #28
 228 00ee 4846     		mov	r0, r9
 229 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL5:
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 328:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 231              		.loc 1 328 3 view .LVU71
 232              		.loc 1 328 23 is_stmt 0 view .LVU72
 233 00f4 0795     		str	r5, [sp, #28]
 329:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 234              		.loc 1 329 3 is_stmt 1 view .LVU73
 235              		.loc 1 329 24 is_stmt 0 view .LVU74
 236 00f6 DFF88C90 		ldr	r9, .L3+20
 237 00fa CDF82090 		str	r9, [sp, #32]
 330:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 330 3 is_stmt 1 view .LVU75
 239              		.loc 1 330 24 is_stmt 0 view .LVU76
 240 00fe 0994     		str	r4, [sp, #36]
 331:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 11


 241              		.loc 1 331 3 is_stmt 1 view .LVU77
 242 0100 07A9     		add	r1, sp, #28
 243 0102 1D48     		ldr	r0, .L3+8
 244 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL6:
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
 334:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 246              		.loc 1 334 3 view .LVU78
 247              		.loc 1 334 23 is_stmt 0 view .LVU79
 248 0108 0423     		movs	r3, #4
 249 010a 0793     		str	r3, [sp, #28]
 335:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 250              		.loc 1 335 3 is_stmt 1 view .LVU80
 251              		.loc 1 335 24 is_stmt 0 view .LVU81
 252 010c 0894     		str	r4, [sp, #32]
 336:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 253              		.loc 1 336 3 is_stmt 1 view .LVU82
 254              		.loc 1 336 24 is_stmt 0 view .LVU83
 255 010e 0994     		str	r4, [sp, #36]
 337:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 256              		.loc 1 337 3 is_stmt 1 view .LVU84
 257 0110 DFF874B0 		ldr	fp, .L3+24
 258 0114 07A9     		add	r1, sp, #28
 259 0116 5846     		mov	r0, fp
 260 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL7:
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /*Configure GPIO pin : CLK_IN_Pin */
 340:Core/Src/main.c ****   GPIO_InitStruct.Pin = CLK_IN_Pin;
 262              		.loc 1 340 3 view .LVU85
 263              		.loc 1 340 23 is_stmt 0 view .LVU86
 264 011c 4FF48063 		mov	r3, #1024
 265 0120 0793     		str	r3, [sp, #28]
 341:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 266              		.loc 1 341 3 is_stmt 1 view .LVU87
 267              		.loc 1 341 24 is_stmt 0 view .LVU88
 268 0122 0897     		str	r7, [sp, #32]
 342:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 342 3 is_stmt 1 view .LVU89
 270              		.loc 1 342 24 is_stmt 0 view .LVU90
 271 0124 0994     		str	r4, [sp, #36]
 343:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 343 3 is_stmt 1 view .LVU91
 273              		.loc 1 343 25 is_stmt 0 view .LVU92
 274 0126 0A94     		str	r4, [sp, #40]
 344:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 275              		.loc 1 344 3 is_stmt 1 view .LVU93
 276              		.loc 1 344 29 is_stmt 0 view .LVU94
 277 0128 CDF82CA0 		str	r10, [sp, #44]
 345:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 278              		.loc 1 345 3 is_stmt 1 view .LVU95
 279 012c 07A9     		add	r1, sp, #28
 280 012e 5846     		mov	r0, fp
 281 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 282              	.LVL8:
 346:Core/Src/main.c **** 
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 12


 347:Core/Src/main.c ****   /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
 348:Core/Src/main.c ****                            Audio_RST_Pin */
 349:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 283              		.loc 1 349 3 view .LVU96
 284              		.loc 1 349 23 is_stmt 0 view .LVU97
 285 0134 4FF21003 		movw	r3, #61456
 286 0138 0793     		str	r3, [sp, #28]
 350:Core/Src/main.c ****                           |Audio_RST_Pin;
 351:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 287              		.loc 1 351 3 is_stmt 1 view .LVU98
 288              		.loc 1 351 24 is_stmt 0 view .LVU99
 289 013a 0895     		str	r5, [sp, #32]
 352:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 352 3 is_stmt 1 view .LVU100
 291              		.loc 1 352 24 is_stmt 0 view .LVU101
 292 013c 0994     		str	r4, [sp, #36]
 353:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 293              		.loc 1 353 3 is_stmt 1 view .LVU102
 294              		.loc 1 353 25 is_stmt 0 view .LVU103
 295 013e 0A94     		str	r4, [sp, #40]
 354:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 296              		.loc 1 354 3 is_stmt 1 view .LVU104
 297 0140 07A9     		add	r1, sp, #28
 298 0142 4046     		mov	r0, r8
 299 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 300              	.LVL9:
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 357:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 301              		.loc 1 357 3 view .LVU105
 302              		.loc 1 357 23 is_stmt 0 view .LVU106
 303 0148 2023     		movs	r3, #32
 304 014a 0793     		str	r3, [sp, #28]
 358:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 305              		.loc 1 358 3 is_stmt 1 view .LVU107
 306              		.loc 1 358 24 is_stmt 0 view .LVU108
 307 014c 0894     		str	r4, [sp, #32]
 359:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 359 3 is_stmt 1 view .LVU109
 309              		.loc 1 359 24 is_stmt 0 view .LVU110
 310 014e 0994     		str	r4, [sp, #36]
 360:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 311              		.loc 1 360 3 is_stmt 1 view .LVU111
 312 0150 07A9     		add	r1, sp, #28
 313 0152 4046     		mov	r0, r8
 314 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 315              	.LVL10:
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /*Configure GPIO pin : MEMS_INT2_Pin */
 363:Core/Src/main.c ****   GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 316              		.loc 1 363 3 view .LVU112
 317              		.loc 1 363 23 is_stmt 0 view .LVU113
 318 0158 0797     		str	r7, [sp, #28]
 364:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 319              		.loc 1 364 3 is_stmt 1 view .LVU114
 320              		.loc 1 364 24 is_stmt 0 view .LVU115
 321 015a CDF82090 		str	r9, [sp, #32]
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 13


 365:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 322              		.loc 1 365 3 is_stmt 1 view .LVU116
 323              		.loc 1 365 24 is_stmt 0 view .LVU117
 324 015e 0994     		str	r4, [sp, #36]
 366:Core/Src/main.c ****   HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 325              		.loc 1 366 3 is_stmt 1 view .LVU118
 326 0160 07A9     		add	r1, sp, #28
 327 0162 3046     		mov	r0, r6
 328 0164 FFF7FEFF 		bl	HAL_GPIO_Init
 329              	.LVL11:
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** }
 330              		.loc 1 368 1 is_stmt 0 view .LVU119
 331 0168 0DB0     		add	sp, sp, #52
 332              	.LCFI2:
 333              		.cfi_def_cfa_offset 36
 334              		@ sp needed
 335 016a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 336              	.L4:
 337 016e 00BF     		.align	2
 338              	.L3:
 339 0170 00380240 		.word	1073887232
 340 0174 00100240 		.word	1073876992
 341 0178 00000240 		.word	1073872896
 342 017c 00080240 		.word	1073874944
 343 0180 000C0240 		.word	1073875968
 344 0184 00001210 		.word	269615104
 345 0188 00040240 		.word	1073873920
 346              		.cfi_endproc
 347              	.LFE135:
 349              		.section	.text.Error_Handler,"ax",%progbits
 350              		.align	1
 351              		.global	Error_Handler
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 355              		.fpu fpv4-sp-d16
 357              	Error_Handler:
 358              	.LFB136:
 369:Core/Src/main.c **** 
 370:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** /* USER CODE END 4 */
 373:Core/Src/main.c **** 
 374:Core/Src/main.c **** /**
 375:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 376:Core/Src/main.c ****   * @retval None
 377:Core/Src/main.c ****   */
 378:Core/Src/main.c **** void Error_Handler(void)
 379:Core/Src/main.c **** {
 359              		.loc 1 379 1 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ Volatile: function does not return.
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 380:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 14


 381:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 382:Core/Src/main.c ****   __disable_irq();
 365              		.loc 1 382 3 view .LVU121
 366              	.LBB10:
 367              	.LBI10:
 368              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 15


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 16


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 369              		.loc 2 140 27 view .LVU122
 370              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 371              		.loc 2 142 3 view .LVU123
 372              		.syntax unified
 373              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 374 0000 72B6     		cpsid i
 375              	@ 0 "" 2
 376              		.thumb
 377              		.syntax unified
 378              	.L6:
 379              	.LBE11:
 380              	.LBE10:
 383:Core/Src/main.c ****   while (1)
 381              		.loc 1 383 3 discriminator 1 view .LVU124
 384:Core/Src/main.c ****   {
 385:Core/Src/main.c ****   }
 382              		.loc 1 385 3 discriminator 1 view .LVU125
 383:Core/Src/main.c ****   while (1)
 383              		.loc 1 383 9 discriminator 1 view .LVU126
 384 0002 FEE7     		b	.L6
 385              		.cfi_endproc
 386              	.LFE136:
 388              		.section	.text.MX_I2C1_Init,"ax",%progbits
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 17


 389              		.align	1
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 393              		.fpu fpv4-sp-d16
 395              	MX_I2C1_Init:
 396              	.LFB132:
 178:Core/Src/main.c **** 
 397              		.loc 1 178 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401 0000 08B5     		push	{r3, lr}
 402              	.LCFI3:
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 3, -8
 405              		.cfi_offset 14, -4
 187:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 406              		.loc 1 187 3 view .LVU128
 187:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 407              		.loc 1 187 18 is_stmt 0 view .LVU129
 408 0002 0A48     		ldr	r0, .L11
 409 0004 0A4B     		ldr	r3, .L11+4
 410 0006 0360     		str	r3, [r0]
 188:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 411              		.loc 1 188 3 is_stmt 1 view .LVU130
 188:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 412              		.loc 1 188 25 is_stmt 0 view .LVU131
 413 0008 0A4B     		ldr	r3, .L11+8
 414 000a 4360     		str	r3, [r0, #4]
 189:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 415              		.loc 1 189 3 is_stmt 1 view .LVU132
 189:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 416              		.loc 1 189 24 is_stmt 0 view .LVU133
 417 000c 0023     		movs	r3, #0
 418 000e 8360     		str	r3, [r0, #8]
 190:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 419              		.loc 1 190 3 is_stmt 1 view .LVU134
 190:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 420              		.loc 1 190 26 is_stmt 0 view .LVU135
 421 0010 C360     		str	r3, [r0, #12]
 191:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 422              		.loc 1 191 3 is_stmt 1 view .LVU136
 191:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 423              		.loc 1 191 29 is_stmt 0 view .LVU137
 424 0012 4FF48042 		mov	r2, #16384
 425 0016 0261     		str	r2, [r0, #16]
 192:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 426              		.loc 1 192 3 is_stmt 1 view .LVU138
 192:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 427              		.loc 1 192 30 is_stmt 0 view .LVU139
 428 0018 4361     		str	r3, [r0, #20]
 193:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 429              		.loc 1 193 3 is_stmt 1 view .LVU140
 193:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 430              		.loc 1 193 26 is_stmt 0 view .LVU141
 431 001a 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 18


 194:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 432              		.loc 1 194 3 is_stmt 1 view .LVU142
 194:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 433              		.loc 1 194 30 is_stmt 0 view .LVU143
 434 001c C361     		str	r3, [r0, #28]
 195:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 435              		.loc 1 195 3 is_stmt 1 view .LVU144
 195:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 436              		.loc 1 195 28 is_stmt 0 view .LVU145
 437 001e 0362     		str	r3, [r0, #32]
 196:Core/Src/main.c ****   {
 438              		.loc 1 196 3 is_stmt 1 view .LVU146
 196:Core/Src/main.c ****   {
 439              		.loc 1 196 7 is_stmt 0 view .LVU147
 440 0020 FFF7FEFF 		bl	HAL_I2C_Init
 441              	.LVL12:
 196:Core/Src/main.c ****   {
 442              		.loc 1 196 6 view .LVU148
 443 0024 00B9     		cbnz	r0, .L10
 204:Core/Src/main.c **** 
 444              		.loc 1 204 1 view .LVU149
 445 0026 08BD     		pop	{r3, pc}
 446              	.L10:
 198:Core/Src/main.c ****   }
 447              		.loc 1 198 5 is_stmt 1 view .LVU150
 448 0028 FFF7FEFF 		bl	Error_Handler
 449              	.LVL13:
 450              	.L12:
 451              		.align	2
 452              	.L11:
 453 002c 00000000 		.word	.LANCHOR0
 454 0030 00540040 		.word	1073763328
 455 0034 A0860100 		.word	100000
 456              		.cfi_endproc
 457              	.LFE132:
 459              		.section	.text.MX_I2S3_Init,"ax",%progbits
 460              		.align	1
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 464              		.fpu fpv4-sp-d16
 466              	MX_I2S3_Init:
 467              	.LFB133:
 212:Core/Src/main.c **** 
 468              		.loc 1 212 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 472 0000 08B5     		push	{r3, lr}
 473              	.LCFI4:
 474              		.cfi_def_cfa_offset 8
 475              		.cfi_offset 3, -8
 476              		.cfi_offset 14, -4
 221:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 477              		.loc 1 221 3 view .LVU152
 221:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 478              		.loc 1 221 18 is_stmt 0 view .LVU153
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 19


 479 0002 0A48     		ldr	r0, .L17
 480 0004 0A4B     		ldr	r3, .L17+4
 481 0006 0360     		str	r3, [r0]
 222:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 482              		.loc 1 222 3 is_stmt 1 view .LVU154
 222:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 483              		.loc 1 222 19 is_stmt 0 view .LVU155
 484 0008 4FF40072 		mov	r2, #512
 485 000c 4260     		str	r2, [r0, #4]
 223:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 486              		.loc 1 223 3 is_stmt 1 view .LVU156
 223:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 487              		.loc 1 223 23 is_stmt 0 view .LVU157
 488 000e 0023     		movs	r3, #0
 489 0010 8360     		str	r3, [r0, #8]
 224:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 490              		.loc 1 224 3 is_stmt 1 view .LVU158
 224:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 491              		.loc 1 224 25 is_stmt 0 view .LVU159
 492 0012 C360     		str	r3, [r0, #12]
 225:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 493              		.loc 1 225 3 is_stmt 1 view .LVU160
 225:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 494              		.loc 1 225 25 is_stmt 0 view .LVU161
 495 0014 0261     		str	r2, [r0, #16]
 226:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 496              		.loc 1 226 3 is_stmt 1 view .LVU162
 226:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 497              		.loc 1 226 24 is_stmt 0 view .LVU163
 498 0016 074A     		ldr	r2, .L17+8
 499 0018 4261     		str	r2, [r0, #20]
 227:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 500              		.loc 1 227 3 is_stmt 1 view .LVU164
 227:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 501              		.loc 1 227 19 is_stmt 0 view .LVU165
 502 001a 8361     		str	r3, [r0, #24]
 228:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 503              		.loc 1 228 3 is_stmt 1 view .LVU166
 228:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 504              		.loc 1 228 26 is_stmt 0 view .LVU167
 505 001c C361     		str	r3, [r0, #28]
 229:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 506              		.loc 1 229 3 is_stmt 1 view .LVU168
 229:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 507              		.loc 1 229 29 is_stmt 0 view .LVU169
 508 001e 0362     		str	r3, [r0, #32]
 230:Core/Src/main.c ****   {
 509              		.loc 1 230 3 is_stmt 1 view .LVU170
 230:Core/Src/main.c ****   {
 510              		.loc 1 230 7 is_stmt 0 view .LVU171
 511 0020 FFF7FEFF 		bl	HAL_I2S_Init
 512              	.LVL14:
 230:Core/Src/main.c ****   {
 513              		.loc 1 230 6 view .LVU172
 514 0024 00B9     		cbnz	r0, .L16
 238:Core/Src/main.c **** 
 515              		.loc 1 238 1 view .LVU173
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 20


 516 0026 08BD     		pop	{r3, pc}
 517              	.L16:
 232:Core/Src/main.c ****   }
 518              		.loc 1 232 5 is_stmt 1 view .LVU174
 519 0028 FFF7FEFF 		bl	Error_Handler
 520              	.LVL15:
 521              	.L18:
 522              		.align	2
 523              	.L17:
 524 002c 00000000 		.word	.LANCHOR1
 525 0030 003C0040 		.word	1073757184
 526 0034 00770100 		.word	96000
 527              		.cfi_endproc
 528              	.LFE133:
 530              		.section	.text.MX_SPI1_Init,"ax",%progbits
 531              		.align	1
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu fpv4-sp-d16
 537              	MX_SPI1_Init:
 538              	.LFB134:
 246:Core/Src/main.c **** 
 539              		.loc 1 246 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543 0000 08B5     		push	{r3, lr}
 544              	.LCFI5:
 545              		.cfi_def_cfa_offset 8
 546              		.cfi_offset 3, -8
 547              		.cfi_offset 14, -4
 256:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 548              		.loc 1 256 3 view .LVU176
 256:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 549              		.loc 1 256 18 is_stmt 0 view .LVU177
 550 0002 0D48     		ldr	r0, .L23
 551 0004 0D4B     		ldr	r3, .L23+4
 552 0006 0360     		str	r3, [r0]
 257:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 553              		.loc 1 257 3 is_stmt 1 view .LVU178
 257:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 554              		.loc 1 257 19 is_stmt 0 view .LVU179
 555 0008 4FF48273 		mov	r3, #260
 556 000c 4360     		str	r3, [r0, #4]
 258:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 557              		.loc 1 258 3 is_stmt 1 view .LVU180
 258:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 558              		.loc 1 258 24 is_stmt 0 view .LVU181
 559 000e 0023     		movs	r3, #0
 560 0010 8360     		str	r3, [r0, #8]
 259:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 561              		.loc 1 259 3 is_stmt 1 view .LVU182
 259:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 562              		.loc 1 259 23 is_stmt 0 view .LVU183
 563 0012 C360     		str	r3, [r0, #12]
 260:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 21


 564              		.loc 1 260 3 is_stmt 1 view .LVU184
 260:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 565              		.loc 1 260 26 is_stmt 0 view .LVU185
 566 0014 0361     		str	r3, [r0, #16]
 261:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 567              		.loc 1 261 3 is_stmt 1 view .LVU186
 261:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 568              		.loc 1 261 23 is_stmt 0 view .LVU187
 569 0016 4361     		str	r3, [r0, #20]
 262:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 570              		.loc 1 262 3 is_stmt 1 view .LVU188
 262:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 571              		.loc 1 262 18 is_stmt 0 view .LVU189
 572 0018 4FF40072 		mov	r2, #512
 573 001c 8261     		str	r2, [r0, #24]
 263:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 574              		.loc 1 263 3 is_stmt 1 view .LVU190
 263:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 575              		.loc 1 263 32 is_stmt 0 view .LVU191
 576 001e C361     		str	r3, [r0, #28]
 264:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 577              		.loc 1 264 3 is_stmt 1 view .LVU192
 264:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 578              		.loc 1 264 23 is_stmt 0 view .LVU193
 579 0020 0362     		str	r3, [r0, #32]
 265:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 580              		.loc 1 265 3 is_stmt 1 view .LVU194
 265:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 581              		.loc 1 265 21 is_stmt 0 view .LVU195
 582 0022 4362     		str	r3, [r0, #36]
 266:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 583              		.loc 1 266 3 is_stmt 1 view .LVU196
 266:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 584              		.loc 1 266 29 is_stmt 0 view .LVU197
 585 0024 8362     		str	r3, [r0, #40]
 267:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 586              		.loc 1 267 3 is_stmt 1 view .LVU198
 267:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 587              		.loc 1 267 28 is_stmt 0 view .LVU199
 588 0026 0A23     		movs	r3, #10
 589 0028 C362     		str	r3, [r0, #44]
 268:Core/Src/main.c ****   {
 590              		.loc 1 268 3 is_stmt 1 view .LVU200
 268:Core/Src/main.c ****   {
 591              		.loc 1 268 7 is_stmt 0 view .LVU201
 592 002a FFF7FEFF 		bl	HAL_SPI_Init
 593              	.LVL16:
 268:Core/Src/main.c ****   {
 594              		.loc 1 268 6 view .LVU202
 595 002e 00B9     		cbnz	r0, .L22
 276:Core/Src/main.c **** 
 596              		.loc 1 276 1 view .LVU203
 597 0030 08BD     		pop	{r3, pc}
 598              	.L22:
 270:Core/Src/main.c ****   }
 599              		.loc 1 270 5 is_stmt 1 view .LVU204
 600 0032 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 22


 601              	.LVL17:
 602              	.L24:
 603 0036 00BF     		.align	2
 604              	.L23:
 605 0038 00000000 		.word	.LANCHOR2
 606 003c 00300140 		.word	1073819648
 607              		.cfi_endproc
 608              	.LFE134:
 610              		.section	.text.SystemClock_Config,"ax",%progbits
 611              		.align	1
 612              		.global	SystemClock_Config
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 616              		.fpu fpv4-sp-d16
 618              	SystemClock_Config:
 619              	.LFB131:
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 620              		.loc 1 126 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 96
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624 0000 00B5     		push	{lr}
 625              	.LCFI6:
 626              		.cfi_def_cfa_offset 4
 627              		.cfi_offset 14, -4
 628 0002 99B0     		sub	sp, sp, #100
 629              	.LCFI7:
 630              		.cfi_def_cfa_offset 104
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 631              		.loc 1 127 3 view .LVU206
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 632              		.loc 1 127 22 is_stmt 0 view .LVU207
 633 0004 3022     		movs	r2, #48
 634 0006 0021     		movs	r1, #0
 635 0008 0DEB0200 		add	r0, sp, r2
 636 000c FFF7FEFF 		bl	memset
 637              	.LVL18:
 128:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 638              		.loc 1 128 3 is_stmt 1 view .LVU208
 128:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 639              		.loc 1 128 22 is_stmt 0 view .LVU209
 640 0010 0023     		movs	r3, #0
 641 0012 0793     		str	r3, [sp, #28]
 642 0014 0893     		str	r3, [sp, #32]
 643 0016 0993     		str	r3, [sp, #36]
 644 0018 0A93     		str	r3, [sp, #40]
 645 001a 0B93     		str	r3, [sp, #44]
 129:Core/Src/main.c **** 
 646              		.loc 1 129 3 is_stmt 1 view .LVU210
 129:Core/Src/main.c **** 
 647              		.loc 1 129 28 is_stmt 0 view .LVU211
 648 001c 0393     		str	r3, [sp, #12]
 649 001e 0493     		str	r3, [sp, #16]
 650 0020 0593     		str	r3, [sp, #20]
 651 0022 0693     		str	r3, [sp, #24]
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 23


 652              		.loc 1 133 3 is_stmt 1 view .LVU212
 653              	.LBB12:
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 654              		.loc 1 133 3 view .LVU213
 655 0024 0193     		str	r3, [sp, #4]
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 656              		.loc 1 133 3 view .LVU214
 657 0026 274A     		ldr	r2, .L33
 658 0028 116C     		ldr	r1, [r2, #64]
 659 002a 41F08051 		orr	r1, r1, #268435456
 660 002e 1164     		str	r1, [r2, #64]
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 661              		.loc 1 133 3 view .LVU215
 662 0030 126C     		ldr	r2, [r2, #64]
 663 0032 02F08052 		and	r2, r2, #268435456
 664 0036 0192     		str	r2, [sp, #4]
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 665              		.loc 1 133 3 view .LVU216
 666 0038 019A     		ldr	r2, [sp, #4]
 667              	.LBE12:
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 668              		.loc 1 133 3 view .LVU217
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 669              		.loc 1 134 3 view .LVU218
 670              	.LBB13:
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 671              		.loc 1 134 3 view .LVU219
 672 003a 0293     		str	r3, [sp, #8]
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 673              		.loc 1 134 3 view .LVU220
 674 003c 224B     		ldr	r3, .L33+4
 675 003e 1A68     		ldr	r2, [r3]
 676 0040 42F48042 		orr	r2, r2, #16384
 677 0044 1A60     		str	r2, [r3]
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 678              		.loc 1 134 3 view .LVU221
 679 0046 1B68     		ldr	r3, [r3]
 680 0048 03F48043 		and	r3, r3, #16384
 681 004c 0293     		str	r3, [sp, #8]
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 682              		.loc 1 134 3 view .LVU222
 683 004e 029B     		ldr	r3, [sp, #8]
 684              	.LBE13:
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 685              		.loc 1 134 3 view .LVU223
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 686              		.loc 1 138 3 view .LVU224
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 687              		.loc 1 138 36 is_stmt 0 view .LVU225
 688 0050 0123     		movs	r3, #1
 689 0052 0C93     		str	r3, [sp, #48]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 690              		.loc 1 139 3 is_stmt 1 view .LVU226
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 691              		.loc 1 139 30 is_stmt 0 view .LVU227
 692 0054 4FF48033 		mov	r3, #65536
 693 0058 0D93     		str	r3, [sp, #52]
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 24


 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 694              		.loc 1 140 3 is_stmt 1 view .LVU228
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 695              		.loc 1 140 34 is_stmt 0 view .LVU229
 696 005a 0223     		movs	r3, #2
 697 005c 1293     		str	r3, [sp, #72]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 698              		.loc 1 141 3 is_stmt 1 view .LVU230
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 699              		.loc 1 141 35 is_stmt 0 view .LVU231
 700 005e 4FF48002 		mov	r2, #4194304
 701 0062 1392     		str	r2, [sp, #76]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 702              		.loc 1 142 3 is_stmt 1 view .LVU232
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 703              		.loc 1 142 30 is_stmt 0 view .LVU233
 704 0064 0822     		movs	r2, #8
 705 0066 1492     		str	r2, [sp, #80]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 706              		.loc 1 143 3 is_stmt 1 view .LVU234
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 707              		.loc 1 143 30 is_stmt 0 view .LVU235
 708 0068 4FF4A872 		mov	r2, #336
 709 006c 1592     		str	r2, [sp, #84]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 710              		.loc 1 144 3 is_stmt 1 view .LVU236
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 711              		.loc 1 144 30 is_stmt 0 view .LVU237
 712 006e 1693     		str	r3, [sp, #88]
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 713              		.loc 1 145 3 is_stmt 1 view .LVU238
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 714              		.loc 1 145 30 is_stmt 0 view .LVU239
 715 0070 0723     		movs	r3, #7
 716 0072 1793     		str	r3, [sp, #92]
 146:Core/Src/main.c ****   {
 717              		.loc 1 146 3 is_stmt 1 view .LVU240
 146:Core/Src/main.c ****   {
 718              		.loc 1 146 7 is_stmt 0 view .LVU241
 719 0074 0CA8     		add	r0, sp, #48
 720 0076 FFF7FEFF 		bl	HAL_RCC_OscConfig
 721              	.LVL19:
 146:Core/Src/main.c ****   {
 722              		.loc 1 146 6 view .LVU242
 723 007a E8B9     		cbnz	r0, .L30
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 724              		.loc 1 152 3 is_stmt 1 view .LVU243
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 725              		.loc 1 152 31 is_stmt 0 view .LVU244
 726 007c 0F23     		movs	r3, #15
 727 007e 0793     		str	r3, [sp, #28]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 728              		.loc 1 154 3 is_stmt 1 view .LVU245
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 729              		.loc 1 154 34 is_stmt 0 view .LVU246
 730 0080 0223     		movs	r3, #2
 731 0082 0893     		str	r3, [sp, #32]
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 25


 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 732              		.loc 1 155 3 is_stmt 1 view .LVU247
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 733              		.loc 1 155 35 is_stmt 0 view .LVU248
 734 0084 0023     		movs	r3, #0
 735 0086 0993     		str	r3, [sp, #36]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 736              		.loc 1 156 3 is_stmt 1 view .LVU249
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 737              		.loc 1 156 36 is_stmt 0 view .LVU250
 738 0088 4FF4A053 		mov	r3, #5120
 739 008c 0A93     		str	r3, [sp, #40]
 157:Core/Src/main.c **** 
 740              		.loc 1 157 3 is_stmt 1 view .LVU251
 157:Core/Src/main.c **** 
 741              		.loc 1 157 36 is_stmt 0 view .LVU252
 742 008e 4FF48053 		mov	r3, #4096
 743 0092 0B93     		str	r3, [sp, #44]
 159:Core/Src/main.c ****   {
 744              		.loc 1 159 3 is_stmt 1 view .LVU253
 159:Core/Src/main.c ****   {
 745              		.loc 1 159 7 is_stmt 0 view .LVU254
 746 0094 0521     		movs	r1, #5
 747 0096 07A8     		add	r0, sp, #28
 748 0098 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 749              	.LVL20:
 159:Core/Src/main.c ****   {
 750              		.loc 1 159 6 view .LVU255
 751 009c 70B9     		cbnz	r0, .L31
 163:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 752              		.loc 1 163 3 is_stmt 1 view .LVU256
 163:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 753              		.loc 1 163 44 is_stmt 0 view .LVU257
 754 009e 0123     		movs	r3, #1
 755 00a0 0393     		str	r3, [sp, #12]
 164:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 756              		.loc 1 164 3 is_stmt 1 view .LVU258
 164:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 757              		.loc 1 164 38 is_stmt 0 view .LVU259
 758 00a2 C023     		movs	r3, #192
 759 00a4 0493     		str	r3, [sp, #16]
 165:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 760              		.loc 1 165 3 is_stmt 1 view .LVU260
 165:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 761              		.loc 1 165 38 is_stmt 0 view .LVU261
 762 00a6 0223     		movs	r3, #2
 763 00a8 0593     		str	r3, [sp, #20]
 166:Core/Src/main.c ****   {
 764              		.loc 1 166 3 is_stmt 1 view .LVU262
 166:Core/Src/main.c ****   {
 765              		.loc 1 166 7 is_stmt 0 view .LVU263
 766 00aa 03A8     		add	r0, sp, #12
 767 00ac FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 768              	.LVL21:
 166:Core/Src/main.c ****   {
 769              		.loc 1 166 6 view .LVU264
 770 00b0 30B9     		cbnz	r0, .L32
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 26


 170:Core/Src/main.c **** 
 771              		.loc 1 170 1 view .LVU265
 772 00b2 19B0     		add	sp, sp, #100
 773              	.LCFI8:
 774              		.cfi_remember_state
 775              		.cfi_def_cfa_offset 4
 776              		@ sp needed
 777 00b4 5DF804FB 		ldr	pc, [sp], #4
 778              	.L30:
 779              	.LCFI9:
 780              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 781              		.loc 1 148 5 is_stmt 1 view .LVU266
 782 00b8 FFF7FEFF 		bl	Error_Handler
 783              	.LVL22:
 784              	.L31:
 161:Core/Src/main.c ****   }
 785              		.loc 1 161 5 view .LVU267
 786 00bc FFF7FEFF 		bl	Error_Handler
 787              	.LVL23:
 788              	.L32:
 168:Core/Src/main.c ****   }
 789              		.loc 1 168 5 view .LVU268
 790 00c0 FFF7FEFF 		bl	Error_Handler
 791              	.LVL24:
 792              	.L34:
 793              		.align	2
 794              	.L33:
 795 00c4 00380240 		.word	1073887232
 796 00c8 00700040 		.word	1073770496
 797              		.cfi_endproc
 798              	.LFE131:
 800              		.section	.text.main,"ax",%progbits
 801              		.align	1
 802              		.global	main
 803              		.syntax unified
 804              		.thumb
 805              		.thumb_func
 806              		.fpu fpv4-sp-d16
 808              	main:
 809              	.LFB130:
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 810              		.loc 1 76 1 view -0
 811              		.cfi_startproc
 812              		@ Volatile: function does not return.
 813              		@ args = 0, pretend = 0, frame = 0
 814              		@ frame_needed = 0, uses_anonymous_args = 0
 815 0000 08B5     		push	{r3, lr}
 816              	.LCFI10:
 817              		.cfi_def_cfa_offset 8
 818              		.cfi_offset 3, -8
 819              		.cfi_offset 14, -4
  84:Core/Src/main.c **** 
 820              		.loc 1 84 3 view .LVU270
 821 0002 FFF7FEFF 		bl	HAL_Init
 822              	.LVL25:
  91:Core/Src/main.c **** 
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 27


 823              		.loc 1 91 3 view .LVU271
 824 0006 FFF7FEFF 		bl	SystemClock_Config
 825              	.LVL26:
  98:Core/Src/main.c ****   MX_I2C1_Init();
 826              		.loc 1 98 3 view .LVU272
 827 000a FFF7FEFF 		bl	MX_GPIO_Init
 828              	.LVL27:
  99:Core/Src/main.c ****   MX_I2S3_Init();
 829              		.loc 1 99 3 view .LVU273
 830 000e FFF7FEFF 		bl	MX_I2C1_Init
 831              	.LVL28:
 100:Core/Src/main.c ****   MX_SPI1_Init();
 832              		.loc 1 100 3 view .LVU274
 833 0012 FFF7FEFF 		bl	MX_I2S3_Init
 834              	.LVL29:
 101:Core/Src/main.c ****   MX_USB_HOST_Init();
 835              		.loc 1 101 3 view .LVU275
 836 0016 FFF7FEFF 		bl	MX_SPI1_Init
 837              	.LVL30:
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 838              		.loc 1 102 3 view .LVU276
 839 001a FFF7FEFF 		bl	MX_USB_HOST_Init
 840              	.LVL31:
 841              	.L36:
 109:Core/Src/main.c ****   {
 842              		.loc 1 109 3 discriminator 1 view .LVU277
 112:Core/Src/main.c **** 
 843              		.loc 1 112 5 discriminator 1 view .LVU278
 844 001e FFF7FEFF 		bl	MX_USB_HOST_Process
 845              	.LVL32:
 115:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 846              		.loc 1 115 5 discriminator 1 view .LVU279
 847 0022 4FF47A70 		mov	r0, #1000
 848 0026 FFF7FEFF 		bl	HAL_Delay
 849              	.LVL33:
 116:Core/Src/main.c ****   }
 850              		.loc 1 116 5 discriminator 1 view .LVU280
 851 002a 4FF48051 		mov	r1, #4096
 852 002e 0248     		ldr	r0, .L38
 853 0030 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 854              	.LVL34:
 109:Core/Src/main.c ****   {
 855              		.loc 1 109 9 discriminator 1 view .LVU281
 856 0034 F3E7     		b	.L36
 857              	.L39:
 858 0036 00BF     		.align	2
 859              	.L38:
 860 0038 000C0240 		.word	1073875968
 861              		.cfi_endproc
 862              	.LFE130:
 864              		.global	hspi1
 865              		.global	hi2s3
 866              		.global	hi2c1
 867              		.section	.bss.hi2c1,"aw",%nobits
 868              		.align	2
 869              		.set	.LANCHOR0,. + 0
 872              	hi2c1:
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 28


 873 0000 00000000 		.space	84
 873      00000000 
 873      00000000 
 873      00000000 
 873      00000000 
 874              		.section	.bss.hi2s3,"aw",%nobits
 875              		.align	2
 876              		.set	.LANCHOR1,. + 0
 879              	hi2s3:
 880 0000 00000000 		.space	72
 880      00000000 
 880      00000000 
 880      00000000 
 880      00000000 
 881              		.section	.bss.hspi1,"aw",%nobits
 882              		.align	2
 883              		.set	.LANCHOR2,. + 0
 886              	hspi1:
 887 0000 00000000 		.space	88
 887      00000000 
 887      00000000 
 887      00000000 
 887      00000000 
 888              		.text
 889              	.Letext0:
 890              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 891              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 892              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 893              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 894              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 895              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 896              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 897              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 898              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 899              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 900              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 901              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 902              		.file 15 "USB_HOST/App/usb_host.h"
 903              		.file 16 "<built-in>"
ARM GAS  C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:339    .text.MX_GPIO_Init:00000170 $d
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:350    .text.Error_Handler:00000000 $t
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:357    .text.Error_Handler:00000000 Error_Handler
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:389    .text.MX_I2C1_Init:00000000 $t
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:395    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:453    .text.MX_I2C1_Init:0000002c $d
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:460    .text.MX_I2S3_Init:00000000 $t
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:466    .text.MX_I2S3_Init:00000000 MX_I2S3_Init
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:524    .text.MX_I2S3_Init:0000002c $d
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:531    .text.MX_SPI1_Init:00000000 $t
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:537    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:605    .text.MX_SPI1_Init:00000038 $d
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:611    .text.SystemClock_Config:00000000 $t
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:618    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:795    .text.SystemClock_Config:000000c4 $d
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:801    .text.main:00000000 $t
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:808    .text.main:00000000 main
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:860    .text.main:00000038 $d
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:886    .bss.hspi1:00000000 hspi1
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:879    .bss.hi2s3:00000000 hi2s3
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:872    .bss.hi2c1:00000000 hi2c1
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:868    .bss.hi2c1:00000000 $d
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:875    .bss.hi2s3:00000000 $d
C:\Users\aashirov\AppData\Local\Temp\ccnLM2Sx.s:882    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2S_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_HOST_Init
MX_USB_HOST_Process
HAL_Delay
HAL_GPIO_TogglePin
