{
  "module_name": "camcc-sc7180.c",
  "hash_id": "053e3006a7df097ba4b37bafe8a8936f4d6340d487564a8febd6e8886fff4833",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/camcc-sc7180.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_clock.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,camcc-sc7180.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_CAM_CC_PLL0_OUT_EVEN,\n\tP_CAM_CC_PLL1_OUT_EVEN,\n\tP_CAM_CC_PLL2_OUT_AUX,\n\tP_CAM_CC_PLL2_OUT_EARLY,\n\tP_CAM_CC_PLL3_OUT_MAIN,\n};\n\nstatic const struct pll_vco agera_vco[] = {\n\t{ 600000000, 3300000000UL, 0 },\n};\n\nstatic const struct pll_vco fabia_vco[] = {\n\t{ 249600000, 2000000000UL, 0 },\n};\n\n \nstatic const struct alpha_pll_config cam_cc_pll0_config = {\n\t.l = 0x1f,\n\t.alpha = 0x4000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.user_ctl_hi_val = 0x00004805,\n\t.user_ctl_val = 0x00000001,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\n \nstatic const struct alpha_pll_config cam_cc_pll1_config = {\n\t.l = 0x2a,\n\t.alpha = 0x1555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.user_ctl_hi_val = 0x00004805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\n \nstatic const struct alpha_pll_config cam_cc_pll2_config = {\n\t.l = 0x64,\n\t.config_ctl_val = 0x20000800,\n\t.config_ctl_hi_val = 0x400003D2,\n\t.test_ctl_val = 0x04000400,\n\t.test_ctl_hi_val = 0x00004000,\n\t.user_ctl_val = 0x0000030F,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll2 = {\n\t.offset = 0x2000,\n\t.vco_table = agera_vco,\n\t.num_vco = ARRAY_SIZE(agera_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_AGERA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll2\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_agera_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor cam_cc_pll2_out_early = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_pll2_out_early\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_pll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll2_out_aux[] = {\n\t{ 0x3, 4 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll2_out_aux = {\n\t.offset = 0x2000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_cam_cc_pll2_out_aux,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll2_out_aux),\n\t.width = 2,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_AGERA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_pll2_out_aux\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_pll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config cam_cc_pll3_config = {\n\t.l = 0x38,\n\t.alpha = 0x4000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.user_ctl_hi_val = 0x00004805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll3 = {\n\t.offset = 0x3000,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll3\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map cam_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL1_OUT_EVEN, 2 },\n\t{ P_CAM_CC_PLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll1.clkr.hw },\n\t{ .hw = &cam_cc_pll0.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL2_OUT_AUX, 1 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_1[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll2_out_aux.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL2_OUT_EARLY, 4 },\n\t{ P_CAM_CC_PLL3_OUT_MAIN, 5 },\n\t{ P_CAM_CC_PLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_2[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll2_out_early.hw },\n\t{ .hw = &cam_cc_pll3.clkr.hw },\n\t{ .hw = &cam_cc_pll0.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL1_OUT_EVEN, 2 },\n\t{ P_CAM_CC_PLL2_OUT_EARLY, 4 },\n\t{ P_CAM_CC_PLL3_OUT_MAIN, 5 },\n\t{ P_CAM_CC_PLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_3[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll1.clkr.hw },\n\t{ .hw = &cam_cc_pll2_out_early.hw },\n\t{ .hw = &cam_cc_pll3.clkr.hw },\n\t{ .hw = &cam_cc_pll0.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL3_OUT_MAIN, 5 },\n\t{ P_CAM_CC_PLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_4[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll3.clkr.hw },\n\t{ .hw = &cam_cc_pll0.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_5[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll0.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL1_OUT_EVEN, 2 },\n\t{ P_CAM_CC_PLL3_OUT_MAIN, 5 },\n\t{ P_CAM_CC_PLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_6[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll1.clkr.hw },\n\t{ .hw = &cam_cc_pll3.clkr.hw },\n\t{ .hw = &cam_cc_pll0.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_bps_clk_src[] = {\n\tF(200000000, P_CAM_CC_PLL0_OUT_EVEN, 3, 0, 0),\n\tF(360000000, P_CAM_CC_PLL3_OUT_MAIN, 3, 0, 0),\n\tF(432000000, P_CAM_CC_PLL3_OUT_MAIN, 2.5, 0, 0),\n\tF(480000000, P_CAM_CC_PLL2_OUT_EARLY, 2, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_bps_clk_src = {\n\t.cmd_rcgr = 0x6010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_2,\n\t.freq_tbl = ftbl_cam_cc_bps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_bps_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_cci_0_clk_src[] = {\n\tF(37500000, P_CAM_CC_PLL0_OUT_EVEN, 16, 0, 0),\n\tF(50000000, P_CAM_CC_PLL0_OUT_EVEN, 12, 0, 0),\n\tF(100000000, P_CAM_CC_PLL0_OUT_EVEN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_cci_0_clk_src = {\n\t.cmd_rcgr = 0xb0d8,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_5,\n\t.freq_tbl = ftbl_cam_cc_cci_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_cci_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_cci_1_clk_src = {\n\t.cmd_rcgr = 0xb14c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_5,\n\t.freq_tbl = ftbl_cam_cc_cci_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_cci_1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_cphy_rx_clk_src[] = {\n\tF(150000000, P_CAM_CC_PLL0_OUT_EVEN, 4, 0, 0),\n\tF(270000000, P_CAM_CC_PLL3_OUT_MAIN, 4, 0, 0),\n\tF(360000000, P_CAM_CC_PLL3_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_cphy_rx_clk_src = {\n\t.cmd_rcgr = 0x9064,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_3,\n\t.freq_tbl = ftbl_cam_cc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_cphy_rx_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_csi0phytimer_clk_src[] = {\n\tF(300000000, P_CAM_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x5004,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi0phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x5028,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi1phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x504c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi2phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi3phytimer_clk_src = {\n\t.cmd_rcgr = 0x5070,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi3phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_fast_ahb_clk_src[] = {\n\tF(100000000, P_CAM_CC_PLL0_OUT_EVEN, 6, 0, 0),\n\tF(200000000, P_CAM_CC_PLL0_OUT_EVEN, 3, 0, 0),\n\tF(300000000, P_CAM_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(404000000, P_CAM_CC_PLL1_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_fast_ahb_clk_src = {\n\t.cmd_rcgr = 0x603c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_fast_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_fast_ahb_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_icp_clk_src[] = {\n\tF(240000000, P_CAM_CC_PLL0_OUT_EVEN, 2.5, 0, 0),\n\tF(360000000, P_CAM_CC_PLL3_OUT_MAIN, 3, 0, 0),\n\tF(432000000, P_CAM_CC_PLL3_OUT_MAIN, 2.5, 0, 0),\n\tF(480000000, P_CAM_CC_PLL2_OUT_EARLY, 2, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_icp_clk_src = {\n\t.cmd_rcgr = 0xb088,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_2,\n\t.freq_tbl = ftbl_cam_cc_icp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_icp_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_0_clk_src[] = {\n\tF(240000000, P_CAM_CC_PLL0_OUT_EVEN, 2.5, 0, 0),\n\tF(360000000, P_CAM_CC_PLL3_OUT_MAIN, 3, 0, 0),\n\tF(432000000, P_CAM_CC_PLL3_OUT_MAIN, 2.5, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_0_clk_src = {\n\t.cmd_rcgr = 0x9010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_4,\n\t.freq_tbl = ftbl_cam_cc_ife_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_4),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_0_csid_clk_src[] = {\n\tF(150000000, P_CAM_CC_PLL0_OUT_EVEN, 4, 0, 0),\n\tF(270000000, P_CAM_CC_PLL3_OUT_MAIN, 4, 0, 0),\n\tF(360000000, P_CAM_CC_PLL3_OUT_MAIN, 3, 0, 0),\n\tF(480000000, P_CAM_CC_PLL2_OUT_EARLY, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_0_csid_clk_src = {\n\t.cmd_rcgr = 0x903c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_3,\n\t.freq_tbl = ftbl_cam_cc_ife_0_csid_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_0_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_ife_1_clk_src = {\n\t.cmd_rcgr = 0xa010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_4,\n\t.freq_tbl = ftbl_cam_cc_ife_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_4),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_ife_1_csid_clk_src = {\n\t.cmd_rcgr = 0xa034,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_3,\n\t.freq_tbl = ftbl_cam_cc_ife_0_csid_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_1_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_ife_lite_clk_src = {\n\t.cmd_rcgr = 0xb004,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_4,\n\t.freq_tbl = ftbl_cam_cc_ife_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_lite_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_ife_lite_csid_clk_src = {\n\t.cmd_rcgr = 0xb024,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_3,\n\t.freq_tbl = ftbl_cam_cc_ife_0_csid_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_lite_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ipe_0_clk_src[] = {\n\tF(240000000, P_CAM_CC_PLL0_OUT_EVEN, 2.5, 0, 0),\n\tF(360000000, P_CAM_CC_PLL3_OUT_MAIN, 3, 0, 0),\n\tF(432000000, P_CAM_CC_PLL3_OUT_MAIN, 2.5, 0, 0),\n\tF(540000000, P_CAM_CC_PLL3_OUT_MAIN, 2, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ipe_0_clk_src = {\n\t.cmd_rcgr = 0x7010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_2,\n\t.freq_tbl = ftbl_cam_cc_ipe_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ipe_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_jpeg_clk_src[] = {\n\tF(66666667, P_CAM_CC_PLL0_OUT_EVEN, 9, 0, 0),\n\tF(133333333, P_CAM_CC_PLL0_OUT_EVEN, 4.5, 0, 0),\n\tF(216000000, P_CAM_CC_PLL3_OUT_MAIN, 5, 0, 0),\n\tF(320000000, P_CAM_CC_PLL2_OUT_EARLY, 3, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_jpeg_clk_src = {\n\t.cmd_rcgr = 0xb04c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_2,\n\t.freq_tbl = ftbl_cam_cc_jpeg_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_jpeg_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_lrme_clk_src[] = {\n\tF(200000000, P_CAM_CC_PLL0_OUT_EVEN, 3, 0, 0),\n\tF(216000000, P_CAM_CC_PLL3_OUT_MAIN, 5, 0, 0),\n\tF(300000000, P_CAM_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(404000000, P_CAM_CC_PLL1_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_lrme_clk_src = {\n\t.cmd_rcgr = 0xb0f8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_6,\n\t.freq_tbl = ftbl_cam_cc_lrme_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_lrme_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_6),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_mclk0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(24000000, P_CAM_CC_PLL2_OUT_AUX, 10, 1, 2),\n\tF(64000000, P_CAM_CC_PLL2_OUT_AUX, 7.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_mclk0_clk_src = {\n\t.cmd_rcgr = 0x4004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk1_clk_src = {\n\t.cmd_rcgr = 0x4024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk2_clk_src = {\n\t.cmd_rcgr = 0x4044,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk2_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk3_clk_src = {\n\t.cmd_rcgr = 0x4064,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk3_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk4_clk_src = {\n\t.cmd_rcgr = 0x4084,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk4_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_slow_ahb_clk_src[] = {\n\tF(80000000, P_CAM_CC_PLL0_OUT_EVEN, 7.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_slow_ahb_clk_src = {\n\t.cmd_rcgr = 0x6058,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_slow_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_slow_ahb_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_ahb_clk = {\n\t.halt_reg = 0x6070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_bps_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_areg_clk = {\n\t.halt_reg = 0x6054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_bps_areg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_axi_clk = {\n\t.halt_reg = 0x6038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_bps_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_clk = {\n\t.halt_reg = 0x6028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_bps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_bps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_camnoc_axi_clk = {\n\t.halt_reg = 0xb124,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb124,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_camnoc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cci_0_clk = {\n\t.halt_reg = 0xb0f0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb0f0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_cci_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cci_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cci_1_clk = {\n\t.halt_reg = 0xb164,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb164,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_cci_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cci_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_core_ahb_clk = {\n\t.halt_reg = 0xb144,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0xb144,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_core_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_ahb_clk = {\n\t.halt_reg = 0xb11c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb11c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_cpas_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi0phytimer_clk = {\n\t.halt_reg = 0x501c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi0phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi1phytimer_clk = {\n\t.halt_reg = 0x5040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi1phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi2phytimer_clk = {\n\t.halt_reg = 0x5064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi2phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi3phytimer_clk = {\n\t.halt_reg = 0x5088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi3phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi3phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy0_clk = {\n\t.halt_reg = 0x5020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy1_clk = {\n\t.halt_reg = 0x5044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy2_clk = {\n\t.halt_reg = 0x5068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy3_clk = {\n\t.halt_reg = 0x508c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x508c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_icp_clk = {\n\t.halt_reg = 0xb0a0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb0a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_icp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_icp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_axi_clk = {\n\t.halt_reg = 0x9080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_clk = {\n\t.halt_reg = 0x9028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_cphy_rx_clk = {\n\t.halt_reg = 0x907c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x907c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_csid_clk = {\n\t.halt_reg = 0x9054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_0_csid_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_dsp_clk = {\n\t.halt_reg = 0x9038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_axi_clk = {\n\t.halt_reg = 0xa058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_clk = {\n\t.halt_reg = 0xa028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_cphy_rx_clk = {\n\t.halt_reg = 0xa054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_csid_clk = {\n\t.halt_reg = 0xa04c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa04c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_1_csid_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_dsp_clk = {\n\t.halt_reg = 0xa030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_clk = {\n\t.halt_reg = 0xb01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_lite_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_lite_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_cphy_rx_clk = {\n\t.halt_reg = 0xb044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_lite_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_csid_clk = {\n\t.halt_reg = 0xb03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_lite_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_lite_csid_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_0_ahb_clk = {\n\t.halt_reg = 0x7040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ipe_0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_0_areg_clk = {\n\t.halt_reg = 0x703c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x703c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ipe_0_areg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_0_axi_clk = {\n\t.halt_reg = 0x7038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ipe_0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_0_clk = {\n\t.halt_reg = 0x7028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ipe_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ipe_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_jpeg_clk = {\n\t.halt_reg = 0xb064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_jpeg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_jpeg_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_lrme_clk = {\n\t.halt_reg = 0xb110,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb110,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_lrme_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_lrme_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk0_clk = {\n\t.halt_reg = 0x401c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk1_clk = {\n\t.halt_reg = 0x403c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x403c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk2_clk = {\n\t.halt_reg = 0x405c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x405c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk3_clk = {\n\t.halt_reg = 0x407c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x407c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk4_clk = {\n\t.halt_reg = 0x409c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x409c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_soc_ahb_clk = {\n\t.halt_reg = 0xb140,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb140,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_soc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sys_tmr_clk = {\n\t.halt_reg = 0xb0a8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb0a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sys_tmr_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc titan_top_gdsc = {\n\t.gdscr = 0xb134,\n\t.pd = {\n\t\t.name = \"titan_top_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc bps_gdsc = {\n\t.gdscr = 0x6004,\n\t.pd = {\n\t\t.name = \"bps_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.parent = &titan_top_gdsc.pd,\n\t.flags = HW_CTRL,\n};\n\nstatic struct gdsc ife_0_gdsc = {\n\t.gdscr = 0x9004,\n\t.pd = {\n\t\t.name = \"ife_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.parent = &titan_top_gdsc.pd,\n};\n\nstatic struct gdsc ife_1_gdsc = {\n\t.gdscr = 0xa004,\n\t.pd = {\n\t\t.name = \"ife_1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.parent = &titan_top_gdsc.pd,\n};\n\nstatic struct gdsc ipe_0_gdsc = {\n\t.gdscr = 0x7004,\n\t.pd = {\n\t\t.name = \"ipe_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL,\n\t.parent = &titan_top_gdsc.pd,\n};\n\n\nstatic struct clk_hw *cam_cc_sc7180_hws[] = {\n\t[CAM_CC_PLL2_OUT_EARLY] = &cam_cc_pll2_out_early.hw,\n};\n\nstatic struct clk_regmap *cam_cc_sc7180_clocks[] = {\n\t[CAM_CC_BPS_AHB_CLK] = &cam_cc_bps_ahb_clk.clkr,\n\t[CAM_CC_BPS_AREG_CLK] = &cam_cc_bps_areg_clk.clkr,\n\t[CAM_CC_BPS_AXI_CLK] = &cam_cc_bps_axi_clk.clkr,\n\t[CAM_CC_BPS_CLK] = &cam_cc_bps_clk.clkr,\n\t[CAM_CC_BPS_CLK_SRC] = &cam_cc_bps_clk_src.clkr,\n\t[CAM_CC_CAMNOC_AXI_CLK] = &cam_cc_camnoc_axi_clk.clkr,\n\t[CAM_CC_CCI_0_CLK] = &cam_cc_cci_0_clk.clkr,\n\t[CAM_CC_CCI_0_CLK_SRC] = &cam_cc_cci_0_clk_src.clkr,\n\t[CAM_CC_CCI_1_CLK] = &cam_cc_cci_1_clk.clkr,\n\t[CAM_CC_CCI_1_CLK_SRC] = &cam_cc_cci_1_clk_src.clkr,\n\t[CAM_CC_CORE_AHB_CLK] = &cam_cc_core_ahb_clk.clkr,\n\t[CAM_CC_CPAS_AHB_CLK] = &cam_cc_cpas_ahb_clk.clkr,\n\t[CAM_CC_CPHY_RX_CLK_SRC] = &cam_cc_cphy_rx_clk_src.clkr,\n\t[CAM_CC_CSI0PHYTIMER_CLK] = &cam_cc_csi0phytimer_clk.clkr,\n\t[CAM_CC_CSI0PHYTIMER_CLK_SRC] = &cam_cc_csi0phytimer_clk_src.clkr,\n\t[CAM_CC_CSI1PHYTIMER_CLK] = &cam_cc_csi1phytimer_clk.clkr,\n\t[CAM_CC_CSI1PHYTIMER_CLK_SRC] = &cam_cc_csi1phytimer_clk_src.clkr,\n\t[CAM_CC_CSI2PHYTIMER_CLK] = &cam_cc_csi2phytimer_clk.clkr,\n\t[CAM_CC_CSI2PHYTIMER_CLK_SRC] = &cam_cc_csi2phytimer_clk_src.clkr,\n\t[CAM_CC_CSI3PHYTIMER_CLK] = &cam_cc_csi3phytimer_clk.clkr,\n\t[CAM_CC_CSI3PHYTIMER_CLK_SRC] = &cam_cc_csi3phytimer_clk_src.clkr,\n\t[CAM_CC_CSIPHY0_CLK] = &cam_cc_csiphy0_clk.clkr,\n\t[CAM_CC_CSIPHY1_CLK] = &cam_cc_csiphy1_clk.clkr,\n\t[CAM_CC_CSIPHY2_CLK] = &cam_cc_csiphy2_clk.clkr,\n\t[CAM_CC_CSIPHY3_CLK] = &cam_cc_csiphy3_clk.clkr,\n\t[CAM_CC_FAST_AHB_CLK_SRC] = &cam_cc_fast_ahb_clk_src.clkr,\n\t[CAM_CC_ICP_CLK] = &cam_cc_icp_clk.clkr,\n\t[CAM_CC_ICP_CLK_SRC] = &cam_cc_icp_clk_src.clkr,\n\t[CAM_CC_IFE_0_AXI_CLK] = &cam_cc_ife_0_axi_clk.clkr,\n\t[CAM_CC_IFE_0_CLK] = &cam_cc_ife_0_clk.clkr,\n\t[CAM_CC_IFE_0_CLK_SRC] = &cam_cc_ife_0_clk_src.clkr,\n\t[CAM_CC_IFE_0_CPHY_RX_CLK] = &cam_cc_ife_0_cphy_rx_clk.clkr,\n\t[CAM_CC_IFE_0_CSID_CLK] = &cam_cc_ife_0_csid_clk.clkr,\n\t[CAM_CC_IFE_0_CSID_CLK_SRC] = &cam_cc_ife_0_csid_clk_src.clkr,\n\t[CAM_CC_IFE_0_DSP_CLK] = &cam_cc_ife_0_dsp_clk.clkr,\n\t[CAM_CC_IFE_1_AXI_CLK] = &cam_cc_ife_1_axi_clk.clkr,\n\t[CAM_CC_IFE_1_CLK] = &cam_cc_ife_1_clk.clkr,\n\t[CAM_CC_IFE_1_CLK_SRC] = &cam_cc_ife_1_clk_src.clkr,\n\t[CAM_CC_IFE_1_CPHY_RX_CLK] = &cam_cc_ife_1_cphy_rx_clk.clkr,\n\t[CAM_CC_IFE_1_CSID_CLK] = &cam_cc_ife_1_csid_clk.clkr,\n\t[CAM_CC_IFE_1_CSID_CLK_SRC] = &cam_cc_ife_1_csid_clk_src.clkr,\n\t[CAM_CC_IFE_1_DSP_CLK] = &cam_cc_ife_1_dsp_clk.clkr,\n\t[CAM_CC_IFE_LITE_CLK] = &cam_cc_ife_lite_clk.clkr,\n\t[CAM_CC_IFE_LITE_CLK_SRC] = &cam_cc_ife_lite_clk_src.clkr,\n\t[CAM_CC_IFE_LITE_CPHY_RX_CLK] = &cam_cc_ife_lite_cphy_rx_clk.clkr,\n\t[CAM_CC_IFE_LITE_CSID_CLK] = &cam_cc_ife_lite_csid_clk.clkr,\n\t[CAM_CC_IFE_LITE_CSID_CLK_SRC] = &cam_cc_ife_lite_csid_clk_src.clkr,\n\t[CAM_CC_IPE_0_AHB_CLK] = &cam_cc_ipe_0_ahb_clk.clkr,\n\t[CAM_CC_IPE_0_AREG_CLK] = &cam_cc_ipe_0_areg_clk.clkr,\n\t[CAM_CC_IPE_0_AXI_CLK] = &cam_cc_ipe_0_axi_clk.clkr,\n\t[CAM_CC_IPE_0_CLK] = &cam_cc_ipe_0_clk.clkr,\n\t[CAM_CC_IPE_0_CLK_SRC] = &cam_cc_ipe_0_clk_src.clkr,\n\t[CAM_CC_JPEG_CLK] = &cam_cc_jpeg_clk.clkr,\n\t[CAM_CC_JPEG_CLK_SRC] = &cam_cc_jpeg_clk_src.clkr,\n\t[CAM_CC_LRME_CLK] = &cam_cc_lrme_clk.clkr,\n\t[CAM_CC_LRME_CLK_SRC] = &cam_cc_lrme_clk_src.clkr,\n\t[CAM_CC_MCLK0_CLK] = &cam_cc_mclk0_clk.clkr,\n\t[CAM_CC_MCLK0_CLK_SRC] = &cam_cc_mclk0_clk_src.clkr,\n\t[CAM_CC_MCLK1_CLK] = &cam_cc_mclk1_clk.clkr,\n\t[CAM_CC_MCLK1_CLK_SRC] = &cam_cc_mclk1_clk_src.clkr,\n\t[CAM_CC_MCLK2_CLK] = &cam_cc_mclk2_clk.clkr,\n\t[CAM_CC_MCLK2_CLK_SRC] = &cam_cc_mclk2_clk_src.clkr,\n\t[CAM_CC_MCLK3_CLK] = &cam_cc_mclk3_clk.clkr,\n\t[CAM_CC_MCLK3_CLK_SRC] = &cam_cc_mclk3_clk_src.clkr,\n\t[CAM_CC_MCLK4_CLK] = &cam_cc_mclk4_clk.clkr,\n\t[CAM_CC_MCLK4_CLK_SRC] = &cam_cc_mclk4_clk_src.clkr,\n\t[CAM_CC_PLL0] = &cam_cc_pll0.clkr,\n\t[CAM_CC_PLL1] = &cam_cc_pll1.clkr,\n\t[CAM_CC_PLL2] = &cam_cc_pll2.clkr,\n\t[CAM_CC_PLL2_OUT_AUX] = &cam_cc_pll2_out_aux.clkr,\n\t[CAM_CC_PLL3] = &cam_cc_pll3.clkr,\n\t[CAM_CC_SLOW_AHB_CLK_SRC] = &cam_cc_slow_ahb_clk_src.clkr,\n\t[CAM_CC_SOC_AHB_CLK] = &cam_cc_soc_ahb_clk.clkr,\n\t[CAM_CC_SYS_TMR_CLK] = &cam_cc_sys_tmr_clk.clkr,\n};\nstatic struct gdsc *cam_cc_sc7180_gdscs[] = {\n\t[BPS_GDSC] = &bps_gdsc,\n\t[IFE_0_GDSC] = &ife_0_gdsc,\n\t[IFE_1_GDSC] = &ife_1_gdsc,\n\t[IPE_0_GDSC] = &ipe_0_gdsc,\n\t[TITAN_TOP_GDSC] = &titan_top_gdsc,\n};\n\nstatic const struct regmap_config cam_cc_sc7180_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0xd028,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc cam_cc_sc7180_desc = {\n\t.config = &cam_cc_sc7180_regmap_config,\n\t.clk_hws = cam_cc_sc7180_hws,\n\t.num_clk_hws = ARRAY_SIZE(cam_cc_sc7180_hws),\n\t.clks = cam_cc_sc7180_clocks,\n\t.num_clks = ARRAY_SIZE(cam_cc_sc7180_clocks),\n\t.gdscs = cam_cc_sc7180_gdscs,\n\t.num_gdscs = ARRAY_SIZE(cam_cc_sc7180_gdscs),\n};\n\nstatic const struct of_device_id cam_cc_sc7180_match_table[] = {\n\t{ .compatible = \"qcom,sc7180-camcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, cam_cc_sc7180_match_table);\n\nstatic int cam_cc_sc7180_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = devm_pm_clk_create(&pdev->dev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = pm_clk_add(&pdev->dev, \"xo\");\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"Failed to acquire XO clock\\n\");\n\t\treturn ret;\n\t}\n\n\tret = pm_clk_add(&pdev->dev, \"iface\");\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"Failed to acquire iface clock\\n\");\n\t\treturn ret;\n\t}\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = qcom_cc_map(pdev, &cam_cc_sc7180_desc);\n\tif (IS_ERR(regmap)) {\n\t\tret = PTR_ERR(regmap);\n\t\tpm_runtime_put(&pdev->dev);\n\t\treturn ret;\n\t}\n\n\tclk_fabia_pll_configure(&cam_cc_pll0, regmap, &cam_cc_pll0_config);\n\tclk_fabia_pll_configure(&cam_cc_pll1, regmap, &cam_cc_pll1_config);\n\tclk_agera_pll_configure(&cam_cc_pll2, regmap, &cam_cc_pll2_config);\n\tclk_fabia_pll_configure(&cam_cc_pll3, regmap, &cam_cc_pll3_config);\n\n\tret = qcom_cc_really_probe(pdev, &cam_cc_sc7180_desc, regmap);\n\tpm_runtime_put(&pdev->dev);\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"Failed to register CAM CC clocks\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops cam_cc_pm_ops = {\n\tSET_RUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n};\n\nstatic struct platform_driver cam_cc_sc7180_driver = {\n\t.probe = cam_cc_sc7180_probe,\n\t.driver = {\n\t\t.name = \"cam_cc-sc7180\",\n\t\t.of_match_table = cam_cc_sc7180_match_table,\n\t\t.pm = &cam_cc_pm_ops,\n\t},\n};\n\nstatic int __init cam_cc_sc7180_init(void)\n{\n\treturn platform_driver_register(&cam_cc_sc7180_driver);\n}\nsubsys_initcall(cam_cc_sc7180_init);\n\nstatic void __exit cam_cc_sc7180_exit(void)\n{\n\tplatform_driver_unregister(&cam_cc_sc7180_driver);\n}\nmodule_exit(cam_cc_sc7180_exit);\n\nMODULE_DESCRIPTION(\"QTI CAM_CC SC7180 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}