Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu May 23 18:06:07 2019
| Host         : zummo running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 2          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT system_i/util_reduced_logic_1/inst/Res_INST_0 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/PRESCALE_OUTPUT_reg {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[0] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[1] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[2] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[3] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[4] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[5] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[6] {FDRE}
    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[7] {FDRE}

Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT system_i/util_reduced_logic_4/inst/Res_INST_0 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/PRESCALE_OUTPUT_reg {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[0] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[1] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[2] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[3] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[4] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[5] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[6] {FDRE}
    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/counter_reg[7] {FDRE}

Related violations: <none>


