INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/ip/WCLK/WCLK_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/ip/WCLK/WCLK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/imports/Ejercicio6/package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/imports/Ejercicio6/module_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_memoria
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sources_1/imports/Ejercicio6/top_module_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_memoria
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.srcs/sim_1/imports/Ejercicio6/tb_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memoria
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/GitHub/lab02-g03/Ejercicios/Proyectos/Ejercicio6/vivado_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
