$date
	Sat Oct 22 23:10:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#158536
b100 !
1"
#158538
b100 &
b100 %
1$
#158539
0"
#158542
b10 &
b10 %
#158546
b1 &
b1 %
1#
#158550
b0 &
0#
b0 %
0$
#1135999
b1100 !
1"
#1136002
b1100 &
b1100 %
1$
#1136003
0"
#1136006
b110 &
b110 %
#1136010
b11 &
b11 %
#1136014
b1010 &
b1010 %
#1136018
b101 &
b101 %
#1136022
b10000 &
b10000 %
#1136026
b1000 &
b1000 %
#1136030
b100 &
b100 %
#1136034
b10 &
b10 %
#1136038
b1 &
1#
b1 %
#1136042
b0 &
b0 %
0#
0$
#2171651
b1 !
1"
#2171654
b1 &
b1 %
1$
#2171655
0"
#2171658
1#
#2171662
b0 &
0#
b0 %
0$
#4500012
