#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr  5 10:17:47 2018
# Process ID: 32188
# Current directory: /home/alex/vivado/ip_repo
# Command line: vivado
# Log file: /home/alex/vivado/ip_repo/vivado.log
# Journal file: /home/alex/vivado/ip_repo/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.xpr
open_bd_design {/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  {/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1 /home/alex/vivado/ip_repo /home/alex/Documents/Vivado/ip_repo/GitHub/ip_cores /home/alex/Documents/Vivado/ip_repo/GitHub/ip_repo/OFDM_Controller_0.2} [current_project]
update_ip_catalog
close_bd_design [get_bd_designs design_1]
file mkdir /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sim_1/new/baseband_tb.v w ]
add_files -fileset sim_1 /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sim_1/new/baseband_tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top baseband_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
open_bd_design {/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
generate_target Simulation [get_files /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
launch_simulation
open_project /home/alex/vivado/ip_repo/fft_controller/fft_controller.xpr
current_project ofdm_baseband
launch_simulation
source baseband_tb.tcl
restart
run all
restart
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
source baseband_tb.tcl
restart
run all
close_sim
open_project /home/alex/vivado/ip_repo/edit_Cyclic_Prefix_v0_1.xpr
current_project ofdm_baseband
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_Cyclic_Prefix_v0_1
current_project ofdm_baseband
open_bd_design {/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/design_1.bd}
open_project /home/alex/vivado/ip_repo/edit_Preamble_v0_1.xpr
open_project /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.xpr
file mkdir /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new
close [ open /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_4.v w ]
add_files /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_4.v
close [ open /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_16.v w ]
add_files /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_16.v
close [ open /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_64.v w ]
add_files /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_64.v
remove_files  /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_16.v
remove_files  /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_64.v
close [ open /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_16.v w ]
add_files /home/alex/vivado/ip_repo/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_16.v
launch_simulation
source qam_mod_tb.tcl
restart
run all
close_sim
current_project ofdm_baseband
upgrade_ip -vlnv user.org:user:Cyclic_Prefix:0.1 [get_ips  design_1_Cyclic_Prefix_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Cyclic_Prefix_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_QAM_Modulator_0_0 design_1_Preamble_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_QAM_Modulator_0_0 design_1_Preamble_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
validate_bd_design -force
current_project edit_QAM_Modulator_v0_1
launch_simulation
launch_simulation
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
restart
run all
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
source qam_mod_tb.tcl
restart
run all
close_sim
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
restart
run all
close_sim
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
close_sim
launch_simulation
source qam_mod_tb.tcl
