//! Automatically rewritten from C to Rust
//! Source: drivers/thunderbolt/quirks.c
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0
//
// Thunderbolt driver - quirks
//
// Copyright (c) 2020 Mario Limonciello <mario.limonciello@dell.com>
//

#[no_mangle]
unsafe extern "C" fn quirk_force_power_link(sw: *mut tb_switch) {
    static void quirk_force_power_link(struct tb_switch *sw)
    {
    sw.quirks |= QUIRK_FORCE_POWER_LINK_CONTROLLER;
    tb_sw_dbg(sw, "forcing power to link controller\n");
    }
#[no_mangle]
unsafe extern "C" fn quirk_dp_credit_allocation(sw: *mut tb_switch) {
    static void quirk_dp_credit_allocation(struct tb_switch *sw)
    {
    if (sw.credit_allocation && sw.min_dp_main_credits == 56) {
    sw.min_dp_main_credits = 18;
    tb_sw_dbg(sw, "quirked DP main: %u\n", sw.min_dp_main_credits);
    }
    }
#[no_mangle]
unsafe extern "C" fn quirk_clx_disable(sw: *mut tb_switch) {
    static void quirk_clx_disable(struct tb_switch *sw)
    {
    if (tb_switch_is_titan_ridge(sw) && sw.nvm && sw.nvm.major >= 0x65)
    return;
    sw.quirks |= QUIRK_NO_CLX;
    tb_sw_dbg(sw, "disabling CL states\n");
    }
#[no_mangle]
unsafe extern "C" fn quirk_usb3_maximum_bandwidth(sw: *mut tb_switch) {
    static void quirk_usb3_maximum_bandwidth(struct tb_switch *sw)
    {
    struct tb_port *port;
    if (tb_switch_is_icm(sw))
    return;
    tb_switch_for_each_port(sw, port) {
    if (!tb_port_is_usb3_down(port))
    continue;
    port.max_bw = 16376;
    tb_port_dbg(port, "USB3 maximum bandwidth limited to %u Mb/s\n",
    port.max_bw);
    }
    }
#[no_mangle]
unsafe extern "C" fn quirk_block_rpm_in_redrive(sw: *mut tb_switch) {
    static void quirk_block_rpm_in_redrive(struct tb_switch *sw)
    {
    sw.quirks |= QUIRK_KEEP_POWER_IN_DP_REDRIVE;
    tb_sw_dbg(sw, "preventing runtime PM in DP redrive mode\n");
    }
#[repr(C)]
#[derive(Copy, Clone)]
pub struct tb_quirk {
    pub hw_vendor_id: u16,
    pub hw_device_id: u16,
    pub vendor: u16,
    pub device: u16,
    pub sw): *mut *mut void (hook)(struct tb_switch,
}

    static const struct tb_quirk tb_quirks[] = {
// Dell WD19TB supports self-authentication on unplug
    { 0x0000, 0x0000, 0x00d4, 0xb070, quirk_force_power_link },
    { 0x0000, 0x0000, 0x00d4, 0xb071, quirk_force_power_link },
// Intel Titan Ridge CLx is unstable on early firmware versions
    { 0x8086, PCI_DEVICE_ID_INTEL_TITAN_RIDGE_DD_BRIDGE, 0x0000, 0x0000,
    quirk_clx_disable },
//
// Intel Goshen Ridge NVM 27 and before report wrong number of
// DP buffers.
//
    { 0x8087, 0x0b26, 0x0000, 0x0000, quirk_dp_credit_allocation },
//
// Limit the maximum USB3 bandwidth for the following Intel USB4
// host routers due to a hardware issue.
//
    { 0x8087, PCI_DEVICE_ID_INTEL_ADL_NHI0, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_ADL_NHI1, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_RPL_NHI0, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_RPL_NHI1, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_MTL_M_NHI0, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_MTL_P_NHI0, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_MTL_P_NHI1, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HOST_80G_NHI, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HOST_40G_NHI, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HUB_80G_BRIDGE, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
    { 0x8087, PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HUB_40G_BRIDGE, 0x0000, 0x0000,
    quirk_usb3_maximum_bandwidth },
//
// Block Runtime PM in DP redrive mode for Intel Barlow Ridge host
// controllers.
//
    { 0x8087, PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HOST_80G_NHI, 0x0000, 0x0000,
    quirk_block_rpm_in_redrive },
    { 0x8087, PCI_DEVICE_ID_INTEL_BARLOW_RIDGE_HOST_40G_NHI, 0x0000, 0x0000,
    quirk_block_rpm_in_redrive },
//
// CLx is not supported on AMD USB4 Yellow Carp and Pink Sardine platforms.
//
    { 0x0438, 0x0208, 0x0000, 0x0000, quirk_clx_disable },
    { 0x0438, 0x0209, 0x0000, 0x0000, quirk_clx_disable },
    { 0x0438, 0x020a, 0x0000, 0x0000, quirk_clx_disable },
    { 0x0438, 0x020b, 0x0000, 0x0000, quirk_clx_disable },
    };
//
// tb_check_quirks() - Check for quirks to apply
// @sw: Thunderbolt switch
//
// Apply any quirks for the Thunderbolt controller.
//
#[no_mangle]
pub unsafe extern "C" fn tb_check_quirks(sw: *mut tb_switch) {
    void tb_check_quirks(struct tb_switch *sw)
    {
    int i;
    for (i = 0; i < ARRAY_SIZE(tb_quirks); i++) {
    const struct tb_quirk *q = &tb_quirks[i];
    if (q.hw_vendor_id && q.hw_vendor_id != sw.config.vendor_id)
    continue;
    if (q.hw_device_id && q.hw_device_id != sw.config.device_id)
    continue;
    if (q.vendor && q.vendor != sw.vendor)
    continue;
    if (q.device && q.device != sw.device)
    continue;
    tb_sw_dbg(sw, "running %ps\n", q.hook);
    q.hook(sw);
    }
    }
