I 000049 55 1345          1746571064668 behavior
(_unit VHDL (shiftleft 0 5 (behavior 0 12 ))
  (_version v33)
  (_time 1746571064668 2025.05.07 01:37:44)
  (_source (\./src/shiftleft.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064666)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 2619          1746571064710 bahavior
(_unit VHDL (mux4 0 5 (bahavior 0 17 ))
  (_version v33)
  (_time 1746571064709 2025.05.07 01:37:44)
  (_source (\./src/mux_4in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in3 ~std_logic_vector{31~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~128 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(3)(2)(4)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((output)(muxOut)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000049 55 1646          1746571064741 behavior
(_unit VHDL (sign_extend 0 5 (behavior 0 13 ))
  (_version v33)
  (_time 1746571064740 2025.05.07 01:37:44)
  (_source (\./src/sign_extend.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_extended ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal upper_bits ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0(15))))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((sign_extended)(upper_bits)(input)))(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 2 -1
  )
)
I 000051 55 2265          1746571064770 behavioral
(_unit VHDL (temp_register_ab 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746571064769 2025.05.07 01:37:44)
  (_source (\./src/temp_register_ab.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064768)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Ain ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal Bin ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Aout ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_port (_internal Bout ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Asignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal Bsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(1)(3)(2)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Aout)(Asignal)))(_target(4))(_sensitivity(6)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Bout)(Bsignal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 3 -1
  )
)
I 000049 55 1272          1746571064801 behavior
(_unit VHDL (shiftleft2 0 4 (behavior 0 11 ))
  (_version v33)
  (_time 1746571064800 2025.05.07 01:37:44)
  (_source (\./src/shiftleft2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064799)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal input ~std_logic_vector{25~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{27~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 3059          1746571064833 behavioral
(_unit VHDL (register_file 0 7 (behavioral 0 19 ))
  (_version v33)
  (_time 1746571064832 2025.05.07 01:37:44)
  (_source (\./src/register_file.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064830)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal writeEN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{4~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datawrite ~std_logic_vector{31~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread1 ~std_logic_vector{31~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread2 ~std_logic_vector{31~downto~0}~128 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal register_array 0 20 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers register_array 0 21 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(8))(_sensitivity(0))(_read(1)(2)(5)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__34(_architecture 2 0 34 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . behavioral 3 -1
  )
)
I 000049 55 1559          1746571064867 behavior
(_unit VHDL (mux_2_5 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746571064866 2025.05.07 01:37:44)
  (_source (\./src/mux_2in_5bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000045 55 3165          1746571064898 test
(_unit VHDL (memory_tb 0 7 (test 0 10 ))
  (_version v33)
  (_time 1746571064897 2025.05.07 01:37:44)
  (_source (\./src/memory_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064895)
    (_use )
  )
  (_component
    (memory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal write ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal read ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{4~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal read_data ~std_logic_vector{31~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation RAM 0 29 (_component memory )
    (_port
      ((clk)(clk))
      ((write)(write))
      ((read)(read))
      ((address)(address))
      ((write_data)(write_data))
      ((read_data)(read_data))
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal write ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal read ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal address ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal write_data ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__40(_architecture 1 0 40 (_process (_wait_for)(_target(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 2 3 2 3 2 3 3 3 2 3 3 2 3 3 3 3 2 2 2 3 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 1866          1746571064928 behavioral
(_unit VHDL (temp_register_dmr 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746571064927 2025.05.07 01:37:44)
  (_source (\./src/temp_register_dmr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064926)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DMRsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(DMRsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000045 55 4213          1746571064959 test
(_unit VHDL (register_file_tb 0 7 (test 0 10 ))
  (_version v33)
  (_time 1746571064958 2025.05.07 01:37:44)
  (_source (\./src/register_file_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064957)
    (_use )
  )
  (_component
    (register_file
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal writeEN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal write ~std_logic_vector{4~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{4~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal read2 ~std_logic_vector{4~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal datawrite ~std_logic_vector{31~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal dataread1 ~std_logic_vector{31~downto~0}~1310 0 29 (_entity (_out ))))
        (_port (_internal dataread2 ~std_logic_vector{31~downto~0}~1312 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation reg 0 34 (_component register_file )
    (_port
      ((clk)(clk))
      ((writeEN)(writeEN))
      ((write)(write))
      ((read1)(read1))
      ((read2)(read2))
      ((datawrite)(datawrite))
      ((dataread1)(dataread1))
      ((dataread2)(dataread2))
    )
    (_use (_entity . register_file)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal writeEN ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal write ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal read1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni (_string \"ZZZZZ"\)))))
    (_signal (_internal read2 ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni (_string \"ZZZZZ"\)))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal datawrite ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal dataread1 ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal dataread2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 3 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 2118          1746571064990 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746571064989 2025.05.07 01:37:44)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(4)(1)(2)(3)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
V 000049 55 1570          1746571065021 bahavior
(_unit VHDL (mux_2_32 0 5 (bahavior 0 15 ))
  (_version v33)
  (_time 1746571065019 2025.05.07 01:37:45)
  (_source (\./src/mux_2in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065019)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bahavior 1 -1
  )
)
I 000049 55 3025          1746571065056 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746571065055 2025.05.07 01:37:45)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)(2)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
I 000051 55 1872          1746571065088 behavioral
(_unit VHDL (temp_register_aluout 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746571065087 2025.05.07 01:37:45)
  (_source (\./src/temp_register_aluout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065085)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALUsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(ALUsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2393          1746571065118 Behavioral
(_unit VHDL (alu_control_unit 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1746571065117 2025.05.07 01:37:45)
  (_source (\./src/alu_control_unit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065116)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct_field ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (3 2 2 3 3 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 2386          1746571065150 bahavior
(_unit VHDL (mux3 0 5 (bahavior 0 16 ))
  (_version v33)
  (_time 1746571065149 2025.05.07 01:37:45)
  (_source (\./src/mux_3in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065148)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(3)(2)(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((output)(muxOut)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000051 55 6540          1746571065182 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746571065180 2025.05.07 01:37:45)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065180)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000049 55 3545          1746571065214 behavior
(_unit VHDL (controlunit_tb 0 5 (behavior 0 8 ))
  (_version v33)
  (_time 1746571065213 2025.05.07 01:37:45)
  (_source (\./src/controlunit_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065212)
    (_use )
  )
  (_instantiation uut 0 32 (_entity . controlunit)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
      ((Op)(Op))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Op ~std_logic_vector{5~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
    (_process
      (clk_process(_architecture 0 0 52 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 62 (_process (_wait_for)(_target(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
  )
  (_model . behavior 2 -1
  )
)
I 000045 55 2855          1746571065246 test
(_unit VHDL (pc_tb 0 6 (test 0 9 ))
  (_version v33)
  (_time 1746571065245 2025.05.07 01:37:45)
  (_source (\./src/pc_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065244)
    (_use )
  )
  (_component
    (PC
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal DATAin ~std_logic_vector{31~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal DATAout ~std_logic_vector{31~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation pc_port 0 30 (_component PC )
    (_port
      ((clk)(clk))
      ((load)(load))
      ((reset)(reset))
      ((PCcount)(PCcount))
      ((DATAin)(DATAin))
      ((DATAout)(DATAout))
    )
    (_use (_entity . pc)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_signal (_internal PCcount ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DATAin ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal DATAout ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__41(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 2463          1746571065278 behavioral
(_unit VHDL (memory 0 7 (behavioral 0 17 ))
  (_version v33)
  (_time 1746571065277 2025.05.07 01:37:45)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065276)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memory_array 0 18 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal ram memory_array 0 19 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0))(_read(4)(1)(3)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . behavioral 2 -1
  )
)
I 000045 55 3202          1746571065329 test
(_unit VHDL (memory_tb 0 7 (test 0 10 ))
  (_version v33)
  (_time 1746571065328 2025.05.07 01:37:45)
  (_source (\./src/memory_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064895)
    (_use )
  )
  (_component
    (memory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal write ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal read ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{4~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal read_data ~std_logic_vector{31~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation RAM 0 29 (_component memory )
    (_port
      ((clk)(clk))
      ((write)(write))
      ((read)(read))
      ((address)(address))
      ((write_data)(write_data))
      ((read_data)(read_data))
    )
    (_use (_entity . memory)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal write ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal read ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal address ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal write_data ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__40(_architecture 1 0 40 (_process (_wait_for)(_target(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 2 3 2 3 2 3 3 3 2 3 3 2 3 3 3 3 2 2 2 3 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 2393          1746571977345 Behavioral
(_unit VHDL (alu_control_unit 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1746571977344 2025.05.07 01:52:57)
  (_source (\./src/alu_control_unit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571977342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct_field ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (3 2 2 3 3 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 6546          1746572355444 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746572355443 2025.05.07 01:59:15)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572355438)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~26}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_port (_internal Op ~std_logic_vector{31~downto~26}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000051 55 6540          1746572362867 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746572362867 2025.05.07 01:59:22)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000051 55 6540          1746573153538 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746573153537 2025.05.07 02:12:33)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(1)(0))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000049 55 3025          1746573540173 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746573540172 2025.05.07 02:19:00)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)(2)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
I 000049 55 3025          1746573823446 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746573823445 2025.05.07 02:23:43)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
I 000049 55 1570          1746574038269 behavior
(_unit VHDL (mux_2_32 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746574038268 2025.05.07 02:27:18)
  (_source (\./src/mux_2in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065019)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 2074          1746574318537 Behavioral
(_unit VHDL (instructionregister 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746574318536 2025.05.07 02:31:58)
  (_source (\./src/InstructionRegister.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746574318533)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal mem_data_in ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IR_out ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal IR ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(3)(2)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((IR_out)(IR)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 11293         1746635054420 Structural
(_unit VHDL (mips_multicycle 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746635054419 2025.05.07 19:24:14)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635004205)
    (_use )
  )
  (_instantiation PC_inst 0 36 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 47 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 56 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 67 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(IR_en))
      ((datain)(Mem_data))
      ((dataout)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 79 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 92 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 101 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 108 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 115 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 122 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 131 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 142 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 152 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 160 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 169 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 178 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation Ctrl_unit_inst 0 190 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(33))(_sensitivity(19)(20)(29)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(34))(_sensitivity(25)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(35)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(36)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(37)))))
      (line__76(_architecture 5 0 76 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(38))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 6 -1
  )
)
I 000051 55 11907         1746635336240 Structural
(_unit VHDL (mips_multicycle 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746635336239 2025.05.07 19:28:56)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635004205)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(IR_en))
      ((datain)(Mem_data))
      ((dataout)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 82 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 95 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 104 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 111 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 118 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 125 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 134 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 145 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 155 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 163 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 172 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 181 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation PC_source_mux 0 190 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 200 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(34))(_sensitivity(20)(21)(30)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(35))(_sensitivity(26)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(36)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(37)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(38)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(17))(_sensitivity(2(d_31_28))(18)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(39))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 11907         1746635436219 Structural
(_unit VHDL (mips_multicycle 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746635436218 2025.05.07 19:30:36)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635004205)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(IR_en))
      ((datain)(Mem_data))
      ((dataout)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 82 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 95 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 104 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 111 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 118 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 125 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 134 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 145 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 155 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 163 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 172 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 181 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation PC_source_mux 0 190 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 200 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(34))(_sensitivity(20)(21)(30)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(35))(_sensitivity(26)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(36)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(37)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(38)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(17))(_sensitivity(2(d_31_28))(18)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(39))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
V 000051 55 11907         1746635441344 Structural
(_unit VHDL (mips_multicycle 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746635441343 2025.05.07 19:30:41)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635004205)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(IR_en))
      ((datain)(Mem_data))
      ((dataout)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 82 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 95 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 104 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 111 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 118 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 125 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 134 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 145 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 155 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 163 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 172 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 181 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation PC_source_mux 0 190 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 200 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(34))(_sensitivity(20)(21)(30)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(35))(_sensitivity(26)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(36)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(37)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(38)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(17))(_sensitivity(2(d_31_28))(18)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(39))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 11900         1746638713153 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746638713152 2025.05.07 20:25:13)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(IR_en))
      ((datain)(Mem_data))
      ((dataout)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 82 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 95 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 104 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 111 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 118 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 125 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 134 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 145 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 155 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 163 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 172 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 181 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation PC_source_mux 0 190 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 200 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(34))(_sensitivity(20)(21)(30)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(35))(_sensitivity(26)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(36)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(37)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(38)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(17))(_sensitivity(2(d_31_28))(18)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(39))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 11900         1746638719295 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746638719295 2025.05.07 20:25:19)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(IR_en))
      ((datain)(Mem_data))
      ((dataout)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 82 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 95 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 104 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 111 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 118 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 125 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 134 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 145 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 155 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 163 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 172 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 181 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation PC_source_mux 0 190 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 200 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(34))(_sensitivity(20)(21)(30)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(35))(_sensitivity(26)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(36)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(37)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(38)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(17))(_sensitivity(2(d_31_28))(18)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(39))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 5384          1746644669993 behavioral
(_unit VHDL (memory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1746644669994 2025.05.07 22:04:29)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746644669988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 127))))))
    (_signal (_internal mem mem_type 0 18 (_architecture (_uni ((0((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(124((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal read_data_reg ~std_logic_vector{31~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(6)(3)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))(2)(1)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((read_data)(read_data_reg)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 11900         1746644704231 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746644704230 2025.05.07 22:05:04)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(IR_en))
      ((datain)(Mem_data))
      ((dataout)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 82 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 95 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 104 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 111 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 118 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 125 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 134 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 145 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 155 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 163 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 172 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 181 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation PC_source_mux 0 190 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 200 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(34))(_sensitivity(20)(21)(30)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(35))(_sensitivity(26)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(36)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(37)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(38)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(17))(_sensitivity(2(d_31_28))(18)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(39))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 11932         1746647113388 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746647113388 2025.05.07 22:45:13)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(34))(_sensitivity(20)(21)(30)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(35))(_sensitivity(26)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(36)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(37)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(38)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(17))(_sensitivity(2(d_31_28))(18)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(39))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 2059          1746647116454 Behavioral
(_unit VHDL (instructionregister 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1746647116454 2025.05.07 22:45:16)
  (_source (\./src/InstructionRegister.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647116427)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal mem_data_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IR_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal IR ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(3)(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((IR_out)(IR)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 11932         1746647123144 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746647123143 2025.05.07 22:45:23)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(ALU_out))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(ALU_out))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(34))(_sensitivity(20)(21)(30)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(35))(_sensitivity(26)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(36)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(37)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(38)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(17))(_sensitivity(2(d_31_28))(18)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(39))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
V 000049 55 1260          1746647182620 behavior
(_unit VHDL (assembly_tb 0 4 (behavior 0 7 ))
  (_version v33)
  (_time 1746647182620 2025.05.07 22:46:22)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 14 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 20 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . behavior 2 -1
  )
)
I 000051 55 12039         1746647892604 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746647892604 2025.05.07 22:58:12)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(Jump_addr)(PC_out(d_31_28))))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 12039         1746647972350 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746647972349 2025.05.07 22:59:32)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)((2(i 3))(_others(i 2))))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture ((2(i 3))(_others(i 2))))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000049 55 1260          1746648075740 behavior
(_unit VHDL (tb_assembly 0 4 (behavior 0 7 ))
  (_version v33)
  (_time 1746648075739 2025.05.07 23:01:15)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746648075738)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . behavior 2 -1
  )
)
I 000051 55 12037         1746648079917 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746648079917 2025.05.07 23:01:19)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 12037         1746650966028 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746650966028 2025.05.07 23:49:26)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 12037         1746653941115 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746653941114 2025.05.08 00:39:01)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000056 55 1191          1746654054265 TB_ARCHITECTURE
(_unit VHDL (assembly_tb2 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1746654054264 2025.05.08 00:40:54)
  (_source (\./src/TestBench/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1746654054263)
    (_use )
  )
  (_component
    (assembly
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 48 (_component assembly )
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
    (_use (_entity . assembly)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000041 55 389 0 testbench_for_assembly
(_configuration VHDL (testbench_for_assembly 0 58 (assembly_tb2))
  (_version v33)
  (_time 1746654054265 2025.05.08 00:40:54)
  (_source (\./src/TestBench/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . assembly structural
      )
    )
  )
)
I 000051 55 6540          1746654060395 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746654060395 2025.05.08 00:41:00)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(1)(0))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000049 55 2386          1746654060748 bahavior
(_unit VHDL (mux3 0 5 (bahavior 0 16 ))
  (_version v33)
  (_time 1746654060747 2025.05.08 00:41:00)
  (_source (\./src/mux_3in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065148)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(3)(2)(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((output)(muxOut)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000049 55 1570          1746654061111 behavior
(_unit VHDL (mux_2_32 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746654061110 2025.05.08 00:41:01)
  (_source (\./src/mux_2in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065019)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 1866          1746654061484 behavioral
(_unit VHDL (temp_register_dmr 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746654061483 2025.05.08 00:41:01)
  (_source (\./src/temp_register_dmr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064926)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DMRsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(2)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(DMRsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 1872          1746654061854 behavioral
(_unit VHDL (temp_register_aluout 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746654061853 2025.05.08 00:41:01)
  (_source (\./src/temp_register_aluout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065085)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALUsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(ALUsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2393          1746654062225 Behavioral
(_unit VHDL (alu_control_unit 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1746654062224 2025.05.08 00:41:02)
  (_source (\./src/alu_control_unit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571977342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct_field ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (3 2 2 3 3 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 3025          1746654062608 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746654062607 2025.05.08 00:41:02)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
I 000049 55 2619          1746654062952 bahavior
(_unit VHDL (mux4 0 5 (bahavior 0 17 ))
  (_version v33)
  (_time 1746654062951 2025.05.08 00:41:02)
  (_source (\./src/mux_4in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in3 ~std_logic_vector{31~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~128 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(6))(_sensitivity(4)(3)(2)(0)(1)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((output)(muxOut)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000049 55 1272          1746654063310 behavior
(_unit VHDL (shiftleft2 0 4 (behavior 0 11 ))
  (_version v33)
  (_time 1746654063308 2025.05.08 00:41:03)
  (_source (\./src/shiftleft2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064799)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal input ~std_logic_vector{25~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{27~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1345          1746654063668 behavior
(_unit VHDL (shiftleft 0 5 (behavior 0 12 ))
  (_version v33)
  (_time 1746654063667 2025.05.08 00:41:03)
  (_source (\./src/shiftleft.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064666)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1646          1746654064026 behavior
(_unit VHDL (sign_extend 0 5 (behavior 0 13 ))
  (_version v33)
  (_time 1746654064025 2025.05.08 00:41:04)
  (_source (\./src/sign_extend.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_extended ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal upper_bits ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0(15))))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((sign_extended)(upper_bits)(input)))(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 2 -1
  )
)
I 000049 55 1559          1746654064390 behavior
(_unit VHDL (mux_2_5 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746654064389 2025.05.08 00:41:04)
  (_source (\./src/mux_2in_5bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 3059          1746654064751 behavioral
(_unit VHDL (register_file 0 7 (behavioral 0 19 ))
  (_version v33)
  (_time 1746654064750 2025.05.08 00:41:04)
  (_source (\./src/register_file.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064830)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal writeEN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{4~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datawrite ~std_logic_vector{31~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread1 ~std_logic_vector{31~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread2 ~std_logic_vector{31~downto~0}~128 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal register_array 0 20 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers register_array 0 21 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(8))(_sensitivity(0))(_read(2)(1)(5)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__34(_architecture 2 0 34 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . behavioral 3 -1
  )
)
I 000051 55 2059          1746654065111 Behavioral
(_unit VHDL (instructionregister 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1746654065110 2025.05.08 00:41:05)
  (_source (\./src/InstructionRegister.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647116427)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal mem_data_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IR_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal IR ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(2)(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((IR_out)(IR)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 5384          1746654065491 behavioral
(_unit VHDL (memory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1746654065491 2025.05.08 00:41:05)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746644669988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 127))))))
    (_signal (_internal mem mem_type 0 18 (_architecture (_uni ((0((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(124((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal read_data_reg ~std_logic_vector{31~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(6)(3)(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((read_data)(read_data_reg)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2118          1746654065852 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746654065851 2025.05.08 00:41:05)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(3)(4)(2)(1)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 12037         1746654066216 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746654066215 2025.05.08 00:41:06)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000056 55 1191          1746654066573 TB_ARCHITECTURE
(_unit VHDL (assembly_tb2 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1746654066572 2025.05.08 00:41:06)
  (_source (\./src/TestBench/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1746654054263)
    (_use )
  )
  (_component
    (assembly
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 48 (_component assembly )
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
    (_use (_entity . assembly)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000041 55 389 0 testbench_for_assembly
(_configuration VHDL (testbench_for_assembly 0 58 (assembly_tb2))
  (_version v33)
  (_time 1746654066573 2025.05.08 00:41:06)
  (_source (\./src/TestBench/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . assembly structural
      )
    )
  )
)
I 000051 55 6540          1746654431074 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746654431074 2025.05.08 00:47:11)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(1)(0))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000049 55 2386          1746654431395 bahavior
(_unit VHDL (mux3 0 5 (bahavior 0 16 ))
  (_version v33)
  (_time 1746654431394 2025.05.08 00:47:11)
  (_source (\./src/mux_3in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065148)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)(3)(2)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((output)(muxOut)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000049 55 1570          1746654431719 behavior
(_unit VHDL (mux_2_32 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746654431719 2025.05.08 00:47:11)
  (_source (\./src/mux_2in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065019)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 1866          1746654432037 behavioral
(_unit VHDL (temp_register_dmr 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746654432036 2025.05.08 00:47:12)
  (_source (\./src/temp_register_dmr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064926)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DMRsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(DMRsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 1872          1746654432358 behavioral
(_unit VHDL (temp_register_aluout 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746654432357 2025.05.08 00:47:12)
  (_source (\./src/temp_register_aluout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065085)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALUsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(ALUsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2393          1746654432669 Behavioral
(_unit VHDL (alu_control_unit 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1746654432669 2025.05.08 00:47:12)
  (_source (\./src/alu_control_unit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571977342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct_field ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (3 2 2 3 3 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 3025          1746654433004 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746654433003 2025.05.08 00:47:13)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)(2)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
I 000049 55 2619          1746654433322 bahavior
(_unit VHDL (mux4 0 5 (bahavior 0 17 ))
  (_version v33)
  (_time 1746654433321 2025.05.08 00:47:13)
  (_source (\./src/mux_4in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in3 ~std_logic_vector{31~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~128 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(4)(2)(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((output)(muxOut)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000049 55 1272          1746654433634 behavior
(_unit VHDL (shiftleft2 0 4 (behavior 0 11 ))
  (_version v33)
  (_time 1746654433634 2025.05.08 00:47:13)
  (_source (\./src/shiftleft2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064799)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal input ~std_logic_vector{25~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{27~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1345          1746654433947 behavior
(_unit VHDL (shiftleft 0 5 (behavior 0 12 ))
  (_version v33)
  (_time 1746654433946 2025.05.08 00:47:13)
  (_source (\./src/shiftleft.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064666)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1646          1746654434260 behavior
(_unit VHDL (sign_extend 0 5 (behavior 0 13 ))
  (_version v33)
  (_time 1746654434259 2025.05.08 00:47:14)
  (_source (\./src/sign_extend.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_extended ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal upper_bits ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0(15))))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((sign_extended)(upper_bits)(input)))(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 2 -1
  )
)
I 000049 55 1559          1746654434580 behavior
(_unit VHDL (mux_2_5 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746654434579 2025.05.08 00:47:14)
  (_source (\./src/mux_2in_5bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 3059          1746654434911 behavioral
(_unit VHDL (register_file 0 7 (behavioral 0 19 ))
  (_version v33)
  (_time 1746654434910 2025.05.08 00:47:14)
  (_source (\./src/register_file.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064830)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal writeEN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{4~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datawrite ~std_logic_vector{31~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread1 ~std_logic_vector{31~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread2 ~std_logic_vector{31~downto~0}~128 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal register_array 0 20 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers register_array 0 21 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(8))(_sensitivity(0))(_read(1)(2)(5)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__34(_architecture 2 0 34 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . behavioral 3 -1
  )
)
I 000051 55 2059          1746654435225 Behavioral
(_unit VHDL (instructionregister 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1746654435225 2025.05.08 00:47:15)
  (_source (\./src/InstructionRegister.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647116427)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal mem_data_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IR_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal IR ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(3)(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((IR_out)(IR)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 5384          1746654435552 behavioral
(_unit VHDL (memory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1746654435551 2025.05.08 00:47:15)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746644669988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 127))))))
    (_signal (_internal mem mem_type 0 18 (_architecture (_uni ((0((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(124((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal read_data_reg ~std_logic_vector{31~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(6)(2)(3)(1)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((read_data)(read_data_reg)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2118          1746654435868 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746654435868 2025.05.08 00:47:15)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(3)(4)(2)(1)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 12037         1746654436189 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746654436188 2025.05.08 00:47:16)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000056 55 1191          1746654436529 TB_ARCHITECTURE
(_unit VHDL (assembly_tb2 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1746654436528 2025.05.08 00:47:16)
  (_source (\./src/TestBench/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1746654054263)
    (_use )
  )
  (_component
    (assembly
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 48 (_component assembly )
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
    (_use (_entity . assembly)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000041 55 389 0 testbench_for_assembly
(_configuration VHDL (testbench_for_assembly 0 58 (assembly_tb2))
  (_version v33)
  (_time 1746654436529 2025.05.08 00:47:16)
  (_source (\./src/TestBench/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . assembly structural
      )
    )
  )
)
I 000051 55 12037         1746655205237 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746655205236 2025.05.08 01:00:05)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 12037         1746655287946 Behavioral
(_unit VHDL (assembly 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1746655287945 2025.05.08 01:01:27)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 7 -1
  )
)
I 000049 55 1345          1746655334849 behavior
(_unit VHDL (shiftleft 0 5 (behavior 0 12 ))
  (_version v33)
  (_time 1746655334848 2025.05.08 01:02:14)
  (_source (\./src/shiftleft.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064666)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 2619          1746655334880 bahavior
(_unit VHDL (mux4 0 5 (bahavior 0 17 ))
  (_version v33)
  (_time 1746655334880 2025.05.08 01:02:14)
  (_source (\./src/mux_4in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in3 ~std_logic_vector{31~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~128 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(6))(_sensitivity(4)(3)(0)(1)(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((output)(muxOut)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000049 55 1646          1746655334910 behavior
(_unit VHDL (sign_extend 0 5 (behavior 0 13 ))
  (_version v33)
  (_time 1746655334909 2025.05.08 01:02:14)
  (_source (\./src/sign_extend.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_extended ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal upper_bits ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0(15))))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((sign_extended)(upper_bits)(input)))(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 2 -1
  )
)
I 000051 55 2265          1746655334941 behavioral
(_unit VHDL (temp_register_ab 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746655334940 2025.05.08 01:02:14)
  (_source (\./src/temp_register_ab.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064768)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Ain ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal Bin ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Aout ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_port (_internal Bout ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Asignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal Bsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(2)(3)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Aout)(Asignal)))(_target(4))(_sensitivity(6)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Bout)(Bsignal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 3 -1
  )
)
I 000049 55 1272          1746655334972 behavior
(_unit VHDL (shiftleft2 0 4 (behavior 0 11 ))
  (_version v33)
  (_time 1746655334970 2025.05.08 01:02:14)
  (_source (\./src/shiftleft2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064799)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal input ~std_logic_vector{25~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{27~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 3059          1746655335004 behavioral
(_unit VHDL (register_file 0 7 (behavioral 0 19 ))
  (_version v33)
  (_time 1746655335003 2025.05.08 01:02:15)
  (_source (\./src/register_file.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064830)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal writeEN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{4~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datawrite ~std_logic_vector{31~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread1 ~std_logic_vector{31~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread2 ~std_logic_vector{31~downto~0}~128 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal register_array 0 20 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers register_array 0 21 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(8))(_sensitivity(0))(_read(5)(2)(1)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__34(_architecture 2 0 34 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . behavioral 3 -1
  )
)
I 000049 55 1559          1746655335036 behavior
(_unit VHDL (mux_2_5 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746655335034 2025.05.08 01:02:15)
  (_source (\./src/mux_2in_5bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000045 55 3202          1746655335067 test
(_unit VHDL (memory_tb 0 7 (test 0 10 ))
  (_version v33)
  (_time 1746655335066 2025.05.08 01:02:15)
  (_source (\./src/memory_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064895)
    (_use )
  )
  (_component
    (memory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal write ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal read ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{4~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal read_data ~std_logic_vector{31~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation RAM 0 29 (_component memory )
    (_port
      ((clk)(clk))
      ((write)(write))
      ((read)(read))
      ((address)(address))
      ((write_data)(write_data))
      ((read_data)(read_data))
    )
    (_use (_entity . memory)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal write ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal read ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal address ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal write_data ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__40(_architecture 1 0 40 (_process (_wait_for)(_target(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 2 3 2 3 2 3 3 3 2 3 3 2 3 3 3 3 2 2 2 3 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 1866          1746655335097 behavioral
(_unit VHDL (temp_register_dmr 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746655335096 2025.05.08 01:02:15)
  (_source (\./src/temp_register_dmr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064926)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DMRsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(DMRsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
V 000045 55 4213          1746655335128 test
(_unit VHDL (register_file_tb 0 7 (test 0 10 ))
  (_version v33)
  (_time 1746655335126 2025.05.08 01:02:15)
  (_source (\./src/register_file_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064957)
    (_use )
  )
  (_component
    (register_file
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal writeEN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal write ~std_logic_vector{4~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{4~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal read2 ~std_logic_vector{4~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal datawrite ~std_logic_vector{31~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal dataread1 ~std_logic_vector{31~downto~0}~1310 0 29 (_entity (_out ))))
        (_port (_internal dataread2 ~std_logic_vector{31~downto~0}~1312 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation reg 0 34 (_component register_file )
    (_port
      ((clk)(clk))
      ((writeEN)(writeEN))
      ((write)(write))
      ((read1)(read1))
      ((read2)(read2))
      ((datawrite)(datawrite))
      ((dataread1)(dataread1))
      ((dataread2)(dataread2))
    )
    (_use (_entity . register_file)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal writeEN ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal write ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal read1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni (_string \"ZZZZZ"\)))))
    (_signal (_internal read2 ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni (_string \"ZZZZZ"\)))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal datawrite ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal dataread1 ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal dataread2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 3 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 2118          1746655335157 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746655335157 2025.05.08 01:02:15)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(3)(2)(4)(1)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000049 55 1570          1746655335189 behavior
(_unit VHDL (mux_2_32 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746655335187 2025.05.08 01:02:15)
  (_source (\./src/mux_2in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065019)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 1872          1746655335219 behavioral
(_unit VHDL (temp_register_aluout 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746655335217 2025.05.08 01:02:15)
  (_source (\./src/temp_register_aluout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065085)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALUsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(2)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(ALUsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000049 55 2386          1746655335248 bahavior
(_unit VHDL (mux3 0 5 (bahavior 0 16 ))
  (_version v33)
  (_time 1746655335247 2025.05.08 01:02:15)
  (_source (\./src/mux_3in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065148)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)(3)(2)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((output)(muxOut)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000045 55 2855          1746655335277 test
(_unit VHDL (pc_tb 0 6 (test 0 9 ))
  (_version v33)
  (_time 1746655335276 2025.05.08 01:02:15)
  (_source (\./src/pc_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065244)
    (_use )
  )
  (_component
    (PC
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal DATAin ~std_logic_vector{31~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal DATAout ~std_logic_vector{31~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation pc_port 0 30 (_component PC )
    (_port
      ((clk)(clk))
      ((load)(load))
      ((reset)(reset))
      ((PCcount)(PCcount))
      ((DATAin)(DATAin))
      ((DATAout)(DATAout))
    )
    (_use (_entity . pc)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_signal (_internal PCcount ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DATAin ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal DATAout ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__41(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 5384          1746655335307 behavioral
(_unit VHDL (memory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1746655335307 2025.05.08 01:02:15)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746644669988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 127))))))
    (_signal (_internal mem mem_type 0 18 (_architecture (_uni ((0((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(124((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal read_data_reg ~std_logic_vector{31~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(6)(3)(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((read_data)(read_data_reg)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2059          1746655335340 Behavioral
(_unit VHDL (instructionregister 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1746655335338 2025.05.08 01:02:15)
  (_source (\./src/InstructionRegister.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647116427)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal mem_data_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IR_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal IR ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(2)(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((IR_out)(IR)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 3025          1746655335375 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746655335374 2025.05.08 01:02:15)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
I 000051 55 2393          1746655335406 Behavioral
(_unit VHDL (alu_control_unit 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1746655335404 2025.05.08 01:02:15)
  (_source (\./src/alu_control_unit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571977342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct_field ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (3 2 2 3 3 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 6540          1746655335436 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746655335436 2025.05.08 01:02:15)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000051 55 12037         1746655335469 Behavioral
(_unit VHDL (assembly 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1746655335469 2025.05.08 01:02:15)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 7 -1
  )
)
I 000049 55 1260          1746655335500 behavior
(_unit VHDL (tb_assembly 0 4 (behavior 0 7 ))
  (_version v33)
  (_time 1746655335498 2025.05.08 01:02:15)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746648075738)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . behavior 2 -1
  )
)
V 000049 55 3545          1746655335530 behavior
(_unit VHDL (controlunit_tb 0 5 (behavior 0 8 ))
  (_version v33)
  (_time 1746655335529 2025.05.08 01:02:15)
  (_source (\./src/controlunit_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065212)
    (_use )
  )
  (_instantiation uut 0 32 (_entity . controlunit)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
      ((Op)(Op))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Op ~std_logic_vector{5~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
    (_process
      (clk_process(_architecture 0 0 52 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 62 (_process (_wait_for)(_target(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
  )
  (_model . behavior 2 -1
  )
)
V 000056 55 1191          1746655335560 TB_ARCHITECTURE
(_unit VHDL (assembly_tb2 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1746655335559 2025.05.08 01:02:15)
  (_source (\./src/TestBench/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1746654054263)
    (_use )
  )
  (_component
    (assembly
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 48 (_component assembly )
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
    (_use (_entity . assembly)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000041 55 389 0 testbench_for_assembly
(_configuration VHDL (testbench_for_assembly 0 58 (assembly_tb2))
  (_version v33)
  (_time 1746655335560 2025.05.08 01:02:15)
  (_source (\./src/TestBench/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . assembly structural
      )
    )
  )
)
I 000051 55 12037         1746655498434 Behavioral
(_unit VHDL (assembly 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1746655498433 2025.05.08 01:04:58)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 7 -1
  )
)
I 000056 55 1192          1746655567293 TB_ARCHITECTURE
(_unit VHDL (assembly_tb3 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1746655567292 2025.05.08 01:06:07)
  (_source (\./src/TestBench/assembly_TB3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1746655567291)
    (_use )
  )
  (_component
    (assembly
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 48 (_component assembly )
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
    (_use (_entity . assembly)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000041 55 390 0 testbench_for_assembly
(_configuration VHDL (testbench_for_assembly 0 58 (assembly_tb3))
  (_version v33)
  (_time 1746655567293 2025.05.08 01:06:07)
  (_source (\./src/TestBench/assembly_TB3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . assembly behavioral
      )
    )
  )
)
I 000051 55 6540          1746655570804 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746655570803 2025.05.08 01:06:10)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000049 55 2386          1746655571161 bahavior
(_unit VHDL (mux3 0 5 (bahavior 0 16 ))
  (_version v33)
  (_time 1746655571160 2025.05.08 01:06:11)
  (_source (\./src/mux_3in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065148)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(2)(3)(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((output)(muxOut)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000049 55 1570          1746655571517 behavior
(_unit VHDL (mux_2_32 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746655571516 2025.05.08 01:06:11)
  (_source (\./src/mux_2in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065019)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 1866          1746655571886 behavioral
(_unit VHDL (temp_register_dmr 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746655571885 2025.05.08 01:06:11)
  (_source (\./src/temp_register_dmr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064926)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DMRsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(2)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(DMRsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 1872          1746655572234 behavioral
(_unit VHDL (temp_register_aluout 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746655572232 2025.05.08 01:06:12)
  (_source (\./src/temp_register_aluout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065085)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALUsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(ALUsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2393          1746655572579 Behavioral
(_unit VHDL (alu_control_unit 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1746655572578 2025.05.08 01:06:12)
  (_source (\./src/alu_control_unit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571977342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct_field ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (3 2 2 3 3 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 3025          1746655572932 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746655572931 2025.05.08 01:06:12)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(2)(1)(0)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
I 000049 55 2619          1746655573287 bahavior
(_unit VHDL (mux4 0 5 (bahavior 0 17 ))
  (_version v33)
  (_time 1746655573286 2025.05.08 01:06:13)
  (_source (\./src/mux_4in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in3 ~std_logic_vector{31~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~128 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(6))(_sensitivity(4)(2)(3)(0)(1)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((output)(muxOut)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
I 000049 55 1272          1746655573643 behavior
(_unit VHDL (shiftleft2 0 4 (behavior 0 11 ))
  (_version v33)
  (_time 1746655573642 2025.05.08 01:06:13)
  (_source (\./src/shiftleft2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064799)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal input ~std_logic_vector{25~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{27~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1345          1746655574000 behavior
(_unit VHDL (shiftleft 0 5 (behavior 0 12 ))
  (_version v33)
  (_time 1746655573999 2025.05.08 01:06:13)
  (_source (\./src/shiftleft.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064666)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1646          1746655574352 behavior
(_unit VHDL (sign_extend 0 5 (behavior 0 13 ))
  (_version v33)
  (_time 1746655574351 2025.05.08 01:06:14)
  (_source (\./src/sign_extend.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_extended ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal upper_bits ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0(15))))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((sign_extended)(upper_bits)(input)))(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 2 -1
  )
)
I 000049 55 1559          1746655574705 behavior
(_unit VHDL (mux_2_5 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746655574704 2025.05.08 01:06:14)
  (_source (\./src/mux_2in_5bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 3059          1746655575051 behavioral
(_unit VHDL (register_file 0 7 (behavioral 0 19 ))
  (_version v33)
  (_time 1746655575051 2025.05.08 01:06:15)
  (_source (\./src/register_file.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064830)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal writeEN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{4~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datawrite ~std_logic_vector{31~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread1 ~std_logic_vector{31~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread2 ~std_logic_vector{31~downto~0}~128 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal register_array 0 20 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers register_array 0 21 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(8))(_sensitivity(0))(_read(2)(1)(5)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__34(_architecture 2 0 34 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . behavioral 3 -1
  )
)
I 000051 55 2059          1746655575407 Behavioral
(_unit VHDL (instructionregister 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1746655575406 2025.05.08 01:06:15)
  (_source (\./src/InstructionRegister.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647116427)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal mem_data_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IR_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal IR ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(2)(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((IR_out)(IR)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 5384          1746655575756 behavioral
(_unit VHDL (memory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1746655575755 2025.05.08 01:06:15)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746644669988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 127))))))
    (_signal (_internal mem mem_type 0 18 (_architecture (_uni ((0((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(124((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal read_data_reg ~std_logic_vector{31~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(6)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))(3)(2)(1)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((read_data)(read_data_reg)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2118          1746655576114 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746655576114 2025.05.08 01:06:16)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(2)(1)(3)(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
V 000051 55 12037         1746655576476 Behavioral
(_unit VHDL (assembly 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1746655576475 2025.05.08 01:06:16)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 7 -1
  )
)
I 000056 55 1192          1746655576834 TB_ARCHITECTURE
(_unit VHDL (assembly_tb3 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1746655576833 2025.05.08 01:06:16)
  (_source (\./src/TestBench/assembly_TB3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1746655567291)
    (_use )
  )
  (_component
    (assembly
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 48 (_component assembly )
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
    (_use (_entity . assembly)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000041 55 390 0 testbench_for_assembly
(_configuration VHDL (testbench_for_assembly 0 58 (assembly_tb3))
  (_version v33)
  (_time 1746655576834 2025.05.08 01:06:16)
  (_source (\./src/TestBench/assembly_TB3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . assembly behavioral
      )
    )
  )
)
V 000049 55 1260          1746655721015 behavior
(_unit VHDL (tb_assembly 0 4 (behavior 0 7 ))
  (_version v33)
  (_time 1746655721014 2025.05.08 01:08:41)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746648075738)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . behavior 2 -1
  )
)
I 000051 55 12037         1746710940399 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746710940399 2025.05.08 16:29:00)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 6540          1746733372754 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746733372754 2025.05.08 22:42:52)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
V 000049 55 2386          1746733373088 bahavior
(_unit VHDL (mux3 0 5 (bahavior 0 16 ))
  (_version v33)
  (_time 1746733373088 2025.05.08 22:42:53)
  (_source (\./src/mux_3in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065148)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)(3)(2)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((output)(muxOut)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
V 000049 55 1570          1746733373455 behavior
(_unit VHDL (mux_2_32 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746733373454 2025.05.08 22:42:53)
  (_source (\./src/mux_2in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065019)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 1866          1746733373814 behavioral
(_unit VHDL (temp_register_dmr 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746733373813 2025.05.08 22:42:53)
  (_source (\./src/temp_register_dmr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064926)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DMRsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(2)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(DMRsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 1872          1746733374186 behavioral
(_unit VHDL (temp_register_aluout 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746733374185 2025.05.08 22:42:54)
  (_source (\./src/temp_register_aluout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065085)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALUsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(2)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(ALUsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2393          1746733374554 Behavioral
(_unit VHDL (alu_control_unit 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1746733374553 2025.05.08 22:42:54)
  (_source (\./src/alu_control_unit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571977342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct_field ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (3 2 2 3 3 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 3025          1746733374923 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746733374922 2025.05.08 22:42:54)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
V 000049 55 2619          1746733375275 bahavior
(_unit VHDL (mux4 0 5 (bahavior 0 17 ))
  (_version v33)
  (_time 1746733375275 2025.05.08 22:42:55)
  (_source (\./src/mux_4in_32bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064708)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in2 ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal in3 ~std_logic_vector{31~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal output ~std_logic_vector{31~downto~0}~128 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal muxOut ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(3)(4)(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((output)(muxOut)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . bahavior 2 -1
  )
)
V 000049 55 1272          1746733375636 behavior
(_unit VHDL (shiftleft2 0 4 (behavior 0 11 ))
  (_version v33)
  (_time 1746733375635 2025.05.08 22:42:55)
  (_source (\./src/shiftleft2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064799)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal input ~std_logic_vector{25~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{27~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 1345          1746733376009 behavior
(_unit VHDL (shiftleft 0 5 (behavior 0 12 ))
  (_version v33)
  (_time 1746733376008 2025.05.08 22:42:56)
  (_source (\./src/shiftleft.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064666)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal input ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal shifted ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 1646          1746733376369 behavior
(_unit VHDL (sign_extend 0 5 (behavior 0 13 ))
  (_version v33)
  (_time 1746733376368 2025.05.08 22:42:56)
  (_source (\./src/sign_extend.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal input ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal sign_extended ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal upper_bits ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0(15))))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((sign_extended)(upper_bits)(input)))(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 2 -1
  )
)
V 000049 55 1559          1746733376738 behavior
(_unit VHDL (mux_2_5 0 5 (behavior 0 15 ))
  (_version v33)
  (_time 1746733376738 2025.05.08 22:42:56)
  (_source (\./src/mux_2in_5bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in0 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in1 ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000051 55 3059          1746733377098 behavioral
(_unit VHDL (register_file 0 7 (behavioral 0 19 ))
  (_version v33)
  (_time 1746733377098 2025.05.08 22:42:57)
  (_source (\./src/register_file.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064830)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal writeEN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal write ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{4~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datawrite ~std_logic_vector{31~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread1 ~std_logic_vector{31~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataread2 ~std_logic_vector{31~downto~0}~128 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal register_array 0 20 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers register_array 0 21 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(8))(_sensitivity(0))(_read(2)(1)(5)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__34(_architecture 2 0 34 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . behavioral 3 -1
  )
)
V 000051 55 2059          1746733377460 Behavioral
(_unit VHDL (instructionregister 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1746733377459 2025.05.08 22:42:57)
  (_source (\./src/InstructionRegister.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647116427)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal mem_data_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal IR_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal IR ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(2)(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((IR_out)(IR)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 5384          1746733377822 behavioral
(_unit VHDL (memory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1746733377822 2025.05.08 22:42:57)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746644669988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 127))))))
    (_signal (_internal mem mem_type 0 18 (_architecture (_uni ((0((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(124((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal read_data_reg ~std_logic_vector{31~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(6)(2)(3)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))(1)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((read_data)(read_data_reg)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2118          1746733378189 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746733378189 2025.05.08 22:42:58)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(1)(4)(2)(3)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 12037         1746733380992 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746733380992 2025.05.08 22:43:00)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
V 000056 55 1192          1746733381361 TB_ARCHITECTURE
(_unit VHDL (assembly_tb3 0 27 (tb_architecture 0 30 ))
  (_version v33)
  (_time 1746733381360 2025.05.08 22:43:01)
  (_source (\./src/TestBench/assembly_TB3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_entity
    (_time 1746655567291)
    (_use )
  )
  (_component
    (assembly
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation UUT 0 48 (_component assembly )
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
    (_use (_entity . assembly)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000041 55 390 0 testbench_for_assembly
(_configuration VHDL (testbench_for_assembly 0 58 (assembly_tb3))
  (_version v33)
  (_time 1746733381361 2025.05.08 22:43:01)
  (_source (\./src/TestBench/assembly_TB3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_architecture TB_ARCHITECTURE
    (_instantiation UUT
      (_entity . assembly behavioral
      )
    )
  )
)
I 000051 55 1264          1746734237167 behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746734237166 2025.05.08 22:57:17)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 12037         1746734250449 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746734250448 2025.05.08 22:57:30)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 1264          1746734252820 behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746734252819 2025.05.08 22:57:32)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 1264          1746734348800 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746734348799 2025.05.08 22:59:08)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 12037         1746735759926 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746735759925 2025.05.08 23:22:39)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 2026          1746738175611 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746738175610 2025.05.09 00:02:55)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(3)(4)(1)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 12037         1746738180317 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746738180316 2025.05.09 00:03:00)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 1264          1746738184512 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746738184511 2025.05.09 00:03:04)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 2118          1746738217494 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746738217493 2025.05.09 00:03:37)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(2)(3)(1)(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 12037         1746738220995 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746738220994 2025.05.09 00:03:40)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 12037         1746738223434 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746738223433 2025.05.09 00:03:43)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 12037         1746738224920 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746738224919 2025.05.09 00:03:44)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 1264          1746738227391 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746738227390 2025.05.09 00:03:47)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 5384          1746738281696 behavioral
(_unit VHDL (memory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1746738281696 2025.05.09 00:04:41)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746644669988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 127))))))
    (_signal (_internal mem mem_type 0 18 (_architecture (_uni ((0((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(124((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal read_data_reg ~std_logic_vector{31~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(6)(2)(3)(1)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((read_data)(read_data_reg)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 6540          1746738298983 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746738298983 2025.05.09 00:04:58)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(1)(0))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
I 000045 55 3202          1746738307698 test
(_unit VHDL (memory_tb 0 7 (test 0 10 ))
  (_version v33)
  (_time 1746738307697 2025.05.09 00:05:07)
  (_source (\./src/memory_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064895)
    (_use )
  )
  (_component
    (memory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal write ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal read ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{4~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal read_data ~std_logic_vector{31~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation RAM 0 29 (_component memory )
    (_port
      ((clk)(clk))
      ((write)(write))
      ((read)(read))
      ((address)(address))
      ((write_data)(write_data))
      ((read_data)(read_data))
    )
    (_use (_entity . memory)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal write ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal read ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal address ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal write_data ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__40(_architecture 1 0 40 (_process (_wait_for)(_target(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 2 3 2 3 2 3 3 3 2 3 3 2 3 3 3 3 2 2 2 3 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . test 2 -1
  )
)
V 000045 55 3202          1746738311310 test
(_unit VHDL (memory_tb 0 7 (test 0 10 ))
  (_version v33)
  (_time 1746738311310 2025.05.09 00:05:11)
  (_source (\./src/memory_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064895)
    (_use )
  )
  (_component
    (memory
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal write ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal read ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{4~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal write_data ~std_logic_vector{31~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal read_data ~std_logic_vector{31~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation RAM 0 29 (_component memory )
    (_port
      ((clk)(clk))
      ((write)(write))
      ((read)(read))
      ((address)(address))
      ((write_data)(write_data))
      ((read_data)(read_data))
    )
    (_use (_entity . memory)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal write ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal read ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal address ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal write_data ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__40(_architecture 1 0 40 (_process (_wait_for)(_target(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 2 3 2 3 2 3 3 3 2 3 3 2 3 3 3 3 2 2 2 3 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 2112          1746738640141 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746738640141 2025.05.09 00:10:40)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(1)(4)(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 6540          1746738645270 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746738645270 2025.05.09 00:10:45)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(1)(0))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
V 000051 55 5384          1746738647060 behavioral
(_unit VHDL (memory 0 5 (behavioral 0 16 ))
  (_version v33)
  (_time 1746738647059 2025.05.09 00:10:47)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746644669988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal write ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal read ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal address ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal write_data ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal read_data ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem_type 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 127))))))
    (_signal (_internal mem mem_type 0 18 (_architecture (_uni ((0((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(8((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(13((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(29((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(124((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal read_data_reg ~std_logic_vector{31~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~24}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~std_logic_vector{31{23~downto~16}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(6)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24))(1)(2)(3)))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_alias((read_data)(read_data_reg)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_static
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 12037         1746738648874 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746738648873 2025.05.09 00:10:48)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 1264          1746738650758 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746738650757 2025.05.09 00:10:50)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 1264          1746738672620 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746738672619 2025.05.09 00:11:12)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 2118          1746738821745 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746738821744 2025.05.09 00:13:41)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(1)(3)(2)(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
V 000051 55 6540          1746739602991 Behavioral
(_unit VHDL (controlunit 0 5 (behavioral 0 26 ))
  (_version v33)
  (_time 1746739602990 2025.05.09 00:26:42)
  (_source (\./src/controlunit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746572362864)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Op ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IorD ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal PCSource ~std_logic_vector{1~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~122 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUSrcB ~std_logic_vector{1~downto~0}~124 0 19 (_entity (_out ))))
    (_port (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_type (_internal state 0 27 (_enum instructionfetch instructiondecode memoryaddresscomp execution execution_i branchcompletion jumpcompletion memoryaccessload memoryaccessstore rtypecompletion rtypecompletion_i memoryreadcompletionstep (_to (i 0)(i 11)))))
    (_signal (_internal current_state state 0 42 (_architecture (_uni ))))
    (_signal (_internal next_state state 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ctrl_state ~std_logic_vector{15~downto~0}~13 0 43 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(17)))))
      (line__56(_architecture 1 0 56 (_process (_simple)(_target(17))(_sensitivity(16)(2)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_target(18))(_sensitivity(16)))))
      (line__107(_architecture 3 0 107 (_assignment (_simple)(_alias((PCWrite)(ctrl_state(15))))(_target(4))(_sensitivity(18(15))))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((PCWriteCond)(ctrl_state(14))))(_target(3))(_sensitivity(18(14))))))
      (line__109(_architecture 5 0 109 (_assignment (_simple)(_alias((IorD)(ctrl_state(13))))(_target(5))(_sensitivity(18(13))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_alias((MemRead)(ctrl_state(12))))(_target(6))(_sensitivity(18(12))))))
      (line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((MemWrite)(ctrl_state(11))))(_target(7))(_sensitivity(18(11))))))
      (line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((MemToReg)(ctrl_state(10))))(_target(8))(_sensitivity(18(10))))))
      (line__113(_architecture 9 0 113 (_assignment (_simple)(_alias((IRWrite)(ctrl_state(9))))(_target(9))(_sensitivity(18(9))))))
      (line__114(_architecture 10 0 114 (_assignment (_simple)(_alias((PCSource)(ctrl_state(d_8_7))))(_target(10))(_sensitivity(18(d_8_7))))))
      (line__115(_architecture 11 0 115 (_assignment (_simple)(_alias((ALUOp)(ctrl_state(d_6_5))))(_target(11))(_sensitivity(18(d_6_5))))))
      (line__116(_architecture 12 0 116 (_assignment (_simple)(_alias((ALUSrcB)(ctrl_state(d_4_3))))(_target(12))(_sensitivity(18(d_4_3))))))
      (line__117(_architecture 13 0 117 (_assignment (_simple)(_alias((ALUSrcA)(ctrl_state(2))))(_target(13))(_sensitivity(18(2))))))
      (line__118(_architecture 14 0 118 (_assignment (_simple)(_alias((RegWrite)(ctrl_state(1))))(_target(14))(_sensitivity(18(1))))))
      (line__119(_architecture 15 0 119 (_assignment (_simple)(_alias((RegDst)(ctrl_state(0))))(_target(15))(_sensitivity(18(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (3 2 2 2 3 3 )
    (3 2 2 3 2 2 3 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 16 -1
  )
)
V 000045 55 2855          1746739617050 test
(_unit VHDL (pc_tb 0 6 (test 0 9 ))
  (_version v33)
  (_time 1746739617049 2025.05.09 00:26:57)
  (_source (\./src/pc_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065244)
    (_use )
  )
  (_component
    (PC
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal DATAin ~std_logic_vector{31~downto~0}~132 0 24 (_entity (_in ))))
        (_port (_internal DATAout ~std_logic_vector{31~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation pc_port 0 30 (_component PC )
    (_port
      ((clk)(clk))
      ((load)(load))
      ((reset)(reset))
      ((PCcount)(PCcount))
      ((DATAin)(DATAin))
      ((DATAout)(DATAout))
    )
    (_use (_entity . pc)
    )
  )
  (_object
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_signal (_internal PCcount ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DATAin ~std_logic_vector{31~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal DATAout ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
      (line__41(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
  )
  (_model . test 2 -1
  )
)
I 000051 55 12037         1746739635763 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746739635762 2025.05.09 00:27:15)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 1264          1746739638962 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746739638961 2025.05.09 00:27:18)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 2092          1746739977432 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746739977432 2025.05.09 00:32:57)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 12 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 9 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 9 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 9 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 9 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 9 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 9 (_architecture (_uni ))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 10 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 18 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 24 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 1264          1746740074401 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746740074401 2025.05.09 00:34:34)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 12037         1746903710950 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746903710949 2025.05.10 22:01:50)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 1264          1746903713506 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746903713505 2025.05.10 22:01:53)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 12037         1746903715873 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746903715873 2025.05.10 22:01:55)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 12037         1746903880560 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746903880559 2025.05.10 22:04:40)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
V 000051 55 1866          1746903914433 behavioral
(_unit VHDL (temp_register_dmr 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746903914432 2025.05.10 22:05:14)
  (_source (\./src/temp_register_dmr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064926)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DMRsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(DMRsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
V 000051 55 1872          1746903916048 behavioral
(_unit VHDL (temp_register_aluout 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746903916048 2025.05.10 22:05:16)
  (_source (\./src/temp_register_aluout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065085)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal datain ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataout ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal ALUsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((dataout)(ALUsignal)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 12037         1746903920425 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746903920424 2025.05.10 22:05:20)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 1264          1746903921583 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746903921582 2025.05.10 22:05:21)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 2265          1746904027654 behavioral
(_unit VHDL (temp_register_ab 0 8 (behavioral 0 15 ))
  (_version v33)
  (_time 1746904027653 2025.05.10 22:07:07)
  (_source (\./src/temp_register_ab.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064768)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Ain ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal Bin ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Aout ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_port (_internal Bout ~std_logic_vector{31~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Asignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal Bsignal ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(2)(3)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Aout)(Asignal)))(_target(4))(_sensitivity(6)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Bout)(Bsignal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 3 -1
  )
)
V 000051 55 12037         1746904029917 Structural
(_unit VHDL (assembly 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1746904029917 2025.05.10 22:07:09)
  (_source (\./src/Assembly.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746635126568)
    (_use )
  )
  (_instantiation PC_inst 0 39 (_entity . pc)
    (_port
      ((clk)(clk))
      ((load)(PC_load))
      ((reset)(reset))
      ((PCcount)((i 3)))
      ((DATAin)(PC_in))
      ((DATAout)(PC_out))
    )
  )
  (_instantiation Mem_addr_mux 0 50 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(ALU_out))
      ((sel)(IorD))
      ((output)(Mem_addr))
    )
  )
  (_instantiation Mem_inst 0 59 (_entity . memory)
    (_port
      ((clk)(clk))
      ((write)(MemWrite))
      ((read)(MemRead))
      ((address)(Mem_addr(d_4_0)))
      ((write_data)(Reg_B))
      ((read_data)(Mem_data))
    )
  )
  (_instantiation IR_inst 0 70 (_entity . instructionregister)
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((IRWrite)(IR_en))
      ((mem_data_in)(Mem_data))
      ((IR_out)(IR_out))
    )
  )
  (_instantiation Reg_file_inst 0 83 (_entity . register_file)
    (_port
      ((clk)(clk))
      ((writeEN)(RegWrite))
      ((write)(Write_reg_addr))
      ((read1)(Instruction(d_25_21)))
      ((read2)(Instruction(d_20_16)))
      ((datawrite)(Write_data))
      ((dataread1)(Reg_A))
      ((dataread2)(Reg_B))
    )
  )
  (_instantiation Reg_dst_mux 0 96 (_entity . mux_2_5)
    (_port
      ((in0)(Instruction(d_20_16)))
      ((in1)(Instruction(d_15_11)))
      ((sel)(RegDst))
      ((output)(Write_reg_addr))
    )
  )
  (_instantiation Sign_ext_inst 0 105 (_entity . sign_extend)
    (_port
      ((input)(Instruction(d_15_0)))
      ((sign_extended)(Sign_ext_out))
    )
  )
  (_instantiation Shift_left_inst 0 112 (_entity . shiftleft)
    (_port
      ((input)(Sign_ext_out))
      ((shifted)(Shift_left_out))
    )
  )
  (_instantiation Shift_left2_inst 0 119 (_entity . shiftleft2)
    (_port
      ((input)(Instruction(d_25_0)))
      ((shifted)(Jump_addr))
    )
  )
  (_instantiation ALU_A_mux 0 126 (_entity . mux_2_32)
    (_port
      ((in0)(PC_out))
      ((in1)(Reg_A))
      ((sel)(ALUSrcA))
      ((output)(ALU_A))
    )
  )
  (_instantiation ALU_B_mux 0 135 (_entity . mux4)
    (_port
      ((in0)(Reg_B))
      ((in1)(_string \x"00000004"\))
      ((in2)(Sign_ext_out))
      ((in3)(Shift_left_out))
      ((sel)(ALUSrcB))
      ((output)(ALU_B))
    )
  )
  (_instantiation ALU_inst 0 146 (_entity . alu)
    (_port
      ((operand1)(ALU_A))
      ((operand2)(ALU_B))
      ((ALUcontrol)(ALU_control))
      ((result)(ALU_result))
      ((zero)(Zero))
    )
  )
  (_instantiation ALU_ctrl_inst 0 156 (_entity . alu_control_unit)
    (_port
      ((opcode)(Instruction(d_31_26)))
      ((funct_field)(Instruction(d_5_0)))
      ((ALUcontrol)(ALU_control))
    )
  )
  (_instantiation ALU_out_inst 0 164 (_entity . temp_register_aluout)
    (_port
      ((clk)(clk))
      ((en)(ALUout_en))
      ((datain)(ALU_result))
      ((dataout)(ALU_out))
    )
  )
  (_instantiation DMR_inst 0 173 (_entity . temp_register_dmr)
    (_port
      ((clk)(clk))
      ((en)(DMR_en))
      ((datain)(Mem_data))
      ((dataout)(Mem_data_reg))
    )
  )
  (_instantiation Write_back_mux 0 182 (_entity . mux_2_32)
    (_port
      ((in0)(ALU_out))
      ((in1)(Mem_data_reg))
      ((sel)(MemToReg))
      ((output)(Write_data))
    )
  )
  (_instantiation PC_source_mux 0 191 (_entity . mux3)
    (_port
      ((in0)(ALU_result))
      ((in1)(ALU_out))
      ((in2)(Jump_addr_full))
      ((sel)(PCSource))
      ((output)(PC_in))
    )
  )
  (_instantiation Ctrl_unit_inst 0 201 (_entity . controlunit)
    (_port
      ((CLK)(clk))
      ((Reset)(reset))
      ((Op)(Instruction(d_31_26)))
      ((PCWriteCond)(PCWriteCond))
      ((PCWrite)(PCWrite))
      ((IorD)(IorD))
      ((MemRead)(MemRead))
      ((MemWrite)(MemWrite))
      ((MemToReg)(MemToReg))
      ((IRWrite)(IRWrite))
      ((PCSource)(PCSource))
      ((ALUOp)(ALUOp))
      ((ALUSrcB)(ALUSrcB))
      ((ALUSrcA)(ALUSrcA))
      ((RegWrite)(RegWrite))
      ((RegDst)(RegDst))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal PC_in ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_addr ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal IR_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Reg_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_A ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_B ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_result ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ALU_out ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Mem_data_reg ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal Write_data ~std_logic_vector{31~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Write_reg_addr ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Sign_ext_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Shift_left_out ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal Jump_addr_full ~std_logic_vector{31~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Jump_addr ~std_logic_vector{27~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ALU_control ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal PCWriteCond ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal PCWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IorD ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemRead ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal MemToReg ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal IRWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal ALUSrcA ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal RegDst ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal Zero ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal PCSource ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUOp ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal ALUSrcB ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PC_load ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal IR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal A_B_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal ALUout_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal DMR_en ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal Instruction ~std_logic_vector{31~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal FOUR ~std_logic_vector{31~downto~0}~132 0 25 (_architecture (_string \x"00000004"\))))
    (_type (_internal ~std_logic_vector{31{31~downto~28}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{31{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~134 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(35))(_sensitivity(21)(22)(31)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((IR_en)(IRWrite)))(_target(36))(_sensitivity(27)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((A_B_en)(_string \"1"\)))(_target(37)))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((ALUout_en)(_string \"1"\)))(_target(38)))))
      (line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((DMR_en)(_string \"1"\)))(_target(39)))))
      (line__36(_architecture 5 0 36 (_assignment (_simple)(_alias((Jump_addr_full)(PC_out(d_31_28))(Jump_addr)))(_target(18))(_sensitivity(2(d_31_28))(19)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_alias((Instruction)(IR_out)))(_target(40))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Structural 7 -1
  )
)
I 000051 55 1264          1746904031464 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746904031464 2025.05.10 22:07:11)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000049 55 3025          1746904032758 behavior
(_unit VHDL (alu 0 5 (behavior 0 16 ))
  (_version v33)
  (_time 1746904032758 2025.05.10 22:07:12)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571065049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{31~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{31{10~downto~6}~135 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(5))(_sensitivity(2)(1)(0)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((result)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
V 000051 55 2393          1746904033602 Behavioral
(_unit VHDL (alu_control_unit 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1746904033601 2025.05.10 22:07:13)
  (_source (\./src/alu_control_unit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571977342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct_field ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUcontrol ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal alu_op ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 3 3 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (3 2 2 3 3 3 )
    (3 2 2 3 3 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 2118          1746904035368 behavioral
(_unit VHDL (pc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1746904035368 2025.05.10 22:07:15)
  (_source (\./src/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746571064988)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal PCcount ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAin ~std_logic_vector{31~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DATAout ~std_logic_vector{31~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal pcsignal ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(2)(3)(1)(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((DATAout)(pcsignal)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavioral 2 -1
  )
)
V 000051 55 1264          1746904038291 Behavioral
(_unit VHDL (assembly_tb 0 4 (behavioral 0 7 ))
  (_version v33)
  (_time 1746904038290 2025.05.10 22:07:18)
  (_source (\./src/assembly_TB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1746647182595)
    (_use )
  )
  (_instantiation uut 0 11 (_entity . assembly)
    (_port
      ((CLK)(CLK))
      ((Reset)(Reset))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_architecture (_uni ((i 2))))))
    (_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 9 (_architecture ((ns 4621819117588971520)))))
    (_process
      (CLK_process(_architecture 0 0 17 (_process (_wait_for)(_target(0)))))
      (stim_proc(_architecture 1 0 23 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
  )
  (_model . Behavioral 2 -1
  )
)
