3,5c3,5
< simSeconds                                   0.000983                       # Number of seconds simulated (Second)
< simTicks                                    982525500                       # Number of ticks simulated (Tick)
< finalTick                                   982525500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
---
> simSeconds                                   0.000982                       # Number of seconds simulated (Second)
> simTicks                                    982205500                       # Number of ticks simulated (Tick)
> finalTick                                   982205500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
7,9c7,9
< hostSeconds                                      4.44                       # Real time elapsed on the host (Second)
< hostTickRate                                221522297                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
< hostMemory                                    8819692                       # Number of bytes of host memory used (Byte)
---
> hostSeconds                                      4.48                       # Real time elapsed on the host (Second)
> hostTickRate                                219163457                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
> hostMemory                                    8819704                       # Number of bytes of host memory used (Byte)
12,13c12,13
< hostInstRate                                   225424                       # Simulator instruction rate (inst/s) ((Count/Second))
< hostOpRate                                     226988                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
---
> hostInstRate                                   223113                       # Simulator instruction rate (inst/s) ((Count/Second))
> hostOpRate                                     224648                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
15c15
< system.cpu.numCycles                          1965052                       # Number of cpu cycles simulated (Cycle)
---
> system.cpu.numCycles                          1964412                       # Number of cpu cycles simulated (Cycle)
18c18
< system.cpu.instsAdded                         1209400                       # Number of instructions added to the IQ (excludes non-spec) (Count)
---
> system.cpu.instsAdded                         1209368                       # Number of instructions added to the IQ (excludes non-spec) (Count)
20,23c20,23
< system.cpu.instsIssued                        1206670                       # Number of instructions issued (Count)
< system.cpu.squashedInstsIssued                    186                       # Number of squashed instructions issued (Count)
< system.cpu.squashedInstsExamined               202496                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
< system.cpu.squashedOperandsExamined            237137                       # Number of squashed operands that are examined and possibly removed from graph (Count)
---
> system.cpu.instsIssued                        1206686                       # Number of instructions issued (Count)
> system.cpu.squashedInstsIssued                    188                       # Number of squashed instructions issued (Count)
> system.cpu.squashedInstsExamined               202464                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
> system.cpu.squashedOperandsExamined            237077                       # Number of squashed operands that are examined and possibly removed from graph (Count)
25,27c25,27
< system.cpu.numIssuedDist::samples             1931474                       # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::mean               0.624740                       # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::stdev              1.392694                       # Number of insts issued each cycle (Count)
---
> system.cpu.numIssuedDist::samples             1930277                       # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::mean               0.625136                       # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::stdev              1.393187                       # Number of insts issued each cycle (Count)
29,37c29,37
< system.cpu.numIssuedDist::0                   1518028     78.59%     78.59% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::1                    119838      6.20%     84.80% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::2                     34533      1.79%     86.59% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::3                     98093      5.08%     91.67% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::4                    109542      5.67%     97.34% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::5                     27918      1.45%     98.78% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::6                     20000      1.04%     99.82% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::7                      2447      0.13%     99.94% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::8                      1075      0.06%    100.00% # Number of insts issued each cycle (Count)
---
> system.cpu.numIssuedDist::0                   1516864     78.58%     78.58% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::1                    119785      6.21%     84.79% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::2                     34621      1.79%     86.58% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::3                     98039      5.08%     91.66% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::4                    109498      5.67%     97.33% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::5                     27890      1.44%     98.78% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::6                     20047      1.04%     99.82% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::7                      2446      0.13%     99.94% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::8                      1087      0.06%    100.00% # Number of insts issued each cycle (Count)
41c41
< system.cpu.numIssuedDist::total               1931474                       # Number of insts issued each cycle (Count)
---
> system.cpu.numIssuedDist::total               1930277                       # Number of insts issued each cycle (Count)
43,90c43,90
< system.cpu.statFuBusy::IntAlu                     789      3.43%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::IntMult                      0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::IntDiv                       0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::FloatMult                    0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdAdd                      0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.43% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdAlu                      2      0.01%      3.44% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdCmp                      3      0.01%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdCvt                      0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdMisc                     0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdMult                     0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdShift                    0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdAes                      0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.45% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::MemRead                  21667     94.17%     97.62% # attempts to use FU when none available (Count)
< system.cpu.statFuBusy::MemWrite                   548      2.38%    100.00% # attempts to use FU when none available (Count)
---
> system.cpu.statFuBusy::IntAlu                     802      3.48%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::IntMult                      0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::IntDiv                       0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::FloatMult                    0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdAdd                      0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.48% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdAlu                      2      0.01%      3.49% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdCmp                      3      0.01%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdCvt                      0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdMisc                     0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdMult                     0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdShift                    0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdAes                      0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.51% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::MemRead                  21672     94.13%     97.63% # attempts to use FU when none available (Count)
> system.cpu.statFuBusy::MemWrite                   545      2.37%    100.00% # attempts to use FU when none available (Count)
96c96
< system.cpu.statIssuedInstType_0::IntAlu        773963     64.14%     64.14% # Number of instructions issued per FU type, per thread (Count)
---
> system.cpu.statIssuedInstType_0::IntAlu        773952     64.14%     64.14% # Number of instructions issued per FU type, per thread (Count)
107,108c107,108
< system.cpu.statIssuedInstType_0::SimdAdd           27      0.00%     64.20% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.20% # Number of instructions issued per FU type, per thread (Count)
---
> system.cpu.statIssuedInstType_0::SimdAdd           27      0.00%     64.19% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.19% # Number of instructions issued per FU type, per thread (Count)
142,143c142,143
< system.cpu.statIssuedInstType_0::MemRead       164421     13.63%     77.83% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::MemWrite       267532     22.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
---
> system.cpu.statIssuedInstType_0::MemRead       164450     13.63%     77.83% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::MemWrite       267530     22.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
148,154c148,154
< system.cpu.statIssuedInstType_0::total        1206670                       # Number of instructions issued per FU type, per thread (Count)
< system.cpu.issueRate                         0.614065                       # Inst issue rate ((Count/Cycle))
< system.cpu.fuBusy                               23009                       # FU busy when requested (Count)
< system.cpu.fuBusyRate                        0.019068                       # FU busy rate (busy events/executed inst) ((Count/Count))
< system.cpu.intInstQueueReads                  4366729                       # Number of integer instruction queue reads (Count)
< system.cpu.intInstQueueWrites                 1410782                       # Number of integer instruction queue writes (Count)
< system.cpu.intInstQueueWakeupAccesses         1157953                       # Number of integer instruction queue wakeup accesses (Count)
---
> system.cpu.statIssuedInstType_0::total        1206686                       # Number of instructions issued per FU type, per thread (Count)
> system.cpu.issueRate                         0.614273                       # Inst issue rate ((Count/Cycle))
> system.cpu.fuBusy                               23024                       # FU busy when requested (Count)
> system.cpu.fuBusyRate                        0.019080                       # FU busy rate (busy events/executed inst) ((Count/Count))
> system.cpu.intInstQueueReads                  4365581                       # Number of integer instruction queue reads (Count)
> system.cpu.intInstQueueWrites                 1410718                       # Number of integer instruction queue writes (Count)
> system.cpu.intInstQueueWakeupAccesses         1157942                       # Number of integer instruction queue wakeup accesses (Count)
161c161
< system.cpu.intAluAccesses                     1229058                       # Number of integer alu accesses (Count)
---
> system.cpu.intAluAccesses                     1229089                       # Number of integer alu accesses (Count)
164,166c164,166
< system.cpu.numInsts                           1205816                       # Number of executed instructions (Count)
< system.cpu.numLoadInsts                        164283                       # Number of load instructions executed (Count)
< system.cpu.numSquashedInsts                       853                       # Number of squashed instructions skipped in execute (Count)
---
> system.cpu.numInsts                           1205834                       # Number of executed instructions (Count)
> system.cpu.numLoadInsts                        164311                       # Number of load instructions executed (Count)
> system.cpu.numSquashedInsts                       851                       # Number of squashed instructions skipped in execute (Count)
169,174c169,174
< system.cpu.numRefs                             431569                       # Number of memory reference insts executed (Count)
< system.cpu.numBranches                         183351                       # Number of branches executed (Count)
< system.cpu.numStoreInsts                       267286                       # Number of stores executed (Count)
< system.cpu.numRate                           0.613631                       # Inst execution rate ((Count/Cycle))
< system.cpu.timesIdled                             339                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
< system.cpu.idleCycles                           33578                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
---
> system.cpu.numRefs                             431595                       # Number of memory reference insts executed (Count)
> system.cpu.numBranches                         183350                       # Number of branches executed (Count)
> system.cpu.numStoreInsts                       267284                       # Number of stores executed (Count)
> system.cpu.numRate                           0.613840                       # Inst execution rate ((Count/Cycle))
> system.cpu.timesIdled                             338                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
> system.cpu.idleCycles                           34135                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
177,182c177,182
< system.cpu.cpi                               1.965050                       # CPI: Cycles Per Instruction ((Cycle/Count))
< system.cpu.totalCpi                          1.965050                       # CPI: Total CPI of All Threads ((Cycle/Count))
< system.cpu.ipc                               0.508893                       # IPC: Instructions Per Cycle ((Count/Cycle))
< system.cpu.totalIpc                          0.508893                       # IPC: Total IPC of All Threads ((Count/Cycle))
< system.cpu.intRegfileReads                    1590174                       # Number of integer regfile reads (Count)
< system.cpu.intRegfileWrites                    696032                       # Number of integer regfile writes (Count)
---
> system.cpu.cpi                               1.964410                       # CPI: Cycles Per Instruction ((Cycle/Count))
> system.cpu.totalCpi                          1.964410                       # CPI: Total CPI of All Threads ((Cycle/Count))
> system.cpu.ipc                               0.509059                       # IPC: Instructions Per Cycle ((Count/Cycle))
> system.cpu.totalIpc                          0.509059                       # IPC: Total IPC of All Threads ((Count/Cycle))
> system.cpu.intRegfileReads                    1590217                       # Number of integer regfile reads (Count)
> system.cpu.intRegfileWrites                    696025                       # Number of integer regfile writes (Count)
185,186c185,186
< system.cpu.ccRegfileWrites                     759735                       # number of cc regfile writes (Count)
< system.cpu.miscRegfileReads                   1476235                       # number of misc regfile reads (Count)
---
> system.cpu.ccRegfileWrites                     759729                       # number of cc regfile writes (Count)
> system.cpu.miscRegfileReads                   1476233                       # number of misc regfile reads (Count)
189c189
< system.cpu.MemDepUnit__0.insertedStores        268294                       # Number of stores inserted to the mem dependence unit. (Count)
---
> system.cpu.MemDepUnit__0.insertedStores        268289                       # Number of stores inserted to the mem dependence unit. (Count)
204,205c204,205
< system.cpu.branchPred.lookups                  206636                       # Number of BP lookups (Count)
< system.cpu.branchPred.condPredicted            200948                       # Number of conditional branches predicted (Count)
---
> system.cpu.branchPred.lookups                  206639                       # Number of BP lookups (Count)
> system.cpu.branchPred.condPredicted            200950                       # Number of conditional branches predicted (Count)
207,208c207,208
< system.cpu.branchPred.BTBLookups               199735                       # Number of BTB lookups (Count)
< system.cpu.branchPred.BTBHits                  199011                       # Number of BTB hits (Count)
---
> system.cpu.branchPred.BTBLookups               199738                       # Number of BTB lookups (Count)
> system.cpu.branchPred.BTBHits                  199014                       # Number of BTB hits (Count)
216c216
< system.cpu.commit.commitSquashedInsts          196527                       # The number of squashed insts skipped by commit (Count)
---
> system.cpu.commit.commitSquashedInsts          196491                       # The number of squashed insts skipped by commit (Count)
219,221c219,221
< system.cpu.commit.numCommittedDist::samples      1905759                       # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::mean     0.528383                       # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::stdev     1.580416                       # Number of insts commited each cycle (Count)
---
> system.cpu.commit.numCommittedDist::samples      1904566                       # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::mean     0.528714                       # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::stdev     1.580989                       # Number of insts commited each cycle (Count)
223,231c223,231
< system.cpu.commit.numCommittedDist::0         1626931     85.37%     85.37% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::1           86342      4.53%     89.90% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::2           11964      0.63%     90.53% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::3           50148      2.63%     93.16% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::4           56464      2.96%     96.12% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::5           22222      1.17%     97.29% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::6            1389      0.07%     97.36% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::7            1436      0.08%     97.44% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::8           48863      2.56%    100.00% # Number of insts commited each cycle (Count)
---
> system.cpu.commit.numCommittedDist::0         1625795     85.36%     85.36% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::1           86352      4.53%     89.90% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::2           11899      0.62%     90.52% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::3           50088      2.63%     93.15% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::4           56463      2.96%     96.12% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::5           22282      1.17%     97.29% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::6            1387      0.07%     97.36% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::7            1428      0.07%     97.43% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::8           48872      2.57%    100.00% # Number of insts commited each cycle (Count)
235c235
< system.cpu.commit.numCommittedDist::total      1905759                       # Number of insts commited each cycle (Count)
---
> system.cpu.commit.numCommittedDist::total      1904566                       # Number of insts commited each cycle (Count)
301,326c301,326
< system.cpu.commit.commitEligibleSamples         48863                       # number cycles where commit BW limit reached (Cycle)
< system.cpu.dcache.demandHits::cpu.data         259573                       # number of demand (read+write) hits (Count)
< system.cpu.dcache.demandHits::total            259573                       # number of demand (read+write) hits (Count)
< system.cpu.dcache.overallHits::cpu.data        259578                       # number of overall hits (Count)
< system.cpu.dcache.overallHits::total           259578                       # number of overall hits (Count)
< system.cpu.dcache.demandMisses::cpu.data       118261                       # number of demand (read+write) misses (Count)
< system.cpu.dcache.demandMisses::total          118261                       # number of demand (read+write) misses (Count)
< system.cpu.dcache.overallMisses::cpu.data       118264                       # number of overall misses (Count)
< system.cpu.dcache.overallMisses::total         118264                       # number of overall misses (Count)
< system.cpu.dcache.demandMissLatency::cpu.data   4558927203                       # number of demand (read+write) miss ticks (Tick)
< system.cpu.dcache.demandMissLatency::total   4558927203                       # number of demand (read+write) miss ticks (Tick)
< system.cpu.dcache.overallMissLatency::cpu.data   4558927203                       # number of overall miss ticks (Tick)
< system.cpu.dcache.overallMissLatency::total   4558927203                       # number of overall miss ticks (Tick)
< system.cpu.dcache.demandAccesses::cpu.data       377834                       # number of demand (read+write) accesses (Count)
< system.cpu.dcache.demandAccesses::total        377834                       # number of demand (read+write) accesses (Count)
< system.cpu.dcache.overallAccesses::cpu.data       377842                       # number of overall (read+write) accesses (Count)
< system.cpu.dcache.overallAccesses::total       377842                       # number of overall (read+write) accesses (Count)
< system.cpu.dcache.demandMissRate::cpu.data     0.312997                       # miss rate for demand accesses (Ratio)
< system.cpu.dcache.demandMissRate::total      0.312997                       # miss rate for demand accesses (Ratio)
< system.cpu.dcache.overallMissRate::cpu.data     0.312999                       # miss rate for overall accesses (Ratio)
< system.cpu.dcache.overallMissRate::total     0.312999                       # miss rate for overall accesses (Ratio)
< system.cpu.dcache.demandAvgMissLatency::cpu.data 38549.709566                       # average overall miss latency in ticks ((Tick/Count))
< system.cpu.dcache.demandAvgMissLatency::total 38549.709566                       # average overall miss latency in ticks ((Tick/Count))
< system.cpu.dcache.overallAvgMissLatency::cpu.data 38548.731677                       # average overall miss latency ((Tick/Count))
< system.cpu.dcache.overallAvgMissLatency::total 38548.731677                       # average overall miss latency ((Tick/Count))
< system.cpu.dcache.blockedCycles::no_mshrs      1474768                       # number of cycles access was blocked (Cycle)
---
> system.cpu.commit.commitEligibleSamples         48872                       # number cycles where commit BW limit reached (Cycle)
> system.cpu.dcache.demandHits::cpu.data         259540                       # number of demand (read+write) hits (Count)
> system.cpu.dcache.demandHits::total            259540                       # number of demand (read+write) hits (Count)
> system.cpu.dcache.overallHits::cpu.data        259545                       # number of overall hits (Count)
> system.cpu.dcache.overallHits::total           259545                       # number of overall hits (Count)
> system.cpu.dcache.demandMisses::cpu.data       118291                       # number of demand (read+write) misses (Count)
> system.cpu.dcache.demandMisses::total          118291                       # number of demand (read+write) misses (Count)
> system.cpu.dcache.overallMisses::cpu.data       118294                       # number of overall misses (Count)
> system.cpu.dcache.overallMisses::total         118294                       # number of overall misses (Count)
> system.cpu.dcache.demandMissLatency::cpu.data   4549386689                       # number of demand (read+write) miss ticks (Tick)
> system.cpu.dcache.demandMissLatency::total   4549386689                       # number of demand (read+write) miss ticks (Tick)
> system.cpu.dcache.overallMissLatency::cpu.data   4549386689                       # number of overall miss ticks (Tick)
> system.cpu.dcache.overallMissLatency::total   4549386689                       # number of overall miss ticks (Tick)
> system.cpu.dcache.demandAccesses::cpu.data       377831                       # number of demand (read+write) accesses (Count)
> system.cpu.dcache.demandAccesses::total        377831                       # number of demand (read+write) accesses (Count)
> system.cpu.dcache.overallAccesses::cpu.data       377839                       # number of overall (read+write) accesses (Count)
> system.cpu.dcache.overallAccesses::total       377839                       # number of overall (read+write) accesses (Count)
> system.cpu.dcache.demandMissRate::cpu.data     0.313079                       # miss rate for demand accesses (Ratio)
> system.cpu.dcache.demandMissRate::total      0.313079                       # miss rate for demand accesses (Ratio)
> system.cpu.dcache.overallMissRate::cpu.data     0.313080                       # miss rate for overall accesses (Ratio)
> system.cpu.dcache.overallMissRate::total     0.313080                       # miss rate for overall accesses (Ratio)
> system.cpu.dcache.demandAvgMissLatency::cpu.data 38459.279987                       # average overall miss latency in ticks ((Tick/Count))
> system.cpu.dcache.demandAvgMissLatency::total 38459.279987                       # average overall miss latency in ticks ((Tick/Count))
> system.cpu.dcache.overallAvgMissLatency::cpu.data 38458.304639                       # average overall miss latency ((Tick/Count))
> system.cpu.dcache.overallAvgMissLatency::total 38458.304639                       # average overall miss latency ((Tick/Count))
> system.cpu.dcache.blockedCycles::no_mshrs      1474823                       # number of cycles access was blocked (Cycle)
328c328
< system.cpu.dcache.blockedCauses::no_mshrs        91821                       # number of times access was blocked (Count)
---
> system.cpu.dcache.blockedCauses::no_mshrs        91836                       # number of times access was blocked (Count)
330c330
< system.cpu.dcache.avgBlocked::no_mshrs      16.061337                       # average number of cycles each access was blocked ((Cycle/Count))
---
> system.cpu.dcache.avgBlocked::no_mshrs      16.059312                       # average number of cycles each access was blocked ((Cycle/Count))
334,337c334,337
< system.cpu.dcache.demandMshrHits::cpu.data        19464                       # number of demand (read+write) MSHR hits (Count)
< system.cpu.dcache.demandMshrHits::total         19464                       # number of demand (read+write) MSHR hits (Count)
< system.cpu.dcache.overallMshrHits::cpu.data        19464                       # number of overall MSHR hits (Count)
< system.cpu.dcache.overallMshrHits::total        19464                       # number of overall MSHR hits (Count)
---
> system.cpu.dcache.demandMshrHits::cpu.data        19494                       # number of demand (read+write) MSHR hits (Count)
> system.cpu.dcache.demandMshrHits::total         19494                       # number of demand (read+write) MSHR hits (Count)
> system.cpu.dcache.overallMshrHits::cpu.data        19494                       # number of overall MSHR hits (Count)
> system.cpu.dcache.overallMshrHits::total        19494                       # number of overall MSHR hits (Count)
342,353c342,353
< system.cpu.dcache.demandMshrMissLatency::cpu.data   3301294050                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.cpu.dcache.demandMshrMissLatency::total   3301294050                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.cpu.dcache.overallMshrMissLatency::cpu.data   3301556550                       # number of overall MSHR miss ticks (Tick)
< system.cpu.dcache.overallMshrMissLatency::total   3301556550                       # number of overall MSHR miss ticks (Tick)
< system.cpu.dcache.demandMshrMissRate::cpu.data     0.261483                       # mshr miss ratio for demand accesses (Ratio)
< system.cpu.dcache.demandMshrMissRate::total     0.261483                       # mshr miss ratio for demand accesses (Ratio)
< system.cpu.dcache.overallMshrMissRate::cpu.data     0.261485                       # mshr miss ratio for overall accesses (Ratio)
< system.cpu.dcache.overallMshrMissRate::total     0.261485                       # mshr miss ratio for overall accesses (Ratio)
< system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 33414.922012                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.dcache.demandAvgMshrMissLatency::total 33414.922012                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 33416.564271                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.dcache.overallAvgMshrMissLatency::total 33416.564271                       # average overall mshr miss latency ((Tick/Count))
---
> system.cpu.dcache.demandMshrMissLatency::cpu.data   3300501550                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.cpu.dcache.demandMshrMissLatency::total   3300501550                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.cpu.dcache.overallMshrMissLatency::cpu.data   3300764050                       # number of overall MSHR miss ticks (Tick)
> system.cpu.dcache.overallMshrMissLatency::total   3300764050                       # number of overall MSHR miss ticks (Tick)
> system.cpu.dcache.demandMshrMissRate::cpu.data     0.261485                       # mshr miss ratio for demand accesses (Ratio)
> system.cpu.dcache.demandMshrMissRate::total     0.261485                       # mshr miss ratio for demand accesses (Ratio)
> system.cpu.dcache.overallMshrMissRate::cpu.data     0.261487                       # mshr miss ratio for overall accesses (Ratio)
> system.cpu.dcache.overallMshrMissRate::total     0.261487                       # mshr miss ratio for overall accesses (Ratio)
> system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 33406.900513                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.dcache.demandAvgMshrMissLatency::total 33406.900513                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 33408.543016                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.dcache.overallAvgMshrMissLatency::total 33408.543016                       # average overall mshr miss latency ((Tick/Count))
375,388c375,388
< system.cpu.dcache.ReadReq.hits::cpu.data       158629                       # number of ReadReq hits (Count)
< system.cpu.dcache.ReadReq.hits::total          158629                       # number of ReadReq hits (Count)
< system.cpu.dcache.ReadReq.misses::cpu.data          384                       # number of ReadReq misses (Count)
< system.cpu.dcache.ReadReq.misses::total           384                       # number of ReadReq misses (Count)
< system.cpu.dcache.ReadReq.missLatency::cpu.data     26797000                       # number of ReadReq miss ticks (Tick)
< system.cpu.dcache.ReadReq.missLatency::total     26797000                       # number of ReadReq miss ticks (Tick)
< system.cpu.dcache.ReadReq.accesses::cpu.data       159013                       # number of ReadReq accesses(hits+misses) (Count)
< system.cpu.dcache.ReadReq.accesses::total       159013                       # number of ReadReq accesses(hits+misses) (Count)
< system.cpu.dcache.ReadReq.missRate::cpu.data     0.002415                       # miss rate for ReadReq accesses (Ratio)
< system.cpu.dcache.ReadReq.missRate::total     0.002415                       # miss rate for ReadReq accesses (Ratio)
< system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69783.854167                       # average ReadReq miss latency ((Tick/Count))
< system.cpu.dcache.ReadReq.avgMissLatency::total 69783.854167                       # average ReadReq miss latency ((Tick/Count))
< system.cpu.dcache.ReadReq.mshrHits::cpu.data          248                       # number of ReadReq MSHR hits (Count)
< system.cpu.dcache.ReadReq.mshrHits::total          248                       # number of ReadReq MSHR hits (Count)
---
> system.cpu.dcache.ReadReq.hits::cpu.data       158625                       # number of ReadReq hits (Count)
> system.cpu.dcache.ReadReq.hits::total          158625                       # number of ReadReq hits (Count)
> system.cpu.dcache.ReadReq.misses::cpu.data          385                       # number of ReadReq misses (Count)
> system.cpu.dcache.ReadReq.misses::total           385                       # number of ReadReq misses (Count)
> system.cpu.dcache.ReadReq.missLatency::cpu.data     26405500                       # number of ReadReq miss ticks (Tick)
> system.cpu.dcache.ReadReq.missLatency::total     26405500                       # number of ReadReq miss ticks (Tick)
> system.cpu.dcache.ReadReq.accesses::cpu.data       159010                       # number of ReadReq accesses(hits+misses) (Count)
> system.cpu.dcache.ReadReq.accesses::total       159010                       # number of ReadReq accesses(hits+misses) (Count)
> system.cpu.dcache.ReadReq.missRate::cpu.data     0.002421                       # miss rate for ReadReq accesses (Ratio)
> system.cpu.dcache.ReadReq.missRate::total     0.002421                       # miss rate for ReadReq accesses (Ratio)
> system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 68585.714286                       # average ReadReq miss latency ((Tick/Count))
> system.cpu.dcache.ReadReq.avgMissLatency::total 68585.714286                       # average ReadReq miss latency ((Tick/Count))
> system.cpu.dcache.ReadReq.mshrHits::cpu.data          249                       # number of ReadReq MSHR hits (Count)
> system.cpu.dcache.ReadReq.mshrHits::total          249                       # number of ReadReq MSHR hits (Count)
391,392c391,392
< system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     10630500                       # number of ReadReq MSHR miss ticks (Tick)
< system.cpu.dcache.ReadReq.mshrMissLatency::total     10630500                       # number of ReadReq MSHR miss ticks (Tick)
---
> system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     10658500                       # number of ReadReq MSHR miss ticks (Tick)
> system.cpu.dcache.ReadReq.mshrMissLatency::total     10658500                       # number of ReadReq MSHR miss ticks (Tick)
395,396c395,396
< system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 78165.441176                       # average ReadReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.ReadReq.avgMshrMissLatency::total 78165.441176                       # average ReadReq mshr miss latency ((Tick/Count))
---
> system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 78371.323529                       # average ReadReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.ReadReq.avgMshrMissLatency::total 78371.323529                       # average ReadReq mshr miss latency ((Tick/Count))
419,420c419,420
< system.cpu.dcache.WriteLineReq.missLatency::cpu.data   3167213063                       # number of WriteLineReq miss ticks (Tick)
< system.cpu.dcache.WriteLineReq.missLatency::total   3167213063                       # number of WriteLineReq miss ticks (Tick)
---
> system.cpu.dcache.WriteLineReq.missLatency::cpu.data   3167309065                       # number of WriteLineReq miss ticks (Tick)
> system.cpu.dcache.WriteLineReq.missLatency::total   3167309065                       # number of WriteLineReq miss ticks (Tick)
425,426c425,426
< system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 33018.974604                       # average WriteLineReq miss latency ((Tick/Count))
< system.cpu.dcache.WriteLineReq.avgMissLatency::total 33018.974604                       # average WriteLineReq miss latency ((Tick/Count))
---
> system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 33019.975449                       # average WriteLineReq miss latency ((Tick/Count))
> system.cpu.dcache.WriteLineReq.avgMissLatency::total 33019.975449                       # average WriteLineReq miss latency ((Tick/Count))
429,430c429,430
< system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   3071296063                       # number of WriteLineReq MSHR miss ticks (Tick)
< system.cpu.dcache.WriteLineReq.mshrMissLatency::total   3071296063                       # number of WriteLineReq MSHR miss ticks (Tick)
---
> system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   3071392065                       # number of WriteLineReq MSHR miss ticks (Tick)
> system.cpu.dcache.WriteLineReq.mshrMissLatency::total   3071392065                       # number of WriteLineReq MSHR miss ticks (Tick)
433,440c433,440
< system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 32019.016305                       # average WriteLineReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 32019.016305                       # average WriteLineReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.WriteReq.hits::cpu.data       100944                       # number of WriteReq hits (Count)
< system.cpu.dcache.WriteReq.hits::total         100944                       # number of WriteReq hits (Count)
< system.cpu.dcache.WriteReq.misses::cpu.data        21956                       # number of WriteReq misses (Count)
< system.cpu.dcache.WriteReq.misses::total        21956                       # number of WriteReq misses (Count)
< system.cpu.dcache.WriteReq.missLatency::cpu.data   1364917140                       # number of WriteReq miss ticks (Tick)
< system.cpu.dcache.WriteReq.missLatency::total   1364917140                       # number of WriteReq miss ticks (Tick)
---
> system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 32020.017150                       # average WriteLineReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 32020.017150                       # average WriteLineReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.WriteReq.hits::cpu.data       100915                       # number of WriteReq hits (Count)
> system.cpu.dcache.WriteReq.hits::total         100915                       # number of WriteReq hits (Count)
> system.cpu.dcache.WriteReq.misses::cpu.data        21985                       # number of WriteReq misses (Count)
> system.cpu.dcache.WriteReq.misses::total        21985                       # number of WriteReq misses (Count)
> system.cpu.dcache.WriteReq.missLatency::cpu.data   1355672124                       # number of WriteReq miss ticks (Tick)
> system.cpu.dcache.WriteReq.missLatency::total   1355672124                       # number of WriteReq miss ticks (Tick)
443,448c443,448
< system.cpu.dcache.WriteReq.missRate::cpu.data     0.178649                       # miss rate for WriteReq accesses (Ratio)
< system.cpu.dcache.WriteReq.missRate::total     0.178649                       # miss rate for WriteReq accesses (Ratio)
< system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62166.020222                       # average WriteReq miss latency ((Tick/Count))
< system.cpu.dcache.WriteReq.avgMissLatency::total 62166.020222                       # average WriteReq miss latency ((Tick/Count))
< system.cpu.dcache.WriteReq.mshrHits::cpu.data        19216                       # number of WriteReq MSHR hits (Count)
< system.cpu.dcache.WriteReq.mshrHits::total        19216                       # number of WriteReq MSHR hits (Count)
---
> system.cpu.dcache.WriteReq.missRate::cpu.data     0.178885                       # miss rate for WriteReq accesses (Ratio)
> system.cpu.dcache.WriteReq.missRate::total     0.178885                       # miss rate for WriteReq accesses (Ratio)
> system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61663.503480                       # average WriteReq miss latency ((Tick/Count))
> system.cpu.dcache.WriteReq.avgMissLatency::total 61663.503480                       # average WriteReq miss latency ((Tick/Count))
> system.cpu.dcache.WriteReq.mshrHits::cpu.data        19245                       # number of WriteReq MSHR hits (Count)
> system.cpu.dcache.WriteReq.mshrHits::total        19245                       # number of WriteReq MSHR hits (Count)
451,452c451,452
< system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    219367487                       # number of WriteReq MSHR miss ticks (Tick)
< system.cpu.dcache.WriteReq.mshrMissLatency::total    219367487                       # number of WriteReq MSHR miss ticks (Tick)
---
> system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    218450985                       # number of WriteReq MSHR miss ticks (Tick)
> system.cpu.dcache.WriteReq.mshrMissLatency::total    218450985                       # number of WriteReq MSHR miss ticks (Tick)
455,459c455,459
< system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80061.126642                       # average WriteReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80061.126642                       # average WriteReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.dcache.tags.tagsInUse           986.651922                       # Average ticks per tags in use ((Tick/Count))
< system.cpu.dcache.tags.totalRefs               358418                       # Total number of references to valid blocks. (Count)
---
> system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79726.636861                       # average WriteReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79726.636861                       # average WriteReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.dcache.tags.tagsInUse           986.764698                       # Average ticks per tags in use ((Tick/Count))
> system.cpu.dcache.tags.totalRefs               358385                       # Total number of references to valid blocks. (Count)
461c461
< system.cpu.dcache.tags.avgRefs               3.627823                       # Average number of references to valid blocks. ((Count/Count))
---
> system.cpu.dcache.tags.avgRefs               3.627489                       # Average number of references to valid blocks. ((Count/Count))
463,465c463,465
< system.cpu.dcache.tags.occupancies::cpu.data   986.651922                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.cpu.dcache.tags.avgOccs::cpu.data     0.963527                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.cpu.dcache.tags.avgOccs::total        0.963527                       # Average percentage of cache occupancy ((Ratio/Tick))
---
> system.cpu.dcache.tags.occupancies::cpu.data   986.764698                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.cpu.dcache.tags.avgOccs::cpu.data     0.963637                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.cpu.dcache.tags.avgOccs::total        0.963637                       # Average percentage of cache occupancy ((Ratio/Tick))
469,475c469,475
< system.cpu.dcache.tags.tagAccesses             854569                       # Number of tag accesses (Count)
< system.cpu.dcache.tags.dataAccesses            854569                       # Number of data accesses (Count)
< system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.decode.idleCycles                    81084                       # Number of cycles decode is idle (Cycle)
< system.cpu.decode.blockedCycles               1648322                       # Number of cycles decode is blocked (Cycle)
< system.cpu.decode.runCycles                    141890                       # Number of cycles decode is running (Cycle)
< system.cpu.decode.unblockCycles                 57948                       # Number of cycles decode is unblocking (Cycle)
---
> system.cpu.dcache.tags.tagAccesses             854563                       # Number of tag accesses (Count)
> system.cpu.dcache.tags.dataAccesses            854563                       # Number of data accesses (Count)
> system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.decode.idleCycles                    81008                       # Number of cycles decode is idle (Cycle)
> system.cpu.decode.blockedCycles               1647258                       # Number of cycles decode is blocked (Cycle)
> system.cpu.decode.runCycles                    141758                       # Number of cycles decode is running (Cycle)
> system.cpu.decode.unblockCycles                 58023                       # Number of cycles decode is unblocking (Cycle)
477c477
< system.cpu.decode.branchResolved               184042                       # Number of times decode resolved a branch (Count)
---
> system.cpu.decode.branchResolved               184040                       # Number of times decode resolved a branch (Count)
479c479
< system.cpu.decode.decodedInsts                1239073                       # Number of instructions handled by decode (Count)
---
> system.cpu.decode.decodedInsts                1239072                       # Number of instructions handled by decode (Count)
481,485c481,485
< system.cpu.fetch.icacheStallCycles              74768                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
< system.cpu.fetch.insts                        1295780                       # Number of instructions fetch has processed (Count)
< system.cpu.fetch.branches                      206636                       # Number of branches that fetch encountered (Count)
< system.cpu.fetch.predictedBranches             201377                       # Number of branches that fetch has predicted taken (Count)
< system.cpu.fetch.cycles                       1854200                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
---
> system.cpu.fetch.icacheStallCycles              74773                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
> system.cpu.fetch.insts                        1295807                       # Number of instructions fetch has processed (Count)
> system.cpu.fetch.branches                      206639                       # Number of branches that fetch encountered (Count)
> system.cpu.fetch.predictedBranches             201380                       # Number of branches that fetch has predicted taken (Count)
> system.cpu.fetch.cycles                       1852998                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
489,493c489,493
< system.cpu.fetch.cacheLines                     65486                       # Number of cache lines fetched (Count)
< system.cpu.fetch.icacheSquashes                   428                       # Number of outstanding Icache misses that were squashed (Count)
< system.cpu.fetch.nisnDist::samples            1931474                       # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::mean              0.675458                       # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::stdev             1.763002                       # Number of instructions fetched each cycle (Total) (Count)
---
> system.cpu.fetch.cacheLines                     65489                       # Number of cache lines fetched (Count)
> system.cpu.fetch.icacheSquashes                   427                       # Number of outstanding Icache misses that were squashed (Count)
> system.cpu.fetch.nisnDist::samples            1930277                       # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::mean              0.675891                       # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::stdev             1.763414                       # Number of instructions fetched each cycle (Total) (Count)
495,500c495,500
< system.cpu.fetch.nisnDist::0                  1647025     85.27%     85.27% # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::1                     2787      0.14%     85.42% # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::2                    26096      1.35%     86.77% # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::3                     1400      0.07%     86.84% # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::4                   189555      9.81%     96.65% # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::5                     5131      0.27%     96.92% # Number of instructions fetched each cycle (Total) (Count)
---
> system.cpu.fetch.nisnDist::0                  1645781     85.26%     85.26% # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::1                     2792      0.14%     85.41% # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::2                    26134      1.35%     86.76% # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::3                     1435      0.07%     86.83% # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::4                   189560      9.82%     96.65% # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::5                     5095      0.26%     96.92% # Number of instructions fetched each cycle (Total) (Count)
502,503c502,503
< system.cpu.fetch.nisnDist::7                     3355      0.17%     97.38% # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::8                    50670      2.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
---
> system.cpu.fetch.nisnDist::7                     3354      0.17%     97.37% # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::8                    50671      2.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
507,513c507,513
< system.cpu.fetch.nisnDist::total              1931474                       # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.branchRate                  0.105155                       # Number of branch fetches per cycle (Ratio)
< system.cpu.fetch.rate                        0.659413                       # Number of inst fetches per cycle ((Count/Cycle))
< system.cpu.icache.demandHits::cpu.inst          64889                       # number of demand (read+write) hits (Count)
< system.cpu.icache.demandHits::total             64889                       # number of demand (read+write) hits (Count)
< system.cpu.icache.overallHits::cpu.inst         64889                       # number of overall hits (Count)
< system.cpu.icache.overallHits::total            64889                       # number of overall hits (Count)
---
> system.cpu.fetch.nisnDist::total              1930277                       # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.branchRate                  0.105191                       # Number of branch fetches per cycle (Ratio)
> system.cpu.fetch.rate                        0.659641                       # Number of inst fetches per cycle ((Count/Cycle))
> system.cpu.icache.demandHits::cpu.inst          64892                       # number of demand (read+write) hits (Count)
> system.cpu.icache.demandHits::total             64892                       # number of demand (read+write) hits (Count)
> system.cpu.icache.overallHits::cpu.inst         64892                       # number of overall hits (Count)
> system.cpu.icache.overallHits::total            64892                       # number of overall hits (Count)
518,525c518,525
< system.cpu.icache.demandMissLatency::cpu.inst     43301497                       # number of demand (read+write) miss ticks (Tick)
< system.cpu.icache.demandMissLatency::total     43301497                       # number of demand (read+write) miss ticks (Tick)
< system.cpu.icache.overallMissLatency::cpu.inst     43301497                       # number of overall miss ticks (Tick)
< system.cpu.icache.overallMissLatency::total     43301497                       # number of overall miss ticks (Tick)
< system.cpu.icache.demandAccesses::cpu.inst        65486                       # number of demand (read+write) accesses (Count)
< system.cpu.icache.demandAccesses::total         65486                       # number of demand (read+write) accesses (Count)
< system.cpu.icache.overallAccesses::cpu.inst        65486                       # number of overall (read+write) accesses (Count)
< system.cpu.icache.overallAccesses::total        65486                       # number of overall (read+write) accesses (Count)
---
> system.cpu.icache.demandMissLatency::cpu.inst     43844997                       # number of demand (read+write) miss ticks (Tick)
> system.cpu.icache.demandMissLatency::total     43844997                       # number of demand (read+write) miss ticks (Tick)
> system.cpu.icache.overallMissLatency::cpu.inst     43844997                       # number of overall miss ticks (Tick)
> system.cpu.icache.overallMissLatency::total     43844997                       # number of overall miss ticks (Tick)
> system.cpu.icache.demandAccesses::cpu.inst        65489                       # number of demand (read+write) accesses (Count)
> system.cpu.icache.demandAccesses::total         65489                       # number of demand (read+write) accesses (Count)
> system.cpu.icache.overallAccesses::cpu.inst        65489                       # number of overall (read+write) accesses (Count)
> system.cpu.icache.overallAccesses::total        65489                       # number of overall (read+write) accesses (Count)
530,533c530,533
< system.cpu.icache.demandAvgMissLatency::cpu.inst 72531.820771                       # average overall miss latency in ticks ((Tick/Count))
< system.cpu.icache.demandAvgMissLatency::total 72531.820771                       # average overall miss latency in ticks ((Tick/Count))
< system.cpu.icache.overallAvgMissLatency::cpu.inst 72531.820771                       # average overall miss latency ((Tick/Count))
< system.cpu.icache.overallAvgMissLatency::total 72531.820771                       # average overall miss latency ((Tick/Count))
---
> system.cpu.icache.demandAvgMissLatency::cpu.inst 73442.206030                       # average overall miss latency in ticks ((Tick/Count))
> system.cpu.icache.demandAvgMissLatency::total 73442.206030                       # average overall miss latency in ticks ((Tick/Count))
> system.cpu.icache.overallAvgMissLatency::cpu.inst 73442.206030                       # average overall miss latency ((Tick/Count))
> system.cpu.icache.overallAvgMissLatency::total 73442.206030                       # average overall miss latency ((Tick/Count))
550,553c550,553
< system.cpu.icache.demandMshrMissLatency::cpu.inst     34405997                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.cpu.icache.demandMshrMissLatency::total     34405997                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.cpu.icache.overallMshrMissLatency::cpu.inst     34405997                       # number of overall MSHR miss ticks (Tick)
< system.cpu.icache.overallMshrMissLatency::total     34405997                       # number of overall MSHR miss ticks (Tick)
---
> system.cpu.icache.demandMshrMissLatency::cpu.inst     34684497                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.cpu.icache.demandMshrMissLatency::total     34684497                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.cpu.icache.overallMshrMissLatency::cpu.inst     34684497                       # number of overall MSHR miss ticks (Tick)
> system.cpu.icache.overallMshrMissLatency::total     34684497                       # number of overall MSHR miss ticks (Tick)
558,561c558,561
< system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76119.462389                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.icache.demandAvgMshrMissLatency::total 76119.462389                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76119.462389                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.icache.overallAvgMshrMissLatency::total 76119.462389                       # average overall mshr miss latency ((Tick/Count))
---
> system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76735.612832                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.icache.demandAvgMshrMissLatency::total 76735.612832                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76735.612832                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.icache.overallAvgMshrMissLatency::total 76735.612832                       # average overall mshr miss latency ((Tick/Count))
563,564c563,564
< system.cpu.icache.ReadReq.hits::cpu.inst        64889                       # number of ReadReq hits (Count)
< system.cpu.icache.ReadReq.hits::total           64889                       # number of ReadReq hits (Count)
---
> system.cpu.icache.ReadReq.hits::cpu.inst        64892                       # number of ReadReq hits (Count)
> system.cpu.icache.ReadReq.hits::total           64892                       # number of ReadReq hits (Count)
567,570c567,570
< system.cpu.icache.ReadReq.missLatency::cpu.inst     43301497                       # number of ReadReq miss ticks (Tick)
< system.cpu.icache.ReadReq.missLatency::total     43301497                       # number of ReadReq miss ticks (Tick)
< system.cpu.icache.ReadReq.accesses::cpu.inst        65486                       # number of ReadReq accesses(hits+misses) (Count)
< system.cpu.icache.ReadReq.accesses::total        65486                       # number of ReadReq accesses(hits+misses) (Count)
---
> system.cpu.icache.ReadReq.missLatency::cpu.inst     43844997                       # number of ReadReq miss ticks (Tick)
> system.cpu.icache.ReadReq.missLatency::total     43844997                       # number of ReadReq miss ticks (Tick)
> system.cpu.icache.ReadReq.accesses::cpu.inst        65489                       # number of ReadReq accesses(hits+misses) (Count)
> system.cpu.icache.ReadReq.accesses::total        65489                       # number of ReadReq accesses(hits+misses) (Count)
573,574c573,574
< system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72531.820771                       # average ReadReq miss latency ((Tick/Count))
< system.cpu.icache.ReadReq.avgMissLatency::total 72531.820771                       # average ReadReq miss latency ((Tick/Count))
---
> system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73442.206030                       # average ReadReq miss latency ((Tick/Count))
> system.cpu.icache.ReadReq.avgMissLatency::total 73442.206030                       # average ReadReq miss latency ((Tick/Count))
579,580c579,580
< system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     34405997                       # number of ReadReq MSHR miss ticks (Tick)
< system.cpu.icache.ReadReq.mshrMissLatency::total     34405997                       # number of ReadReq MSHR miss ticks (Tick)
---
> system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     34684497                       # number of ReadReq MSHR miss ticks (Tick)
> system.cpu.icache.ReadReq.mshrMissLatency::total     34684497                       # number of ReadReq MSHR miss ticks (Tick)
583,587c583,587
< system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76119.462389                       # average ReadReq mshr miss latency ((Tick/Count))
< system.cpu.icache.ReadReq.avgMshrMissLatency::total 76119.462389                       # average ReadReq mshr miss latency ((Tick/Count))
< system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.icache.tags.tagsInUse           246.214111                       # Average ticks per tags in use ((Tick/Count))
< system.cpu.icache.tags.totalRefs                65341                       # Total number of references to valid blocks. (Count)
---
> system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76735.612832                       # average ReadReq mshr miss latency ((Tick/Count))
> system.cpu.icache.ReadReq.avgMshrMissLatency::total 76735.612832                       # average ReadReq mshr miss latency ((Tick/Count))
> system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.icache.tags.tagsInUse           246.214313                       # Average ticks per tags in use ((Tick/Count))
> system.cpu.icache.tags.totalRefs                65344                       # Total number of references to valid blocks. (Count)
589c589
< system.cpu.icache.tags.avgRefs             144.559735                       # Average number of references to valid blocks. ((Count/Count))
---
> system.cpu.icache.tags.avgRefs             144.566372                       # Average number of references to valid blocks. ((Count/Count))
591,593c591,593
< system.cpu.icache.tags.occupancies::cpu.inst   246.214111                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.cpu.icache.tags.avgOccs::cpu.inst     0.961774                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.cpu.icache.tags.avgOccs::total        0.961774                       # Average percentage of cache occupancy ((Ratio/Tick))
---
> system.cpu.icache.tags.occupancies::cpu.inst   246.214313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.cpu.icache.tags.avgOccs::cpu.inst     0.961775                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.cpu.icache.tags.avgOccs::total        0.961775                       # Average percentage of cache occupancy ((Ratio/Tick))
597,599c597,599
< system.cpu.icache.tags.tagAccesses             131424                       # Number of tag accesses (Count)
< system.cpu.icache.tags.dataAccesses            131424                       # Number of data accesses (Count)
< system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.cpu.icache.tags.tagAccesses             131430                       # Number of tag accesses (Count)
> system.cpu.icache.tags.dataAccesses            131430                       # Number of data accesses (Count)
> system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
602,604c602,604
< system.cpu.iew.blockCycles                      25052                       # Number of cycles IEW is blocking (Cycle)
< system.cpu.iew.unblockCycles                    86025                       # Number of cycles IEW is unblocking (Cycle)
< system.cpu.iew.dispatchedInsts                1209492                       # Number of instructions dispatched to IQ (Count)
---
> system.cpu.iew.blockCycles                      25166                       # Number of cycles IEW is blocking (Cycle)
> system.cpu.iew.unblockCycles                    86345                       # Number of cycles IEW is unblocking (Cycle)
> system.cpu.iew.dispatchedInsts                1209460                       # Number of instructions dispatched to IQ (Count)
607c607
< system.cpu.iew.dispStoreInsts                  268294                       # Number of dispatched store instructions (Count)
---
> system.cpu.iew.dispStoreInsts                  268289                       # Number of dispatched store instructions (Count)
609,610c609,610
< system.cpu.iew.iqFullEvents                        16                       # Number of times the IQ has become full, causing a stall (Count)
< system.cpu.iew.lsqFullEvents                    85671                       # Number of times the LSQ has become full, causing a stall (Count)
---
> system.cpu.iew.iqFullEvents                        18                       # Number of times the IQ has become full, causing a stall (Count)
> system.cpu.iew.lsqFullEvents                    85986                       # Number of times the LSQ has become full, causing a stall (Count)
615,620c615,620
< system.cpu.iew.instsToCommit                  1203752                       # Cumulative count of insts sent to commit (Count)
< system.cpu.iew.writebackCount                 1158418                       # Cumulative count of insts written-back (Count)
< system.cpu.iew.producerInst                    655985                       # Number of instructions producing a value (Count)
< system.cpu.iew.consumerInst                   1564017                       # Number of instructions consuming a value (Count)
< system.cpu.iew.wbRate                        0.589510                       # Insts written-back per cycle ((Count/Cycle))
< system.cpu.iew.wbFanout                      0.419423                       # Average fanout of values written-back ((Count/Count))
---
> system.cpu.iew.instsToCommit                  1203741                       # Cumulative count of insts sent to commit (Count)
> system.cpu.iew.writebackCount                 1158407                       # Cumulative count of insts written-back (Count)
> system.cpu.iew.producerInst                    655937                       # Number of instructions producing a value (Count)
> system.cpu.iew.consumerInst                   1563995                       # Number of instructions consuming a value (Count)
> system.cpu.iew.wbRate                        0.589697                       # Insts written-back per cycle ((Count/Cycle))
> system.cpu.iew.wbFanout                      0.419398                       # Average fanout of values written-back ((Count/Count))
625c625
< system.cpu.lsq0.squashedStores                  49425                       # Number of stores squashed (Count)
---
> system.cpu.lsq0.squashedStores                  49420                       # Number of stores squashed (Count)
627c627
< system.cpu.lsq0.blockedByCache                  79339                       # Number of times an access to memory failed due to the cache being blocked (Count)
---
> system.cpu.lsq0.blockedByCache                  79350                       # Number of times an access to memory failed due to the cache being blocked (Count)
629,644c629,644
< system.cpu.lsq0.loadToUse::mean              4.277995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::stdev            10.434551                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::0-9                 160261     99.12%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::10-19                  135      0.08%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::20-29                  122      0.08%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::30-39                   55      0.03%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::40-49                   45      0.03%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::50-59                   48      0.03%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::60-69                   42      0.03%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::70-79                  217      0.13%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::80-89                  228      0.14%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::90-99                  106      0.07%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::100-109                122      0.08%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::110-119                 28      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::120-129                 26      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::130-139                 38      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
---
> system.cpu.lsq0.loadToUse::mean              4.253547                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::stdev            10.162086                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::0-9                 160211     99.09%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::10-19                  138      0.09%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::20-29                  133      0.08%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::30-39                   92      0.06%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::40-49                   77      0.05%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::50-59                   88      0.05%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::60-69                   66      0.04%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::70-79                  205      0.13%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::80-89                  198      0.12%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::90-99                   93      0.06%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::100-109                105      0.06%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::110-119                 20      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::120-129                 16      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::130-139                 33      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
647,649c647,649
< system.cpu.lsq0.loadToUse::160-169                 14      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::170-179                  8      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::180-189                 30      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
---
> system.cpu.lsq0.loadToUse::160-169                 15      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::170-179                 13      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::180-189                 30      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
651c651
< system.cpu.lsq0.loadToUse::200-209                 25      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
---
> system.cpu.lsq0.loadToUse::200-209                 25      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
653,656c653,656
< system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::240-249                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::250-259                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
---
> system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::240-249                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
658c658
< system.cpu.lsq0.loadToUse::overflows               18      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
---
> system.cpu.lsq0.loadToUse::overflows               16      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
689c689
< system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
710c710
< system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
746c746
< system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
767,768c767,768
< system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.power_state.pwrStateResidencyTicks::ON    982525500                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.power_state.pwrStateResidencyTicks::ON    982205500                       # Cumulative time (in ticks) in various power states (Tick)
770,771c770,771
< system.cpu.rename.idleCycles                   101924                       # Number of cycles rename is idle (Cycle)
< system.cpu.rename.blockCycles                  111808                       # Number of cycles rename is blocking (Cycle)
---
> system.cpu.rename.idleCycles                   101856                       # Number of cycles rename is idle (Cycle)
> system.cpu.rename.blockCycles                  111952                       # Number of cycles rename is blocking (Cycle)
773,777c773,776
< system.cpu.rename.runCycles                    176876                       # Number of cycles rename is running (Cycle)
< system.cpu.rename.unblockCycles               1534372                       # Number of cycles rename is unblocking (Cycle)
< system.cpu.rename.renamedInsts                1213091                       # Number of instructions processed by rename (Count)
< system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full (Count)
< system.cpu.rename.IQFullEvents                   8452                       # Number of times rename has blocked due to IQ full (Count)
---
> system.cpu.rename.runCycles                    176786                       # Number of cycles rename is running (Cycle)
> system.cpu.rename.unblockCycles               1533189                       # Number of cycles rename is unblocking (Cycle)
> system.cpu.rename.renamedInsts                1213079                       # Number of instructions processed by rename (Count)
> system.cpu.rename.IQFullEvents                   8489                       # Number of times rename has blocked due to IQ full (Count)
779,782c778,781
< system.cpu.rename.SQFullEvents                1522467                       # Number of times rename has blocked due to SQ full (Count)
< system.cpu.rename.renamedOperands             1525363                       # Number of destination operands rename has renamed (Count)
< system.cpu.rename.lookups                     2952533                       # Number of register rename lookups that rename has made (Count)
< system.cpu.rename.intLookups                  1600475                       # Number of integer rename lookups (Count)
---
> system.cpu.rename.SQFullEvents                1521218                       # Number of times rename has blocked due to SQ full (Count)
> system.cpu.rename.renamedOperands             1525344                       # Number of destination operands rename has renamed (Count)
> system.cpu.rename.lookups                     2952503                       # Number of register rename lookups that rename has made (Count)
> system.cpu.rename.intLookups                  1600463                       # Number of integer rename lookups (Count)
785c784
< system.cpu.rename.undoneMaps                   255286                       # Number of HB maps that are undone due to squashing (Count)
---
> system.cpu.rename.undoneMaps                   255267                       # Number of HB maps that are undone due to squashing (Count)
788,790c787,789
< system.cpu.rename.skidInsts                    380434                       # count of insts added to the skid buffer (Count)
< system.cpu.rob.reads                          3040685                       # The number of ROB reads (Count)
< system.cpu.rob.writes                         2432718                       # The number of ROB writes (Count)
---
> system.cpu.rename.skidInsts                    380768                       # count of insts added to the skid buffer (Count)
> system.cpu.rob.reads                          3039447                       # The number of ROB reads (Count)
> system.cpu.rob.writes                         2432642                       # The number of ROB writes (Count)
809,814c808,813
< system.l2.demandMissLatency::cpu.inst        33374000                       # number of demand (read+write) miss ticks (Tick)
< system.l2.demandMissLatency::cpu.data       225144000                       # number of demand (read+write) miss ticks (Tick)
< system.l2.demandMissLatency::total          258518000                       # number of demand (read+write) miss ticks (Tick)
< system.l2.overallMissLatency::cpu.inst       33374000                       # number of overall miss ticks (Tick)
< system.l2.overallMissLatency::cpu.data      225144000                       # number of overall miss ticks (Tick)
< system.l2.overallMissLatency::total         258518000                       # number of overall miss ticks (Tick)
---
> system.l2.demandMissLatency::cpu.inst        33652500                       # number of demand (read+write) miss ticks (Tick)
> system.l2.demandMissLatency::cpu.data       224254000                       # number of demand (read+write) miss ticks (Tick)
> system.l2.demandMissLatency::total          257906500                       # number of demand (read+write) miss ticks (Tick)
> system.l2.overallMissLatency::cpu.inst       33652500                       # number of overall miss ticks (Tick)
> system.l2.overallMissLatency::cpu.data      224254000                       # number of overall miss ticks (Tick)
> system.l2.overallMissLatency::total         257906500                       # number of overall miss ticks (Tick)
827,832c826,831
< system.l2.demandAvgMissLatency::cpu.inst 79461.904762                       # average overall miss latency in ticks ((Tick/Count))
< system.l2.demandAvgMissLatency::cpu.data 79248.152059                       # average overall miss latency in ticks ((Tick/Count))
< system.l2.demandAvgMissLatency::total    79275.682306                       # average overall miss latency in ticks ((Tick/Count))
< system.l2.overallAvgMissLatency::cpu.inst 79461.904762                       # average overall miss latency ((Tick/Count))
< system.l2.overallAvgMissLatency::cpu.data 79248.152059                       # average overall miss latency ((Tick/Count))
< system.l2.overallAvgMissLatency::total   79275.682306                       # average overall miss latency ((Tick/Count))
---
> system.l2.demandAvgMissLatency::cpu.inst        80125                       # average overall miss latency in ticks ((Tick/Count))
> system.l2.demandAvgMissLatency::cpu.data 78934.882084                       # average overall miss latency in ticks ((Tick/Count))
> system.l2.demandAvgMissLatency::total    79088.163140                       # average overall miss latency in ticks ((Tick/Count))
> system.l2.overallAvgMissLatency::cpu.inst        80125                       # average overall miss latency ((Tick/Count))
> system.l2.overallAvgMissLatency::cpu.data 78934.882084                       # average overall miss latency ((Tick/Count))
> system.l2.overallAvgMissLatency::total   79088.163140                       # average overall miss latency ((Tick/Count))
847,852c846,851
< system.l2.demandMshrMissLatency::cpu.inst     29174000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.l2.demandMshrMissLatency::cpu.data    196734000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.l2.demandMshrMissLatency::total      225908000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.l2.overallMshrMissLatency::cpu.inst     29174000                       # number of overall MSHR miss ticks (Tick)
< system.l2.overallMshrMissLatency::cpu.data    196734000                       # number of overall MSHR miss ticks (Tick)
< system.l2.overallMshrMissLatency::total     225908000                       # number of overall MSHR miss ticks (Tick)
---
> system.l2.demandMshrMissLatency::cpu.inst     29452500                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.l2.demandMshrMissLatency::cpu.data    195844000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.l2.demandMshrMissLatency::total      225296500                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.l2.overallMshrMissLatency::cpu.inst     29452500                       # number of overall MSHR miss ticks (Tick)
> system.l2.overallMshrMissLatency::cpu.data    195844000                       # number of overall MSHR miss ticks (Tick)
> system.l2.overallMshrMissLatency::total     225296500                       # number of overall MSHR miss ticks (Tick)
859,864c858,863
< system.l2.demandAvgMshrMissLatency::cpu.inst 69461.904762                       # average overall mshr miss latency ((Tick/Count))
< system.l2.demandAvgMshrMissLatency::cpu.data 69248.152059                       # average overall mshr miss latency ((Tick/Count))
< system.l2.demandAvgMshrMissLatency::total 69275.682306                       # average overall mshr miss latency ((Tick/Count))
< system.l2.overallAvgMshrMissLatency::cpu.inst 69461.904762                       # average overall mshr miss latency ((Tick/Count))
< system.l2.overallAvgMshrMissLatency::cpu.data 69248.152059                       # average overall mshr miss latency ((Tick/Count))
< system.l2.overallAvgMshrMissLatency::total 69275.682306                       # average overall mshr miss latency ((Tick/Count))
---
> system.l2.demandAvgMshrMissLatency::cpu.inst        70125                       # average overall mshr miss latency ((Tick/Count))
> system.l2.demandAvgMshrMissLatency::cpu.data 68934.882084                       # average overall mshr miss latency ((Tick/Count))
> system.l2.demandAvgMshrMissLatency::total 69088.163140                       # average overall mshr miss latency ((Tick/Count))
> system.l2.overallAvgMshrMissLatency::cpu.inst        70125                       # average overall mshr miss latency ((Tick/Count))
> system.l2.overallAvgMshrMissLatency::cpu.data 68934.882084                       # average overall mshr miss latency ((Tick/Count))
> system.l2.overallAvgMshrMissLatency::total 69088.163140                       # average overall mshr miss latency ((Tick/Count))
876,877c875,876
< system.l2.InvalidateReq.mshrMissLatency::cpu.data   1867264250                       # number of InvalidateReq MSHR miss ticks (Tick)
< system.l2.InvalidateReq.mshrMissLatency::total   1867264250                       # number of InvalidateReq MSHR miss ticks (Tick)
---
> system.l2.InvalidateReq.mshrMissLatency::cpu.data   1867358750                       # number of InvalidateReq MSHR miss ticks (Tick)
> system.l2.InvalidateReq.mshrMissLatency::total   1867358750                       # number of InvalidateReq MSHR miss ticks (Tick)
880,881c879,880
< system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19465.876987                       # average InvalidateReq mshr miss latency ((Tick/Count))
< system.l2.InvalidateReq.avgMshrMissLatency::total 19465.876987                       # average InvalidateReq mshr miss latency ((Tick/Count))
---
> system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19466.862132                       # average InvalidateReq mshr miss latency ((Tick/Count))
> system.l2.InvalidateReq.avgMshrMissLatency::total 19466.862132                       # average InvalidateReq mshr miss latency ((Tick/Count))
886,887c885,886
< system.l2.ReadCleanReq.missLatency::cpu.inst     33374000                       # number of ReadCleanReq miss ticks (Tick)
< system.l2.ReadCleanReq.missLatency::total     33374000                       # number of ReadCleanReq miss ticks (Tick)
---
> system.l2.ReadCleanReq.missLatency::cpu.inst     33652500                       # number of ReadCleanReq miss ticks (Tick)
> system.l2.ReadCleanReq.missLatency::total     33652500                       # number of ReadCleanReq miss ticks (Tick)
892,893c891,892
< system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79461.904762                       # average ReadCleanReq miss latency ((Tick/Count))
< system.l2.ReadCleanReq.avgMissLatency::total 79461.904762                       # average ReadCleanReq miss latency ((Tick/Count))
---
> system.l2.ReadCleanReq.avgMissLatency::cpu.inst        80125                       # average ReadCleanReq miss latency ((Tick/Count))
> system.l2.ReadCleanReq.avgMissLatency::total        80125                       # average ReadCleanReq miss latency ((Tick/Count))
896,897c895,896
< system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     29174000                       # number of ReadCleanReq MSHR miss ticks (Tick)
< system.l2.ReadCleanReq.mshrMissLatency::total     29174000                       # number of ReadCleanReq MSHR miss ticks (Tick)
---
> system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     29452500                       # number of ReadCleanReq MSHR miss ticks (Tick)
> system.l2.ReadCleanReq.mshrMissLatency::total     29452500                       # number of ReadCleanReq MSHR miss ticks (Tick)
900,901c899,900
< system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69461.904762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
< system.l2.ReadCleanReq.avgMshrMissLatency::total 69461.904762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
---
> system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        70125                       # average ReadCleanReq mshr miss latency ((Tick/Count))
> system.l2.ReadCleanReq.avgMshrMissLatency::total        70125                       # average ReadCleanReq mshr miss latency ((Tick/Count))
906,907c905,906
< system.l2.ReadExReq.missLatency::cpu.data    214555000                       # number of ReadExReq miss ticks (Tick)
< system.l2.ReadExReq.missLatency::total      214555000                       # number of ReadExReq miss ticks (Tick)
---
> system.l2.ReadExReq.missLatency::cpu.data    213637500                       # number of ReadExReq miss ticks (Tick)
> system.l2.ReadExReq.missLatency::total      213637500                       # number of ReadExReq miss ticks (Tick)
912,913c911,912
< system.l2.ReadExReq.avgMissLatency::cpu.data 78967.611336                       # average ReadExReq miss latency ((Tick/Count))
< system.l2.ReadExReq.avgMissLatency::total 78967.611336                       # average ReadExReq miss latency ((Tick/Count))
---
> system.l2.ReadExReq.avgMissLatency::cpu.data 78629.922709                       # average ReadExReq miss latency ((Tick/Count))
> system.l2.ReadExReq.avgMissLatency::total 78629.922709                       # average ReadExReq miss latency ((Tick/Count))
916,917c915,916
< system.l2.ReadExReq.mshrMissLatency::cpu.data    187385000                       # number of ReadExReq MSHR miss ticks (Tick)
< system.l2.ReadExReq.mshrMissLatency::total    187385000                       # number of ReadExReq MSHR miss ticks (Tick)
---
> system.l2.ReadExReq.mshrMissLatency::cpu.data    186467500                       # number of ReadExReq MSHR miss ticks (Tick)
> system.l2.ReadExReq.mshrMissLatency::total    186467500                       # number of ReadExReq MSHR miss ticks (Tick)
920,921c919,920
< system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68967.611336                       # average ReadExReq mshr miss latency ((Tick/Count))
< system.l2.ReadExReq.avgMshrMissLatency::total 68967.611336                       # average ReadExReq mshr miss latency ((Tick/Count))
---
> system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68629.922709                       # average ReadExReq mshr miss latency ((Tick/Count))
> system.l2.ReadExReq.avgMshrMissLatency::total 68629.922709                       # average ReadExReq mshr miss latency ((Tick/Count))
926,927c925,926
< system.l2.ReadSharedReq.missLatency::cpu.data     10589000                       # number of ReadSharedReq miss ticks (Tick)
< system.l2.ReadSharedReq.missLatency::total     10589000                       # number of ReadSharedReq miss ticks (Tick)
---
> system.l2.ReadSharedReq.missLatency::cpu.data     10616500                       # number of ReadSharedReq miss ticks (Tick)
> system.l2.ReadSharedReq.missLatency::total     10616500                       # number of ReadSharedReq miss ticks (Tick)
932,933c931,932
< system.l2.ReadSharedReq.avgMissLatency::cpu.data 85395.161290                       # average ReadSharedReq miss latency ((Tick/Count))
< system.l2.ReadSharedReq.avgMissLatency::total 85395.161290                       # average ReadSharedReq miss latency ((Tick/Count))
---
> system.l2.ReadSharedReq.avgMissLatency::cpu.data 85616.935484                       # average ReadSharedReq miss latency ((Tick/Count))
> system.l2.ReadSharedReq.avgMissLatency::total 85616.935484                       # average ReadSharedReq miss latency ((Tick/Count))
936,937c935,936
< system.l2.ReadSharedReq.mshrMissLatency::cpu.data      9349000                       # number of ReadSharedReq MSHR miss ticks (Tick)
< system.l2.ReadSharedReq.mshrMissLatency::total      9349000                       # number of ReadSharedReq MSHR miss ticks (Tick)
---
> system.l2.ReadSharedReq.mshrMissLatency::cpu.data      9376500                       # number of ReadSharedReq MSHR miss ticks (Tick)
> system.l2.ReadSharedReq.mshrMissLatency::total      9376500                       # number of ReadSharedReq MSHR miss ticks (Tick)
940,941c939,940
< system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75395.161290                       # average ReadSharedReq mshr miss latency ((Tick/Count))
< system.l2.ReadSharedReq.avgMshrMissLatency::total 75395.161290                       # average ReadSharedReq mshr miss latency ((Tick/Count))
---
> system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75616.935484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
> system.l2.ReadSharedReq.avgMshrMissLatency::total 75616.935484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
950,951c949,950
< system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
< system.l2.tags.tagsInUse                 23127.609650                       # Average ticks per tags in use ((Tick/Count))
---
> system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
> system.l2.tags.tagsInUse                 23135.512800                       # Average ticks per tags in use ((Tick/Count))
956,962c955,961
< system.l2.tags.occupancies::writebacks   21918.490438                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.l2.tags.occupancies::cpu.inst       166.916891                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.l2.tags.occupancies::cpu.data      1042.202321                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.l2.tags.avgOccs::writebacks           0.668899                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.l2.tags.avgOccs::cpu.inst             0.005094                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.l2.tags.avgOccs::cpu.data             0.031805                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.l2.tags.avgOccs::total                0.705799                       # Average percentage of cache occupancy ((Ratio/Tick))
---
> system.l2.tags.occupancies::writebacks   21926.429797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.l2.tags.occupancies::cpu.inst       166.841404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.l2.tags.occupancies::cpu.data      1042.241599                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.l2.tags.avgOccs::writebacks           0.669142                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.l2.tags.avgOccs::cpu.inst             0.005092                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.l2.tags.avgOccs::cpu.data             0.031807                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.l2.tags.avgOccs::total                0.706040                       # Average percentage of cache occupancy ((Ratio/Tick))
964,965c963,964
< system.l2.tags.ageTaskId_1024::0                 1193                       # Occupied blocks per task id, per block age (Count)
< system.l2.tags.ageTaskId_1024::1                10746                       # Occupied blocks per task id, per block age (Count)
---
> system.l2.tags.ageTaskId_1024::0                 1195                       # Occupied blocks per task id, per block age (Count)
> system.l2.tags.ageTaskId_1024::1                10744                       # Occupied blocks per task id, per block age (Count)
970c969
< system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
976,979c975,978
< system.mem_ctrls.numReadWriteTurnArounds          588                       # Number of turnarounds from READ to WRITE (Count)
< system.mem_ctrls.numWriteReadTurnArounds          589                       # Number of turnarounds from WRITE to READ (Count)
< system.mem_ctrls.numStayReadState               16011                       # Number of times bus staying in READ state (Count)
< system.mem_ctrls.numStayWriteState              66736                       # Number of times bus staying in WRITE state (Count)
---
> system.mem_ctrls.numReadWriteTurnArounds          581                       # Number of turnarounds from READ to WRITE (Count)
> system.mem_ctrls.numWriteReadTurnArounds          582                       # Number of turnarounds from WRITE to READ (Count)
> system.mem_ctrls.numStayReadState               15812                       # Number of times bus staying in READ state (Count)
> system.mem_ctrls.numStayWriteState              66797                       # Number of times bus staying in WRITE state (Count)
988c987
< system.mem_ctrls.avgWrQLen                      16.38                       # Average write queue length when enqueuing ((Count/Tick))
---
> system.mem_ctrls.avgWrQLen                      16.40                       # Average write queue length when enqueuing ((Count/Tick))
990c989
< system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry (Count)
---
> system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry (Count)
1005,1008c1004,1007
< system.mem_ctrls.rdQLenPdf::0                    1455                       # What read queue length does an incoming req see (Count)
< system.mem_ctrls.rdQLenPdf::1                    1240                       # What read queue length does an incoming req see (Count)
< system.mem_ctrls.rdQLenPdf::2                     498                       # What read queue length does an incoming req see (Count)
< system.mem_ctrls.rdQLenPdf::3                      52                       # What read queue length does an incoming req see (Count)
---
> system.mem_ctrls.rdQLenPdf::0                    1467                       # What read queue length does an incoming req see (Count)
> system.mem_ctrls.rdQLenPdf::1                    1241                       # What read queue length does an incoming req see (Count)
> system.mem_ctrls.rdQLenPdf::2                     489                       # What read queue length does an incoming req see (Count)
> system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see (Count)
1052,1104c1051,1103
< system.mem_ctrls.wrQLenPdf::15                    589                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::16                   1182                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::17                   2320                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::18                   1672                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::19                   4314                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::20                   3435                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::21                   5782                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::22                   4167                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::23                   6324                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::24                   5615                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::25                   5355                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::26                   5020                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::27                   3047                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::28                   2679                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::29                   2246                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::30                   1509                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::31                    969                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::32                   1005                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::33                    310                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::34                    332                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::35                    184                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::36                    214                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::37                    240                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::38                    233                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::39                    239                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::40                    202                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::41                    308                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::42                    204                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::43                    273                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::44                    277                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::45                    243                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::46                    318                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::47                    250                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::48                    291                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::49                    308                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::50                    280                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::51                    295                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::52                    241                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::53                    295                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::54                    277                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::55                    251                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::56                    304                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::57                    305                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::58                    224                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::59                    240                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::60                    210                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::62                     70                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.wrQLenPdf::63                     67                       # What write queue length does an incoming req see (Count)
< system.mem_ctrls.rdPerTurnAround::samples          589                       # Reads before turning the bus around for writes (Count)
< system.mem_ctrls.rdPerTurnAround::mean       5.536503                       # Reads before turning the bus around for writes (Count)
< system.mem_ctrls.rdPerTurnAround::stdev    134.367164                       # Reads before turning the bus around for writes (Count)
< system.mem_ctrls.rdPerTurnAround::0-127           588     99.83%     99.83% # Reads before turning the bus around for writes (Count)
---
> system.mem_ctrls.wrQLenPdf::15                    582                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::16                   1125                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::17                   2299                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::18                   1713                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::19                   4176                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::20                   3514                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::21                   5793                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::22                   4111                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::23                   6274                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::24                   5632                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::25                   5361                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::26                   5044                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::27                   3017                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::28                   2719                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::29                   2280                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::30                   1556                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::31                    980                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::32                    997                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::33                    328                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::34                    325                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::35                    229                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::36                    213                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::37                    237                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::38                    216                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::39                    238                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::40                    243                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::41                    295                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::42                    275                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::43                    291                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::44                    314                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::45                    272                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::46                    313                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::47                    272                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::48                    252                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::49                    285                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::50                    258                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::51                    272                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::52                    223                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::53                    285                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::54                    295                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::55                    253                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::56                    264                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::57                    318                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::58                    212                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::59                    230                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::60                    213                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::61                    130                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::62                     69                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.wrQLenPdf::63                     53                       # What write queue length does an incoming req see (Count)
> system.mem_ctrls.rdPerTurnAround::samples          582                       # Reads before turning the bus around for writes (Count)
> system.mem_ctrls.rdPerTurnAround::mean       5.603093                       # Reads before turning the bus around for writes (Count)
> system.mem_ctrls.rdPerTurnAround::stdev    135.172799                       # Reads before turning the bus around for writes (Count)
> system.mem_ctrls.rdPerTurnAround::0-127           581     99.83%     99.83% # Reads before turning the bus around for writes (Count)
1106,1141c1105,1139
< system.mem_ctrls.rdPerTurnAround::total           589                       # Reads before turning the bus around for writes (Count)
< system.mem_ctrls.wrPerTurnAround::samples          588                       # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::mean     109.819728                       # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::gmean     97.217508                       # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::stdev     52.117167                       # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::16-23            11      1.87%      1.87% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::24-31            14      2.38%      4.25% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::32-39             6      1.02%      5.27% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::40-47             4      0.68%      5.95% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::48-55            78     13.27%     19.22% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::56-63             1      0.17%     19.39% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::64-71             5      0.85%     20.24% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::72-79             1      0.17%     20.41% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::80-87           113     19.22%     39.63% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::88-95             3      0.51%     40.14% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::96-103            3      0.51%     40.65% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::104-111            8      1.36%     42.01% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::112-119          105     17.86%     59.86% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::120-127            1      0.17%     60.03% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::128-135          169     28.74%     88.78% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::160-167            1      0.17%     88.95% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::168-175           16      2.72%     91.67% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::176-183            9      1.53%     93.20% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::184-191            5      0.85%     94.05% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::192-199            7      1.19%     95.24% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::200-207            5      0.85%     96.09% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::224-231            1      0.17%     96.26% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::248-255            1      0.17%     96.43% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::256-263            5      0.85%     97.28% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::272-279            7      1.19%     98.47% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::280-287            1      0.17%     98.64% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::288-295            3      0.51%     99.15% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::296-303            1      0.17%     99.32% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::304-311            1      0.17%     99.49% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::312-319            3      0.51%    100.00% # Writes before turning the bus around for reads (Count)
< system.mem_ctrls.wrPerTurnAround::total           588                       # Writes before turning the bus around for reads (Count)
---
> system.mem_ctrls.rdPerTurnAround::total           582                       # Reads before turning the bus around for writes (Count)
> system.mem_ctrls.wrPerTurnAround::samples          581                       # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::mean     111.149742                       # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::gmean     97.930743                       # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::stdev     53.798122                       # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::16-23            12      2.07%      2.07% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::24-31            15      2.58%      4.65% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::32-39             9      1.55%      6.20% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::40-47             1      0.17%      6.37% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::48-55            72     12.39%     18.76% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::56-63             1      0.17%     18.93% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::64-71             3      0.52%     19.45% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::72-79             1      0.17%     19.62% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::80-87           107     18.42%     38.04% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::88-95             1      0.17%     38.21% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::96-103            3      0.52%     38.73% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::104-111           11      1.89%     40.62% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::112-119          116     19.97%     60.59% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::120-127            1      0.17%     60.76% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::128-135          161     27.71%     88.47% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::160-167            1      0.17%     88.64% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::168-175           10      1.72%     90.36% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::176-183            6      1.03%     91.39% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::184-191            8      1.38%     92.77% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::192-199           15      2.58%     95.35% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::200-207            1      0.17%     95.52% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::248-255            4      0.69%     96.21% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::256-263            4      0.69%     96.90% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::272-279            5      0.86%     97.76% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::280-287            2      0.34%     98.11% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::288-295            3      0.52%     98.62% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::296-303            4      0.69%     99.31% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::304-311            2      0.34%     99.66% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::312-319            2      0.34%    100.00% # Writes before turning the bus around for reads (Count)
> system.mem_ctrls.wrPerTurnAround::total           581                       # Writes before turning the bus around for reads (Count)
1145,1148c1143,1146
< system.mem_ctrls.avgRdBWSys              212415860.96238720                       # Average system read bandwidth in Byte/s ((Byte/Second))
< system.mem_ctrls.avgWrBWSys              4224932584.44691706                       # Average system write bandwidth in Byte/s ((Byte/Second))
< system.mem_ctrls.totGap                     982513500                       # Total gap between requests (Tick)
< system.mem_ctrls.avgGap                      14422.85                       # Average gap between requests ((Tick/Count))
---
> system.mem_ctrls.avgRdBWSys              212485065.49800423                       # Average system read bandwidth in Byte/s ((Byte/Second))
> system.mem_ctrls.avgWrBWSys              4226309056.50599575                       # Average system write bandwidth in Byte/s ((Byte/Second))
> system.mem_ctrls.totGap                     982193500                       # Total gap between requests (Tick)
> system.mem_ctrls.avgGap                      14418.15                       # Average gap between requests ((Tick/Count))
1151,1154c1149,1152
< system.mem_ctrls.requestorWriteBytes::writebacks      4149824                       # Per-requestor bytes write to memory (Byte)
< system.mem_ctrls.requestorReadRate::cpu.inst 27358068.569212704897                       # Per-requestor bytes read from memory rate ((Byte/Second))
< system.mem_ctrls.requestorReadRate::cpu.data 185057792.393174499273                       # Per-requestor bytes read from memory rate ((Byte/Second))
< system.mem_ctrls.requestorWriteRate::writebacks 4223629819.276954650879                       # Per-requestor bytes write to memory rate ((Byte/Second))
---
> system.mem_ctrls.requestorWriteBytes::writebacks      4148864                       # Per-requestor bytes write to memory (Byte)
> system.mem_ctrls.requestorReadRate::cpu.inst 27366981.756872668862                       # Per-requestor bytes read from memory rate ((Byte/Second))
> system.mem_ctrls.requestorReadRate::cpu.data 185118083.741131544113                       # Per-requestor bytes read from memory rate ((Byte/Second))
> system.mem_ctrls.requestorWriteRate::writebacks 4224028474.692923069000                       # Per-requestor bytes write to memory rate ((Byte/Second))
1158,1163c1156,1161
< system.mem_ctrls.requestorReadTotalLat::cpu.inst     11885000                       # Per-requestor read total memory access latency (Tick)
< system.mem_ctrls.requestorReadTotalLat::cpu.data     78704500                       # Per-requestor read total memory access latency (Tick)
< system.mem_ctrls.requestorWriteTotalLat::writebacks  18606098250                       # Per-requestor write total memory access latency (Tick)
< system.mem_ctrls.requestorReadAvgLat::cpu.inst     28297.62                       # Per-requestor read average memory access latency ((Tick/Count))
< system.mem_ctrls.requestorReadAvgLat::cpu.data     27703.10                       # Per-requestor read average memory access latency ((Tick/Count))
< system.mem_ctrls.requestorWriteAvgLat::writebacks    286861.11                       # Per-requestor write average memory access latency ((Tick/Count))
---
> system.mem_ctrls.requestorReadTotalLat::cpu.inst     12163500                       # Per-requestor read total memory access latency (Tick)
> system.mem_ctrls.requestorReadTotalLat::cpu.data     77802750                       # Per-requestor read total memory access latency (Tick)
> system.mem_ctrls.requestorWriteTotalLat::writebacks  18630907750                       # Per-requestor write total memory access latency (Tick)
> system.mem_ctrls.requestorReadAvgLat::cpu.inst     28960.71                       # Per-requestor read average memory access latency ((Tick/Count))
> system.mem_ctrls.requestorReadAvgLat::cpu.data     27385.69                       # Per-requestor read average memory access latency ((Tick/Count))
> system.mem_ctrls.requestorWriteAvgLat::writebacks    287243.61                       # Per-requestor write average memory access latency ((Tick/Count))
1176,1186c1174,1184
< system.mem_ctrls.dram.bwRead::cpu.inst       27358069                       # Total read bandwidth from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwRead::cpu.data      185057792                       # Total read bandwidth from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwRead::total         212415861                       # Total read bandwidth from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwInstRead::cpu.inst     27358069                       # Instruction read bandwidth from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwInstRead::total      27358069                       # Instruction read bandwidth from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwWrite::writebacks   4224932584                       # Write bandwidth from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwWrite::total       4224932584                       # Write bandwidth from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwTotal::writebacks   4224932584                       # Total bandwidth to/from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwTotal::cpu.inst      27358069                       # Total bandwidth to/from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwTotal::cpu.data     185057792                       # Total bandwidth to/from this memory ((Byte/Second))
< system.mem_ctrls.dram.bwTotal::total       4437348445                       # Total bandwidth to/from this memory ((Byte/Second))
---
> system.mem_ctrls.dram.bwRead::cpu.inst       27366982                       # Total read bandwidth from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwRead::cpu.data      185118084                       # Total read bandwidth from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwRead::total         212485065                       # Total read bandwidth from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwInstRead::cpu.inst     27366982                       # Instruction read bandwidth from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwInstRead::total      27366982                       # Instruction read bandwidth from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwWrite::writebacks   4226309057                       # Write bandwidth from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwWrite::total       4226309057                       # Write bandwidth from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwTotal::writebacks   4226309057                       # Total bandwidth to/from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwTotal::cpu.inst      27366982                       # Total bandwidth to/from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwTotal::cpu.data     185118084                       # Total bandwidth to/from this memory ((Byte/Second))
> system.mem_ctrls.dram.bwTotal::total       4438794122                       # Total bandwidth to/from this memory ((Byte/Second))
1188c1186
< system.mem_ctrls.dram.writeBursts               64841                       # Number of DRAM write bursts (Count)
---
> system.mem_ctrls.dram.writeBursts               64826                       # Number of DRAM write bursts (Count)
1215c1213
< system.mem_ctrls.dram.perBankWrBursts::10         4109                       # Per bank write bursts (Count)
---
> system.mem_ctrls.dram.perBankWrBursts::10         4094                       # Per bank write bursts (Count)
1221c1219
< system.mem_ctrls.dram.totQLat                29445750                       # Total ticks spent queuing (Tick)
---
> system.mem_ctrls.dram.totQLat                28822500                       # Total ticks spent queuing (Tick)
1223,1224c1221,1222
< system.mem_ctrls.dram.totMemAccLat           90589500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
< system.mem_ctrls.dram.avgQLat                 9029.67                       # Average queueing delay per DRAM burst ((Tick/Count))
---
> system.mem_ctrls.dram.totMemAccLat           89966250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
> system.mem_ctrls.dram.avgQLat                 8838.55                       # Average queueing delay per DRAM burst ((Tick/Count))
1226,1229c1224,1227
< system.mem_ctrls.dram.avgMemAccLat           27779.67                       # Average memory access latency per DRAM burst ((Tick/Count))
< system.mem_ctrls.dram.readRowHits                2875                       # Number of row buffer hits during reads (Count)
< system.mem_ctrls.dram.writeRowHits              60670                       # Number of row buffer hits during writes (Count)
< system.mem_ctrls.dram.readRowHitRate            88.16                       # Row buffer hit rate for reads (Ratio)
---
> system.mem_ctrls.dram.avgMemAccLat           27588.55                       # Average memory access latency per DRAM burst ((Tick/Count))
> system.mem_ctrls.dram.readRowHits                2873                       # Number of row buffer hits during reads (Count)
> system.mem_ctrls.dram.writeRowHits              60657                       # Number of row buffer hits during writes (Count)
> system.mem_ctrls.dram.readRowHitRate            88.10                       # Row buffer hit rate for reads (Ratio)
1231,1244c1229,1242
< system.mem_ctrls.dram.bytesPerActivate::samples         4555                       # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::mean   956.599780                       # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::gmean   886.627500                       # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::stdev   217.705176                       # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::0-127          118      2.59%      2.59% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::128-255           74      1.62%      4.22% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::256-383           44      0.97%      5.18% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::384-511           97      2.13%      7.31% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::512-639           33      0.72%      8.04% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::640-767           24      0.53%      8.56% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::768-895           44      0.97%      9.53% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::896-1023           61      1.34%     10.87% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::1024-1151         4060     89.13%    100.00% # Bytes accessed per row activation (Byte)
< system.mem_ctrls.dram.bytesPerActivate::total         4555                       # Bytes accessed per row activation (Byte)
---
> system.mem_ctrls.dram.bytesPerActivate::samples         4556                       # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::mean   956.347673                       # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::gmean   887.559677                       # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::stdev   217.292661                       # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::0-127          110      2.41%      2.41% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::128-255           81      1.78%      4.19% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::256-383           51      1.12%      5.31% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::384-511           90      1.98%      7.29% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::512-639           31      0.68%      7.97% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::640-767           33      0.72%      8.69% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::768-895           46      1.01%      9.70% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::896-1023           51      1.12%     10.82% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::1024-1151         4063     89.18%    100.00% # Bytes accessed per row activation (Byte)
> system.mem_ctrls.dram.bytesPerActivate::total         4556                       # Bytes accessed per row activation (Byte)
1246,1248c1244,1246
< system.mem_ctrls.dram.bytesWritten            4149824                       # Total bytes written (Byte)
< system.mem_ctrls.dram.avgRdBW              212.415861                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
< system.mem_ctrls.dram.avgWrBW             4223.629819                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
---
> system.mem_ctrls.dram.bytesWritten            4148864                       # Total bytes written (Byte)
> system.mem_ctrls.dram.avgRdBW              212.485065                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
> system.mem_ctrls.dram.avgWrBW             4224.028475                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
1254,1256c1252,1254
< system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
< system.mem_ctrls.dram.rank0.actEnergy        16229220                       # Energy for activate commands per rank (pJ) (Joule)
< system.mem_ctrls.dram.rank0.preEnergy         8626035                       # Energy for precharge commands per rank (pJ) (Joule)
---
> system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
> system.mem_ctrls.dram.rank0.actEnergy        16250640                       # Energy for activate commands per rank (pJ) (Joule)
> system.mem_ctrls.dram.rank0.preEnergy         8637420                       # Energy for precharge commands per rank (pJ) (Joule)
1260,1261c1258,1259
< system.mem_ctrls.dram.rank0.actBackEnergy    264437820                       # Energy for active background per rank (pJ) (Joule)
< system.mem_ctrls.dram.rank0.preBackEnergy    154605600                       # Energy for precharge background per rank (pJ) (Joule)
---
> system.mem_ctrls.dram.rank0.actBackEnergy    269827740                       # Energy for active background per rank (pJ) (Joule)
> system.mem_ctrls.dram.rank0.preBackEnergy    149943840                       # Energy for precharge background per rank (pJ) (Joule)
1265,1266c1263,1264
< system.mem_ctrls.dram.rank0.totalEnergy     700569495                       # Total energy per rank (pJ) (Joule)
< system.mem_ctrls.dram.rank0.averagePower   713.029326                       # Core power per rank (mW) (Watt)
---
> system.mem_ctrls.dram.rank0.totalEnergy     701330460                       # Total energy per rank (pJ) (Joule)
> system.mem_ctrls.dram.rank0.averagePower   714.036380                       # Core power per rank (mW) (Watt)
1268c1266
< system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    389438500                       # Time in different power states (Tick)
---
> system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    378107000                       # Time in different power states (Tick)
1272c1270
< system.mem_ctrls.dram.rank0.pwrStateTime::ACT    560327000                       # Time in different power states (Tick)
---
> system.mem_ctrls.dram.rank0.pwrStateTime::ACT    571338500                       # Time in different power states (Tick)
1274,1275c1272,1273
< system.mem_ctrls.dram.rank1.actEnergy        16307760                       # Energy for activate commands per rank (pJ) (Joule)
< system.mem_ctrls.dram.rank1.preEnergy         8656395                       # Energy for precharge commands per rank (pJ) (Joule)
---
> system.mem_ctrls.dram.rank1.actEnergy        16286340                       # Energy for activate commands per rank (pJ) (Joule)
> system.mem_ctrls.dram.rank1.preEnergy         8648805                       # Energy for precharge commands per rank (pJ) (Joule)
1277c1275
< system.mem_ctrls.dram.rank1.writeEnergy     169879680                       # Energy for write commands per rank (pJ) (Joule)
---
> system.mem_ctrls.dram.rank1.writeEnergy     169806600                       # Energy for write commands per rank (pJ) (Joule)
1279,1280c1277,1278
< system.mem_ctrls.dram.rank1.actBackEnergy    278987640                       # Energy for active background per rank (pJ) (Joule)
< system.mem_ctrls.dram.rank1.preBackEnergy    142353120                       # Energy for precharge background per rank (pJ) (Joule)
---
> system.mem_ctrls.dram.rank1.actBackEnergy    274900740                       # Energy for active background per rank (pJ) (Joule)
> system.mem_ctrls.dram.rank1.preBackEnergy    145671840                       # Energy for precharge background per rank (pJ) (Joule)
1284,1285c1282,1283
< system.mem_ctrls.dram.rank1.totalEnergy     706245615                       # Total energy per rank (pJ) (Joule)
< system.mem_ctrls.dram.rank1.averagePower   718.806397                       # Core power per rank (mW) (Watt)
---
> system.mem_ctrls.dram.rank1.totalEnergy     705375345                       # Total energy per rank (pJ) (Joule)
> system.mem_ctrls.dram.rank1.averagePower   718.154546                       # Core power per rank (mW) (Watt)
1287c1285
< system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    358390500                       # Time in different power states (Tick)
---
> system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    366440000                       # Time in different power states (Tick)
1291c1289
< system.mem_ctrls.dram.rank1.pwrStateTime::ACT    591375000                       # Time in different power states (Tick)
---
> system.mem_ctrls.dram.rank1.pwrStateTime::ACT    583005500                       # Time in different power states (Tick)
1293c1291
< system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
1317,1318c1315,1316
< system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
< system.membus.reqLayer0.occupancy           434403250                       # Layer occupancy (ticks) (Tick)
---
> system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
> system.membus.reqLayer0.occupancy           434409250                       # Layer occupancy (ticks) (Tick)
1320c1318
< system.membus.respLayer1.occupancy           17221500                       # Layer occupancy (ticks) (Tick)
---
> system.membus.respLayer1.occupancy           17213500                       # Layer occupancy (ticks) (Tick)
1322,1323c1320,1321
< system.membus.snoop_filter.totRequests         164340                       # Total number of requests made to the snoop filter. (Count)
< system.membus.snoop_filter.hitSingleRequests        65158                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
---
> system.membus.snoop_filter.totRequests         164338                       # Total number of requests made to the snoop filter. (Count)
> system.membus.snoop_filter.hitSingleRequests        65156                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
1357c1355
< system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    982525500                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    982205500                       # Cumulative time (in ticks) in various power states (Tick)
