#! /home/abrka/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-516-g615a01c6c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556288d80 .scope module, "tb_top" "tb_top" 2 3;
 .timescale 0 0;
P_0x55555625a090 .param/l "CLK_PERIOD" 1 2 50, +C4<00000000000000000000000000001010>;
v0x5555562c4db0_0 .var "clk", 0 0;
L_0x7f9b56fc3060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555562c4e70_0 .net "cpu_i_exec", 0 0, L_0x7f9b56fc3060;  1 drivers
v0x5555562c4f30_0 .net "cpu_o_fin", 0 0, v0x5555562c27d0_0;  1 drivers
v0x5555562c5030_0 .net "mem_i_addr", 31 0, v0x5555562c2610_0;  1 drivers
v0x5555562c5120_0 .net "mem_i_data", 31 0, v0x5555562c26f0_0;  1 drivers
v0x5555562c5260_0 .net "mem_i_exec", 0 0, v0x5555562c2890_0;  1 drivers
v0x5555562c5350_0 .net "mem_i_sel", 2 0, v0x5555562c2950_0;  1 drivers
v0x5555562c5440_0 .net "mem_i_we", 0 0, v0x5555562c2e40_0;  1 drivers
v0x5555562c5530_0 .net "mem_o_busy", 0 0, v0x5555562c48a0_0;  1 drivers
v0x5555562c55d0_0 .net "mem_o_data", 31 0, v0x5555562c4970_0;  1 drivers
v0x5555562c56c0_0 .net "mem_o_fin", 0 0, v0x5555562c4a40_0;  1 drivers
v0x5555562c57b0_0 .var "reset", 0 0;
S_0x555556287a70 .scope module, "u_cpu" "cpu" 2 33, 3 1 0, S_0x555556288d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_exec";
    .port_info 3 /INPUT 1 "i_fin";
    .port_info 4 /INPUT 1 "i_busy";
    .port_info 5 /INPUT 32 "i_data";
    .port_info 6 /OUTPUT 32 "o_data";
    .port_info 7 /OUTPUT 32 "o_addr";
    .port_info 8 /OUTPUT 1 "o_we";
    .port_info 9 /OUTPUT 3 "o_sel";
    .port_info 10 /OUTPUT 1 "o_mem_exec";
    .port_info 11 /OUTPUT 1 "o_fin";
P_0x5555561e8d10 .param/l "S_END_MEM_READ" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x5555561e8d50 .param/l "S_END_MEM_READ_INSTR" 0 3 21, +C4<00000000000000000000000000000100>;
P_0x5555561e8d90 .param/l "S_END_MEM_WRITE_INSTR" 0 3 22, +C4<00000000000000000000000000000101>;
P_0x5555561e8dd0 .param/l "S_EXEC" 0 3 20, +C4<00000000000000000000000000000011>;
P_0x5555561e8e10 .param/l "S_IDLE" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x5555561e8e50 .param/l "S_INC" 0 3 23, +C4<00000000000000000000000000000110>;
P_0x5555561e8e90 .param/l "S_REQ_MEM_READ" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x5555562d7f30 .functor OR 1, L_0x5555562d9900, L_0x5555562d9e30, C4<0>, C4<0>;
L_0x5555562da260 .functor BUFZ 32, L_0x5555562da040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555562da920 .functor BUFZ 1, L_0x5555562da6e0, C4<0>, C4<0>, C4<0>;
L_0x5555562daa30 .functor BUFZ 1, L_0x5555562da6e0, C4<0>, C4<0>, C4<0>;
L_0x5555562daaf0 .functor BUFZ 3, L_0x5555562d9550, C4<000>, C4<000>, C4<000>;
L_0x5555562dac00 .functor BUFZ 3, L_0x5555562d93c0, C4<000>, C4<000>, C4<000>;
v0x5555562bf2d0_0 .net *"_ivl_1", 4 0, L_0x5555562c7240;  1 drivers
L_0x7f9b56fc3378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555562bf3d0_0 .net/2u *"_ivl_100", 0 0, L_0x7f9b56fc3378;  1 drivers
v0x5555562bf4b0_0 .net *"_ivl_103", 0 0, L_0x5555562da640;  1 drivers
L_0x7f9b56fc30f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562bf570_0 .net *"_ivl_11", 26 0, L_0x7f9b56fc30f0;  1 drivers
v0x5555562bf650_0 .net *"_ivl_13", 4 0, L_0x5555562d7780;  1 drivers
L_0x7f9b56fc3138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562bf730_0 .net *"_ivl_17", 26 0, L_0x7f9b56fc3138;  1 drivers
v0x5555562bf810_0 .net *"_ivl_19", 6 0, L_0x5555562d7a20;  1 drivers
v0x5555562bf8f0_0 .net *"_ivl_21", 4 0, L_0x5555562d7ac0;  1 drivers
v0x5555562bf9d0_0 .net *"_ivl_22", 11 0, L_0x5555562d7bb0;  1 drivers
v0x5555562bfab0_0 .net *"_ivl_27", 11 0, L_0x5555562d7df0;  1 drivers
v0x5555562bfb90_0 .net *"_ivl_31", 0 0, L_0x5555562d7fa0;  1 drivers
v0x5555562bfc70_0 .net *"_ivl_33", 7 0, L_0x5555562d8040;  1 drivers
v0x5555562bfd50_0 .net *"_ivl_35", 0 0, L_0x5555562d82a0;  1 drivers
v0x5555562bfe30_0 .net *"_ivl_37", 9 0, L_0x5555562d8370;  1 drivers
L_0x7f9b56fc3180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555562bff10_0 .net/2u *"_ivl_38", 0 0, L_0x7f9b56fc3180;  1 drivers
v0x5555562bfff0_0 .net *"_ivl_40", 20 0, L_0x5555562d8500;  1 drivers
v0x5555562c00d0_0 .net *"_ivl_45", 0 0, L_0x5555562d88f0;  1 drivers
v0x5555562c01b0_0 .net *"_ivl_47", 0 0, L_0x5555562d8990;  1 drivers
v0x5555562c0290_0 .net *"_ivl_49", 5 0, L_0x5555562d8850;  1 drivers
L_0x7f9b56fc30a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562c0370_0 .net *"_ivl_5", 26 0, L_0x7f9b56fc30a8;  1 drivers
v0x5555562c0450_0 .net *"_ivl_51", 3 0, L_0x5555562d8ae0;  1 drivers
L_0x7f9b56fc31c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555562c0530_0 .net/2u *"_ivl_52", 0 0, L_0x7f9b56fc31c8;  1 drivers
v0x5555562c0610_0 .net *"_ivl_54", 12 0, L_0x5555562d8c40;  1 drivers
v0x5555562c06f0_0 .net *"_ivl_59", 19 0, L_0x5555562d9060;  1 drivers
L_0x7f9b56fc3210 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562c07d0_0 .net/2u *"_ivl_60", 11 0, L_0x7f9b56fc3210;  1 drivers
v0x5555562c08b0_0 .net *"_ivl_7", 4 0, L_0x5555562d74f0;  1 drivers
v0x5555562c0990_0 .net *"_ivl_71", 6 0, L_0x5555562d95f0;  1 drivers
v0x5555562c0a70_0 .net *"_ivl_72", 31 0, L_0x5555562d9790;  1 drivers
L_0x7f9b56fc3258 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562c0b50_0 .net *"_ivl_75", 24 0, L_0x7f9b56fc3258;  1 drivers
L_0x7f9b56fc32a0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5555562c0c30_0 .net/2u *"_ivl_76", 31 0, L_0x7f9b56fc32a0;  1 drivers
v0x5555562c0d10_0 .net *"_ivl_81", 6 0, L_0x5555562d9b30;  1 drivers
v0x5555562c0df0_0 .net *"_ivl_82", 31 0, L_0x5555562d9bd0;  1 drivers
L_0x7f9b56fc32e8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562c0ed0_0 .net *"_ivl_85", 24 0, L_0x7f9b56fc32e8;  1 drivers
L_0x7f9b56fc3330 .functor BUFT 1, C4<00000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x5555562c11c0_0 .net/2u *"_ivl_86", 31 0, L_0x7f9b56fc3330;  1 drivers
v0x5555562c12a0_0 .net *"_ivl_92", 31 0, L_0x5555562da040;  1 drivers
v0x5555562c1380_0 .net *"_ivl_96", 31 0, L_0x5555562da370;  1 drivers
v0x5555562c1460_0 .net "alu_i_a", 31 0, L_0x5555562da260;  1 drivers
v0x5555562c1520_0 .net "alu_i_arith_shift", 0 0, L_0x5555562daa30;  1 drivers
v0x5555562c15c0_0 .net "alu_i_b", 31 0, L_0x5555562da460;  1 drivers
v0x5555562c1660_0 .net "alu_i_branch_op", 2 0, L_0x5555562dac00;  1 drivers
v0x5555562c1700_0 .net "alu_i_op", 2 0, L_0x5555562daaf0;  1 drivers
v0x5555562c17a0_0 .net "alu_i_sub", 0 0, L_0x5555562da920;  1 drivers
v0x5555562c1840_0 .net "alu_o_will_branch", 0 0, v0x5555562befe0_0;  1 drivers
v0x5555562c18e0_0 .net "alu_o_y", 31 0, v0x5555562bf0a0_0;  1 drivers
v0x5555562c19b0_0 .net "alu_sub_or_arith_shift", 0 0, L_0x5555562da6e0;  1 drivers
v0x5555562c1a50_0 .net "branch_instr_offset", 31 0, L_0x5555562d8ea0;  1 drivers
v0x5555562c1af0_0 .net "branch_op", 2 0, L_0x5555562d93c0;  1 drivers
v0x5555562c1bb0_0 .net "i_busy", 0 0, v0x5555562c48a0_0;  alias, 1 drivers
v0x5555562c1c70_0 .net "i_clk", 0 0, v0x5555562c4db0_0;  1 drivers
v0x5555562c1d30_0 .net "i_data", 31 0, v0x5555562c4970_0;  alias, 1 drivers
v0x5555562c1e10_0 .net "i_exec", 0 0, L_0x7f9b56fc3060;  alias, 1 drivers
v0x5555562c1ed0_0 .net "i_fin", 0 0, v0x5555562c4a40_0;  alias, 1 drivers
v0x5555562c1f90_0 .net "i_reset", 0 0, v0x5555562c57b0_0;  1 drivers
v0x5555562c2050_0 .var "instr", 31 0;
v0x5555562c2130_0 .net "instr_sel", 2 0, L_0x5555562d9320;  1 drivers
v0x5555562c2210_0 .net "is_alu_imm_instr", 0 0, L_0x5555562d9900;  1 drivers
v0x5555562c22d0_0 .net "is_alu_instr", 0 0, L_0x5555562d7f30;  1 drivers
v0x5555562c2390_0 .net "is_alu_reg_instr", 0 0, L_0x5555562d9e30;  1 drivers
v0x5555562c2450_0 .net "jalr_instr_offset", 31 0, L_0x5555562d8760;  1 drivers
v0x5555562c2530_0 .net "load_instr_offset", 31 0, L_0x5555562d7e90;  1 drivers
v0x5555562c2610_0 .var "o_addr", 31 0;
v0x5555562c26f0_0 .var "o_data", 31 0;
v0x5555562c27d0_0 .var "o_fin", 0 0;
v0x5555562c2890_0 .var "o_mem_exec", 0 0;
v0x5555562c2950_0 .var "o_sel", 2 0;
v0x5555562c2e40_0 .var "o_we", 0 0;
v0x5555562c2f00_0 .net "op", 2 0, L_0x5555562d9550;  1 drivers
v0x5555562c2fe0_0 .var "pc", 31 0;
v0x5555562c30c0_0 .var/i "r_state", 31 0;
v0x5555562c31a0_0 .net "rd", 31 0, L_0x5555562d7820;  1 drivers
v0x5555562c3280 .array "reg_file", 31 0, 31 0;
v0x5555562c3740_0 .net "rs1", 31 0, L_0x5555562c7340;  1 drivers
v0x5555562c3820_0 .net "rs2", 31 0, L_0x5555562d7610;  1 drivers
v0x5555562c3900_0 .net "store_instr_offset", 31 0, L_0x5555562d7ca0;  1 drivers
v0x5555562c39e0_0 .net "u_instr_offset", 31 0, L_0x5555562d9100;  1 drivers
E_0x555556259450 .event posedge, v0x5555562c1c70_0;
L_0x5555562c7240 .part v0x5555562c2050_0, 15, 5;
L_0x5555562c7340 .concat [ 5 27 0 0], L_0x5555562c7240, L_0x7f9b56fc30a8;
L_0x5555562d74f0 .part v0x5555562c2050_0, 20, 5;
L_0x5555562d7610 .concat [ 5 27 0 0], L_0x5555562d74f0, L_0x7f9b56fc30f0;
L_0x5555562d7780 .part v0x5555562c2050_0, 7, 5;
L_0x5555562d7820 .concat [ 5 27 0 0], L_0x5555562d7780, L_0x7f9b56fc3138;
L_0x5555562d7a20 .part v0x5555562c2050_0, 25, 7;
L_0x5555562d7ac0 .part v0x5555562c2050_0, 7, 5;
L_0x5555562d7bb0 .concat [ 5 7 0 0], L_0x5555562d7ac0, L_0x5555562d7a20;
L_0x5555562d7ca0 .extend/s 32, L_0x5555562d7bb0;
L_0x5555562d7df0 .part v0x5555562c2050_0, 20, 12;
L_0x5555562d7e90 .extend/s 32, L_0x5555562d7df0;
L_0x5555562d7fa0 .part v0x5555562c2050_0, 31, 1;
L_0x5555562d8040 .part v0x5555562c2050_0, 12, 8;
L_0x5555562d82a0 .part v0x5555562c2050_0, 20, 1;
L_0x5555562d8370 .part v0x5555562c2050_0, 21, 10;
LS_0x5555562d8500_0_0 .concat [ 1 10 1 8], L_0x7f9b56fc3180, L_0x5555562d8370, L_0x5555562d82a0, L_0x5555562d8040;
LS_0x5555562d8500_0_4 .concat [ 1 0 0 0], L_0x5555562d7fa0;
L_0x5555562d8500 .concat [ 20 1 0 0], LS_0x5555562d8500_0_0, LS_0x5555562d8500_0_4;
L_0x5555562d8760 .extend/s 32, L_0x5555562d8500;
L_0x5555562d88f0 .part v0x5555562c2050_0, 31, 1;
L_0x5555562d8990 .part v0x5555562c2050_0, 7, 1;
L_0x5555562d8850 .part v0x5555562c2050_0, 25, 6;
L_0x5555562d8ae0 .part v0x5555562c2050_0, 8, 4;
LS_0x5555562d8c40_0_0 .concat [ 1 4 6 1], L_0x7f9b56fc31c8, L_0x5555562d8ae0, L_0x5555562d8850, L_0x5555562d8990;
LS_0x5555562d8c40_0_4 .concat [ 1 0 0 0], L_0x5555562d88f0;
L_0x5555562d8c40 .concat [ 12 1 0 0], LS_0x5555562d8c40_0_0, LS_0x5555562d8c40_0_4;
L_0x5555562d8ea0 .extend/s 32, L_0x5555562d8c40;
L_0x5555562d9060 .part v0x5555562c2050_0, 12, 20;
L_0x5555562d9100 .concat [ 12 20 0 0], L_0x7f9b56fc3210, L_0x5555562d9060;
L_0x5555562d9320 .part v0x5555562c2050_0, 12, 3;
L_0x5555562d93c0 .part v0x5555562c2050_0, 12, 3;
L_0x5555562d9550 .part v0x5555562c2050_0, 12, 3;
L_0x5555562d95f0 .part v0x5555562c2050_0, 0, 7;
L_0x5555562d9790 .concat [ 7 25 0 0], L_0x5555562d95f0, L_0x7f9b56fc3258;
L_0x5555562d9900 .cmp/eq 32, L_0x5555562d9790, L_0x7f9b56fc32a0;
L_0x5555562d9b30 .part v0x5555562c2050_0, 0, 7;
L_0x5555562d9bd0 .concat [ 7 25 0 0], L_0x5555562d9b30, L_0x7f9b56fc32e8;
L_0x5555562d9e30 .cmp/eq 32, L_0x5555562d9bd0, L_0x7f9b56fc3330;
L_0x5555562da040 .array/port v0x5555562c3280, L_0x5555562c7340;
L_0x5555562da370 .array/port v0x5555562c3280, L_0x5555562d7610;
L_0x5555562da460 .functor MUXZ 32, L_0x5555562da370, L_0x5555562d7e90, L_0x5555562d9900, C4<>;
L_0x5555562da640 .part v0x5555562c2050_0, 30, 1;
L_0x5555562da6e0 .functor MUXZ 1, L_0x5555562da640, L_0x7f9b56fc3378, L_0x5555562d9900, C4<>;
S_0x55555628b9a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x555556220230 .param/l "idx" 1 3 80, +C4<00>;
v0x5555562c3280_0 .array/port v0x5555562c3280, 0;
L_0x55555626d7e0 .functor BUFZ 32, v0x5555562c3280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556226cc0_0 .net "reg_file_tmp", 31 0, L_0x55555626d7e0;  1 drivers
S_0x5555562b7790 .scope generate, "genblk1[1]" "genblk1[1]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b79b0 .param/l "idx" 1 3 80, +C4<01>;
v0x5555562c3280_1 .array/port v0x5555562c3280, 1;
L_0x55555626fee0 .functor BUFZ 32, v0x5555562c3280_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556227110_0 .net "reg_file_tmp", 31 0, L_0x55555626fee0;  1 drivers
S_0x5555562b7ab0 .scope generate, "genblk1[2]" "genblk1[2]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b7cb0 .param/l "idx" 1 3 80, +C4<010>;
v0x5555562c3280_2 .array/port v0x5555562c3280, 2;
L_0x5555562c5ad0 .functor BUFZ 32, v0x5555562c3280_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562273f0_0 .net "reg_file_tmp", 31 0, L_0x5555562c5ad0;  1 drivers
S_0x5555562b7db0 .scope generate, "genblk1[3]" "genblk1[3]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b7fb0 .param/l "idx" 1 3 80, +C4<011>;
v0x5555562c3280_3 .array/port v0x5555562c3280, 3;
L_0x5555562c5b40 .functor BUFZ 32, v0x5555562c3280_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556227280_0 .net "reg_file_tmp", 31 0, L_0x5555562c5b40;  1 drivers
S_0x5555562b80d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b8320 .param/l "idx" 1 3 80, +C4<0100>;
v0x5555562c3280_4 .array/port v0x5555562c3280, 4;
L_0x5555562c5bb0 .functor BUFZ 32, v0x5555562c3280_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556226fa0_0 .net "reg_file_tmp", 31 0, L_0x5555562c5bb0;  1 drivers
S_0x5555562b8440 .scope generate, "genblk1[5]" "genblk1[5]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b8640 .param/l "idx" 1 3 80, +C4<0101>;
v0x5555562c3280_5 .array/port v0x5555562c3280, 5;
L_0x5555562c5c50 .functor BUFZ 32, v0x5555562c3280_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555624bcd0_0 .net "reg_file_tmp", 31 0, L_0x5555562c5c50;  1 drivers
S_0x5555562b8760 .scope generate, "genblk1[6]" "genblk1[6]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b8960 .param/l "idx" 1 3 80, +C4<0110>;
v0x5555562c3280_6 .array/port v0x5555562c3280, 6;
L_0x5555562c5d20 .functor BUFZ 32, v0x5555562c3280_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555626f7c0_0 .net "reg_file_tmp", 31 0, L_0x5555562c5d20;  1 drivers
S_0x5555562b8a80 .scope generate, "genblk1[7]" "genblk1[7]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b8c80 .param/l "idx" 1 3 80, +C4<0111>;
v0x5555562c3280_7 .array/port v0x5555562c3280, 7;
L_0x5555562c5df0 .functor BUFZ 32, v0x5555562c3280_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562b8d60_0 .net "reg_file_tmp", 31 0, L_0x5555562c5df0;  1 drivers
S_0x5555562b8e40 .scope generate, "genblk1[8]" "genblk1[8]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b82d0 .param/l "idx" 1 3 80, +C4<01000>;
v0x5555562c3280_8 .array/port v0x5555562c3280, 8;
L_0x5555562c5ec0 .functor BUFZ 32, v0x5555562c3280_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562b90d0_0 .net "reg_file_tmp", 31 0, L_0x5555562c5ec0;  1 drivers
S_0x5555562b91b0 .scope generate, "genblk1[9]" "genblk1[9]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b93b0 .param/l "idx" 1 3 80, +C4<01001>;
v0x5555562c3280_9 .array/port v0x5555562c3280, 9;
L_0x5555562c5f90 .functor BUFZ 32, v0x5555562c3280_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562b9490_0 .net "reg_file_tmp", 31 0, L_0x5555562c5f90;  1 drivers
S_0x5555562b9570 .scope generate, "genblk1[10]" "genblk1[10]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b9770 .param/l "idx" 1 3 80, +C4<01010>;
v0x5555562c3280_10 .array/port v0x5555562c3280, 10;
L_0x5555562c6060 .functor BUFZ 32, v0x5555562c3280_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562b9850_0 .net "reg_file_tmp", 31 0, L_0x5555562c6060;  1 drivers
S_0x5555562b9930 .scope generate, "genblk1[11]" "genblk1[11]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b9b30 .param/l "idx" 1 3 80, +C4<01011>;
v0x5555562c3280_11 .array/port v0x5555562c3280, 11;
L_0x5555562c6130 .functor BUFZ 32, v0x5555562c3280_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562b9c10_0 .net "reg_file_tmp", 31 0, L_0x5555562c6130;  1 drivers
S_0x5555562b9cf0 .scope generate, "genblk1[12]" "genblk1[12]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562b9ef0 .param/l "idx" 1 3 80, +C4<01100>;
v0x5555562c3280_12 .array/port v0x5555562c3280, 12;
L_0x5555562c6200 .functor BUFZ 32, v0x5555562c3280_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562b9fd0_0 .net "reg_file_tmp", 31 0, L_0x5555562c6200;  1 drivers
S_0x5555562ba0b0 .scope generate, "genblk1[13]" "genblk1[13]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562ba2b0 .param/l "idx" 1 3 80, +C4<01101>;
v0x5555562c3280_13 .array/port v0x5555562c3280, 13;
L_0x5555562c62d0 .functor BUFZ 32, v0x5555562c3280_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562ba390_0 .net "reg_file_tmp", 31 0, L_0x5555562c62d0;  1 drivers
S_0x5555562ba470 .scope generate, "genblk1[14]" "genblk1[14]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562ba670 .param/l "idx" 1 3 80, +C4<01110>;
v0x5555562c3280_14 .array/port v0x5555562c3280, 14;
L_0x5555562c63a0 .functor BUFZ 32, v0x5555562c3280_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562ba750_0 .net "reg_file_tmp", 31 0, L_0x5555562c63a0;  1 drivers
S_0x5555562ba830 .scope generate, "genblk1[15]" "genblk1[15]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562baa30 .param/l "idx" 1 3 80, +C4<01111>;
v0x5555562c3280_15 .array/port v0x5555562c3280, 15;
L_0x5555562c6470 .functor BUFZ 32, v0x5555562c3280_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bab10_0 .net "reg_file_tmp", 31 0, L_0x5555562c6470;  1 drivers
S_0x5555562babf0 .scope generate, "genblk1[16]" "genblk1[16]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562badf0 .param/l "idx" 1 3 80, +C4<010000>;
v0x5555562c3280_16 .array/port v0x5555562c3280, 16;
L_0x5555562c6540 .functor BUFZ 32, v0x5555562c3280_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562baed0_0 .net "reg_file_tmp", 31 0, L_0x5555562c6540;  1 drivers
S_0x5555562bafb0 .scope generate, "genblk1[17]" "genblk1[17]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bb1b0 .param/l "idx" 1 3 80, +C4<010001>;
v0x5555562c3280_17 .array/port v0x5555562c3280, 17;
L_0x5555562c6610 .functor BUFZ 32, v0x5555562c3280_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bb290_0 .net "reg_file_tmp", 31 0, L_0x5555562c6610;  1 drivers
S_0x5555562bb370 .scope generate, "genblk1[18]" "genblk1[18]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bb570 .param/l "idx" 1 3 80, +C4<010010>;
v0x5555562c3280_18 .array/port v0x5555562c3280, 18;
L_0x5555562c66e0 .functor BUFZ 32, v0x5555562c3280_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bb650_0 .net "reg_file_tmp", 31 0, L_0x5555562c66e0;  1 drivers
S_0x5555562bb730 .scope generate, "genblk1[19]" "genblk1[19]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bb930 .param/l "idx" 1 3 80, +C4<010011>;
v0x5555562c3280_19 .array/port v0x5555562c3280, 19;
L_0x5555562c67b0 .functor BUFZ 32, v0x5555562c3280_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bba10_0 .net "reg_file_tmp", 31 0, L_0x5555562c67b0;  1 drivers
S_0x5555562bbaf0 .scope generate, "genblk1[20]" "genblk1[20]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bbcf0 .param/l "idx" 1 3 80, +C4<010100>;
v0x5555562c3280_20 .array/port v0x5555562c3280, 20;
L_0x5555562c6880 .functor BUFZ 32, v0x5555562c3280_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bbdd0_0 .net "reg_file_tmp", 31 0, L_0x5555562c6880;  1 drivers
S_0x5555562bbeb0 .scope generate, "genblk1[21]" "genblk1[21]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bc0b0 .param/l "idx" 1 3 80, +C4<010101>;
v0x5555562c3280_21 .array/port v0x5555562c3280, 21;
L_0x5555562c6950 .functor BUFZ 32, v0x5555562c3280_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bc190_0 .net "reg_file_tmp", 31 0, L_0x5555562c6950;  1 drivers
S_0x5555562bc270 .scope generate, "genblk1[22]" "genblk1[22]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bc470 .param/l "idx" 1 3 80, +C4<010110>;
v0x5555562c3280_22 .array/port v0x5555562c3280, 22;
L_0x5555562c6a20 .functor BUFZ 32, v0x5555562c3280_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bc550_0 .net "reg_file_tmp", 31 0, L_0x5555562c6a20;  1 drivers
S_0x5555562bc630 .scope generate, "genblk1[23]" "genblk1[23]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bc830 .param/l "idx" 1 3 80, +C4<010111>;
v0x5555562c3280_23 .array/port v0x5555562c3280, 23;
L_0x5555562c6af0 .functor BUFZ 32, v0x5555562c3280_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bc910_0 .net "reg_file_tmp", 31 0, L_0x5555562c6af0;  1 drivers
S_0x5555562bc9f0 .scope generate, "genblk1[24]" "genblk1[24]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bcbf0 .param/l "idx" 1 3 80, +C4<011000>;
v0x5555562c3280_24 .array/port v0x5555562c3280, 24;
L_0x5555562c6bc0 .functor BUFZ 32, v0x5555562c3280_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bccd0_0 .net "reg_file_tmp", 31 0, L_0x5555562c6bc0;  1 drivers
S_0x5555562bcdb0 .scope generate, "genblk1[25]" "genblk1[25]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bcfb0 .param/l "idx" 1 3 80, +C4<011001>;
v0x5555562c3280_25 .array/port v0x5555562c3280, 25;
L_0x5555562c6c90 .functor BUFZ 32, v0x5555562c3280_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bd090_0 .net "reg_file_tmp", 31 0, L_0x5555562c6c90;  1 drivers
S_0x5555562bd170 .scope generate, "genblk1[26]" "genblk1[26]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bd370 .param/l "idx" 1 3 80, +C4<011010>;
v0x5555562c3280_26 .array/port v0x5555562c3280, 26;
L_0x5555562c6d60 .functor BUFZ 32, v0x5555562c3280_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bd450_0 .net "reg_file_tmp", 31 0, L_0x5555562c6d60;  1 drivers
S_0x5555562bd530 .scope generate, "genblk1[27]" "genblk1[27]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bd730 .param/l "idx" 1 3 80, +C4<011011>;
v0x5555562c3280_27 .array/port v0x5555562c3280, 27;
L_0x5555562c6e30 .functor BUFZ 32, v0x5555562c3280_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bd810_0 .net "reg_file_tmp", 31 0, L_0x5555562c6e30;  1 drivers
S_0x5555562bd8f0 .scope generate, "genblk1[28]" "genblk1[28]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bdaf0 .param/l "idx" 1 3 80, +C4<011100>;
v0x5555562c3280_28 .array/port v0x5555562c3280, 28;
L_0x5555562c6f00 .functor BUFZ 32, v0x5555562c3280_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bdbd0_0 .net "reg_file_tmp", 31 0, L_0x5555562c6f00;  1 drivers
S_0x5555562bdcb0 .scope generate, "genblk1[29]" "genblk1[29]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562bdeb0 .param/l "idx" 1 3 80, +C4<011101>;
v0x5555562c3280_29 .array/port v0x5555562c3280, 29;
L_0x5555562c6fd0 .functor BUFZ 32, v0x5555562c3280_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562bdf90_0 .net "reg_file_tmp", 31 0, L_0x5555562c6fd0;  1 drivers
S_0x5555562be070 .scope generate, "genblk1[30]" "genblk1[30]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562be270 .param/l "idx" 1 3 80, +C4<011110>;
v0x5555562c3280_30 .array/port v0x5555562c3280, 30;
L_0x5555562c70a0 .functor BUFZ 32, v0x5555562c3280_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562be350_0 .net "reg_file_tmp", 31 0, L_0x5555562c70a0;  1 drivers
S_0x5555562be430 .scope generate, "genblk1[31]" "genblk1[31]" 3 80, 3 80 0, S_0x555556287a70;
 .timescale 0 0;
P_0x5555562be630 .param/l "idx" 1 3 80, +C4<011111>;
v0x5555562c3280_31 .array/port v0x5555562c3280, 31;
L_0x5555562c7170 .functor BUFZ 32, v0x5555562c3280_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555562be710_0 .net "reg_file_tmp", 31 0, L_0x5555562c7170;  1 drivers
S_0x5555562be7f0 .scope module, "u_alu" "alu" 3 62, 4 1 0, S_0x555556287a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /OUTPUT 32 "o_y";
    .port_info 3 /INPUT 3 "i_op";
    .port_info 4 /INPUT 1 "i_sub";
    .port_info 5 /INPUT 1 "i_arith_shift";
    .port_info 6 /INPUT 3 "i_branch_op";
    .port_info 7 /OUTPUT 1 "o_will_branch";
v0x5555562bea90_0 .net "i_a", 31 0, L_0x5555562da260;  alias, 1 drivers
v0x5555562beb90_0 .net "i_arith_shift", 0 0, L_0x5555562daa30;  alias, 1 drivers
v0x5555562bec50_0 .net "i_b", 31 0, L_0x5555562da460;  alias, 1 drivers
v0x5555562bed10_0 .net "i_branch_op", 2 0, L_0x5555562dac00;  alias, 1 drivers
v0x5555562bedf0_0 .net "i_op", 2 0, L_0x5555562daaf0;  alias, 1 drivers
v0x5555562bef20_0 .net "i_sub", 0 0, L_0x5555562da920;  alias, 1 drivers
v0x5555562befe0_0 .var "o_will_branch", 0 0;
v0x5555562bf0a0_0 .var "o_y", 31 0;
E_0x55555620adc0 .event anyedge, v0x5555562bed10_0, v0x5555562bea90_0, v0x5555562bec50_0;
E_0x5555562a30e0/0 .event anyedge, v0x5555562bedf0_0, v0x5555562bef20_0, v0x5555562bea90_0, v0x5555562bec50_0;
E_0x5555562a30e0/1 .event anyedge, v0x5555562beb90_0;
E_0x5555562a30e0 .event/or E_0x5555562a30e0/0, E_0x5555562a30e0/1;
S_0x5555562c3c40 .scope module, "u_mem" "mem" 2 16, 5 1 0, S_0x555556288d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_exec";
    .port_info 3 /INPUT 32 "i_data";
    .port_info 4 /INPUT 32 "i_addr";
    .port_info 5 /INPUT 1 "i_we";
    .port_info 6 /INPUT 3 "i_sel";
    .port_info 7 /OUTPUT 32 "o_data";
    .port_info 8 /OUTPUT 1 "o_fin";
    .port_info 9 /OUTPUT 1 "o_busy";
P_0x5555562c3df0 .param/l "S_IDLE" 0 5 19, +C4<00000000000000000000000000000001>;
P_0x5555562c3e30 .param/l "S_READ" 0 5 20, +C4<00000000000000000000000000000010>;
P_0x5555562c3e70 .param/l "S_WRITE" 0 5 21, +C4<00000000000000000000000000000011>;
v0x5555562c4040_0 .net *"_ivl_2", 29 0, L_0x5555562c58a0;  1 drivers
L_0x7f9b56fc3018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555562c4120_0 .net *"_ivl_4", 1 0, L_0x7f9b56fc3018;  1 drivers
v0x5555562c4200_0 .net "i_addr", 31 0, v0x5555562c2610_0;  alias, 1 drivers
v0x5555562c4300_0 .net "i_clk", 0 0, v0x5555562c4db0_0;  alias, 1 drivers
v0x5555562c43d0_0 .net "i_data", 31 0, v0x5555562c26f0_0;  alias, 1 drivers
v0x5555562c44c0_0 .net "i_exec", 0 0, v0x5555562c2890_0;  alias, 1 drivers
v0x5555562c4590_0 .net "i_reset", 0 0, v0x5555562c57b0_0;  alias, 1 drivers
v0x5555562c4660_0 .net "i_sel", 2 0, v0x5555562c2950_0;  alias, 1 drivers
v0x5555562c4730_0 .net "i_we", 0 0, v0x5555562c2e40_0;  alias, 1 drivers
v0x5555562c4800 .array "mem_array", 31 0, 31 0;
v0x5555562c48a0_0 .var "o_busy", 0 0;
v0x5555562c4970_0 .var "o_data", 31 0;
v0x5555562c4a40_0 .var "o_fin", 0 0;
v0x5555562c4b10_0 .var/i "r_state", 31 0;
v0x5555562c4bb0_0 .net "word_addr", 31 0, L_0x5555562c5940;  1 drivers
L_0x5555562c58a0 .part v0x5555562c2610_0, 2, 30;
L_0x5555562c5940 .concat [ 30 2 0 0], L_0x5555562c58a0, L_0x7f9b56fc3018;
    .scope S_0x5555562c3c40;
T_0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555562c4b10_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5555562c3c40;
T_1 ;
    %vpi_call 5 17 "$readmemb", "data.txt", v0x5555562c4800 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5555562c3c40;
T_2 ;
    %wait E_0x555556259450;
    %load/vec4 v0x5555562c4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555562c4b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c4a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c4970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c48a0_0, 0;
T_2.0 ;
    %load/vec4 v0x5555562c44c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5555562c4b10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c4a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c48a0_0, 0;
    %pushi/vec4 4042322160, 0, 32;
    %assign/vec4 v0x5555562c4970_0, 0;
    %load/vec4 v0x5555562c44c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.9, 10;
    %load/vec4 v0x5555562c4a40_0;
    %nor/r;
    %and;
T_2.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0x5555562c4730_0;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c48a0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5555562c4b10_0, 0;
    %vpi_call 5 47 "$display", "mem wil begin write" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5555562c44c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.13, 10;
    %load/vec4 v0x5555562c4a40_0;
    %nor/r;
    %and;
T_2.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0x5555562c4730_0;
    %nor/r;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c48a0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5555562c4b10_0, 0;
    %vpi_call 5 52 "$display", "mem will begin read" {0 0 0};
T_2.10 ;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5555562c4b10_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c48a0_0, 0;
    %load/vec4 v0x5555562c4660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x5555562c43d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5555562c4bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562c4800, 0, 4;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x5555562c4660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x5555562c43d0_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5555562c4bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562c4800, 0, 4;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x5555562c4660_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x5555562c43d0_0;
    %ix/getv 3, v0x5555562c4bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562c4800, 0, 4;
    %jmp T_2.21;
T_2.20 ;
    %vpi_call 5 67 "$display", "ERROR IN MEM, INVALID SEL" {0 0 0};
T_2.21 ;
T_2.19 ;
T_2.17 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5555562c4970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c4a40_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555562c4b10_0, 0;
    %vpi_call 5 73 "$display", "finished mem wrote %b to addr %d ", v0x5555562c43d0_0, v0x5555562c4200_0 {0 0 0};
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x5555562c4b10_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c48a0_0, 0;
    %load/vec4 v0x5555562c4660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %ix/getv 4, v0x5555562c4bb0_0;
    %load/vec4a v0x5555562c4800, 4;
    %parti/s 8, 0, 2;
    %pad/s 32;
    %assign/vec4 v0x5555562c4970_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x5555562c4660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %ix/getv 4, v0x5555562c4bb0_0;
    %load/vec4a v0x5555562c4800, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %assign/vec4 v0x5555562c4970_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x5555562c4660_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %ix/getv 4, v0x5555562c4bb0_0;
    %load/vec4a v0x5555562c4800, 4;
    %assign/vec4 v0x5555562c4970_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x5555562c4660_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5555562c4bb0_0;
    %load/vec4a v0x5555562c4800, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555562c4970_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x5555562c4660_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.32, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5555562c4bb0_0;
    %load/vec4a v0x5555562c4800, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555562c4970_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %vpi_call 5 93 "$display", "ERROR IN MEM, INVALID SEL" {0 0 0};
T_2.33 ;
T_2.31 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
    %vpi_call 5 95 "$display", "finished mem outputted %b from addr %d", &A<v0x5555562c4800, v0x5555562c4bb0_0 >, v0x5555562c4200_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c4a40_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555562c4b10_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %vpi_call 5 101 "$display", "ERROR INVALID STATE IN MEMORY" {0 0 0};
T_2.23 ;
T_2.15 ;
T_2.5 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555562be7f0;
T_3 ;
    %wait E_0x5555562a30e0;
    %load/vec4 v0x5555562bedf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x5555562bef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %sub;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %add;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
T_3.11 ;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %xor;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x5555562beb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
T_3.13 ;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %or;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %and;
    %store/vec4 v0x5555562bf0a0_0, 0, 32;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555562be7f0;
T_4 ;
    %wait E_0x55555620adc0;
    %load/vec4 v0x5555562bed10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5555562befe0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555562bed10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %store/vec4 v0x5555562befe0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5555562bed10_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5555562befe0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5555562bed10_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5555562bec50_0;
    %load/vec4 v0x5555562bea90_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5555562befe0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5555562bed10_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5555562bea90_0;
    %load/vec4 v0x5555562bec50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5555562befe0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5555562bed10_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x5555562bec50_0;
    %load/vec4 v0x5555562bea90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5555562befe0_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555562befe0_0, 0, 1;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555556287a70;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555562c30c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555562c2fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555562c2050_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x555556287a70;
T_6 ;
    %vpi_call 3 75 "$readmemh", "reg_file.txt", v0x5555562c3280 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x555556287a70;
T_7 ;
    %wait E_0x555556259450;
    %load/vec4 v0x5555562c1f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 3 90 "$display", "Resetting CPU \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c2fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c2050_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555562c2950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c26f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c2610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555562c30c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c27d0_0, 0;
    %load/vec4 v0x5555562c1e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5555562c1bb0_0;
    %nor/r;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5555562c30c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0x5555562c1bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %vpi_call 3 108 "$display", "cpu requeseted read from mem" {0 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %assign/vec4 v0x5555562c2610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c2890_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x5555562c30c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x5555562c1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %vpi_call 3 116 "$display", "cpu fetched instr %b from addr %d", v0x5555562c1d30_0, v0x5555562c2610_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c2610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2890_0, 0;
    %load/vec4 v0x5555562c1d30_0;
    %assign/vec4 v0x5555562c2050_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.13 ;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x5555562c30c0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.15, 4;
    %load/vec4 v0x5555562c2050_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0x5555562c1bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %vpi_call 3 128 "$display", "cpu requested read instr" {0 0 0};
    %ix/getv 4, v0x5555562c3740_0;
    %load/vec4a v0x5555562c3280, 4;
    %load/vec4 v0x5555562c2530_0;
    %add;
    %assign/vec4 v0x5555562c2610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2e40_0, 0;
    %load/vec4 v0x5555562c2130_0;
    %assign/vec4 v0x5555562c2950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c2890_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.19 ;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x5555562c2050_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v0x5555562c1bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %vpi_call 3 138 "$display", "cpu requested write instr" {0 0 0};
    %ix/getv 4, v0x5555562c3740_0;
    %load/vec4a v0x5555562c3280, 4;
    %load/vec4 v0x5555562c3900_0;
    %add;
    %assign/vec4 v0x5555562c2610_0, 0;
    %ix/getv 4, v0x5555562c3820_0;
    %load/vec4a v0x5555562c3280, 4;
    %assign/vec4 v0x5555562c26f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c2e40_0, 0;
    %load/vec4 v0x5555562c2130_0;
    %assign/vec4 v0x5555562c2950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c2890_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.23 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x5555562c2050_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 111, 0, 32;
    %jmp/0xz  T_7.25, 4;
    %vpi_call 3 148 "$display", "cpu executing jal instr" {0 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %addi 4, 0, 32;
    %ix/getv 3, v0x5555562c31a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562c3280, 0, 4;
    %load/vec4 v0x5555562c2fe0_0;
    %load/vec4 v0x5555562c2450_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x5555562c2fe0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x5555562c2050_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 103, 0, 32;
    %jmp/0xz  T_7.27, 4;
    %vpi_call 3 154 "$display", "cpu executing jalr instr" {0 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %addi 4, 0, 32;
    %vpi_call 3 155 "$display", "next instr addr is ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %ix/getv 4, v0x5555562c3740_0;
    %load/vec4a v0x5555562c3280, 4;
    %add;
    %load/vec4 v0x5555562c2530_0;
    %add;
    %vpi_call 3 156 "$display", "calculated pc is ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %addi 4, 0, 32;
    %ix/getv 3, v0x5555562c31a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562c3280, 0, 4;
    %load/vec4 v0x5555562c2fe0_0;
    %ix/getv 4, v0x5555562c3740_0;
    %load/vec4a v0x5555562c3280, 4;
    %add;
    %load/vec4 v0x5555562c2530_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x5555562c2fe0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x5555562c2050_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_7.29, 4;
    %vpi_call 3 162 "$display", "cpu executing branch instr" {0 0 0};
    %load/vec4 v0x5555562c1840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %load/vec4 v0x5555562c2fe0_0;
    %load/vec4 v0x5555562c1a50_0;
    %add;
    %vpi_call 3 164 "$display", "cpu branch taken to addr %d", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %load/vec4 v0x5555562c1a50_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x5555562c2fe0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %vpi_call 3 169 "$display", "cpu branch not taken" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.32 ;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x5555562c22d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %vpi_call 3 173 "$display", "cpu executing alu instr" {0 0 0};
    %vpi_call 3 174 "$display", "cpu alu i_a is %d", v0x5555562c1460_0 {0 0 0};
    %vpi_call 3 175 "$display", "cpu alu i_b is %d", v0x5555562c15c0_0 {0 0 0};
    %vpi_call 3 176 "$display", "alu op is %b", v0x5555562c1700_0 {0 0 0};
    %vpi_call 3 177 "$display", "alu sub/arith shift is %b", v0x5555562c19b0_0 {0 0 0};
    %vpi_call 3 178 "$display", "cpu alu output is %d", v0x5555562c18e0_0 {0 0 0};
    %vpi_call 3 179 "$display", "cpu stored result to rd %d", v0x5555562c31a0_0 {0 0 0};
    %load/vec4 v0x5555562c18e0_0;
    %ix/getv 3, v0x5555562c31a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562c3280, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0x5555562c2050_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 55, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %vpi_call 3 183 "$display", "cpu executing lui instr" {0 0 0};
    %vpi_call 3 184 "$display", "stored %d to rd %d", v0x5555562c39e0_0, v0x5555562c31a0_0 {0 0 0};
    %load/vec4 v0x5555562c39e0_0;
    %ix/getv 3, v0x5555562c31a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562c3280, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0x5555562c2050_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %vpi_call 3 188 "$display", "cpu executing auipc instr" {0 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %load/vec4 v0x5555562c39e0_0;
    %add;
    %vpi_call 3 189 "$display", "cpu new pc is %d", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %load/vec4 v0x5555562c39e0_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x5555562c2fe0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %vpi_call 3 193 "$display", "ERROR UNKNOWN INSTR %b at addr %d", v0x5555562c2050_0, v0x5555562c2fe0_0 {0 0 0};
T_7.38 ;
T_7.36 ;
T_7.34 ;
T_7.30 ;
T_7.28 ;
T_7.26 ;
T_7.22 ;
T_7.18 ;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x5555562c30c0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_7.39, 4;
    %load/vec4 v0x5555562c1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.41, 8;
    %vpi_call 3 198 "$display", "cpu finished mem read instr" {0 0 0};
    %vpi_call 3 199 "$display", "read %d from addr %d to reg %d", v0x5555562c1d30_0, v0x5555562c2610_0, v0x5555562c31a0_0 {0 0 0};
    %load/vec4 v0x5555562c1d30_0;
    %ix/getv 3, v0x5555562c31a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562c3280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c2610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2e40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555562c2950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2890_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.41 ;
    %jmp T_7.40;
T_7.39 ;
    %load/vec4 v0x5555562c30c0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.43, 4;
    %load/vec4 v0x5555562c1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %vpi_call 3 209 "$display", "cpu finished mem write instr" {0 0 0};
    %vpi_call 3 210 "$display", "written %d to addr %d", v0x5555562c26f0_0, v0x5555562c2610_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c2610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c26f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2e40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555562c2950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c2890_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.45 ;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v0x5555562c30c0_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_7.47, 4;
    %vpi_call 3 219 "$display", "finished instr" {0 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %addi 4, 0, 32;
    %vpi_call 3 220 "$display", "next pc is %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 3 221 "$display", "\012" {0 0 0};
    %load/vec4 v0x5555562c2fe0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555562c2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562c27d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555562c30c0_0, 0;
T_7.47 ;
T_7.44 ;
T_7.40 ;
T_7.16 ;
T_7.12 ;
T_7.8 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555556288d80;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555562c4db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555562c57b0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x555556288d80;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x5555562c4db0_0;
    %inv;
    %store/vec4 v0x5555562c4db0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555556288d80;
T_10 ;
    %vpi_call 2 54 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555556288d80 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x555556288d80;
T_11 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562c57b0_0, 0;
    %delay 500, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "rtl/top_tb.v";
    "rtl/cpu.v";
    "rtl/alu.v";
    "rtl/mem.v";
