<module name="CAM_CM2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CAM_CLKSTCTRL" acronym="CM_CAM_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_FDIF_FCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the FDIF_FCLK clock input of the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_FDIF_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_FDIF_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_CAM_PHY_CTRL_CLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the CAM_PHY_CTRL_CLK clock input of the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_CAM_PHY_CTRL_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_CAM_PHY_CTRL_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ISS_CLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the ISS_CLK clock input of the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_ISS_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_ISS_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the CAM clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_CAM_STATICDEP" acronym="CM_CAM_STATICDEP" offset="0x4" width="32" description="This register controls the static domain depedencies from CAM domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_STATDEP" width="1" begin="5" end="5" resetval="0" description="Static dependency towards L3_1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_STATDEP" width="1" begin="4" end="4" resetval="0" description="Static dependency towards MEMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MEMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IVAHD_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVAHD clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IVAHD_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="IVAHD_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_CAM_DYNAMICDEP" acronym="CM_CAM_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from CAM domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L3_2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_CAM_ISS_CLKCTRL" acronym="CM_CAM_ISS_CLKCTRL" offset="0x20" width="32" description="This register manages the ISS clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_CTRLCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control for CAM_PHY_CTRL_GCLK 96Mhz clock." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_CTRLCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_CTRLCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CAM_FDIF_CLKCTRL" acronym="CM_CAM_FDIF_CLKCTRL" offset="0x28" width="32" description="This register manages the FDIF clocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_FCLK" width="2" begin="25" end="24" resetval="0x0" description="Select the ration of FDIF_FCLK to FUNC_128M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_FCLK_0" description="FDIF_FCLK is divide by 1 of FUNC_128_CLK, to be used for OPP100"/>
      <bitenum value="1" id="1" token="CLKSEL_FCLK_1" description="FDIF_FCLK is divide by 2 of FUNC_128_CLK, to be used for OPP50"/>
      <bitenum value="2" id="2" token="CLKSEL_FCLK_2" description="FDIF_FCLK is divide by 4 of FUNC_128_CLK"/>
      <bitenum value="3" id="3" token="CLKSEL_FCLK_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
