;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @30, 99
	SUB #0, -40
	SUB 30, 9
	ADD -207, <-124
	ADD 210, 61
	SPL 0, <402
	SPL 0, <402
	SUB 3, 210
	SUB 3, 210
	JMN <30, 99
	ADD -207, <-124
	SUB 300, 90
	SUB 300, 90
	MOV -8, -102
	MOV -8, -102
	MOV @-127, 100
	SUB 0, 400
	SLT @0, @2
	SLT @0, @2
	SLT @0, @2
	ADD 30, 9
	ADD 30, 9
	SPL 0, <28
	MOV 1, <20
	SPL 0, <402
	SLT @30, 99
	JMZ 110, -60
	SUB @21, 6
	MOV -7, <-20
	SUB @21, 6
	ADD 30, 9
	SUB #0, -40
	SPL 0, <402
	SPL 0, <402
	SPL @300, 90
	SPL @300, 90
	CMP -207, <-124
	CMP -207, <-124
	SPL 0, <402
	SUB #0, -40
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -40
