
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003634                       # Number of seconds simulated (Second)
simTicks                                   3633998000                       # Number of ticks simulated (Tick)
finalTick                                  3633998000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     49.37                       # Real time elapsed on the host (Second)
hostTickRate                                 73610860                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700756                       # Number of bytes of host memory used (Byte)
simInsts                                      9925623                       # Number of instructions simulated (Count)
simOps                                       19667056                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   201055                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     398378                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          7267997                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        21310270                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      976                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       20797045                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  19074                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1644168                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2293632                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 792                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7048813                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.950432                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.554246                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2119213     30.06%     30.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    517316      7.34%     37.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    637247      9.04%     46.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    765816     10.86%     57.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    801166     11.37%     68.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    638295      9.06%     77.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    922556     13.09%     90.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    401320      5.69%     96.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    245884      3.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7048813                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  534845     83.82%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  56002      8.78%     92.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 47240      7.40%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         7307      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      16067723     77.26%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        98627      0.47%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         74900      0.36%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2965110     14.26%     92.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1583378      7.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       20797045                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.861455                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              638087                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030682                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 49300064                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                22957687                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        20645201                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    21427825                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         45071                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         218721                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       141758                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   21311246                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     2172                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      3018854                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     1612593                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                       341                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           541                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       140849                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               2329                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              23376                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           23337                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    46713                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          20697827                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2942623                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     99218                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4516673                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2383336                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1574050                       # Number of stores executed (Count)
system.cpu.numRate                           2.847803                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     20672014                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    20645201                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      15447302                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      26115660                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.840563                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.591496                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            2344                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          219184                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9925623                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      19667056                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.732246                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.732246                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.365661                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.365661                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   30297567                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  16932283                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                    13073561                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6986203                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   8877214                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        6                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        3018854                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1612593                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       404073                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       150404                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2599598                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1994699                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             50525                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1042603                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1029882                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.987799                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  222892                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 37                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           40652                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              35127                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5525                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         7100                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1063384                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         5597                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          942                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       665449                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        24580                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         3042                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          404                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         4239                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         9317                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         2235                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       173865                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       187172                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       243390                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       177493                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       134502                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        89496                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        43559                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        23351                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9        13428                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10         5554                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11         3146                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12         1647                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       364172                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       157745                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       162862                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       156963                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       121607                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        70537                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        34867                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7        13922                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8         8827                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         3244                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10         1201                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11          656                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         1642193                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             184                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             43074                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6819526                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.883933                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.115166                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2290655     33.59%     33.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1140839     16.73%     50.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          490871      7.20%     57.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          712307     10.45%     67.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          285411      4.19%     72.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          143064      2.10%     74.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          168516      2.47%     76.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          163410      2.40%     79.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1424453     20.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6819526                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9925623                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               19667056                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4296077                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2788187                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         120                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2308236                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    19523277                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                205540                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         5820      0.03%      0.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     15201421     77.29%     77.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        89182      0.45%     77.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        74556      0.38%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2788187     14.18%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1507890      7.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     19667056                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1424453                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3435931                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3435931                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3435931                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3435931                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        14412                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           14412                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        14412                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          14412                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1003513499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1003513499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1003513499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1003513499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3450343                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3450343                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3450343                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3450343                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004177                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004177                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004177                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004177                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 69630.412087                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 69630.412087                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 69630.412087                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 69630.412087                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2833                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          158                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           68                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      41.661765                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          158                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        10825                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             10825                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2260                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2260                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2260                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2260                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        12152                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        12152                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        12152                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        12152                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    885657999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    885657999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    885657999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    885657999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 72881.665487                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 72881.665487                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 72881.665487                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 72881.665487                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  11632                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1937415                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1937415                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         4974                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          4974                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    247681000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    247681000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1942389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1942389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002561                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002561                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49795.134700                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49795.134700                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2247                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2247                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2727                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2727                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    140084000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    140084000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001404                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001404                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51369.270260                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51369.270260                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1498516                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1498516                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         9438                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         9438                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    755832499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    755832499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1507954                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1507954                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006259                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006259                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 80083.968955                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 80083.968955                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9425                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9425                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    745573999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    745573999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006250                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006250                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79105.994589                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79105.994589                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           505.312286                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3448084                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              12144                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             283.933136                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   505.312286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.986938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.986938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          379                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           13813516                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          13813516                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1583811                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2163241                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3011997                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                244693                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  45071                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1014955                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  7632                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               21846379                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 30000                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1741902                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11212813                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2599598                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1287901                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5253468                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  105180                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           708                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1557908                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 18546                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7048813                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.150473                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.561489                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3587583     50.90%     50.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   182085      2.58%     53.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   162786      2.31%     55.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   125460      1.78%     57.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   223724      3.17%     60.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   290084      4.12%     64.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   314180      4.46%     69.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   210628      2.99%     72.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1952283     27.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7048813                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.357677                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.542765                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1550316                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1550316                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1550316                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1550316                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         7592                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            7592                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         7592                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           7592                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    355713498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    355713498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    355713498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    355713498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1557908                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1557908                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1557908                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1557908                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004873                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004873                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004873                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004873                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46853.727345                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 46853.727345                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46853.727345                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 46853.727345                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          930                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      54.705882                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         5967                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              5967                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1104                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1104                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1104                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1104                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         6488                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         6488                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         6488                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         6488                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    292373498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    292373498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    292373498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    292373498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.004165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.004165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.004165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.004165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 45063.732737                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 45063.732737                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 45063.732737                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 45063.732737                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   5967                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1550316                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1550316                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         7592                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          7592                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    355713498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    355713498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1557908                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1557908                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004873                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004873                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46853.727345                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46853.727345                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1104                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1104                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         6488                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         6488                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    292373498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    292373498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.004165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.004165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 45063.732737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 45063.732737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           501.932099                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1556804                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               6488                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             239.951295                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   501.932099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.980336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.980336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          274                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6238120                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6238120                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      998335                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  230660                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1966                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2329                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 104698                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  269                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     56                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2788187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.018776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.212016                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2784267     99.86%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  150      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1587      0.06%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   78      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   47      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   93      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   15      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    8      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   13      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   16      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 18      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 35      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 81      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                362      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 74      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 78      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                406      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 71      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                207      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                429      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               72      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2788187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2942506                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1574117                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1744                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1622                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1558011                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       385                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  45071                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1701147                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  450153                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            618                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3131935                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1719889                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               21668288                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  5545                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 109130                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  29172                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1531421                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            25202898                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    55364543                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 32051521                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              22782855                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2420018                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      31                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  30                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1171691                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         26702567                       # The number of ROB reads (Count)
system.cpu.rob.writes                        42849746                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9925623                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   19667056                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    21                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   3590                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   1496                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      5086                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  3590                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  1496                       # number of overall hits (Count)
system.l2.overallHits::total                     5086                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2886                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                10648                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   13534                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2886                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               10648                       # number of overall misses (Count)
system.l2.overallMisses::total                  13534                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       244580000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       850836000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1095416000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      244580000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      850836000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1095416000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               6476                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              12144                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 18620                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              6476                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             12144                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                18620                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.445645                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.876812                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.726853                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.445645                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.876812                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.726853                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84747.054747                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 79905.709992                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    80938.081868                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 84747.054747                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 79905.709992                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   80938.081868                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 7493                       # number of writebacks (Count)
system.l2.writebacks::total                      7493                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.data                  2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             2886                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            10646                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               13532                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2886                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           10646                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              13532                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    215720000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    744279500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      959999500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    215720000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    744279500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     959999500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.445645                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.876647                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.726745                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.445645                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.876647                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.726745                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74747.054747                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69911.656960                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 70942.913095                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74747.054747                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69911.656960                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 70942.913095                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          10289                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           27                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             27                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            3590                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3590                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2886                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2886                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    244580000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    244580000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         6476                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           6476                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.445645                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.445645                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84747.054747                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84747.054747                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2886                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2886                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    215720000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    215720000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.445645                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.445645                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74747.054747                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74747.054747                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 97                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    97                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             9320                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                9320                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    729721000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      729721000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           9417                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              9417                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.989699                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.989699                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 78296.244635                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78296.244635                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrHits::cpu.data              1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrHits::total                 1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrMisses::cpu.data         9319                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            9319                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    636467500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    636467500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.989593                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.989593                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68297.832385                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68297.832385                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1399                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1399                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1328                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1328                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    121115000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    121115000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         2727                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          2727                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.486982                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.486982                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91201.054217                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91201.054217                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         1327                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1327                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    107812000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    107812000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.486615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.486615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81244.913338                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81244.913338                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         5961                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             5961                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         5961                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         5961                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        10825                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            10825                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        10825                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        10825                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3565.684198                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        36180                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      14385                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.515120                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     155.106713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       688.446533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2722.130952                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.037868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.168078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.664583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.870528                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  173                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  841                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2933                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  149                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     304057                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    304057                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      7493.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2886.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     10642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001053724500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          440                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          440                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               34832                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               7043                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       13532                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       7493                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     13532                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     7493                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      21.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 13532                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 7493                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   12204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1037                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      30.743182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     21.514632                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    145.827667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127           435     98.86%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            3      0.68%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      0.23%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          440                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.988636                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.951246                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.142414                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              237     53.86%     53.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               11      2.50%     56.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              162     36.82%     93.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               22      5.00%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                6      1.36%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           440                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  866048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               479552                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              238318237.92968518                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              131962648.30085212                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3633819500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     172833.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       184704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       681088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       478400                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 50826665.287102527916                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 187421126.814048886299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 131645642.072450235486                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2886                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        10646                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         7493                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     96819500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    307145750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  72533046000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33547.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28850.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9680107.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       184704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       681344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         866048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       184704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       184704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       479552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       479552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2886                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        10646                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           13532                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         7493                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           7493                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       50826665                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      187491573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         238318238                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     50826665                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      50826665                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    131962648                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        131962648                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    131962648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      50826665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     187491573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        370280886                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                13528                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                7475                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               150315250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              67640000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          403965250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11111.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29861.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                9676                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               4788                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           64.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         6526                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   205.572786                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   143.323784                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   209.836146                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2526     38.71%     38.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2165     33.17%     71.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          859     13.16%     85.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          375      5.75%     90.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          203      3.11%     93.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          110      1.69%     95.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           71      1.09%     96.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           58      0.89%     97.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          159      2.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         6526                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                865792                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten             478400                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              238.247792                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              131.645642                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.89                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.86                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        25782540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        13677180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       51108120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      23516100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 286422240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1234516830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    355862400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1990885410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   547.849891                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    914130250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    121160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2598707750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        20905920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        11088990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       45481800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      15503400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 286422240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1126634640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    446710560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1952747550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   537.355153                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1150982500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    121160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2361855500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4212                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7493                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1856                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9320                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9320                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4212                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        36413                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        36413                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   36413                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1345600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1345600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1345600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              13532                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    13532    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                13532                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            55801000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           72256000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          22881                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         9350                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               9215                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        18318                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         5967                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3603                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                8                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               8                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              9417                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             9417                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           6488                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          2727                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        18931                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        35936                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  54867                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       796352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1470016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2266368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           10301                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    480320                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             28929                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.035293                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.185085                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   27911     96.48%     96.48% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1015      3.51%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       3      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               28929                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3633998000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           34911999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           9733497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          18222994                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         36239                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        17609                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             970                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          967                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
