###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:03:13 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [25]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.808
= Slack Time                   -2.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.058 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.842 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.551 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.263 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.954 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.694 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.425 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.299 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.217 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.071 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.025 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.180 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.351 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.437 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.697 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    0.843 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.036 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.780 | 
     | \tx_core/axi_master /U1323                        | S ^ -> Y v                     | MUX2X1  | 0.112 | 0.617 |   4.455 |    2.397 | 
     | \tx_core/axi_master /U1324                        | A v -> Y ^                     | INVX1   | 0.430 | 0.343 |   4.797 |    2.739 | 
     |                                                   | \memif_pdfifo2.f0_wdata [25] ^ |         | 0.430 | 0.011 |   4.808 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [22]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.778
= Slack Time                   -2.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.028 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.812 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.521 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.233 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.924 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.664 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.395 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.269 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.187 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.041 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.055 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.210 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.381 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.467 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.727 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    0.873 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.066 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.810 | 
     | \tx_core/axi_master /U1299                        | S ^ -> Y v                     | MUX2X1  | 0.093 | 0.645 |   4.482 |    2.454 | 
     | \tx_core/axi_master /U1300                        | A v -> Y ^                     | INVX1   | 0.356 | 0.282 |   4.764 |    2.736 | 
     |                                                   | \memif_pdfifo2.f0_wdata [22] ^ |         | 0.356 | 0.014 |   4.778 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [27]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.753
= Slack Time                   -2.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.003 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.787 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.496 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.208 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.899 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.639 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.370 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.244 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.163 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.016 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.080 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.234 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.405 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.492 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.752 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    0.898 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.090 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.834 | 
     | \tx_core/axi_master /U1309                        | S ^ -> Y v                     | MUX2X1  | 0.114 | 0.614 |   4.452 |    2.449 | 
     | \tx_core/axi_master /U1310                        | A v -> Y ^                     | INVX1   | 0.357 | 0.293 |   4.745 |    2.741 | 
     |                                                   | \memif_pdfifo2.f0_wdata [27] ^ |         | 0.357 | 0.009 |   4.753 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [16]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.750
= Slack Time                   -2.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.000 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.784 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.493 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.205 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.896 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.636 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.367 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.241 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.160 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |   -0.013 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.083 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.237 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.408 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.495 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.755 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    0.901 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.093 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.837 | 
     | \tx_core/axi_master /U1305                        | S ^ -> Y v                     | MUX2X1  | 0.102 | 0.621 |   4.459 |    2.458 | 
     | \tx_core/axi_master /U1306                        | A v -> Y ^                     | INVX1   | 0.343 | 0.274 |   4.733 |    2.733 | 
     |                                                   | \memif_pdfifo2.f0_wdata [16] ^ |         | 0.343 | 0.017 |   4.750 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [29]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.668
= Slack Time                   -1.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.918 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.701 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.410 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.122 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.813 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.553 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.284 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.159 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.077 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.070 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.165 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.320 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.491 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.577 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.838 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.172 | 0.269 |   3.024 |    1.106 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX4   | 0.072 | 0.076 |   3.100 |    1.182 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX1   | 0.190 | 0.174 |   3.274 |    1.357 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 1.027 | 0.727 |   4.001 |    2.083 | 
     | \tx_core/axi_master /U1251                        | S ^ -> Y v                     | MUX2X1  | 0.157 | 0.359 |   4.360 |    2.442 | 
     | \tx_core/axi_master /U1252                        | A v -> Y ^                     | INVX1   | 0.338 | 0.292 |   4.652 |    2.734 | 
     |                                                   | \memif_pdfifo1.f0_wdata [29] ^ |         | 0.338 | 0.016 |   4.668 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [20]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.668
= Slack Time                   -1.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.918 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.701 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.410 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.122 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.813 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.553 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.284 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.159 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.077 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.070 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.166 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.320 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.491 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.577 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.838 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    0.984 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.176 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.920 | 
     | \tx_core/axi_master /U1293                        | S ^ -> Y v                     | MUX2X1  | 0.092 | 0.620 |   4.458 |    2.540 | 
     | \tx_core/axi_master /U1294                        | A v -> Y ^                     | INVX1   | 0.241 | 0.204 |   4.661 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [20] ^ |         | 0.241 | 0.006 |   4.668 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [27]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.667
= Slack Time                   -1.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.917 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.701 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.410 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.122 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.813 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.553 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.283 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.158 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.076 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.071 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.166 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.321 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.492 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.578 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.838 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.172 | 0.269 |   3.024 |    1.107 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX4   | 0.072 | 0.076 |   3.100 |    1.183 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX1   | 0.190 | 0.174 |   3.274 |    1.357 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 1.027 | 0.727 |   4.001 |    2.084 | 
     | \tx_core/axi_master /U1247                        | S ^ -> Y v                     | MUX2X1  | 0.135 | 0.339 |   4.340 |    2.423 | 
     | \tx_core/axi_master /U1248                        | A v -> Y ^                     | INVX1   | 0.382 | 0.316 |   4.656 |    2.739 | 
     |                                                   | \memif_pdfifo1.f0_wdata [27] ^ |         | 0.382 | 0.011 |   4.667 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [24]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.667
= Slack Time                   -1.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.917 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.700 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.409 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.121 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.813 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.552 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.283 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.158 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.076 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.071 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.166 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.321 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.492 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.578 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.838 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    0.984 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.177 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.921 | 
     | \tx_core/axi_master /U1319                        | S ^ -> Y v                     | MUX2X1  | 0.115 | 0.620 |   4.458 |    2.541 | 
     | \tx_core/axi_master /U1320                        | A v -> Y ^                     | INVX1   | 0.231 | 0.203 |   4.661 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [24] ^ |         | 0.231 | 0.006 |   4.667 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.660
= Slack Time                   -1.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.910 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.694 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.403 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.115 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.806 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.546 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.277 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.151 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.069 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.077 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.173 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.328 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.498 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.585 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.845 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.172 | 0.269 |   3.024 |    1.114 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX4   | 0.072 | 0.076 |   3.100 |    1.190 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX1   | 0.190 | 0.174 |   3.274 |    1.364 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 1.027 | 0.727 |   4.001 |    2.091 | 
     | \tx_core/axi_master /U1253                        | S ^ -> Y v                     | MUX2X1  | 0.143 | 0.352 |   4.353 |    2.443 | 
     | \tx_core/axi_master /U1254                        | A v -> Y ^                     | INVX1   | 0.348 | 0.295 |   4.648 |    2.738 | 
     |                                                   | \memif_pdfifo1.f0_wdata [30] ^ |         | 0.348 | 0.012 |   4.660 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [43]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.656
= Slack Time                   -1.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.906 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.690 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.399 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.111 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.802 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.541 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.272 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.147 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.065 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.082 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.177 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.332 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.503 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.589 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.849 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    0.995 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.188 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.932 | 
     | \tx_core/axi_master /U2402                        | S ^ -> Y v                     | MUX2X1  | 0.292 | 0.809 |   4.647 |    2.741 | 
     |                                                   | \memif_pdfifo2.f0_wdata [43] v |         | 0.292 | 0.009 |   4.656 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.655
= Slack Time                   -1.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.905 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.689 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.398 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.110 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.801 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.541 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.271 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.146 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.064 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.083 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.178 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.333 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.504 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.590 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.850 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.172 | 0.269 |   3.024 |    1.119 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX4   | 0.072 | 0.076 |   3.100 |    1.195 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX1   | 0.190 | 0.174 |   3.274 |    1.369 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 1.027 | 0.727 |   4.001 |    2.096 | 
     | \tx_core/axi_master /U1255                        | S ^ -> Y v                     | MUX2X1  | 0.127 | 0.331 |   4.332 |    2.428 | 
     | \tx_core/axi_master /U1256                        | A v -> Y ^                     | INVX1   | 0.375 | 0.306 |   4.639 |    2.734 | 
     |                                                   | \memif_pdfifo1.f0_wdata [28] ^ |         | 0.375 | 0.016 |   4.655 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [23]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.643
= Slack Time                   -1.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.893 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.676 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.385 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.097 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.789 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.528 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.259 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.134 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.052 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.095 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.190 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.345 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.516 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.602 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.862 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.008 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.201 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.945 | 
     | \tx_core/axi_master /U1301                        | S ^ -> Y v                     | MUX2X1  | 0.099 | 0.624 |   4.462 |    2.569 | 
     | \tx_core/axi_master /U1302                        | A v -> Y ^                     | INVX1   | 0.194 | 0.176 |   4.638 |    2.745 | 
     |                                                   | \memif_pdfifo2.f0_wdata [23] ^ |         | 0.194 | 0.005 |   4.643 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [42]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.640
= Slack Time                   -1.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.890 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.674 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.383 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.095 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.786 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.526 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.257 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.131 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.049 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.097 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.193 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.348 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.519 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.605 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.865 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.011 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.204 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.948 | 
     | \tx_core/axi_master /U2398                        | S ^ -> Y v                     | MUX2X1  | 0.280 | 0.794 |   4.631 |    2.741 | 
     |                                                   | \memif_pdfifo2.f0_wdata [42] v |         | 0.280 | 0.009 |   4.640 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [60]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.640
= Slack Time                   -1.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.890 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.674 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.383 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.095 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.786 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.526 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.257 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.131 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.049 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.097 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.193 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.348 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.519 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.605 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.865 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.011 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.204 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.948 | 
     | \tx_core/axi_master /U2467                        | S ^ -> Y v                     | MUX2X1  | 0.284 | 0.794 |   4.632 |    2.742 | 
     |                                                   | \memif_pdfifo2.f0_wdata [60] v |         | 0.284 | 0.008 |   4.640 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [38]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.639
= Slack Time                   -1.889
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.889 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.673 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.382 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.094 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.785 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.525 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.256 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.130 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.048 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.098 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.194 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.349 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.520 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.606 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.866 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.012 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.205 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.949 | 
     | \tx_core/axi_master /U2382                        | S ^ -> Y v                     | MUX2X1  | 0.294 | 0.793 |   4.631 |    2.742 | 
     |                                                   | \memif_pdfifo2.f0_wdata [38] v |         | 0.294 | 0.008 |   4.639 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [31]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.639
= Slack Time                   -1.889
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.889 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.672 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.381 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.093 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.784 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.524 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.255 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.130 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.048 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.099 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.194 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.349 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.520 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.606 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.866 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.013 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.205 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.949 | 
     | \tx_core/axi_master /U1317                        | S ^ -> Y v                     | MUX2X1  | 0.119 | 0.593 |   4.431 |    2.542 | 
     | \tx_core/axi_master /U1318                        | A v -> Y ^                     | INVX1   | 0.227 | 0.202 |   4.633 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [31] ^ |         | 0.227 | 0.006 |   4.639 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [15]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.622
= Slack Time                   -1.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.872 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.656 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.365 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.077 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.768 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.508 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.239 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.113 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.032 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.115 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.211 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.365 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.536 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.623 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.883 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    0.988 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.123 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.364 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    1.972 | 
     | \tx_core/axi_master /U1389                        | S ^ -> Y v                     | MUX2X1  | 0.102 | 0.513 |   4.357 |    2.485 | 
     | \tx_core/axi_master /U1390                        | A v -> Y ^                     | INVX1   | 0.311 | 0.256 |   4.613 |    2.740 | 
     |                                                   | \memif_pdfifo0.f0_wdata [15] ^ |         | 0.311 | 0.010 |   4.622 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [63]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.621
= Slack Time                   -1.871
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.871 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.655 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.364 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.076 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.767 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.507 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.238 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.112 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.030 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.116 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.212 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.367 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.537 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.624 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.884 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.030 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.222 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.966 | 
     | \tx_core/axi_master /U2479                        | S ^ -> Y v                     | MUX2X1  | 0.287 | 0.777 |   4.614 |    2.743 | 
     |                                                   | \memif_pdfifo2.f0_wdata [63] v |         | 0.287 | 0.007 |   4.621 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [19]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.619
= Slack Time                   -1.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.869 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.653 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.362 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.074 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.765 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.505 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.236 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.110 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.028 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.118 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.214 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.369 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.539 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.626 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.886 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.032 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.224 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.968 | 
     | \tx_core/axi_master /U1297                        | S ^ -> Y v                     | MUX2X1  | 0.101 | 0.594 |   4.432 |    2.563 | 
     | \tx_core/axi_master /U1298                        | A v -> Y ^                     | INVX1   | 0.202 | 0.183 |   4.615 |    2.745 | 
     |                                                   | \memif_pdfifo2.f0_wdata [19] ^ |         | 0.202 | 0.005 |   4.619 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [49]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.619
= Slack Time                   -1.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.869 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.652 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.361 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.073 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.764 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.504 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.235 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.110 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.028 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.119 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.214 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.369 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.540 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.626 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.887 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.033 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.225 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.969 | 
     | \tx_core/axi_master /U2425                        | S ^ -> Y v                     | MUX2X1  | 0.282 | 0.775 |   4.612 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [49] v |         | 0.282 | 0.006 |   4.619 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [32]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.615
= Slack Time                   -1.865
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.865 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.648 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.357 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.069 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.760 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.500 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.231 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.106 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.024 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.123 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.218 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.373 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.544 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.630 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.890 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.037 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.229 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.973 | 
     | \tx_core/axi_master /U2359                        | S ^ -> Y v                     | MUX2X1  | 0.278 | 0.770 |   4.608 |    2.743 | 
     |                                                   | \memif_pdfifo2.f0_wdata [32] v |         | 0.278 | 0.007 |   4.615 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [59]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.608
= Slack Time                   -1.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.858 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.642 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.351 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.063 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.754 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.494 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.225 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.099 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.018 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.129 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.225 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.379 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.550 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.637 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.897 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.043 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.235 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.979 | 
     | \tx_core/axi_master /U2463                        | S ^ -> Y v                     | MUX2X1  | 0.278 | 0.764 |   4.602 |    2.743 | 
     |                                                   | \memif_pdfifo2.f0_wdata [59] v |         | 0.278 | 0.007 |   4.608 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [22]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.608
= Slack Time                   -1.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.858 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.642 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.351 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.063 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.754 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.494 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.225 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.099 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.018 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.129 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.225 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.379 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.550 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.637 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.897 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.002 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.137 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.378 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    1.986 | 
     | \tx_core/axi_master /U1407                        | S ^ -> Y v                     | MUX2X1  | 0.110 | 0.492 |   4.337 |    2.478 | 
     | \tx_core/axi_master /U1408                        | A v -> Y ^                     | INVX1   | 0.316 | 0.261 |   4.598 |    2.740 | 
     |                                                   | \memif_pdfifo0.f0_wdata [22] ^ |         | 0.316 | 0.010 |   4.608 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [35]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.608
= Slack Time                   -1.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.858 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.642 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.351 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.063 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.754 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.494 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.225 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.099 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.017 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.129 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.225 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.380 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.551 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.637 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.897 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.043 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.236 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.980 | 
     | \tx_core/axi_master /U2371                        | S ^ -> Y v                     | MUX2X1  | 0.273 | 0.764 |   4.602 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [35] v |         | 0.273 | 0.006 |   4.608 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [44]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.607
= Slack Time                   -1.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.857 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.641 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.350 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.062 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.753 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.493 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.224 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.098 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.017 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.130 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.226 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.380 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.551 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.638 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.898 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.044 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.236 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.980 | 
     | \tx_core/axi_master /U2405                        | S ^ -> Y v                     | MUX2X1  | 0.277 | 0.763 |   4.601 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [44] v |         | 0.277 | 0.006 |   4.607 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [37]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.607
= Slack Time                   -1.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.857 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.640 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.349 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.061 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.752 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.492 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.223 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.098 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.016 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.131 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.226 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.381 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.552 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.638 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.899 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.045 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.237 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.981 | 
     | \tx_core/axi_master /U2378                        | S ^ -> Y v                     | MUX2X1  | 0.279 | 0.763 |   4.601 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [37] v |         | 0.279 | 0.006 |   4.607 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [34]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.605
= Slack Time                   -1.855
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.855 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.639 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.348 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.060 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.751 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.491 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.221 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.096 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.014 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.133 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.228 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.383 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.554 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.640 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.900 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.046 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.239 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.983 | 
     | \tx_core/axi_master /U2367                        | S ^ -> Y v                     | MUX2X1  | 0.275 | 0.760 |   4.598 |    2.743 | 
     |                                                   | \memif_pdfifo2.f0_wdata [34] v |         | 0.275 | 0.007 |   4.605 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [40]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.604
= Slack Time                   -1.854
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.854 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.638 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.347 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.059 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.750 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.490 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.221 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.095 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.013 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.133 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.229 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.384 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.554 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.641 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.901 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.047 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.239 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.983 | 
     | \tx_core/axi_master /U2390                        | S ^ -> Y v                     | MUX2X1  | 0.255 | 0.760 |   4.598 |    2.743 | 
     |                                                   | \memif_pdfifo2.f0_wdata [40] v |         | 0.255 | 0.007 |   4.604 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.604
= Slack Time                   -1.854
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.854 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.638 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.347 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.059 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.750 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.490 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.220 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.095 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.013 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.134 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.229 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.384 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.555 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.641 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.901 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.172 | 0.269 |   3.024 |    1.170 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX4   | 0.072 | 0.076 |   3.100 |    1.246 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX1   | 0.190 | 0.174 |   3.274 |    1.420 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 1.027 | 0.727 |   4.001 |    2.147 | 
     | \tx_core/axi_master /U1249                        | S ^ -> Y v                     | MUX2X1  | 0.135 | 0.349 |   4.350 |    2.496 | 
     | \tx_core/axi_master /U1250                        | A v -> Y ^                     | INVX1   | 0.280 | 0.245 |   4.595 |    2.741 | 
     |                                                   | \memif_pdfifo1.f0_wdata [31] ^ |         | 0.280 | 0.009 |   4.604 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [39]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.603
= Slack Time                   -1.853
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.853 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.637 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.346 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.058 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.749 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.489 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.220 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.094 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.012 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.134 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.230 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.385 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.556 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.642 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.902 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.048 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.241 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.985 | 
     | \tx_core/axi_master /U2386                        | S ^ -> Y v                     | MUX2X1  | 0.266 | 0.760 |   4.598 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [39] v |         | 0.266 | 0.006 |   4.603 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [21]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.602
= Slack Time                   -1.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.853 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.636 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.345 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.057 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.748 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.488 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.219 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.093 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.012 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.135 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.231 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.385 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.556 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.643 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.903 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.008 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.143 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.384 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    1.992 | 
     | \tx_core/axi_master /U1397                        | S ^ -> Y v                     | MUX2X1  | 0.132 | 0.510 |   4.354 |    2.502 | 
     | \tx_core/axi_master /U1398                        | A v -> Y ^                     | INVX1   | 0.274 | 0.240 |   4.594 |    2.741 | 
     |                                                   | \memif_pdfifo0.f0_wdata [21] ^ |         | 0.274 | 0.009 |   4.602 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [24]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.600
= Slack Time                   -1.850
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.850 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.633 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.342 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.054 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.745 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.485 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.216 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.091 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.009 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.138 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.233 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.388 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.559 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.645 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.906 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.011 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.146 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.387 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    1.995 | 
     | \tx_core/axi_master /U1415                        | S ^ -> Y v                     | MUX2X1  | 0.149 | 0.486 |   4.330 |    2.481 | 
     | \tx_core/axi_master /U1416                        | A v -> Y ^                     | INVX1   | 0.294 | 0.260 |   4.591 |    2.741 | 
     |                                                   | \memif_pdfifo0.f0_wdata [24] ^ |         | 0.294 | 0.009 |   4.600 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [17]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.598
= Slack Time                   -1.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.848 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.632 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.341 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.053 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.744 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.484 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.215 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.089 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.008 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.139 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.235 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.389 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.560 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.647 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.907 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.053 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.245 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.989 | 
     | \tx_core/axi_master /U1303                        | S ^ -> Y v                     | MUX2X1  | 0.088 | 0.584 |   4.422 |    2.573 | 
     | \tx_core/axi_master /U1304                        | A v -> Y ^                     | INVX1   | 0.199 | 0.172 |   4.593 |    2.745 | 
     |                                                   | \memif_pdfifo2.f0_wdata [17] ^ |         | 0.199 | 0.005 |   4.598 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [53]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.598
= Slack Time                   -1.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.848 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.631 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.340 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.052 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.743 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.483 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.214 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.089 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.007 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.140 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.235 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.390 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.561 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.647 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.908 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.013 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.148 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.389 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    1.997 | 
     | \tx_core/axi_master /U2666                        | S ^ -> Y v                     | MUX2X1  | 0.421 | 0.741 |   4.585 |    2.737 | 
     |                                                   | \memif_pdfifo0.f0_wdata [53] v |         | 0.421 | 0.013 |   4.598 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [2]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.595
= Slack Time                   -1.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.845 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.629 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.338 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.050 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                    | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.741 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                    | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.481 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.212 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                    | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.086 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                    | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.004 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                    | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.142 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                    | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.238 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                    | BUFX4   | 0.095 | 0.155 |   2.238 |    0.393 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                    | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.564 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                    | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.650 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                    | OR2X2   | 0.231 | 0.260 |   2.755 |    0.910 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                    | OR2X1   | 0.057 | 0.146 |   2.901 |    1.056 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                    | BUFX4   | 0.172 | 0.192 |   3.094 |    1.249 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                    | INVX4   | 1.349 | 0.744 |   3.838 |    1.993 | 
     | \tx_core/axi_master /U1236                        | S ^ -> Y v                    | MUX2X1  | 0.083 | 0.513 |   4.351 |    2.506 | 
     | \tx_core/axi_master /U1237                        | A v -> Y ^                    | INVX1   | 0.292 | 0.234 |   4.585 |    2.740 | 
     |                                                   | \memif_pdfifo2.f0_wdata [2] ^ |         | 0.292 | 0.010 |   4.595 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [29]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.594
= Slack Time                   -1.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.844 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.628 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.337 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.049 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.740 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.480 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.211 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.085 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.003 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.143 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.239 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.394 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.564 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.651 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.911 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.016 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.151 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.392 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    2.000 | 
     | \tx_core/axi_master /U1422                        | S ^ -> Y v                     | MUX2X1  | 0.146 | 0.478 |   4.323 |    2.478 | 
     | \tx_core/axi_master /U1423                        | A v -> Y ^                     | INVX1   | 0.301 | 0.264 |   4.587 |    2.742 | 
     |                                                   | \memif_pdfifo0.f0_wdata [29] ^ |         | 0.301 | 0.008 |   4.594 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [33]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.594
= Slack Time                   -1.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.844 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.628 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.337 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.049 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.740 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.480 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.210 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.085 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.003 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.144 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.239 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.394 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.565 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.651 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.911 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.057 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.250 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.994 | 
     | \tx_core/axi_master /U2363                        | S ^ -> Y v                     | MUX2X1  | 0.265 | 0.751 |   4.589 |    2.745 | 
     |                                                   | \memif_pdfifo2.f0_wdata [33] v |         | 0.265 | 0.005 |   4.594 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [48]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.594
= Slack Time                   -1.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.844 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.627 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.336 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.048 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.739 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.479 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.210 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.085 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.003 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.144 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.239 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.394 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.565 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.651 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.912 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.058 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.250 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.994 | 
     | \tx_core/axi_master /U2421                        | S ^ -> Y v                     | MUX2X1  | 0.274 | 0.750 |   4.588 |    2.745 | 
     |                                                   | \memif_pdfifo2.f0_wdata [48] v |         | 0.274 | 0.005 |   4.594 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [56]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.593
= Slack Time                   -1.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.843 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.627 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.336 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.048 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.739 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.479 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.209 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.084 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.002 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.145 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.240 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.395 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.566 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.652 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.912 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.018 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.152 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.394 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    2.001 | 
     | \tx_core/axi_master /U2675                        | S ^ -> Y v                     | MUX2X1  | 0.392 | 0.731 |   4.575 |    2.732 | 
     |                                                   | \memif_pdfifo0.f0_wdata [56] v |         | 0.392 | 0.018 |   4.593 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.593
= Slack Time                   -1.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.843 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.626 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.335 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.047 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.738 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.478 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.209 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.084 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.002 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.145 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.240 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.395 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.566 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.652 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.913 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.018 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.153 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.394 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    2.002 | 
     | \tx_core/axi_master /U2693                        | S ^ -> Y v                     | MUX2X1  | 0.413 | 0.731 |   4.575 |    2.732 | 
     |                                                   | \memif_pdfifo0.f0_wdata [62] v |         | 0.413 | 0.018 |   4.593 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [5]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.592
= Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.842 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.625 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.334 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.046 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                    | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.737 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                    | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.477 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.208 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                    | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.083 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                    | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.001 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                    | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.146 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                    | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.241 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                    | BUFX4   | 0.095 | 0.155 |   2.238 |    0.396 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                    | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.567 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                    | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.653 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                    | OR2X2   | 0.231 | 0.260 |   2.755 |    0.913 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                    | OR2X1   | 0.057 | 0.146 |   2.901 |    1.060 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                    | BUFX4   | 0.172 | 0.192 |   3.094 |    1.252 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                    | INVX4   | 1.349 | 0.744 |   3.838 |    1.996 | 
     | \tx_core/axi_master /U1271                        | S ^ -> Y v                    | MUX2X1  | 0.079 | 0.507 |   4.344 |    2.502 | 
     | \tx_core/axi_master /U1272                        | A v -> Y ^                    | INVX1   | 0.298 | 0.237 |   4.581 |    2.740 | 
     |                                                   | \memif_pdfifo2.f0_wdata [5] ^ |         | 0.298 | 0.010 |   4.592 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [59]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.592
= Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.842 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.625 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.334 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.046 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.737 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.477 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.208 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.083 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |   -0.001 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.146 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.242 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.396 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.567 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.653 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.914 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.019 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.154 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.395 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    2.003 | 
     | \tx_core/axi_master /U2684                        | S ^ -> Y v                     | MUX2X1  | 0.394 | 0.727 |   4.572 |    2.730 | 
     |                                                   | \memif_pdfifo0.f0_wdata [59] v |         | 0.394 | 0.020 |   4.592 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [58]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.589
= Slack Time                   -1.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.839 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.622 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.331 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.043 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.734 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.474 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.205 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.080 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |    0.002 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.149 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.244 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.399 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.570 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.656 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.917 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.063 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.255 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    1.999 | 
     | \tx_core/axi_master /U2459                        | S ^ -> Y v                     | MUX2X1  | 0.254 | 0.744 |   4.582 |    2.743 | 
     |                                                   | \memif_pdfifo2.f0_wdata [58] v |         | 0.254 | 0.007 |   4.589 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [0]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.588
= Slack Time                   -1.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.838 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.622 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.331 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.043 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                    | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.734 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                    | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.474 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.205 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                    | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.079 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                    | NOR2X1  | 0.093 | 0.082 |   1.841 |    0.003 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                    | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.149 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                    | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.245 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                    | BUFX4   | 0.095 | 0.155 |   2.238 |    0.400 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                    | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.571 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                    | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.657 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                    | OR2X2   | 0.231 | 0.260 |   2.755 |    0.917 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                    | OR2X1   | 0.057 | 0.146 |   2.901 |    1.063 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                    | BUFX4   | 0.172 | 0.192 |   3.094 |    1.256 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                    | INVX4   | 1.349 | 0.744 |   3.838 |    2.000 | 
     | \tx_core/axi_master /U1234                        | S ^ -> Y v                    | MUX2X1  | 0.088 | 0.509 |   4.346 |    2.508 | 
     | \tx_core/axi_master /U1235                        | A v -> Y ^                    | INVX1   | 0.286 | 0.232 |   4.579 |    2.741 | 
     |                                                   | \memif_pdfifo2.f0_wdata [0] ^ |         | 0.286 | 0.009 |   4.588 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [28]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.584
= Slack Time                   -1.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.834 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.617 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.326 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.038 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.729 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.469 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.200 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.075 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |    0.007 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.154 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.249 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.404 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.575 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.661 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.921 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.068 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.260 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    2.004 | 
     | \tx_core/axi_master /U1315                        | S ^ -> Y v                     | MUX2X1  | 0.145 | 0.573 |   4.411 |    2.577 | 
     | \tx_core/axi_master /U1316                        | A v -> Y ^                     | INVX1   | 0.168 | 0.170 |   4.580 |    2.747 | 
     |                                                   | \memif_pdfifo2.f0_wdata [28] ^ |         | 0.168 | 0.003 |   4.584 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [50]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.583
= Slack Time                   -1.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.833 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.617 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.326 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.038 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.729 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.469 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.200 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.074 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |    0.008 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.154 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.250 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.405 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.576 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.662 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.922 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.068 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.261 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    2.005 | 
     | \tx_core/axi_master /U2429                        | S ^ -> Y v                     | MUX2X1  | 0.248 | 0.741 |   4.579 |    2.746 | 
     |                                                   | \memif_pdfifo2.f0_wdata [50] v |         | 0.248 | 0.004 |   4.583 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [21]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.583
= Slack Time                   -1.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.833 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.617 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.326 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.038 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.729 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.469 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.200 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.074 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |    0.008 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.154 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.250 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.405 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.576 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.662 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.922 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.068 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.261 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    2.005 | 
     | \tx_core/axi_master /U1295                        | S ^ -> Y v                     | MUX2X1  | 0.115 | 0.582 |   4.420 |    2.587 | 
     | \tx_core/axi_master /U1296                        | A v -> Y ^                     | INVX1   | 0.166 | 0.160 |   4.580 |    2.747 | 
     |                                                   | \memif_pdfifo2.f0_wdata [21] ^ |         | 0.166 | 0.003 |   4.583 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [36]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.583
= Slack Time                   -1.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.833 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.616 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.325 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.037 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.729 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.468 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.199 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.074 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |    0.008 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.155 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.250 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.405 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.576 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.662 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.922 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.068 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.261 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    2.005 | 
     | \tx_core/axi_master /U2374                        | S ^ -> Y v                     | MUX2X1  | 0.245 | 0.739 |   4.577 |    2.744 | 
     |                                                   | \memif_pdfifo2.f0_wdata [36] v |         | 0.245 | 0.006 |   4.583 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [33]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.582
= Slack Time                   -1.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.832 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.616 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.325 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.037 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.728 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.468 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.199 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.073 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |    0.009 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.155 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.251 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.406 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.577 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.663 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.923 | 
     | \tx_core/axi_master /U62                          | B v -> Y ^                     | NOR2X1  | 0.095 | 0.105 |   2.861 |    1.029 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A ^ -> Y ^                     | BUFX4   | 0.074 | 0.135 |   2.995 |    1.163 | 
     | \tx_core/axi_master /U595                         | A ^ -> Y v                     | INVX1   | 0.273 | 0.241 |   3.237 |    1.404 | 
     | \tx_core/axi_master /U1419                        | A v -> Y ^                     | INVX4   | 1.005 | 0.608 |   3.844 |    2.012 | 
     | \tx_core/axi_master /U2606                        | S ^ -> Y v                     | MUX2X1  | 0.393 | 0.725 |   4.569 |    2.737 | 
     |                                                   | \memif_pdfifo0.f0_wdata [33] v |         | 0.393 | 0.013 |   4.582 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [57]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.582
= Slack Time                   -1.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.832 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.615 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.324 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -1.036 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.727 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.150 | 0.260 |   1.364 |   -0.467 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.269 |   1.633 |   -0.198 | 
     | \tx_core/axi_master /FE_PSC81_pkt2_fifo_n6        | A ^ -> Y ^                     | BUFX4   | 0.076 | 0.126 |   1.759 |   -0.072 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.093 | 0.082 |   1.841 |    0.009 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.151 | 0.147 |   1.988 |    0.156 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   2.083 |    0.252 | 
     | \tx_core/axi_master /FE_PSC87_n1075               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   2.238 |    0.406 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.162 | 0.171 |   2.409 |    0.577 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.086 | 0.086 |   2.495 |    0.664 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.231 | 0.260 |   2.755 |    0.924 | 
     | \tx_core/axi_master /U520                         | A v -> Y v                     | OR2X1   | 0.057 | 0.146 |   2.901 |    1.070 | 
     | \tx_core/axi_master /FE_PSC92_n137                | A v -> Y v                     | BUFX4   | 0.172 | 0.192 |   3.094 |    1.262 | 
     | \tx_core/axi_master /U650                         | A v -> Y ^                     | INVX4   | 1.349 | 0.744 |   3.838 |    2.006 | 
     | \tx_core/axi_master /U2456                        | S ^ -> Y v                     | MUX2X1  | 0.254 | 0.739 |   4.577 |    2.746 | 
     |                                                   | \memif_pdfifo2.f0_wdata [57] v |         | 0.254 | 0.004 |   4.582 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 

