Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/RF_plus_ALU_RF_plus_ALU_sch_tb_isim_beh.exe -prj C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/RF_plus_ALU_RF_plus_ALU_sch_tb_beh.prj RF_plus_ALU_RF_plus_ALU_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/full_adder.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/XOR16_1.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_8_to_1.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/D_flip_flop_1_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/adder_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/two_comple_adder_16bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_8_to_1_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_2_to_1.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/D_flip_flop_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/decoder_3_to_8_en.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/register_file_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_2_to_1_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/comple_adder_16bit_CC.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/RF_plus_ALU.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/tb_RF_plus_ALU.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND4
Compiling module decoder_3_to_8_en_MUSER_RF_plus_...
Compiling module M2_1_HXILINX_RF_plus_ALU
Compiling module D_flip_flop_1_bit_MUSER_RF_plus_...
Compiling module D_flip_flop_16_bit_MUSER_RF_plus...
Compiling module OR8_HXILINX_RF_plus_ALU
Compiling module multiplexer_8_to_1_MUSER_RF_plus...
Compiling module multiplexer_8_to_1_16_bit_MUSER_...
Compiling module register_file_16_bit_MUSER_RF_pl...
Compiling module AND2
Compiling module OR2
Compiling module multiplexer_2_to_1_MUSER_RF_plus...
Compiling module multiplexer_2_to_1_16_bit_MUSER_...
Compiling module BUF
Compiling module GND
Compiling module NOR16_HXILINX_RF_plus_ALU
Compiling module XOR2
Compiling module full_adder_MUSER_RF_plus_ALU
Compiling module adder_16_bit_MUSER_RF_plus_ALU
Compiling module XOR16_1_MUSER_RF_plus_ALU
Compiling module OR3
Compiling module two_comple_adder_16bit_MUSER_RF_...
Compiling module comple_adder_16bit_CC_MUSER_RF_p...
Compiling module RF_plus_ALU
Compiling module RF_plus_ALU_RF_plus_ALU_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 27 Verilog Units
Built simulation executable C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/RF_plus_ALU_RF_plus_ALU_sch_tb_isim_beh.exe
Fuse Memory Usage: 30040 KB
Fuse CPU Usage: 562 ms
