<<<<<<< HEAD
module top_module (
    input clk,
    input reset,            // Synchronous reset
    input [7:0] d,
    output [7:0] q
);
    always @(posedge clk) begin
        if (~reset) begin
        	q <= d;
        end
        else q <= 0;
    end

endmodule
=======
module top_module (
    input clk,
    input reset,            // Synchronous reset
    input [7:0] d,
    output [7:0] q
);
    always @(posedge clk) begin
        if (~reset) begin
        	q <= d;
        end
        else q <= 0;
    end

endmodule
>>>>>>> d96ee98fb7d32fd804ae8ec4881a76e286ef3d75
