Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep  3 15:57:52 2019
| Host         : porto running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: my_clkdiv/auxled_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.383        0.000                      0                   20        0.263        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.383        0.000                      0                   20        0.263        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.682ns (47.082%)  route 1.890ns (52.918%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.545 r  my_clkdiv/count0_carry__1/O[0]
                         net (fo=1, routed)           0.819     8.364    my_clkdiv/data0[9]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.295     8.659 r  my_clkdiv/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.659    my_clkdiv/count_0[9]
    SLICE_X33Y46         FDCE                                         r  my_clkdiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    my_clkdiv/CLK
    SLICE_X33Y46         FDCE                                         r  my_clkdiv/count_reg[9]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.031    15.042    my_clkdiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.916ns (53.061%)  route 1.695ns (46.939%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  my_clkdiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.443    my_clkdiv/count0_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  my_clkdiv/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.560    my_clkdiv/count0_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.779 r  my_clkdiv/count0_carry__3/O[0]
                         net (fo=1, routed)           0.623     8.402    my_clkdiv/data0[17]
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.295     8.697 r  my_clkdiv/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.697    my_clkdiv/count_0[17]
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[17]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.031    15.082    my_clkdiv/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.914ns (53.725%)  route 1.649ns (46.275%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  my_clkdiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.443    my_clkdiv/count0_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  my_clkdiv/count0_carry__2/O[1]
                         net (fo=1, routed)           0.577     8.343    my_clkdiv/data0[14]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.306     8.649 r  my_clkdiv/count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.649    my_clkdiv/count_0[14]
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    my_clkdiv/CLK
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.031    15.057    my_clkdiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.799ns (50.592%)  route 1.757ns (49.408%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  my_clkdiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.443    my_clkdiv/count0_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.662 r  my_clkdiv/count0_carry__2/O[0]
                         net (fo=1, routed)           0.685     8.347    my_clkdiv/data0[13]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.295     8.642 r  my_clkdiv/count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.642    my_clkdiv/count_0[13]
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    my_clkdiv/CLK
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.029    15.055    my_clkdiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.907ns (53.608%)  route 1.650ns (46.392%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  my_clkdiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.443    my_clkdiv/count0_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.758 r  my_clkdiv/count0_carry__2/O[3]
                         net (fo=1, routed)           0.579     8.337    my_clkdiv/data0[16]
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.307     8.644 r  my_clkdiv/count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.644    my_clkdiv/count_0[16]
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[16]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.029    15.080    my_clkdiv/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.790ns (51.066%)  route 1.715ns (48.934%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.641 r  my_clkdiv/count0_carry__1/O[3]
                         net (fo=1, routed)           0.644     8.285    my_clkdiv/data0[12]
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.307     8.592 r  my_clkdiv/count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.592    my_clkdiv/count_0[12]
    SLICE_X35Y46         FDCE                                         r  my_clkdiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    my_clkdiv/CLK
    SLICE_X35Y46         FDCE                                         r  my_clkdiv/count_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.031    15.056    my_clkdiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.825ns (52.578%)  route 1.646ns (47.422%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  my_clkdiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.443    my_clkdiv/count0_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  my_clkdiv/count0_carry__2/O[2]
                         net (fo=1, routed)           0.575     8.256    my_clkdiv/data0[15]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.301     8.557 r  my_clkdiv/count[15]_i_1/O
                         net (fo=1, routed)           0.000     8.557    my_clkdiv/count_0[15]
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    my_clkdiv/CLK
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.031    15.057    my_clkdiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 2.031ns (59.777%)  route 1.367ns (40.223%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  my_clkdiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.443    my_clkdiv/count0_carry__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  my_clkdiv/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.560    my_clkdiv/count0_carry__2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.883 r  my_clkdiv/count0_carry__3/O[1]
                         net (fo=1, routed)           0.295     8.178    my_clkdiv/data0[18]
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.306     8.484 r  my_clkdiv/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.484    my_clkdiv/count_0[18]
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[18]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.031    15.082    my_clkdiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.797ns (53.953%)  route 1.534ns (46.047%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  my_clkdiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_clkdiv/count0_carry__0_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.649 r  my_clkdiv/count0_carry__1/O[1]
                         net (fo=1, routed)           0.462     8.111    my_clkdiv/data0[10]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.306     8.417 r  my_clkdiv/count[10]_i_1/O
                         net (fo=1, routed)           0.000     8.417    my_clkdiv/count_0[10]
    SLICE_X33Y46         FDCE                                         r  my_clkdiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    my_clkdiv/CLK
    SLICE_X33Y46         FDCE                                         r  my_clkdiv/count_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.029    15.040    my_clkdiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.565ns (47.111%)  route 1.757ns (52.889%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.565     5.086    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          1.071     6.614    my_clkdiv/count[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.209 r  my_clkdiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.209    my_clkdiv/count0_carry_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.428 r  my_clkdiv/count0_carry__0/O[0]
                         net (fo=1, routed)           0.685     8.113    my_clkdiv/data0[5]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.295     8.408 r  my_clkdiv/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.408    my_clkdiv/count_0[5]
    SLICE_X35Y45         FDCE                                         r  my_clkdiv/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    my_clkdiv/CLK
    SLICE_X35Y45         FDCE                                         r  my_clkdiv/count_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.029    15.054    my_clkdiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.427%)  route 0.169ns (47.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          0.169     1.756    my_clkdiv/count[0]
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  my_clkdiv/count[17]_i_1/O
                         net (fo=1, routed)           0.000     1.801    my_clkdiv/count_0[17]
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[17]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.092     1.538    my_clkdiv/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 my_clkdiv/auxled_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/auxled_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    my_clkdiv/CLK
    SLICE_X35Y46         FDCE                                         r  my_clkdiv/auxled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  my_clkdiv/auxled_reg/Q
                         net (fo=2, routed)           0.168     1.754    my_clkdiv/auxled
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  my_clkdiv/auxled_i_1/O
                         net (fo=1, routed)           0.000     1.799    my_clkdiv/auxled_i_1_n_0
    SLICE_X35Y46         FDCE                                         r  my_clkdiv/auxled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    my_clkdiv/CLK
    SLICE_X35Y46         FDCE                                         r  my_clkdiv/auxled_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.091     1.536    my_clkdiv/auxled_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.280%)  route 0.170ns (47.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          0.170     1.757    my_clkdiv/count[0]
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  my_clkdiv/count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.802    my_clkdiv/count_0[16]
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.091     1.537    my_clkdiv/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.033%)  route 0.193ns (50.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          0.193     1.780    my_clkdiv/count[0]
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  my_clkdiv/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    my_clkdiv/count_0[0]
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.092     1.538    my_clkdiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.509%)  route 0.252ns (57.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          0.252     1.839    my_clkdiv/count[0]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  my_clkdiv/count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.884    my_clkdiv/count_0[14]
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    my_clkdiv/CLK
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[14]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.092     1.554    my_clkdiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.958%)  route 0.257ns (58.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          0.257     1.844    my_clkdiv/count[0]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.889 r  my_clkdiv/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.889    my_clkdiv/count_0[15]
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    my_clkdiv/CLK
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[15]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.092     1.554    my_clkdiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.231ns (50.741%)  route 0.224ns (49.259%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    my_clkdiv/CLK
    SLICE_X35Y44         FDCE                                         r  my_clkdiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  my_clkdiv/count_reg[3]/Q
                         net (fo=2, routed)           0.118     1.704    my_clkdiv/count[3]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.749 r  my_clkdiv/count[18]_i_5/O
                         net (fo=20, routed)          0.106     1.855    my_clkdiv/count[18]_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.900 r  my_clkdiv/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.900    my_clkdiv/count_0[7]
    SLICE_X35Y45         FDCE                                         r  my_clkdiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    my_clkdiv/CLK
    SLICE_X35Y45         FDCE                                         r  my_clkdiv/count_reg[7]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.092     1.553    my_clkdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.198%)  route 0.255ns (57.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          0.255     1.842    my_clkdiv/count[0]
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  my_clkdiv/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.887    my_clkdiv/count_0[18]
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.092     1.538    my_clkdiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.491%)  route 0.310ns (62.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          0.310     1.897    my_clkdiv/count[0]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  my_clkdiv/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.942    my_clkdiv/count_0[13]
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    my_clkdiv/CLK
    SLICE_X35Y47         FDCE                                         r  my_clkdiv/count_reg[13]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.091     1.553    my_clkdiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 my_clkdiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clkdiv/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.753%)  route 0.334ns (64.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    my_clkdiv/CLK
    SLICE_X35Y48         FDCE                                         r  my_clkdiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  my_clkdiv/count_reg[0]/Q
                         net (fo=21, routed)          0.334     1.921    my_clkdiv/count[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.966 r  my_clkdiv/count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.966    my_clkdiv/count_0[10]
    SLICE_X33Y46         FDCE                                         r  my_clkdiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    my_clkdiv/CLK
    SLICE_X33Y46         FDCE                                         r  my_clkdiv/count_reg[10]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.091     1.572    my_clkdiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   my_clkdiv/auxled_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   my_clkdiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   my_clkdiv/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   my_clkdiv/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   my_clkdiv/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   my_clkdiv/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   my_clkdiv/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   my_clkdiv/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   my_clkdiv/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   my_clkdiv/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   my_clkdiv/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   my_clkdiv/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   my_clkdiv/auxled_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   my_clkdiv/auxled_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   my_clkdiv/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   my_clkdiv/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   my_clkdiv/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   my_clkdiv/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   my_clkdiv/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   my_clkdiv/auxled_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   my_clkdiv/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   my_clkdiv/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   my_clkdiv/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   my_clkdiv/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   my_clkdiv/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   my_clkdiv/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   my_clkdiv/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   my_clkdiv/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   my_clkdiv/count_reg[1]/C



