# do /home/raswa151/.local/lib/python3.11/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/raswa151/courses/tsea84-labs/lab1/vunit_out/modelsim/modelsim.ini -wlf /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pe(tb) -coverage -L vunit_lib -L lib -g/tb_pe/logic_op=False -g/tb_pe/file_name=/home/raswa151/courses/tsea84-labs/lab1/tests.txt -g/tb_pe/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/,tb path : /home/raswa151/courses/tsea84-labs/lab1/,use_color : true" -g/tb_pe/pipeline=0 -g/tb_pe/wordlength=12 -g/tb_pe/shift_wordlength=3 
# Start time: 16:53:56 on Sep 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 4.18.0-553.16.1.el8_10.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pe/instantiate_pe/PE1
#         [22;96;49m40100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: 27, 59. Op: add - Got 0000_0101_0110 (86).
#         [22;96;49m40100 ps[0m - [1;37;49mcheck[0m                -   [1;31;49mERROR[0m - Overflow: '0' - Got 1. Expected 0.
#         [22;96;49m80100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: 1, -1. Op: add - Got 0000_0000_0000 (0).
#         [22;96;49m80100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '0' - Got 0.
#        [22;96;49m120100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: 37, -5. Op: add - Got 0000_0010_0000 (32).
#        [22;96;49m120100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '0' - Got 0.
#        [22;96;49m160100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: -48, 25. Op: add - Got 1111_1110_1001 (-23).
#        [22;96;49m160100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '0' - Got 0.
#        [22;96;49m200100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: 2047, 1. Op: add - Got 1000_0000_0000 (-2048).
#        [22;96;49m200100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '1' - Got 1.
#        [22;96;49m240100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: 45, 2. Op: sub - Got 0000_0010_1011 (43).
#        [22;96;49m240100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '0' - Got 0.
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 24 (23 downto 0). Right is 26 (25 downto 0).
#    Time: 280 ns  Iteration: 2  Process: /tb_pe/instantiate_pe/PE1/operations File: /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl
# Fatal error in Process operations at /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl line 77
# 
# HDL call sequence:
# Stopped at /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl 77 Process operations
# 
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl 77 return [address 0x7fefe4cb46f8] Process operations
# 
# 
# Surrounding code from 'see' command
#   72 :         V <= '0';
#   73 :       when nega =>
#   74 :         before_shift <= -signeda;
#   75 :         V <= '0';
#   76 :       when mul3over4a => 
# ->77 :         mul_tmp := 3*signeda;
#   78 :         before_shift <= resize(shift_right(mul_tmp, 2), before_shift);
#   79 : 
#   80 :         V <= '0';
#   81 :         for i in wordlength to 2*wordlength-2 loop
# 
# End time: 16:53:57 on Sep 09,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
