==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 272 ; free virtual = 828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 271 ; free virtual = 827
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 235 ; free virtual = 819
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 229 ; free virtual = 815
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:30) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:24) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:37) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:41) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:45) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:53) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:28) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (myIP.cpp:30:35) to (myIP.cpp:30:27) in function 'myFuncAccel4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 201 ; free virtual = 790
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 199 ; free virtual = 789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:38) and axis read on port 'my_input1_V' (myIP.cpp:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:38) and axis read on port 'my_input1_V' (myIP.cpp:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:38) and axis read on port 'my_input1_V' (myIP.cpp:38).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:38) [100]  (0 ns)
	'mul' operation of DSP[123] ('mul_ln1118_3', myIP.cpp:47) [119]  (3.36 ns)
	'add' operation of DSP[123] ('add_ln1192_2', myIP.cpp:47) [123]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:49) [125]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.04 seconds; current allocated memory: 95.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 96.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_input1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2463 ; free virtual = 4633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2463 ; free virtual = 4633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2491 ; free virtual = 4664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2486 ; free virtual = 4660
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:30) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:24) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:37) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:41) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:45) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:53) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:28) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (myIP.cpp:30:35) to (myIP.cpp:30:27) in function 'myFuncAccel4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2460 ; free virtual = 4635
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2458 ; free virtual = 4634
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:38) and axis read on port 'my_input1_V' (myIP.cpp:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:38) and axis read on port 'my_input1_V' (myIP.cpp:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:38) and axis read on port 'my_input1_V' (myIP.cpp:38).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:38) [100]  (0 ns)
	'mul' operation of DSP[123] ('mul_ln1118_3', myIP.cpp:47) [119]  (3.36 ns)
	'add' operation of DSP[123] ('add_ln1192_2', myIP.cpp:47) [123]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:49) [125]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.45 seconds; current allocated memory: 95.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 96.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_input1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2084 ; free virtual = 4338
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2084 ; free virtual = 4338
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2120 ; free virtual = 4372
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2115 ; free virtual = 4367
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:30) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:24) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:37) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:41) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:45) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:53) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:28) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2089 ; free virtual = 4343
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data_out.V' (myIP.cpp:54:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1.V' (myIP.cpp:38:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2088 ; free virtual = 4342
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:38) and bus read on port 'data1_V' (myIP.cpp:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:38) and bus read on port 'data1_V' (myIP.cpp:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:38) and bus read on port 'data1_V' (myIP.cpp:38).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	'mul' operation of DSP[120] ('mul_ln1118_3', myIP.cpp:47) [116]  (3.36 ns)
	'add' operation of DSP[120] ('add_ln1192_2', myIP.cpp:47) [120]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:49) [122]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.16 seconds; current allocated memory: 96.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 96.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data_out_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_V_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2075 ; free virtual = 4335
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2075 ; free virtual = 4335
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2082 ; free virtual = 4345
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2077 ; free virtual = 4340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:31) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:25) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:42) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:46) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:54) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:29) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2053 ; free virtual = 4315
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data_out.V' (myIP.cpp:55:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1.V' (myIP.cpp:39:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 2052 ; free virtual = 4315
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	'mul' operation of DSP[120] ('mul_ln1118_3', myIP.cpp:48) [116]  (3.36 ns)
	'add' operation of DSP[120] ('add_ln1192_2', myIP.cpp:48) [120]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:50) [122]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.86 seconds; current allocated memory: 96.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 96.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data_out_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_V_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1631 ; free virtual = 3929
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1631 ; free virtual = 3929
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1667 ; free virtual = 3962
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1662 ; free virtual = 3958
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:31) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:25) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:42) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:46) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:54) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:29) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1636 ; free virtual = 3932
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1.V' (myIP.cpp:39:4).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data_out.V' (myIP.cpp:55:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1635 ; free virtual = 3932
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	'mul' operation of DSP[122] ('mul_ln1118_3', myIP.cpp:48) [118]  (3.36 ns)
	'add' operation of DSP[122] ('add_ln1192_2', myIP.cpp:48) [122]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:50) [124]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.91 seconds; current allocated memory: 96.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 96.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data_out_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_V_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1531 ; free virtual = 3825
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1531 ; free virtual = 3825
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1512 ; free virtual = 3819
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1506 ; free virtual = 3814
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:31) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:25) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:42) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:46) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:54) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:29) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1482 ; free virtual = 3791
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1.V' (myIP.cpp:39:4).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data_out.V' (myIP.cpp:55:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1485 ; free virtual = 3786
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	'mul' operation of DSP[123] ('mul_ln1118_3', myIP.cpp:48) [119]  (3.36 ns)
	'add' operation of DSP[123] ('add_ln1192_2', myIP.cpp:48) [123]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:50) [125]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.64 seconds; current allocated memory: 96.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 96.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data_out_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_V_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1528 ; free virtual = 3813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1528 ; free virtual = 3813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1554 ; free virtual = 3840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1549 ; free virtual = 3835
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:31) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:25) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:42) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:46) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:54) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:29) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (myIP.cpp:31:35) to (myIP.cpp:31:27) in function 'myFuncAccel4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1523 ; free virtual = 3810
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1522 ; free virtual = 3809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:39) [100]  (0 ns)
	'mul' operation of DSP[123] ('mul_ln1118_3', myIP.cpp:48) [119]  (3.36 ns)
	'add' operation of DSP[123] ('add_ln1192_2', myIP.cpp:48) [123]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:50) [125]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.48 seconds; current allocated memory: 95.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 96.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_input1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel4'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1754 ; free virtual = 4007
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1755 ; free virtual = 4007
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1781 ; free virtual = 4035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1775 ; free virtual = 4030
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:33) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:27) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:40) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:44) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:48) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:56) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:26) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:31) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1750 ; free virtual = 4005
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1749 ; free virtual = 4004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:41) and axis read on port 'my_input1_V' (myIP.cpp:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:41) and axis read on port 'my_input1_V' (myIP.cpp:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:41) and axis read on port 'my_input1_V' (myIP.cpp:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:41) [109]  (0 ns)
	'mul' operation of DSP[132] ('mul_ln1118_3', myIP.cpp:50) [128]  (3.36 ns)
	'add' operation of DSP[132] ('add_ln1192_2', myIP.cpp:50) [132]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:52) [134]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.01 seconds; current allocated memory: 96.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 97.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_input1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel4'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 98.654 MB.
INFO: [RTMG 210-278] Implementing memory 'myFuncAccel4_temp_out_V_ram (RAM)' using block RAMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1664 ; free virtual = 3919
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1664 ; free virtual = 3919
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1688 ; free virtual = 3947
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1684 ; free virtual = 3943
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:31) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:25) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:42) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:46) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:54) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:29) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1658 ; free virtual = 3918
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1.V' (myIP.cpp:39:4).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data_out.V' (myIP.cpp:55:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1656 ; free virtual = 3917
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1_V' (myIP.cpp:39) and bus read on port 'data1_V' (myIP.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	'mul' operation of DSP[123] ('mul_ln1118_3', myIP.cpp:48) [119]  (3.36 ns)
	'add' operation of DSP[123] ('add_ln1192_2', myIP.cpp:48) [123]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:50) [125]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.69 seconds; current allocated memory: 96.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 96.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data_out_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_V_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1555 ; free virtual = 3833
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1555 ; free virtual = 3833
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1583 ; free virtual = 3858
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1578 ; free virtual = 3853
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:31) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:25) in function 'myFuncAccel4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:42) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:46) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:54) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp0.V' (myIP.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp1.V' (myIP.cpp:29) automatically.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (myIP.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim.V' (myIP.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (myIP.cpp:31:35) to (myIP.cpp:31:27) in function 'myFuncAccel4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1554 ; free virtual = 3829
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 1554 ; free virtual = 3830
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'my_input1_V' (myIP.cpp:39) and axis read on port 'my_input1_V' (myIP.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.868ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'myFuncAccel4' consists of the following:
	axis read on port 'my_input1_V' (myIP.cpp:39) [100]  (0 ns)
	'mul' operation of DSP[123] ('mul_ln1118_3', myIP.cpp:48) [119]  (3.36 ns)
	'add' operation of DSP[123] ('add_ln1192_2', myIP.cpp:48) [123]  (3.02 ns)
	'icmp' operation ('icmp_ln1494', myIP.cpp:50) [125]  (2.49 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.55 seconds; current allocated memory: 95.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 96.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_input1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/my_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_mul_mul_17ns_17ns_34_1_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
