INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Pr/project_2/project_2.srcs/sim_1/new/test_biest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_biest'
