/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include <cstdint>
#include <cstring>

namespace MIMXRT1176::CM7
{

enum class IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE : uint8_t
{
    _0_EMVSIM1_TRXD /*!< Select mux mode: ALT0 mux port: EMVSIM1_IO of
                       instance: EMVSIM1 */
        ,
    _1_can2_TX = 1 /*!< Select mux mode: ALT1 mux port: FLEXCAN2_TX of
                      instance: FLEXCAN2 */
        ,
    _2_enet_1g_1588_EVENT1_IN =
        2 /*!< Select mux mode: ALT2 mux port: ENET_1G_1588_EVENT1_IN of
             instance: ENET_1G */
        ,
    _3_gpt2_CAPTURE1 = 3 /*!< Select mux mode: ALT3 mux port: GPT2_CAPTURE1 of
                            instance: GPT2 */
        ,
    _4_flexpwm1_PWMA0 = 4 /*!< Select mux mode: ALT4 mux port: FLEXPWM1_PWM0_A
                             of instance: FLEXPWM1 */
        ,
    _5_gpio_mux2_IO31 = 5 /*!< Select mux mode: ALT5 mux port: GPIO_MUX2_IO31
                             of instance: GPIO_MUX2 */
        ,
    _6_lpuart7_TX = 6 /*!< Select mux mode: ALT6 mux port: LPUART7_TXD of
                         instance: LPUART7 */
        ,
    _8_flexio2_FLEXIO0 = 8 /*!< Select mux mode: ALT8 mux port: FLEXIO2_D00 of
                              instance: FLEXIO2 */
        ,
    _9_flexspi2_B_SS1_B = 9 /*!< Select mux mode: ALT9 mux port:
                               FLEXSPI2_B_SS1_B of instance: FLEXSPI2 */
        ,
    _10_gpio8_IO31 = 10 /*!< Select mux mode: ALT10 mux port: GPIO8_IO31 of
                           instance: GPIO8 */
};
static_assert(sizeof(IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE) == 1);

/**
 * Converts IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE to a C string.
 *
 * \param[in] instance Value to convert.
 * \return             A C string representation of the value.
 */
inline const char *to_string(
    IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE instance)
{
    const char *result = "UNKNOWN IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE";

    switch (instance)
    {
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_0_EMVSIM1_TRXD:
        result = "_0_EMVSIM1_TRXD";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_1_can2_TX:
        result = "_1_can2_TX";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_2_enet_1g_1588_EVENT1_IN:
        result = "_2_enet_1g_1588_EVENT1_IN";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_3_gpt2_CAPTURE1:
        result = "_3_gpt2_CAPTURE1";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_4_flexpwm1_PWMA0:
        result = "_4_flexpwm1_PWMA0";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_5_gpio_mux2_IO31:
        result = "_5_gpio_mux2_IO31";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_6_lpuart7_TX:
        result = "_6_lpuart7_TX";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_8_flexio2_FLEXIO0:
        result = "_8_flexio2_FLEXIO0";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_9_flexspi2_B_SS1_B:
        result = "_9_flexspi2_B_SS1_B";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_10_gpio8_IO31:
        result = "_10_gpio8_IO31";
        break;
    }

    return result;
}

/**
 * Converts a C string to IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE.
 *
 * \param[in]  data   A C string to convert.
 * \param[out] output The enumeration element to write.
 * \return            Whether or not the output was written.
 */
inline bool from_string(const char *data,
                        IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE &output)
{
    bool result = false;

    if ((result = !strncmp(data, "_0_EMVSIM1_TRXD", 15)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_0_EMVSIM1_TRXD;
    }
    else if ((result = !strncmp(data, "_1_can2_TX", 10)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_1_can2_TX;
    }
    else if ((result = !strncmp(data, "_2_enet_1g_1588_EVENT1_IN", 25)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::
            _2_enet_1g_1588_EVENT1_IN;
    }
    else if ((result = !strncmp(data, "_3_gpt2_CAPTURE1", 16)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_3_gpt2_CAPTURE1;
    }
    else if ((result = !strncmp(data, "_4_flexpwm1_PWMA0", 17)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_4_flexpwm1_PWMA0;
    }
    else if ((result = !strncmp(data, "_5_gpio_mux2_IO31", 17)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_5_gpio_mux2_IO31;
    }
    else if ((result = !strncmp(data, "_6_lpuart7_TX", 13)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_6_lpuart7_TX;
    }
    else if ((result = !strncmp(data, "_8_flexio2_FLEXIO0", 18)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_8_flexio2_FLEXIO0;
    }
    else if ((result = !strncmp(data, "_9_flexspi2_B_SS1_B", 19)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_9_flexspi2_B_SS1_B;
    }
    else if ((result = !strncmp(data, "_10_gpio8_IO31", 14)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00_MUX_MODE::_10_gpio8_IO31;
    }

    return result;
}

}; // namespace MIMXRT1176::CM7
