
*** Running vivado
    with args -log tsl235r_v1_0.vdi -applog -m64 -messageDb vivado.pb -mode batch -source tsl235r_v1_0.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source tsl235r_v1_0.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.809 ; gain = 202.965 ; free physical = 605 ; free virtual = 2209
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1111.812 ; gain = 4.000 ; free physical = 600 ; free virtual = 2204
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9e62e032

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1553.246 ; gain = 0.000 ; free physical = 252 ; free virtual = 1856

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 9e62e032

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1553.246 ; gain = 0.000 ; free physical = 252 ; free virtual = 1856

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 24 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 106a87950

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1553.246 ; gain = 0.000 ; free physical = 252 ; free virtual = 1856

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1553.246 ; gain = 0.000 ; free physical = 252 ; free virtual = 1856
Ending Logic Optimization Task | Checksum: 106a87950

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1553.246 ; gain = 0.000 ; free physical = 252 ; free virtual = 1856
Implement Debug Cores | Checksum: 4a096d2e
Logic Optimization | Checksum: 4a096d2e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 106a87950

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1553.246 ; gain = 0.000 ; free physical = 252 ; free virtual = 1856
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.246 ; gain = 453.438 ; free physical = 252 ; free virtual = 1856
INFO: [Coretcl 2-168] The results of DRC are in file /home/chad/vmshare/project/ece544/ip_repo/edit_tsl235r_v1_0.runs/impl_1/tsl235r_v1_0_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 0fef1f7f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1553.250 ; gain = 0.000 ; free physical = 233 ; free virtual = 1837

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1553.250 ; gain = 0.000 ; free physical = 233 ; free virtual = 1837
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1553.250 ; gain = 0.000 ; free physical = 233 ; free virtual = 1837

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1553.250 ; gain = 0.000 ; free physical = 233 ; free virtual = 1837
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: fda39982

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 121b7e8e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 1c7e65133

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837
Phase 2.2 Build Placer Netlist Model | Checksum: 1c7e65133

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1c7e65133

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837
Phase 2.3 Constrain Clocks/Macros | Checksum: 1c7e65133

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837
Phase 2 Placer Initialization | Checksum: 1c7e65133

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 232 ; free virtual = 1837

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19c85a3ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 229 ; free virtual = 1833

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19c85a3ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 229 ; free virtual = 1833

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 7f64bdff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 229 ; free virtual = 1833

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 84d84fd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 229 ; free virtual = 1833

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 12baf21e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 225 ; free virtual = 1830
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 12baf21e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 225 ; free virtual = 1830

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 12baf21e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 225 ; free virtual = 1830

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 12baf21e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 225 ; free virtual = 1830
Phase 4.4 Small Shape Detail Placement | Checksum: 12baf21e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 225 ; free virtual = 1830

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 12baf21e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 225 ; free virtual = 1830
Phase 4 Detail Placement | Checksum: 12baf21e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 225 ; free virtual = 1830

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 198b1d82d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.246 ; gain = 26.996 ; free physical = 225 ; free virtual = 1830

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 198b1d82d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.250 ; gain = 35.000 ; free physical = 225 ; free virtual = 1830

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 198b1d82d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.250 ; gain = 35.000 ; free physical = 225 ; free virtual = 1830

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 198b1d82d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.250 ; gain = 35.000 ; free physical = 225 ; free virtual = 1830

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 198b1d82d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.250 ; gain = 35.000 ; free physical = 225 ; free virtual = 1830

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1cccc3a15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.250 ; gain = 35.000 ; free physical = 225 ; free virtual = 1830
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1cccc3a15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.250 ; gain = 35.000 ; free physical = 225 ; free virtual = 1830
Ending Placer Task | Checksum: 144f4bcdc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.250 ; gain = 35.000 ; free physical = 225 ; free virtual = 1830
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1588.250 ; gain = 0.000 ; free physical = 224 ; free virtual = 1830
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1588.254 ; gain = 0.000 ; free physical = 223 ; free virtual = 1829
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1588.254 ; gain = 0.000 ; free physical = 223 ; free virtual = 1829
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1588.254 ; gain = 0.000 ; free physical = 223 ; free virtual = 1829
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9ee59550

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1670.922 ; gain = 82.668 ; free physical = 87 ; free virtual = 1693

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 9ee59550

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.922 ; gain = 85.668 ; free physical = 84 ; free virtual = 1690
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: cc5fdeec

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1685.188 ; gain = 96.934 ; free physical = 73 ; free virtual = 1679

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8f391456

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1685.188 ; gain = 96.934 ; free physical = 73 ; free virtual = 1679

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: ff322c95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1685.188 ; gain = 96.934 ; free physical = 73 ; free virtual = 1679
Phase 4 Rip-up And Reroute | Checksum: ff322c95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1685.188 ; gain = 96.934 ; free physical = 73 ; free virtual = 1679

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: ff322c95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1685.188 ; gain = 96.934 ; free physical = 73 ; free virtual = 1679

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: ff322c95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1685.188 ; gain = 96.934 ; free physical = 73 ; free virtual = 1679

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.108587 %
  Global Horizontal Routing Utilization  = 0.0404945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: ff322c95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1685.188 ; gain = 96.934 ; free physical = 73 ; free virtual = 1679

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ff322c95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.188 ; gain = 98.934 ; free physical = 71 ; free virtual = 1677

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11f266c3e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.188 ; gain = 98.934 ; free physical = 71 ; free virtual = 1677
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.188 ; gain = 98.934 ; free physical = 71 ; free virtual = 1677

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1703.473 ; gain = 115.219 ; free physical = 71 ; free virtual = 1677
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1703.473 ; gain = 0.000 ; free physical = 70 ; free virtual = 1677
INFO: [Coretcl 2-168] The results of DRC are in file /home/chad/vmshare/project/ece544/ip_repo/edit_tsl235r_v1_0.runs/impl_1/tsl235r_v1_0_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Feb 13 15:43:54 2016...
