

================================================================
== Vitis HLS Report for 'merge_arrays_1_1'
================================================================
* Date:           Thu Apr 20 09:45:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- merge_arrays  |  10000001|  10000001|         2|          1|          1|  10000000|       yes|
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      555|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      179|    -|
|Register             |        -|     -|      279|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      279|      734|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_169_p2         |         +|   0|  0|  31|          24|           1|
    |f1_fu_233_p2               |         +|   0|  0|  39|          32|           1|
    |f2_fu_227_p2               |         +|   0|  0|  39|          32|           1|
    |i2_fu_256_p2               |         +|   0|  0|  39|          32|           2|
    |i3_fu_262_p2               |         +|   0|  0|  39|          32|           2|
    |and_ln51_fu_221_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln60_fu_250_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_101           |       and|   0|  0|   2|           1|           1|
    |ap_condition_115           |       and|   0|  0|   2|           1|           1|
    |ap_condition_131           |       and|   0|  0|   2|           1|           1|
    |ap_condition_156           |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_163_p2        |      icmp|   0|  0|  16|          24|          24|
    |icmp_ln50_fu_180_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln51_24_fu_209_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln51_fu_204_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln60_24_fu_245_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln60_fu_239_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln64_fu_267_p2        |      icmp|   0|  0|  20|          32|          24|
    |icmp_ln66_fu_281_p2        |      icmp|   0|  0|  20|          32|          24|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_condition_109           |        or|   0|  0|   2|           1|           1|
    |f1_100_fu_303_p3           |    select|   0|  0|  32|           1|          32|
    |f2_76_fu_295_p3            |    select|   0|  0|  32|           1|          32|
    |i2_102_fu_310_p3           |    select|   0|  0|  32|           1|          32|
    |i2_103_fu_273_p3           |    select|   0|  0|  32|           1|          32|
    |i3_96_fu_287_p3            |    select|   0|  0|  32|           1|          32|
    |i3_97_fu_318_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_fu_215_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 555|         416|         443|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_phi_mux_f1_1_phi_fu_120_p4     |  14|          3|   32|         96|
    |ap_phi_mux_f2_1_phi_fu_111_p4     |  14|          3|   32|         96|
    |ap_sig_allocacmp_f1_98            |  14|          3|   32|         96|
    |ap_sig_allocacmp_f2_74            |  14|          3|   32|         96|
    |ap_sig_allocacmp_i2_100           |   9|          2|   32|         64|
    |ap_sig_allocacmp_i3_98            |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_24             |   9|          2|   24|         48|
    |f1_02_fu_56                       |   9|          2|   32|         64|
    |f1_97_fu_44                       |   9|          2|   32|         64|
    |f2_01_fu_52                       |   9|          2|   32|         64|
    |i2_13_fu_40                       |   9|          2|   32|         64|
    |i_fu_48                           |   9|          2|   24|         48|
    |out_r_address0                    |  14|          3|   24|         72|
    |out_r_d0                          |  14|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 179|         39|  426|       1068|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |f1_02_fu_56                       |  32|   0|   32|          0|
    |f1_97_fu_44                       |  32|   0|   32|          0|
    |f1_98_reg_399                     |  32|   0|   32|          0|
    |f2_01_fu_52                       |  32|   0|   32|          0|
    |f2_74_reg_393                     |  32|   0|   32|          0|
    |i2_13_fu_40                       |  32|   0|   32|          0|
    |i3_98_reg_380                     |  32|   0|   32|          0|
    |i_24_reg_388                      |  24|   0|   24|          0|
    |i_fu_48                           |  24|   0|   24|          0|
    |icmp_ln47_reg_406                 |   1|   0|    1|          0|
    |icmp_ln50_reg_415                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 279|   0|  279|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  merge_arrays.1.1|  return value|
|in_r_address0   |  out|   24|   ap_memory|              in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|              in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|              in_r|         array|
|in_r_address1   |  out|   24|   ap_memory|              in_r|         array|
|in_r_ce1        |  out|    1|   ap_memory|              in_r|         array|
|in_r_q1         |   in|   32|   ap_memory|              in_r|         array|
|out_r_address0  |  out|   24|   ap_memory|             out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|             out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|             out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|             out_r|         array|
+----------------+-----+-----+------------+------------------+--------------+

