# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_GT_master/example_design/multifpga_gt_master_tx_startup_fsm.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_GT_master/example_design/multifpga_gt_master_rx_startup_fsm.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_gt_master_init.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_gt_master_gt.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_gt_master_multi_gt.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_GT_master/example_design/multifpga_gt_master_gtrxreset_seq.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_GT_master/example_design/multifpga_gt_master_rxpmarst_seq.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_GT_master/example_design/multifpga_gt_master_rxrate_seq.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_GT_master/example_design/multifpga_gt_master_sync_block.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/ip/multifpga_GT_master/multifpga_gt_master.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/imports/example_design/support/multifpga_gt_master_common.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/imports/example_design/support/multifpga_gt_master_common_reset.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/imports/example_design/support/multifpga_gt_master_cpll_railing.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/imports/example_design/multifpga_gt_master_exdes.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/imports/example_design/multifpga_gt_master_gt_frame_check.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/imports/example_design/multifpga_gt_master_gt_frame_gen.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/imports/example_design/support/multifpga_gt_master_gt_usrclk_source.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sources_1/imports/example_design/support/multifpga_gt_master_support.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sim_1/imports/simulation/sim_reset_gt_model.vhd" \
"../../../../multifpga_GT_master_ex.srcs/sim_1/imports/simulation/multifpga_gt_master_tb.vhd" \

# Do not sort compile order
nosort
