FW_BLC2	,	V_256
WM0_PIPEB_ILK	,	V_271
intel_alloc_context_page	,	F_97
GEN6_PCODE_FREQ_IA_RATIO_SHIFT	,	V_436
vid	,	V_517
SNB_CPU_FENCE_ENABLE	,	V_72
"self-refresh entries: %d, wm: %d\n"	,	L_38
ILK_DSPCLK_GATE	,	V_547
intel_update_sprite_watermarks	,	F_96
planea_dl	,	V_200
g4x_compute_srwm	,	F_62
TSFS_SLOPE_SHIFT	,	V_479
INIT_DELAYED_WORK	,	F_33
I915_READ8	,	F_143
DPFC_RECOMP_TIMER_COUNT_SHIFT	,	V_54
ILK_FBC_RT_BASE	,	V_68
sanitize_pm	,	V_623
DDREC	,	V_470
gen6_update_ring_freq	,	F_128
ILK_FBC_RT_VALID	,	V_70
size	,	V_100
timespec	,	V_488
"SR watermark: display plane %d, cursor %d\n"	,	L_33
"overclocking supported, adjusting frequency max to %dMHz\n"	,	L_79
init_clock_gating	,	V_619
IS_845G	,	F_203
"FBC idle timed out\n"	,	L_1
cancel_delayed_work	,	F_30
I965_RCPB_CLOCK_GATE_DISABLE	,	V_603
gt_perf_status	,	V_376
ILK_DPFC_DIS1	,	V_551
ILK_DPFC_DIS2	,	V_552
"cancelling pending FBC enable\n"	,	L_5
PCH_DPLSUNIT_CLOCK_GATE_DISABLE	,	V_615
i915_wm_info	,	V_248
GEN6_PM_RP_DOWN_EI_EXPIRED	,	V_427
"display watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_51
i85x_init_clock_gating	,	F_179
drm_crtc	,	V_11
b	,	V_475
c	,	V_465
MEMSWCTL	,	V_313
RSX_STATUS_ON	,	V_443
sandybridge_display_wm_info	,	V_283
i	,	V_23
"fbc watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_50
"cursor watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_52
drm_i915_gem_object	,	V_18
DSPFW_HPLL_SR_EN	,	V_238
fwater_hi	,	V_245
TSFS_SLOPE_MASK	,	V_478
m	,	V_464
ironlake_teardown_rc6	,	F_131
I915_HAS_FBC	,	F_38
"display watermark is too large(%d/%ld), disabling\n"	,	L_34
ILK_DPFD_CLK_GATE	,	V_568
i965_update_wm	,	F_70
t	,	V_473
cur_delay	,	V_344
x	,	V_474
y	,	V_36
GEN6_RP_DOWN_EI	,	V_407
MEMMODE_FSTART_MASK	,	V_337
ECO_GATING_CX_ONLY	,	V_612
VLV_DDL1	,	V_211
SNB_READ_WM3_LATENCY	,	F_86
VLV_DDL2	,	V_217
DSPFW2	,	V_231
DSPFW3	,	V_143
GEN6_RP_UP_BUSY_AVG	,	V_414
vlv_force_wake_put	,	V_641
i915_enable_rc6	,	V_370
intel_calculate_wm	,	F_54
fsb_freq	,	V_119
"Failed to get proper latency. "	,	L_87
DPFCUNIT_CLOCK_GATE_DISABLE	,	V_534
WM1_LP_SR_EN	,	V_277
i8xx_disable_fbc	,	F_1
post	,	V_458
reg	,	V_161
WM0_PIPEA_ILK	,	V_269
sprite_width	,	V_298
"unknown memory frequency 0x%02x\n"	,	L_21
cursor_prec_mult	,	V_195
ret	,	V_300
i915_mch_val	,	F_142
POSTING_READ	,	F_16
cfb_plane	,	V_83
MEMMODE_FMAX_MASK	,	V_334
lcfuse	,	V_507
single_plane_enabled	,	F_67
GEN6_RC_SLEEP	,	V_392
GEN6_RP_DOWN_TIMEOUT	,	V_403
intel_pxfreq	,	F_139
FBC_CTL_PERIODIC	,	V_37
CLKCFG_FSB_667	,	V_121
i9xx_update_wm	,	F_72
ips_ping_for_i915_load	,	F_155
" plane %d, "	,	L_55
__gen6_gt_force_wake_put	,	V_634
WM0_PIPEC_IVB	,	V_288
entries_required	,	V_155
cacheline_size	,	V_157
"Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n"	,	L_41
tlb_miss	,	V_188
"Power management discrepancy: GEN6_RP_INTERRUPT_LIMITS "	,	L_83
ddrpll	,	V_131
cursorb_dl	,	V_206
GEN6_PM_RP_UP_THRESHOLD	,	V_424
WM2_LP_ILK	,	V_273
spin_unlock	,	F_150
MI_SUSPEND_FLUSH_EN	,	V_447
dev_private	,	V_5
"unknown fsb frequency 0x%04x\n"	,	L_22
ILK_PABSTRETCH_DIS	,	V_567
FW_BLC_SELF_VLV	,	V_227
IS_PINEVIEW	,	F_178
well	,	V_628
DRM_DEBUG	,	F_101
MI_FLUSH	,	V_454
PCH_DSPCLK_GATE_D	,	V_543
DSPFW1	,	V_165
ILK_DPARB_CLK_GATE	,	V_548
FBC_MODE_TOO_LARGE	,	V_109
GEN6_RP_INTERRUPT_LIMITS	,	V_364
DISP_ARB_CTL	,	V_261
to_delayed_work	,	F_25
"Unknown FSB/MEM found, disable CxSR\n"	,	L_23
ironlake_enable_rc6	,	F_134
IS_I915GM	,	F_41
CACHE_MODE_1	,	V_588
tmp	,	V_115
CACHE_MODE_0	,	V_557
GEN6_RP_MEDIA_HW_NORMAL_MODE	,	V_411
gen3_init_clock_gating	,	F_177
i830_get_fifo_size	,	F_53
out_disable	,	V_95
planea_prec	,	V_199
intel_init_pm	,	F_188
IS_IRONLAKE_M	,	F_163
sandybridge_blit_fbc_update	,	F_14
FBC_NO_OUTPUT	,	V_96
g4x_disable_fbc	,	F_12
cursor_wm	,	V_183
g4x_update_wm	,	F_69
out_unlock	,	V_504
CLKCFG_MEM_MASK	,	V_123
PIPE_WM_LINETIME_TIME	,	F_89
stall_watermark	,	V_44
GEN6_RC_EVALUATION_INTERVAL	,	V_389
I965_FBC_CLOCK_GATE_DISABLE	,	V_605
GEN6_PMIIR	,	V_369
DRM_INFO	,	F_126
srwm	,	V_239
ironlake_disable_fbc	,	F_20
pineview_cursor_hplloff_wm	,	V_175
WM0_PIPE_SPRITE_SHIFT	,	V_302
ILK_CLK_FBC	,	V_553
ivybridge_init_clock_gating	,	F_170
gen7_setup_fixed_func_scheduler	,	F_169
fbc_wm	,	V_259
ILK_VSDPFD_FULL	,	V_546
DRAIN_LATENCY_PRECISION_16	,	V_198
ironlake_compute_srwm	,	F_78
sandybridge_cursor_wm_info	,	V_284
HSW_PWR_WELL_STATE	,	V_629
DPFC_CTL_PLANEA	,	V_42
__gen6_gt_force_wake_mt_get	,	F_191
FBC_LL_SIZE	,	V_26
to_intel_crtc	,	F_8
valleyview_init_clock_gating	,	F_172
diff1	,	V_467
GEN6_PMIER	,	V_366
FBC_MULTIPLE_PIPES	,	V_94
intel_enable_rc6	,	F_121
line_time_us	,	V_185
GEN6_GT_PERF_STATUS	,	V_384
"bad pxval: %ld\n"	,	L_82
ILK_READ_WM1_LATENCY	,	F_80
mchdev_lock	,	V_502
mode	,	V_102
sandybridge_compute_sprite_srwm	,	F_91
"failed to compute sprite lp1 wm on pipe %d\n"	,	L_62
GEN6_RC_CTL_RC6_ENABLE	,	V_397
fbc_ctl	,	V_6
i8xx_enable_fbc	,	F_6
gtt_offset	,	V_69
DE_PCU_EVENT	,	V_358
"failed to find known CxSR latency "	,	L_90
intel_sanitize_pm	,	F_186
pitches	,	V_27
DPFC_CTL_PERSISTENT_MODE	,	V_64
DRAIN_LATENCY_PRECISION_32	,	V_197
spin_lock_irq	,	F_119
pipe	,	V_293
RAMCLK_GATE_D	,	V_595
SNB_DPFC_CTL_SA	,	V_71
rc6_mode	,	V_380
SNB_READ_WM0_LATENCY	,	F_83
cfb_pitch	,	V_21
"DSPFW1 register is %x\n"	,	L_29
DDL_CURSORB_PRECISION_16	,	V_214
DSTATE_PLL_D3_OFF	,	V_608
DSPARB_CSTART_SHIFT	,	V_147
I965_FIFO_SIZE	,	V_241
DDL_CURSORA_SHIFT	,	V_212
planeb_wm	,	V_221
struct_mutex	,	V_80
gen6_gt_force_wake_put	,	F_17
OVCUNIT_CLOCK_GATE_DISABLE	,	V_597
FBC_CTL_FENCE_DBL	,	V_31
IS_CRESTLINE	,	F_71
i915_gpu_raise	,	F_151
wm_size	,	V_156
list_for_each_entry	,	F_39
DSPCLK_GATE_D	,	V_599
DSPFW_CURSORA_SHIFT	,	V_233
DSPFW_HPLL_CURSOR_MASK	,	V_177
CSHRDDR3CTL_DDR3	,	V_130
latency	,	V_141
i9xx_get_fifo_size	,	F_50
DDL_CURSORB_SHIFT	,	V_218
valleyview_cursor_wm_info	,	V_226
busy	,	V_505
CLKCFG_FSB_MASK	,	V_117
dsparb	,	V_145
update_wm	,	V_306
ECOSKPD	,	V_611
ironlake_update_wm	,	F_79
DSPFW_CURSORB_SHIFT	,	V_229
default_wm	,	V_160
mmio_base	,	V_391
"fbc set to per-chip default\n"	,	L_10
DSSUNIT_CLOCK_GATE_DISABLE	,	V_598
"mode too large for compression, disabling\n"	,	L_16
cursor_hpll_disable	,	V_176
GEN6_RC6_WAKE_RATE_LIMIT	,	V_387
i915_update_gfx_val	,	F_145
I965_RCC_CLOCK_GATE_DISABLE	,	V_600
GEN6_RC_CTL_RC6p_ENABLE	,	V_398
DPFC_CONTROL	,	V_56
disable_fbc	,	V_89
planeb_prec	,	V_201
DPLS_EDP_PPS_FIX_DIS	,	V_617
graphics_val	,	V_501
GEN6_RP_DOWN_IDLE_CONT	,	V_415
GEN7_COMMON_SLICE_CHICKEN1	,	V_580
ring	,	V_374
GEN6_RCZUNIT_CLOCK_GATE_DISABLE	,	V_575
DIV_ROUND_UP	,	F_55
wm_info	,	V_243
broadwater_init_clock_gating	,	F_176
RCBMAXAVG	,	V_331
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_558
msleep	,	F_111
display_wm	,	V_189
get_fifo_size	,	V_250
POSTING_READ16	,	F_109
PXVFREQ_PX_SHIFT	,	V_341
DSTATE_GFX_CLOCK_GATING	,	V_609
SNB_FBC_MAX_SRWM	,	V_260
_3D_CHICKEN	,	V_565
HSW_PWR_WELL_CTL4	,	V_627
cparams	,	V_472
DSPCNTR	,	F_167
HSW_PWR_WELL_CTL1	,	V_625
HSW_PWR_WELL_CTL2	,	V_626
GEN6_OFFSET	,	F_117
ctx	,	V_309
g4x_init_clock_gating	,	F_173
min_freq	,	V_429
IS_I945GM	,	F_9
ironlake_enable_drps	,	F_110
"plane not 0, disabling compression\n"	,	L_17
"FIFO watermark level: %ld\n"	,	L_28
LCFUSE02	,	V_530
GFP_KERNEL	,	V_88
VFMUNIT_CLOCK_GATE_DISABLE	,	V_542
i855_wm_info	,	V_249
ironlake_set_drps	,	F_107
FBC_CTL_INTERVAL_SHIFT	,	V_40
MEMMODE_FMIN_MASK	,	V_336
DPARBUNIT_CLOCK_GATE_DISABLE	,	V_537
WM1S_LP_ILK	,	V_303
vstart	,	V_324
ironlake_disable_rc6	,	F_132
FBC_CTL_CPU_FENCE	,	V_33
planea_wm	,	V_220
CSIEW0	,	V_511
CSIEW1	,	V_512
intel_disable_fbc	,	F_36
pineview_update_wm	,	F_57
CSIEW2	,	V_513
mutex_unlock	,	F_27
MARIUNIT_CLOCK_GATE_DISABLE	,	V_539
DDL_PLANEB_PRECISION_16	,	V_216
"Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n"	,	L_44
limits	,	V_361
i915_gpu_turbo_disable	,	F_154
DDL_CURSORB_PRECISION_32	,	V_213
"disabling\n"	,	L_15
intel_cancel_fbc_work	,	F_29
GEN6_RC_CONTROL	,	V_385
min_delay	,	V_343
RCBMINAVG	,	V_332
FBC_BAD_PLANE	,	V_110
mutex_lock	,	F_26
cwm	,	V_246
rp_state_cap	,	V_375
VRHUNIT_CLOCK_GATE_DISABLE	,	V_533
div_u64	,	F_141
intel_fbc_enabled	,	F_22
TRANS_AUTOTRAIN_GEN_STALL_DIS	,	V_618
GEN6_PMINTRMSK	,	V_365
DMIEC	,	V_469
force_wake_put	,	V_633
pre	,	V_459
IS_I85X	,	F_202
ibx_init_clock_gating	,	F_181
WM1_LP_SR_SHIFT	,	V_280
ironlake_check_srwm	,	F_77
IS_I865G	,	F_201
GEN6_RC_CTL_HW_ENABLE	,	V_401
GEN6_RP_MEDIA_IS_GFX	,	V_412
FW_BLC_SELF_EN_MASK	,	V_251
GEN6_PMIMR	,	V_428
g4x_compute_wm0	,	F_59
rgvmodectl	,	V_319
DPFC_CTL_EN	,	V_57
FBC_UNSUPPORTED_MODE	,	V_106
"DSPFW3 register is %x\n"	,	L_30
"FIFO watermarks For pipe B -"	,	L_57
MEMINTREN	,	V_345
i915_ironlake_get_mem_freq	,	F_44
"on"	,	L_75
GEN6_PCODE_WRITE_MIN_FREQ_TABLE	,	V_419
sandybridge_update_sprite_wm	,	F_92
ironlake_init_clock_gating	,	F_162
kzalloc	,	F_32
now	,	V_466
intel_wait_ring_idle	,	F_138
vdisplay	,	V_108
"Self-refresh is disabled\n"	,	L_32
SNB_READ_WM1_LATENCY	,	F_84
SDEW	,	V_510
"framebuffer not tiled or fenced, disabling compression\n"	,	L_18
SOUTH_CHICKEN2	,	V_616
GEN6_RP_CONTROL	,	V_409
DSPFW_CURSOR_SR_SHIFT	,	V_171
I915_FENCE_REG_NONE	,	V_113
PXWL	,	V_529
intel_crtc	,	V_20
"mode incompatible with compression, "	,	L_14
VIDSTART	,	V_348
vlv_update_drain_latency	,	F_65
last_count1	,	V_350
DRM_MODE_FLAG_INTERLACE	,	V_104
last_count2	,	V_353
DPFC_RECOMP_CTL	,	V_51
PWRCTX_EN	,	V_455
CHICKEN3_DGMG_DONE_FIX_DISABLE	,	V_579
fmax	,	V_321
drm_device	,	V_1
MI_NOOP	,	V_453
sprite_wm	,	V_299
INTEL_RC6pp_ENABLE	,	V_399
gfx_power	,	V_494
pwrctx	,	V_438
"fmax: %d, fmin: %d, fstart: %d\n"	,	L_69
DRM_DEBUG_DRIVER	,	F_46
ips_link_to_i915_driver	,	V_506
display_latency_ns	,	V_179
WM3S_LP_IVB	,	V_305
for_each_ring	,	F_124
crtc	,	V_12
HAS_PCH_IBX	,	F_194
GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC	,	V_581
CLKCFG_FSB_533	,	V_118
"framebuffer too large, disabling "	,	L_12
GEN6_PCODE_MAILBOX	,	V_416
GEN6_BLITTER_LOCK_SHIFT	,	V_61
scaling_factor	,	V_433
intel_gpu_ips_teardown	,	F_160
FW_BLC_SELF	,	V_236
power_wells	,	V_624
flags	,	V_103
i945_wm_info	,	V_247
enabled	,	V_92
I915_FIFO_LINE_SIZE	,	V_240
"failed to set-domain on power context: %d\n"	,	L_67
ecobus	,	V_635
GEN7_WA_FOR_GEN7_L3_CONTROL	,	V_583
sandybridge_cursor_srwm_info	,	V_291
GEN6_RPNSWREQ	,	V_362
pvid_to_extvid	,	F_144
PIXEL_SUBSPAN_COLLECT_OPT_DISABLE	,	V_589
GEN7_FF_THREAD_MODE	,	V_570
"FIFO size - (0x%08x) %s: %d\n"	,	L_24
pm_iir	,	V_368
spin_unlock_irq	,	F_120
DPFC_RECOMP_STALL_EN	,	V_52
GS_UNIT_CLOCK_GATE_DISABLE	,	V_593
display	,	V_74
DSPARB_BEND_SHIFT	,	V_148
pxvid	,	V_482
tiling_mode	,	V_111
CLKCFG_MEM_667	,	V_126
pxw	,	V_508
WM0_PIPE_CURSOR_MASK	,	V_286
intel_init_clock_gating	,	F_184
cxsr_latency	,	V_137
ECR	,	V_509
sr_latency_ns	,	V_219
"\n"	,	L_7
"memory self refresh disabled\n"	,	L_46
small	,	V_191
display_sr	,	V_164
dstate	,	V_606
ironlake_fbc_enabled	,	F_21
latency_ns	,	V_154
ILK_DPFC_CONTROL	,	V_62
IS_BROADWATER	,	F_199
"disabled FBC\n"	,	L_2
DDL_PLANEB_PRECISION_32	,	V_215
FBC_STOLEN_TOO_SMALL	,	V_101
init_pch_clock_gating	,	V_620
corr2	,	V_497
i915_gem_alloc_object	,	F_100
for_each_pipe	,	F_166
"sprite watermarks For pipe %d - %d\n"	,	L_61
"FIFO entries required for mode: %ld\n"	,	L_27
g4x_wm_info	,	V_234
sprite_scaling_enabled	,	V_289
I915_WRITE16	,	F_108
MEMINTRSTS	,	V_355
ffs	,	F_68
DSPFW_SR_SHIFT	,	V_167
MI_MM_SPACE_GTT	,	V_449
WM3_LP_ILK	,	V_272
MEMMODE_FMAX_SHIFT	,	V_335
intel_init_power_wells	,	F_187
MLTR_ILK	,	V_638
FW_CSPWRDWNEN	,	V_228
"Failed to read display plane latency. "	,	L_89
ironlake_cursor_wm_info	,	V_267
"failed to pin power context: %d\n"	,	L_66
EG1	,	V_522
DSTATE_DOT_CLOCK_GATING	,	V_610
intel_framebuffer	,	V_16
EG0	,	V_521
EG3	,	V_524
EG2	,	V_523
htotal	,	V_184
EG5	,	V_526
EG4	,	V_525
EG7	,	V_528
GEN7_SQ_CHICKEN_MBCUNIT_CONFIG	,	V_586
MEMMODE_FSTART_SHIFT	,	V_338
EG6	,	V_527
intel_gpu_ips_init	,	F_159
CSHRDDR3CTL	,	V_128
pcu_mbox	,	V_377
intel_update_linetime_watermarks	,	F_95
DPFC_RECOMP_STALL_WM_SHIFT	,	V_53
temp	,	V_295
GEN6_RC_VIDEO_FREQ	,	V_402
i915_gem_object_set_to_gtt_domain	,	F_104
total_count	,	V_460
_3D_CHICKEN_SF_DISABLE_FASTCLIP_CULL	,	V_566
update_sprite_wm	,	V_308
intel_fbc_work	,	V_78
"more than one pipe active, disabling compression\n"	,	L_8
WARN_ON	,	F_98
"failed to alloc power context, RC6 disabled\n"	,	L_65
dspclk_gate	,	V_532
GEN7_L3_CHICKEN_MODE_REGISTER	,	V_584
FBC_MODULE_PARAM	,	V_99
intel_ring_buffer	,	V_373
plane	,	V_22
i915_gem_object_unpin	,	F_105
i915_gpu_lower	,	F_152
"Error enabling power well %lx\n"	,	L_85
IS_PINEVIEW_G	,	F_58
last_time2	,	V_354
GEN6_RC6pp_THRESHOLD	,	V_396
symbol_put	,	F_158
LCFUSE_HIV_MASK	,	V_531
v_table	,	V_483
last_time1	,	V_351
intel_fbc_work_fn	,	F_23
dev	,	V_2
SNB_CURSOR_MAX_SRWM	,	V_264
getrawmonotonic	,	F_113
fmin	,	V_322
GEN6_FREQUENCY	,	F_116
max_wm	,	V_159
ext_v	,	V_499
ARRAY_SIZE	,	F_48
IS_HASWELL	,	F_122
diff	,	V_435
HAS_PCH_SPLIT	,	F_189
DSPARB	,	V_146
WM1_LP_LATENCY_SHIFT	,	V_278
g4x_cursor_wm_info	,	V_235
"GT fifo had a previous error %x\n"	,	L_73
delay	,	V_621
"disabling CxSR\n"	,	L_92
GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB	,	V_587
I915_READ16	,	F_45
is_desktop	,	V_138
MEMINT_EVAL_CHG_EN	,	V_347
i85x_get_fifo_size	,	F_51
"watermark %d: display plane %d, fbc lines %d,"	,	L_48
GEN6_UCGCTL2	,	V_562
intel_get_crtc_for_plane	,	F_60
GEN6_UCGCTL1	,	V_559
cursora_dl	,	V_204
RCS	,	V_445
hdisplay	,	V_107
plane_sr	,	V_224
pixel_size	,	V_153
vlv_force_wake_get	,	V_640
GEN6_BLBUNIT_CLOCK_GATE_DISABLE	,	V_560
IS_GEN2	,	F_73
DEIMR	,	V_360
"timeout waiting for pcode mailbox to finish\n"	,	L_78
wait_for	,	F_4
IS_GEN4	,	F_198
IS_GEN3	,	F_200
IS_GEN6	,	F_19
update_linetime_wm	,	V_307
IS_GEN5	,	F_190
ia_freq	,	V_431
"compression\n"	,	L_13
is_ddr3	,	V_129
DSPFW_CURSOR_SR_MASK	,	V_170
"cursor %d\n"	,	L_40
_MASKED_BIT_ENABLE	,	F_171
"self-refresh entries: %d\n"	,	L_43
GEN6_RP_UP_EI	,	V_406
PXVFREQ_PX_MASK	,	V_340
jiffies	,	V_352
fbc_enabled	,	V_75
"scheduling delayed FBC enable\n"	,	L_6
DRM_DEBUG_KMS	,	F_5
"enabled FBC, pitch %d, yoff %d, plane %d, "	,	L_3
planeb_dl	,	V_202
ILK_DPFC_RECOMP_CTL	,	V_66
MI_SAVE_EXT_STATE_EN	,	V_450
OVRUNIT_CLOCK_GATE_DISABLE	,	V_596
i830_init_clock_gating	,	F_180
"RC6 and deep RC6 enabled\n"	,	L_72
"pcode write of freq table timed out\n"	,	L_80
err_unref	,	V_310
PMMISC	,	V_325
GEN6_RC1_WAKE_RATE_LIMIT	,	V_386
__gen6_gt_force_wake_get	,	V_632
i915_gem_object_pin	,	F_102
info	,	V_486
FW_BLC	,	V_255
count	,	V_490
sandybridge_display_srwm_info	,	V_290
CLKCFG_MEM_800	,	V_127
GEN6_PM_MBOX_EVENT	,	V_421
DRM_ERROR	,	F_103
sandybridge_update_wm	,	F_82
_3D_CHICKEN2_WM_READ_PIPELINED	,	V_556
fb	,	V_15
work_struct	,	V_76
cursor	,	V_180
SOUTH_DSPCLK_GATE_D	,	V_614
intel_update_fbc	,	F_37
vlv_compute_drain_latency	,	F_64
_MASKED_BIT_DISABLE	,	F_165
chipset_val	,	V_500
GEN6_RC6p_THRESHOLD	,	V_395
DEIIR	,	V_359
"Disable CxSR\n"	,	L_88
RING_MAX_IDLE	,	F_125
intel_get_cxsr_latency	,	F_47
DDRMPLL1	,	V_133
ECOBUS	,	V_636
GEN7_FF_DS_SCHED_HW	,	V_574
timespec_sub	,	F_146
"failed to compute sprite wm for pipe %d\n"	,	L_60
WM3_LP_EN	,	V_292
GEN6_RC_CTL_RC6pp_ENABLE	,	V_400
plane_wm	,	V_182
MEMCTL_FREQ_SHIFT	,	V_317
vidfreq	,	V_456
obj	,	V_19
diffms	,	V_489
" cursor %d\n"	,	L_49
"failed to compute sprite lp3 wm on pipe %d\n"	,	L_64
GEN6_RC_STATE	,	V_381
GEN6_RC_CTL_EI_MODE	,	F_127
ENOMEM	,	V_444
PEW	,	V_514
DSPFW_HPLL_CURSOR_SHIFT	,	V_178
crtc_hdisplay	,	V_297
PIPE_WM_LINETIME_MASK	,	V_296
RSX_STATUS_MASK	,	V_442
CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE	,	V_578
bits_per_pixel	,	V_162
mutex_is_locked	,	F_99
dev_priv	,	V_4
MEMMODECTL	,	V_320
cursorb_wm	,	V_223
FBC_CTL_STRIDE_SHIFT	,	V_39
id	,	V_86
I965_ISC_CLOCK_GATE_DISABLE	,	V_604
DISP_FBC_WM_DIS	,	V_262
large	,	V_192
"stuck trying to change perf mode\n"	,	L_70
"cursor: %d\n"	,	L_56
MI_RESTORE_EXT_STATE_EN	,	V_451
"enabled fbc on plane %d\n"	,	L_4
haswell_update_linetime_wm	,	F_87
FBC_TAG	,	V_30
DPFC_FENCE_YOFF	,	V_55
fsb	,	V_139
MEMINT_CX_SUPR_EN	,	V_346
__gen6_gt_force_wake_mt_put	,	F_193
intel_fb	,	V_17
interval	,	V_13
cfb_y	,	V_87
"failed to enable ironlake power power savings\n"	,	L_81
ILK_READ_WM2_LATENCY	,	F_81
DEIER	,	V_357
"Self-refresh is enabled\n"	,	L_31
FBC_STATUS	,	V_9
MEMINT_EVAL_CHG	,	V_356
u16	,	T_3
GEN6_RP_MEDIA_TURBO	,	V_410
"(found ddr%s fsb freq %d, mem freq %d), "	,	L_91
"cursor watermark is too large(%d/%ld), disabling\n"	,	L_35
GEN6_PCODE_READY	,	V_417
ILK_LP0_CURSOR_LATENCY	,	V_268
drm_gem_object_unreference	,	F_106
line_count	,	V_186
pineview_cursor_wm	,	V_168
i8xx_fbc_enabled	,	F_10
"FIFO watermarks - A: %d, B: %d\n"	,	L_42
TR1	,	V_480
"self-refresh watermark: display plane %d "	,	L_39
renderctx	,	V_437
GEN6_BLITTER_FBC_NOTIFY	,	V_60
FBC_STAT_COMPRESSING	,	V_10
pxvidfreq	,	V_516
in_dbg_master	,	F_42
pineview_display_wm	,	V_163
gen6_enable_rps	,	F_123
FBC_FENCE_OFF	,	V_35
gen6_gt_force_wake_get	,	F_15
DPFC_CPU_FENCE_OFFSET	,	V_73
__work	,	V_77
i915_enable_fbc	,	V_97
gen6_disable_rps	,	F_118
tv_sec	,	V_491
GEN6_RCPBUNIT_CLOCK_GATE_DISABLE	,	V_563
"Setting FIFO watermarks - A: plane=%d, cursor=%d, B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n"	,	L_37
err_unpin	,	V_311
u32	,	T_1
GEN6_RP_STATE_CAP	,	V_383
MCPPCE_EN	,	V_326
GEN6_CSUNIT_CLOCK_GATE_DISABLE	,	V_561
line_size	,	V_190
rps_lock	,	V_367
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_569
i845_get_fifo_size	,	F_52
level	,	V_258
"off"	,	L_76
TSE	,	V_328
ironlake_disable_drps	,	F_114
WM1_LP_ILK	,	V_274
GEN6_RP_DOWN_THRESHOLD	,	V_405
num_pipe	,	V_287
"fbc disabled per module param\n"	,	L_11
entries	,	V_187
g4x_check_srwm	,	F_61
i915_powersave	,	V_91
fbc_ctl2	,	V_24
i965_cursor_wm_info	,	V_242
GFXEC	,	V_493
cursorb_prec	,	V_205
PWRCTXA	,	V_439
drm_framebuffer	,	V_14
tmp_crtc	,	V_90
GTFIFODBG	,	V_382
GEN6_RP_UP_THRESHOLD	,	V_404
i915_mch_dev	,	V_503
"2"	,	L_94
intel_watermark_params	,	V_150
mem	,	V_140
"Sandybridge: deep RC6 disabled\n"	,	L_71
"no output, disabling\n"	,	L_9
IS_G4X	,	F_197
pineview_disable_cxsr	,	F_49
schedule_delayed_work	,	F_34
DPFC_CHICKEN	,	V_49
sandybridge_compute_sprite_wm	,	F_90
ILK_FBCQ_DIS	,	V_550
"Using MT version of forcewake\n"	,	L_86
PXVFREQ_BASE	,	V_339
crestline_init_clock_gating	,	F_175
MI_RESTORE_INHIBIT	,	V_452
cpufreq_quick_get_max	,	F_129
"3"	,	L_93
container_of	,	F_24
u64	,	T_6
RCUPEI	,	V_329
GEN6_RCCUNIT_CLOCK_GATE_DISABLE	,	V_564
"Setting FIFO watermarks - A: %d\n"	,	L_47
GEN6_RP_ENABLE	,	V_413
"gpu busy, RCS change rejected\n"	,	L_68
GEN6_PM_RP_DOWN_THRESHOLD	,	V_425
MI_SUSPEND_FLUSH	,	V_446
intel_flush_display_plane	,	F_168
I915_TILING_X	,	V_112
WM2_LP_EN	,	V_281
MEMCTL_SFCAVM	,	V_318
GEN6_AGGRESSIVE_TURBO	,	V_363
I915_WRITE	,	F_3
CLKCFG_FSB_800	,	V_120
GEN6_RC6_THRESHOLD	,	V_394
ironlake_enable_fbc	,	F_18
intel_ring_begin	,	F_135
SVSMUNIT_CLOCK_GATE_DISABLE	,	V_540
MI_SET_CONTEXT	,	V_448
HAS_PCH_CPT	,	F_195
csipll	,	V_132
valleyview_wm_info	,	V_225
plane_dl	,	V_194
rc6_mask	,	V_378
"memory self refresh enabled\n"	,	L_45
old	,	V_622
cfb_fb	,	V_84
DDL_CURSORA_PRECISION_16	,	V_208
i915_chipset_val	,	F_140
SNB_DISPLAY_MAX_SRWM	,	V_263
MEMIHYST	,	V_333
intel_ring_emit	,	F_136
rgvswctl	,	V_312
i915_gfx_val	,	F_147
ILK_DPFC_CHICKEN	,	V_65
chipset_power	,	V_468
FW_BLC_SELF_FIFO_MASK	,	V_254
GEN6_RP_IDLE_HYSTERSIS	,	V_408
count1	,	V_461
count2	,	V_462
DPFCRUNIT_CLOCK_GATE_DISABLE	,	V_535
count3	,	V_463
freq	,	V_457
"disabling active FBC for update\n"	,	L_19
cpt_init_clock_gating	,	F_182
max_ia_freq	,	V_432
min	,	F_63
INTEL_INFO	,	F_40
u8	,	T_5
g4x_enable_fbc	,	F_11
VF_UNIT_CLOCK_GATE_DISABLE	,	V_592
ILK_DPARB_GATE	,	V_545
IS_VALLEYVIEW	,	F_196
WM0_PIPE_PLANE_SHIFT	,	V_270
TSFS_INTR_MASK	,	V_481
drm_i915_private	,	V_3
uint32_t	,	T_4
ILK_DISPLAY_CHICKEN1	,	V_549
ILK_DISPLAY_CHICKEN2	,	V_544
IVB_CHICKEN3	,	V_577
ironlake_cursor_srwm_info	,	V_276
"FIFO watermarks For pipe A -"	,	L_54
i915_gpu_busy	,	F_153
GEN7_FF_TS_SCHED_HW	,	V_572
i915_pineview_get_mem_freq	,	F_43
DSPFW_PLANEB_SHIFT	,	V_230
cursor_latency_ns	,	V_181
RENCLK_GATE_D2	,	V_591
intel_enable_fbc	,	F_31
DPFC_CTL_PLANEB	,	V_43
RENCLK_GATE_D1	,	V_590
"Enabling RC6 states: RC6 %s, RC6p %s, RC6pp %s\n"	,	L_74
guard_size	,	V_158
cursor_sr	,	V_169
DPFC_SR_EN	,	V_46
i830_wm_info	,	V_257
GEN7_FF_VS_SCHED_HW	,	V_573
fifo_size	,	V_152
drm_display_mode	,	V_294
WM0_PIPE_SPRITE_MASK	,	V_301
CLKCFG	,	V_116
is_mobile	,	V_487
"timeout waiting for pcode mailbox to become idle\n"	,	L_77
vd	,	V_484
GEN6_PM_RP_UP_EI_EXPIRED	,	V_426
OGW0	,	V_519
enable_fbc	,	V_82
OGW1	,	V_520
vm	,	V_485
GEN7_L3CNTLREG1	,	V_582
CL_UNIT_CLOCK_GATE_DISABLE	,	V_594
DEUC	,	V_601
GEN7_FF_SCHED_MASK	,	V_571
SV_CLOCK_GATE_DISABLE	,	V_613
wm	,	V_151
ILK_DPFC_FENCE_YOFF	,	V_67
display_hpll_disable	,	V_173
DDL_CURSORA_PRECISION_32	,	V_207
pineview_display_hplloff_wm	,	V_172
"SR latency is 0, disabling\n"	,	L_36
PINEVIEW_SELF_REFRESH_EN	,	V_144
single_enabled_crtc	,	F_56
cursora_wm	,	V_222
GEN6_READ_OC_PARAMS	,	V_420
"unsupported config, disabling FBC\n"	,	L_20
GEN6_PM_THERMAL_EVENT	,	V_422
base	,	V_85
FW_BLC_SELF_EN	,	V_237
ILK_ELPIN_409_SELECT	,	V_554
IS_IVYBRIDGE	,	F_93
DSPFW_SR_MASK	,	V_166
state2	,	V_498
jiffies_to_msecs	,	F_112
state1	,	V_496
FBC_CTL_PLANEA	,	V_28
FBC_CTL_PLANEB	,	V_29
fbc_work	,	V_81
CLKCFG_FSB_400	,	V_122
DIV_ROUND_CLOSEST	,	F_130
valleyview_update_wm	,	F_66
val	,	V_282
"failed to compute sprite lp2 wm on pipe %d\n"	,	L_63
cxsr_latency_table	,	V_142
RCX_SW_EXIT	,	V_441
fstart	,	V_323
work	,	V_79
"FIFO watermarks For pipe C -"	,	L_59
TSC1	,	V_327
MEMCTL_CMD_SHIFT	,	V_316
DPFC_HT_MODIFY	,	V_50
PCH_3DCGDIS0	,	V_538
PCH_3DCGDIS1	,	V_541
INTEL_RC6p_ENABLE	,	V_372
FORCEWAKE_MT_ENABLE	,	V_637
fence_reg	,	V_41
DPFC_CTL_FENCE_EN	,	V_48
intel_init_emon	,	F_161
FBC_CTL_C3_IDLE	,	V_38
SNB_READ_WM2_LATENCY	,	F_85
GEN6_PCODE_DATA	,	V_418
ironlake_display_srwm_info	,	V_275
WM1_LP_FBC_SHIFT	,	V_279
RSTDBYCTL	,	V_440
ILK_LP0_PLANE_LATENCY	,	V_266
HSW_PWR_WELL_ENABLE	,	V_630
kfree	,	F_28
I915_READ	,	F_2
D_STATE	,	V_607
DPFC_CTL_LIMIT_1X	,	V_47
PXW	,	V_518
gpu_freq	,	V_430
CLKCFG_MEM_533	,	V_124
gen	,	V_98
gen6_init_clock_gating	,	F_164
FBC_CTL_IDLE_IMM	,	V_32
force_wake_get	,	V_631
ironlake_display_wm_info	,	V_265
MEMCTL_CMD_CHFREQ	,	V_315
to_intel_framebuffer	,	F_7
cursor_dl	,	V_196
DPFC_RESERVED	,	V_63
gen6_sanitize_pm	,	F_185
FBC_CONTROL	,	V_7
DSPFW_HPLL_SR_MASK	,	V_174
dpfc_ctl	,	V_45
IS_GM45	,	F_174
GEN6_RC1e_THRESHOLD	,	V_393
MEMMODE_SWMODE_EN	,	V_349
mem_freq	,	V_125
corr	,	V_495
clock_in_khz	,	V_149
PIPE_WM_LINETIME	,	F_88
MEMCTL_CMD_STS	,	V_314
c_m	,	V_136
i915_read_mch_val	,	F_148
FBC_CTL_EN	,	V_8
IS_I945G	,	F_74
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_388
drm_i915_private_t	,	T_2
INSTPM_SELF_EN	,	V_253
cfb_size	,	V_25
gtfifodbg	,	V_379
I915_READ_NOTRACE	,	F_192
"expected %08x, was %08x\n"	,	L_84
ironlake_setup_rc6	,	F_133
"A"	,	L_26
plane_prec_mult	,	V_193
DDL_PLANEA_PRECISION_32	,	V_209
gen6_set_rps	,	F_115
IVB_VRHUNIT_CLK_GATE	,	V_576
g4x_fbc_enabled	,	F_13
TSFS	,	V_477
INTEL_RC6_ENABLE	,	V_371
DPFDUNIT_CLOCK_GATE_DISABLE	,	V_536
CSIPLL0	,	V_134
ILK_SRLT_MASK	,	V_639
blt_ecoskpd	,	V_58
intel_update_watermarks	,	F_94
tsfs	,	V_476
INSTPM	,	V_252
I965_RCZ_CLOCK_GATE_DISABLE	,	V_602
"B"	,	L_25
TRANS_CHICKEN2	,	F_183
max_delay	,	V_342
link	,	F_156
GEN6_BLITTER_ECOSKPD	,	V_59
symbol_get	,	F_157
FBC_CONTROL2	,	V_34
msecs_to_jiffies	,	F_35
HAS_FW_BLC	,	F_75
spin_lock	,	F_149
cursora_prec	,	V_203
tv_nsec	,	V_492
i830_update_wm	,	F_76
WM2S_LP_IVB	,	V_304
CSIEC	,	V_471
DSPFW_CURSORA_MASK	,	V_232
RCDNEI	,	V_330
WM0_PIPE_PLANE_MASK	,	V_285
" plane %d, cursor: %d\n"	,	L_58
r_t	,	V_135
no_fbc_reason	,	V_93
DDL_PLANEA_PRECISION_16	,	V_210
FBC_NOT_TILED	,	V_114
GEN7_WA_L3_CHICKEN_MODE	,	V_585
fwater_lo	,	V_244
tsc_khz	,	V_434
GEN6_RC_IDLE_HYSTERSIS	,	V_390
GEN6_PM_RP_DOWN_TIMEOUT	,	V_423
"latency %d is 0, disabling wm%d+\n"	,	L_53
intel_ring_advance	,	F_137
DEW	,	V_515
_3D_CHICKEN2	,	V_555
DRM_MODE_FLAG_DBLSCAN	,	V_105
