{"sha": "1c7b1b7e259afc4c210dc55f407a05f75c3e7122", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWM3YjFiN2UyNTlhZmM0YzIxMGRjNTVmNDA3YTA1Zjc1YzNlNzEyMg==", "commit": {"author": {"name": "Ulrich Weigand", "email": "uweigand@de.ibm.com", "date": "2004-03-21T20:03:10Z"}, "committer": {"name": "Ulrich Weigand", "email": "uweigand@gcc.gnu.org", "date": "2004-03-21T20:03:10Z"}, "message": "* config/s390/s390.md (\"addti3\", \"subti3\"): New insns and splitters.\n\nFrom-SVN: r79793", "tree": {"sha": "72db31cf2df5fb94c64e6f495638245a6623a58c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/72db31cf2df5fb94c64e6f495638245a6623a58c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1c7b1b7e259afc4c210dc55f407a05f75c3e7122", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1c7b1b7e259afc4c210dc55f407a05f75c3e7122", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1c7b1b7e259afc4c210dc55f407a05f75c3e7122", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1c7b1b7e259afc4c210dc55f407a05f75c3e7122/comments", "author": null, "committer": null, "parents": [{"sha": "f258e38b1de989f3d1f9a9dddceedaa7e677e02b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f258e38b1de989f3d1f9a9dddceedaa7e677e02b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f258e38b1de989f3d1f9a9dddceedaa7e677e02b"}], "stats": {"total": 62, "additions": 62, "deletions": 0}, "files": [{"sha": "638a14911d2648117e3948483d58acc4f24fef63", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1c7b1b7e259afc4c210dc55f407a05f75c3e7122/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1c7b1b7e259afc4c210dc55f407a05f75c3e7122/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1c7b1b7e259afc4c210dc55f407a05f75c3e7122", "patch": "@@ -1,3 +1,7 @@\n+2004-03-21  Ulrich Weigand  <uweigand@de.ibm.com>\n+\n+\t* config/s390/s390.md (\"addti3\", \"subti3\"): New insns and splitters.\n+\n 2004-03-21  Ulrich Weigand  <uweigand@de.ibm.com>\n \n \t* expmed.c (choose_mult_variant): Pass MULT_COST as argument instead"}, {"sha": "8348c5a2791e4757bf57c4302a3f5987a9cd5041", "filename": "gcc/config/s390/s390.md", "status": "modified", "additions": 58, "deletions": 0, "changes": 58, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1c7b1b7e259afc4c210dc55f407a05f75c3e7122/gcc%2Fconfig%2Fs390%2Fs390.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1c7b1b7e259afc4c210dc55f407a05f75c3e7122/gcc%2Fconfig%2Fs390%2Fs390.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390.md?ref=1c7b1b7e259afc4c210dc55f407a05f75c3e7122", "patch": "@@ -3330,6 +3330,35 @@\n ;;- Add instructions.\n ;;\n \n+;\n+; addti3 instruction pattern(s).\n+;\n+\n+(define_insn_and_split \"addti3\"\n+  [(set (match_operand:TI 0 \"register_operand\" \"=&d\")\n+        (plus:TI (match_operand:TI 1 \"nonimmediate_operand\" \"%0\")\n+                 (match_operand:TI 2 \"general_operand\" \"do\") ) )\n+   (clobber (reg:CC 33))]\n+  \"TARGET_64BIT\"\n+  \"#\"\n+  \"&& reload_completed\"\n+  [(parallel\n+    [(set (reg:CCL1 33)\n+          (compare:CCL1 (plus:DI (match_dup 7) (match_dup 8))\n+                        (match_dup 7)))\n+     (set (match_dup 6) (plus:DI (match_dup 7) (match_dup 8)))])\n+   (parallel\n+    [(set (match_dup 3) (plus:DI (plus:DI (match_dup 4) (match_dup 5))\n+                                 (ltu:DI (reg:CCL1 33) (const_int 0))))\n+     (clobber (reg:CC 33))])]\n+  \"operands[3] = operand_subword (operands[0], 0, 0, TImode);\n+   operands[4] = operand_subword (operands[1], 0, 0, TImode);\n+   operands[5] = operand_subword (operands[2], 0, 0, TImode);\n+   operands[6] = operand_subword (operands[0], 1, 0, TImode);\n+   operands[7] = operand_subword (operands[1], 1, 0, TImode);\n+   operands[8] = operand_subword (operands[2], 1, 0, TImode);\"\n+  [(set_attr \"op_type\"  \"NN\")])\n+\n ;\n ; adddi3 instruction pattern(s).\n ;\n@@ -3825,6 +3854,35 @@\n ;;- Subtract instructions.\n ;;\n \n+;\n+; subti3 instruction pattern(s).\n+;\n+\n+(define_insn_and_split \"subti3\"\n+  [(set (match_operand:TI 0 \"register_operand\" \"=&d\")\n+        (minus:TI (match_operand:TI 1 \"register_operand\" \"0\")\n+                  (match_operand:TI 2 \"general_operand\" \"do\") ) )\n+   (clobber (reg:CC 33))]\n+  \"TARGET_64BIT\"\n+  \"#\"\n+  \"&& reload_completed\"\n+  [(parallel\n+    [(set (reg:CCL2 33)\n+          (compare:CCL2 (minus:DI (match_dup 7) (match_dup 8))\n+                        (match_dup 7)))\n+     (set (match_dup 6) (minus:DI (match_dup 7) (match_dup 8)))])\n+   (parallel\n+    [(set (match_dup 3) (minus:DI (minus:DI (match_dup 4) (match_dup 5))\n+                                  (gtu:DI (reg:CCL2 33) (const_int 0))))\n+     (clobber (reg:CC 33))])]\n+  \"operands[3] = operand_subword (operands[0], 0, 0, TImode);\n+   operands[4] = operand_subword (operands[1], 0, 0, TImode);\n+   operands[5] = operand_subword (operands[2], 0, 0, TImode);\n+   operands[6] = operand_subword (operands[0], 1, 0, TImode);\n+   operands[7] = operand_subword (operands[1], 1, 0, TImode);\n+   operands[8] = operand_subword (operands[2], 1, 0, TImode);\"\n+  [(set_attr \"op_type\"  \"NN\")])\n+\n ;\n ; subdi3 instruction pattern(s).\n ;"}]}