$date
	Sun Oct 23 06:03:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#998375
b10100 !
1"
#998378
b10100 &
b10100 %
1$
#998379
0"
#998382
b1010 &
b1010 %
#998386
b101 &
b101 %
#998390
b10000 &
b10000 %
#998394
b1000 &
b1000 %
#998398
b100 &
b100 %
#998402
b10 &
b10 %
#998406
b1 &
1#
b1 %
#998410
b0 &
b0 %
0#
0$
#2041817
b11 !
1"
#2041818
b11 &
b11 %
1$
#2041819
0"
#2041822
b1010 &
b1010 %
#2041826
b101 &
b101 %
#2041830
b10000 &
b10000 %
#2041834
b1000 &
b1000 %
#2041838
b100 &
b100 %
#2041842
b10 &
b10 %
#2041846
b1 &
1#
b1 %
#2041850
b0 &
b0 %
0#
0$
#2997464
b1110 !
1"
#2997466
b1110 &
b1110 %
1$
#2997467
0"
#2997470
b111 &
b111 %
#2997474
b10110 &
b10110 %
#2997478
b1011 &
b1011 %
#2997482
b100010 &
b100010 %
#2997486
b10001 &
b10001 %
#2997490
b110100 &
b110100 %
#2997494
b11010 &
b11010 %
#2997498
b1101 &
b1101 %
#2997502
b101000 &
b101000 %
#2997506
b10100 &
b10100 %
#2997510
b1010 &
b1010 %
#2997514
b101 &
b101 %
#2997518
b10000 &
b10000 %
#2997522
b1000 &
b1000 %
#2997526
b100 &
b100 %
#2997530
b10 &
b10 %
#2997534
b1 &
1#
b1 %
#2997538
b0 &
b0 %
0#
0$
#4500012
