INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohdf/final_UART/final_UART.sim/sim_1/impl/func/xsim/top_module_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopback
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohdf/final_UART/final_UART.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohdf/final_UART/final_UART.srcs/sim_1/new/loopback_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopback_tb
