P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  512 B
associativity 		4-way
n_set 			32
n_cache_line 	128
tag: 18, index: 5, offset: 9
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		249933
0.n_misses 		68
0.hit_rate 		99.97
0.miss_rate 		0.03
0.n_upgrade_miss 	40
0.n_bus_snoops 	56
0.n_snoop_hits 	32
0.n_writebacks 	27
Memory Traffic:
0.B_written_bus_to_cache 	34816
0.B_written_cache_to_bus_wb 	13824
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	48640
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		249943
1.n_misses 		56
1.hit_rate 		99.98
1.miss_rate 		0.02
1.n_upgrade_miss 	38
1.n_bus_snoops 	68
1.n_snoop_hits 	29
1.n_writebacks 	20
Memory Traffic:
1.B_written_bus_to_cache 	28672
1.B_written_cache_to_bus_wb 	10240
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	38912
1.B_total_traffic_wt 	0
