`timescale 1ns/1ns

module p1_2v ();
// generated by Concept HDL Direct Version 13.60-s010 14-Jun-2000
// on Tue Jan 16 11:55:22 2001
// from symbols_lib/P1_2V/sch_1





  `ifdef VAN


  `else

  `endif

// begin instances 

endmodule // p1_2v(sch_1) 
