0.7
2020.2
Apr 18 2022
16:05:34
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.gen/sources_1/ip/text_mem/sim/text_mem.v,1669737973,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/ALU.v,,text_mem,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sim_1/new/test_cpu.v,1669885305,verilog,,,,ps2_keyboard_model;test_cpu,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/ALU.v,1669706906,verilog,,D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/ascii2rgb.v,,ALU;Adder;barrel,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/clkgen.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/control.v,,clkgen,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/control.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/dmem.v,,control,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/dmem.v,1669706906,verilog,,D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/keyboard.v,,dmem,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/mainDesign.v,1669886587,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/pc.v,,mainDesign,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/pc.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/rv32is.v,,pc_reg,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/rv32is.v,1669813262,verilog,,D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/scancode_ram.v,,GPRS;bcd7seg;rv32is,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testdmem.v,1669810901,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testmem.v,,testdmem,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testmem.v,1669810901,verilog,,D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/vga_ctrl.v,,testmem,,,,,,,,
D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/ascii2rgb.v,1669118117,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/clkgen.v,,ascii2rgb,,,,,,,,
D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/keyboard.v,1669814835,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/mainDesign.v,,keyboard;ps2_keyboard,,,,,,,,
D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/scancode_ram.v,1667954648,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testdmem.v,,scancode_ram;shift_ram,,,,,,,,
D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/vga_ctrl.v,1668926345,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sim_1/new/test_cpu.v,,vga_ctrl,,,,,,,,
