
STM32F302R8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007584  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  0800770c  0800770c  0001770c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b1c  08007b1c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08007b1c  08007b1c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b1c  08007b1c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b1c  08007b1c  00017b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b20  08007b20  00017b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007b24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  20000070  08007b94  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08007b94  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b4c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000264e  00000000  00000000  00032bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  00035240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e80  00000000  00000000  000361d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000030ab  00000000  00000000  00037050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014049  00000000  00000000  0003a0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac48c  00000000  00000000  0004e144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fa5d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004314  00000000  00000000  000fa620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080076f4 	.word	0x080076f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	080076f4 	.word	0x080076f4

080001c8 <gfWrapTheta>:

	result = num / den;
	return result;
}

float gfWrapTheta(float theta){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWOPI);
 80001d2:	eddf 0a19 	vldr	s1, [pc, #100]	; 8000238 <gfWrapTheta+0x70>
 80001d6:	ed97 0a01 	vldr	s0, [r7, #4]
 80001da:	f006 fcd3 	bl	8006b84 <fmodf>
 80001de:	ed87 0a01 	vstr	s0, [r7, #4]
	if( theta > PI)
 80001e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80001e6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800023c <gfWrapTheta+0x74>
 80001ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80001ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80001f2:	dd08      	ble.n	8000206 <gfWrapTheta+0x3e>
		theta -= TWOPI;
 80001f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80001f8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000238 <gfWrapTheta+0x70>
 80001fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000200:	edc7 7a01 	vstr	s15, [r7, #4]
 8000204:	e010      	b.n	8000228 <gfWrapTheta+0x60>
	else if( theta < -PI)
 8000206:	edd7 7a01 	vldr	s15, [r7, #4]
 800020a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000240 <gfWrapTheta+0x78>
 800020e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000216:	d507      	bpl.n	8000228 <gfWrapTheta+0x60>
		theta += TWOPI;
 8000218:	edd7 7a01 	vldr	s15, [r7, #4]
 800021c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000238 <gfWrapTheta+0x70>
 8000220:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000224:	edc7 7a01 	vstr	s15, [r7, #4]

	return theta;
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	ee07 3a90 	vmov	s15, r3
}
 800022e:	eeb0 0a67 	vmov.f32	s0, s15
 8000232:	3708      	adds	r7, #8
 8000234:	46bd      	mov	sp, r7
 8000236:	bd80      	pop	{r7, pc}
 8000238:	40c90fdb 	.word	0x40c90fdb
 800023c:	40490fdb 	.word	0x40490fdb
 8000240:	c0490fdb 	.word	0xc0490fdb

08000244 <gfOmega2Theta>:

void gfOmega2Theta(float omega, float Ts, float *theta){
 8000244:	b580      	push	{r7, lr}
 8000246:	b086      	sub	sp, #24
 8000248:	af00      	add	r7, sp, #0
 800024a:	ed87 0a03 	vstr	s0, [r7, #12]
 800024e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000252:	6078      	str	r0, [r7, #4]
	float wrapTheta;

	*theta += omega * Ts;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	ed93 7a00 	vldr	s14, [r3]
 800025a:	edd7 6a03 	vldr	s13, [r7, #12]
 800025e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000262:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	edc3 7a00 	vstr	s15, [r3]
	wrapTheta = gfWrapTheta(*theta);
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	edd3 7a00 	vldr	s15, [r3]
 8000276:	eeb0 0a67 	vmov.f32	s0, s15
 800027a:	f7ff ffa5 	bl	80001c8 <gfWrapTheta>
 800027e:	ed87 0a05 	vstr	s0, [r7, #20]
	*theta = wrapTheta;
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	697a      	ldr	r2, [r7, #20]
 8000286:	601a      	str	r2, [r3, #0]
}
 8000288:	bf00      	nop
 800028a:	3718      	adds	r7, #24
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}

08000290 <readButton1>:



uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
	uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000296:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800029a:	4805      	ldr	r0, [pc, #20]	; (80002b0 <readButton1+0x20>)
 800029c:	f003 f91c 	bl	80034d8 <HAL_GPIO_ReadPin>
 80002a0:	4603      	mov	r3, r0
 80002a2:	71fb      	strb	r3, [r7, #7]
	return B1;
 80002a4:	79fb      	ldrb	r3, [r7, #7]
}
 80002a6:	4618      	mov	r0, r3
 80002a8:	3708      	adds	r7, #8
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	48000800 	.word	0x48000800

080002b4 <readVolume>:
	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;

	return timeInterval;
}

float readVolume(void){
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];
 80002ba:	4b0d      	ldr	r3, [pc, #52]	; (80002f0 <readVolume+0x3c>)
 80002bc:	885b      	ldrh	r3, [r3, #2]
 80002be:	80fb      	strh	r3, [r7, #6]

	//Volume = Volume_ad * 0.0002442f;
	Volume = ((int16_t)Volume_ad - 856) * 0.000573394f;
 80002c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80002c4:	f5a3 7356 	sub.w	r3, r3, #856	; 0x358
 80002c8:	ee07 3a90 	vmov	s15, r3
 80002cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002d0:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80002f4 <readVolume+0x40>
 80002d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80002d8:	edc7 7a00 	vstr	s15, [r7]
	return Volume;
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	ee07 3a90 	vmov	s15, r3
}
 80002e2:	eeb0 0a67 	vmov.f32	s0, s15
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr
 80002f0:	2000008c 	.word	0x2000008c
 80002f4:	3a164fd2 	.word	0x3a164fd2

080002f8 <readVdc>:

float readVdc(void){
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Vdc is connected to PA1(ADC2)
	float Vdc;
	uint16_t Vdc_ad = gAdcValue[0];
 80002fe:	4b0c      	ldr	r3, [pc, #48]	; (8000330 <readVdc+0x38>)
 8000300:	881b      	ldrh	r3, [r3, #0]
 8000302:	80fb      	strh	r3, [r7, #6]
	Vdc = Vdc_ad * 0.0154305f; // 1/(9.31/(9.31+169)*4096/3.3V)
 8000304:	88fb      	ldrh	r3, [r7, #6]
 8000306:	ee07 3a90 	vmov	s15, r3
 800030a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800030e:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000334 <readVdc+0x3c>
 8000312:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000316:	edc7 7a00 	vstr	s15, [r7]
	return Vdc;
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	ee07 3a90 	vmov	s15, r3
}
 8000320:	eeb0 0a67 	vmov.f32	s0, s15
 8000324:	370c      	adds	r7, #12
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	2000008c 	.word	0x2000008c
 8000334:	3c7cd035 	.word	0x3c7cd035

08000338 <readCurrent>:

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	6039      	str	r1, [r7, #0]
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 8000342:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000346:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800034a:	b29a      	uxth	r2, r3
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 8000350:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000354:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	3302      	adds	r3, #2
 800035c:	b292      	uxth	r2, r2
 800035e:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 8000360:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000364:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	3304      	adds	r3, #4
 800036c:	b292      	uxth	r2, r2
 800036e:	801a      	strh	r2, [r3, #0]

	Iuvw[0] = ((float)Iuvw_AD[0] - 1901) * -0.00193586253f;
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	881b      	ldrh	r3, [r3, #0]
 8000374:	ee07 3a90 	vmov	s15, r3
 8000378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800037c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80003ec <readCurrent+0xb4>
 8000380:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000384:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80003f0 <readCurrent+0xb8>
 8000388:	ee67 7a87 	vmul.f32	s15, s15, s14
 800038c:	683b      	ldr	r3, [r7, #0]
 800038e:	edc3 7a00 	vstr	s15, [r3]
	Iuvw[1] = ((float)Iuvw_AD[1] - 1864) * -0.00193586253f;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	3302      	adds	r3, #2
 8000396:	881b      	ldrh	r3, [r3, #0]
 8000398:	ee07 3a90 	vmov	s15, r3
 800039c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80003a0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80003f4 <readCurrent+0xbc>
 80003a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	3304      	adds	r3, #4
 80003ac:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80003f0 <readCurrent+0xb8>
 80003b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80003b4:	edc3 7a00 	vstr	s15, [r3]
	Iuvw[2] = ((float)Iuvw_AD[2] - 1871) * -0.00193586253f;
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	3304      	adds	r3, #4
 80003bc:	881b      	ldrh	r3, [r3, #0]
 80003be:	ee07 3a90 	vmov	s15, r3
 80003c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80003c6:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80003f8 <readCurrent+0xc0>
 80003ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	3308      	adds	r3, #8
 80003d2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80003f0 <readCurrent+0xb8>
 80003d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80003da:	edc3 7a00 	vstr	s15, [r3]
}
 80003de:	bf00      	nop
 80003e0:	370c      	adds	r7, #12
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	44eda000 	.word	0x44eda000
 80003f0:	bafdbcc5 	.word	0xbafdbcc5
 80003f4:	44e90000 	.word	0x44e90000
 80003f8:	44e9e000 	.word	0x44e9e000

080003fc <writeOutputMode>:
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
}

void writeOutputMode(int8_t* outputMode){
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	f993 3000 	ldrsb.w	r3, [r3]
 800040a:	2b00      	cmp	r3, #0
 800040c:	d106      	bne.n	800041c <writeOutputMode+0x20>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 800040e:	2200      	movs	r2, #0
 8000410:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000414:	4819      	ldr	r0, [pc, #100]	; (800047c <writeOutputMode+0x80>)
 8000416:	f003 f877 	bl	8003508 <HAL_GPIO_WritePin>
 800041a:	e005      	b.n	8000428 <writeOutputMode+0x2c>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800041c:	2201      	movs	r2, #1
 800041e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000422:	4816      	ldr	r0, [pc, #88]	; (800047c <writeOutputMode+0x80>)
 8000424:	f003 f870 	bl	8003508 <HAL_GPIO_WritePin>

	if(outputMode[1] == OUTPUTMODE_OPEN )
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	3301      	adds	r3, #1
 800042c:	f993 3000 	ldrsb.w	r3, [r3]
 8000430:	2b00      	cmp	r3, #0
 8000432:	d106      	bne.n	8000442 <writeOutputMode+0x46>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800043a:	4810      	ldr	r0, [pc, #64]	; (800047c <writeOutputMode+0x80>)
 800043c:	f003 f864 	bl	8003508 <HAL_GPIO_WritePin>
 8000440:	e005      	b.n	800044e <writeOutputMode+0x52>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000442:	2201      	movs	r2, #1
 8000444:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000448:	480c      	ldr	r0, [pc, #48]	; (800047c <writeOutputMode+0x80>)
 800044a:	f003 f85d 	bl	8003508 <HAL_GPIO_WritePin>

	if(outputMode[2] == OUTPUTMODE_OPEN )
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	3302      	adds	r3, #2
 8000452:	f993 3000 	ldrsb.w	r3, [r3]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d106      	bne.n	8000468 <writeOutputMode+0x6c>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800045a:	2200      	movs	r2, #0
 800045c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000460:	4806      	ldr	r0, [pc, #24]	; (800047c <writeOutputMode+0x80>)
 8000462:	f003 f851 	bl	8003508 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 8000466:	e005      	b.n	8000474 <writeOutputMode+0x78>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000468:	2201      	movs	r2, #1
 800046a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800046e:	4803      	ldr	r0, [pc, #12]	; (800047c <writeOutputMode+0x80>)
 8000470:	f003 f84a 	bl	8003508 <HAL_GPIO_WritePin>
}
 8000474:	bf00      	nop
 8000476:	3708      	adds	r7, #8
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	48000800 	.word	0x48000800

08000480 <writeDuty>:

void writeDuty(float* Duty){
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	ed93 7a00 	vldr	s14, [r3]
 800048e:	4b1c      	ldr	r3, [pc, #112]	; (8000500 <writeDuty+0x80>)
 8000490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000492:	ee07 3a90 	vmov	s15, r3
 8000496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800049a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800049e:	4b18      	ldr	r3, [pc, #96]	; (8000500 <writeDuty+0x80>)
 80004a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80004a4:	ee17 2a90 	vmov	r2, s15
 80004a8:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	3304      	adds	r3, #4
 80004ae:	ed93 7a00 	vldr	s14, [r3]
 80004b2:	4b13      	ldr	r3, [pc, #76]	; (8000500 <writeDuty+0x80>)
 80004b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004b6:	ee07 3a90 	vmov	s15, r3
 80004ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80004be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80004c2:	4b0f      	ldr	r3, [pc, #60]	; (8000500 <writeDuty+0x80>)
 80004c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80004c8:	ee17 2a90 	vmov	r2, s15
 80004cc:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	3308      	adds	r3, #8
 80004d2:	ed93 7a00 	vldr	s14, [r3]
 80004d6:	4b0a      	ldr	r3, [pc, #40]	; (8000500 <writeDuty+0x80>)
 80004d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004da:	ee07 3a90 	vmov	s15, r3
 80004de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80004e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80004e6:	4b06      	ldr	r3, [pc, #24]	; (8000500 <writeDuty+0x80>)
 80004e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80004ec:	ee17 2a90 	vmov	r2, s15
 80004f0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80004f2:	bf00      	nop
 80004f4:	370c      	adds	r7, #12
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	40012c00 	.word	0x40012c00

08000504 <OpenLoopTasks>:
	writeOutputMode(outputMode);
	writeDuty(Duty);

}

void OpenLoopTasks(float VamRef, float omega, float *Iuvw, float Vdc, float* Duty){
 8000504:	b580      	push	{r7, lr}
 8000506:	b088      	sub	sp, #32
 8000508:	af00      	add	r7, sp, #0
 800050a:	ed87 0a05 	vstr	s0, [r7, #20]
 800050e:	edc7 0a04 	vstr	s1, [r7, #16]
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	ed87 1a02 	vstr	s2, [r7, #8]
 8000518:	6079      	str	r1, [r7, #4]
	uint8_t outputMode[3];
	outputMode[0] = OUTPUTMODE_POSITIVE;
 800051a:	2301      	movs	r3, #1
 800051c:	773b      	strb	r3, [r7, #28]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 800051e:	2301      	movs	r3, #1
 8000520:	777b      	strb	r3, [r7, #29]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 8000522:	2301      	movs	r3, #1
 8000524:	77bb      	strb	r3, [r7, #30]

	gfOmega2Theta(omega, CARRIERCYCLE, &sOpenTheta);
 8000526:	481d      	ldr	r0, [pc, #116]	; (800059c <OpenLoopTasks+0x98>)
 8000528:	eddf 0a1d 	vldr	s1, [pc, #116]	; 80005a0 <OpenLoopTasks+0x9c>
 800052c:	ed97 0a04 	vldr	s0, [r7, #16]
 8000530:	f7ff fe88 	bl	8000244 <gfOmega2Theta>

	uvw2ab(gIuvw, sIab);
 8000534:	491b      	ldr	r1, [pc, #108]	; (80005a4 <OpenLoopTasks+0xa0>)
 8000536:	481c      	ldr	r0, [pc, #112]	; (80005a8 <OpenLoopTasks+0xa4>)
 8000538:	f000 f840 	bl	80005bc <uvw2ab>
	ab2dq(sOpenTheta, sIab, sIdq);
 800053c:	4b17      	ldr	r3, [pc, #92]	; (800059c <OpenLoopTasks+0x98>)
 800053e:	edd3 7a00 	vldr	s15, [r3]
 8000542:	491a      	ldr	r1, [pc, #104]	; (80005ac <OpenLoopTasks+0xa8>)
 8000544:	4817      	ldr	r0, [pc, #92]	; (80005a4 <OpenLoopTasks+0xa0>)
 8000546:	eeb0 0a67 	vmov.f32	s0, s15
 800054a:	f000 f8c1 	bl	80006d0 <ab2dq>
	sVdq[0] = 0.0f;
 800054e:	4b18      	ldr	r3, [pc, #96]	; (80005b0 <OpenLoopTasks+0xac>)
 8000550:	f04f 0200 	mov.w	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
	sVdq[1] = VamRef;
 8000556:	4a16      	ldr	r2, [pc, #88]	; (80005b0 <OpenLoopTasks+0xac>)
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	6053      	str	r3, [r2, #4]
	dq2ab(sOpenTheta, sVdq, sVab);
 800055c:	4b0f      	ldr	r3, [pc, #60]	; (800059c <OpenLoopTasks+0x98>)
 800055e:	edd3 7a00 	vldr	s15, [r3]
 8000562:	4914      	ldr	r1, [pc, #80]	; (80005b4 <OpenLoopTasks+0xb0>)
 8000564:	4812      	ldr	r0, [pc, #72]	; (80005b0 <OpenLoopTasks+0xac>)
 8000566:	eeb0 0a67 	vmov.f32	s0, s15
 800056a:	f000 f8f3 	bl	8000754 <dq2ab>
	ab2uvw(sVab, sVuvw);
 800056e:	4912      	ldr	r1, [pc, #72]	; (80005b8 <OpenLoopTasks+0xb4>)
 8000570:	4810      	ldr	r0, [pc, #64]	; (80005b4 <OpenLoopTasks+0xb0>)
 8000572:	f000 f86b 	bl	800064c <ab2uvw>
	Vuvw2Duty(Vdc, sVuvw, Duty);
 8000576:	6879      	ldr	r1, [r7, #4]
 8000578:	480f      	ldr	r0, [pc, #60]	; (80005b8 <OpenLoopTasks+0xb4>)
 800057a:	ed97 0a02 	vldr	s0, [r7, #8]
 800057e:	f000 f929 	bl	80007d4 <Vuvw2Duty>
	writeOutputMode(outputMode);
 8000582:	f107 031c 	add.w	r3, r7, #28
 8000586:	4618      	mov	r0, r3
 8000588:	f7ff ff38 	bl	80003fc <writeOutputMode>
	writeDuty(Duty);
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f7ff ff77 	bl	8000480 <writeDuty>

}
 8000592:	bf00      	nop
 8000594:	3720      	adds	r7, #32
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	200000ec 	.word	0x200000ec
 80005a0:	38690453 	.word	0x38690453
 80005a4:	200000c0 	.word	0x200000c0
 80005a8:	2000009c 	.word	0x2000009c
 80005ac:	200000c8 	.word	0x200000c8
 80005b0:	200000d0 	.word	0x200000d0
 80005b4:	200000d8 	.word	0x200000d8
 80005b8:	200000e0 	.word	0x200000e0

080005bc <uvw2ab>:

static void uvw2ab(float* uvw, float* ab){
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	ed93 7a00 	vldr	s14, [r3]
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	3304      	adds	r3, #4
 80005d0:	edd3 7a00 	vldr	s15, [r3]
 80005d4:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80005d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80005dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	3308      	adds	r3, #8
 80005e4:	edd3 7a00 	vldr	s15, [r3]
 80005e8:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80005ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80005f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80005f4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000644 <uvw2ab+0x88>
 80005f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	3304      	adds	r3, #4
 8000606:	edd3 7a00 	vldr	s15, [r3]
 800060a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000648 <uvw2ab+0x8c>
 800060e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3308      	adds	r3, #8
 8000616:	edd3 7a00 	vldr	s15, [r3]
 800061a:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8000648 <uvw2ab+0x8c>
 800061e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	3304      	adds	r3, #4
 800062a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000644 <uvw2ab+0x88>
 800062e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000632:	edc3 7a00 	vstr	s15, [r3]
}
 8000636:	bf00      	nop
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	3f5105ec 	.word	0x3f5105ec
 8000648:	3f5db3d7 	.word	0x3f5db3d7

0800064c <ab2uvw>:

static void ab2uvw(float* ab, float* uvw){
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
	uvw[0] = SQRT_2DIV3 * ab[0];
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	edd3 7a00 	vldr	s15, [r3]
 800065c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80006c8 <ab2uvw+0x7c>
 8000660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	edc3 7a00 	vstr	s15, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	edd3 7a00 	vldr	s15, [r3]
 8000670:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8000674:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3304      	adds	r3, #4
 800067c:	edd3 7a00 	vldr	s15, [r3]
 8000680:	eddf 6a12 	vldr	s13, [pc, #72]	; 80006cc <ab2uvw+0x80>
 8000684:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	3304      	adds	r3, #4
 8000690:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80006c8 <ab2uvw+0x7c>
 8000694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000698:	edc3 7a00 	vstr	s15, [r3]
	uvw[2] = - uvw[0] - uvw[1];
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	edd3 7a00 	vldr	s15, [r3]
 80006a2:	eeb1 7a67 	vneg.f32	s14, s15
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	3304      	adds	r3, #4
 80006aa:	edd3 7a00 	vldr	s15, [r3]
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	3308      	adds	r3, #8
 80006b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006b6:	edc3 7a00 	vstr	s15, [r3]
}
 80006ba:	bf00      	nop
 80006bc:	370c      	adds	r7, #12
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	3f5105ec 	.word	0x3f5105ec
 80006cc:	3f5db3d7 	.word	0x3f5db3d7

080006d0 <ab2dq>:

static void ab2dq(float theta, float* ab, float* dq){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	ed87 0a03 	vstr	s0, [r7, #12]
 80006da:	60b8      	str	r0, [r7, #8]
 80006dc:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 80006de:	ed97 0a03 	vldr	s0, [r7, #12]
 80006e2:	f006 fa09 	bl	8006af8 <sinf>
 80006e6:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 80006ea:	ed97 0a03 	vldr	s0, [r7, #12]
 80006ee:	f006 f9bf 	bl	8006a70 <cosf>
 80006f2:	ed87 0a04 	vstr	s0, [r7, #16]
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 80006f6:	68bb      	ldr	r3, [r7, #8]
 80006f8:	ed93 7a00 	vldr	s14, [r3]
 80006fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000700:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	3304      	adds	r3, #4
 8000708:	edd3 6a00 	vldr	s13, [r3]
 800070c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000710:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	edc3 7a00 	vstr	s15, [r3]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	edd3 7a00 	vldr	s15, [r3]
 8000724:	eeb1 7a67 	vneg.f32	s14, s15
 8000728:	edd7 7a05 	vldr	s15, [r7, #20]
 800072c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	3304      	adds	r3, #4
 8000734:	edd3 6a00 	vldr	s13, [r3]
 8000738:	edd7 7a04 	vldr	s15, [r7, #16]
 800073c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3304      	adds	r3, #4
 8000744:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000748:	edc3 7a00 	vstr	s15, [r3]
}
 800074c:	bf00      	nop
 800074e:	3718      	adds	r7, #24
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <dq2ab>:

static void dq2ab(float theta, float* dq, float* ab){
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
 800075a:	ed87 0a03 	vstr	s0, [r7, #12]
 800075e:	60b8      	str	r0, [r7, #8]
 8000760:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8000762:	ed97 0a03 	vldr	s0, [r7, #12]
 8000766:	f006 f9c7 	bl	8006af8 <sinf>
 800076a:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 800076e:	ed97 0a03 	vldr	s0, [r7, #12]
 8000772:	f006 f97d 	bl	8006a70 <cosf>
 8000776:	ed87 0a04 	vstr	s0, [r7, #16]
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	ed93 7a00 	vldr	s14, [r3]
 8000780:	edd7 7a04 	vldr	s15, [r7, #16]
 8000784:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	3304      	adds	r3, #4
 800078c:	edd3 6a00 	vldr	s13, [r3]
 8000790:	edd7 7a05 	vldr	s15, [r7, #20]
 8000794:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	ed93 7a00 	vldr	s14, [r3]
 80007a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80007ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	3304      	adds	r3, #4
 80007b4:	edd3 6a00 	vldr	s13, [r3]
 80007b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80007bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3304      	adds	r3, #4
 80007c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007c8:	edc3 7a00 	vstr	s15, [r3]
}
 80007cc:	bf00      	nop
 80007ce:	3718      	adds	r7, #24
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <Vuvw2Duty>:

static void Vuvw2Duty(float Vdc, float* Vuvw, float* Duty){
 80007d4:	b480      	push	{r7}
 80007d6:	b087      	sub	sp, #28
 80007d8:	af00      	add	r7, sp, #0
 80007da:	ed87 0a03 	vstr	s0, [r7, #12]
 80007de:	60b8      	str	r0, [r7, #8]
 80007e0:	6079      	str	r1, [r7, #4]
	float TwoDivVH;

	TwoDivVH = 0.2f; //2/VH
 80007e2:	4b16      	ldr	r3, [pc, #88]	; (800083c <Vuvw2Duty+0x68>)
 80007e4:	617b      	str	r3, [r7, #20]
	// Vuvw2Duty Vu/(VH*0.5) *
	Duty[0] = (Vuvw[0] * TwoDivVH);
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	ed93 7a00 	vldr	s14, [r3]
 80007ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80007f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = (Vuvw[1] * TwoDivVH);
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	3304      	adds	r3, #4
 80007fe:	ed93 7a00 	vldr	s14, [r3]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	3304      	adds	r3, #4
 8000806:	edd7 7a05 	vldr	s15, [r7, #20]
 800080a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800080e:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = -Duty[0] - Duty[1];
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	edd3 7a00 	vldr	s15, [r3]
 8000818:	eeb1 7a67 	vneg.f32	s14, s15
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	3304      	adds	r3, #4
 8000820:	edd3 7a00 	vldr	s15, [r3]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3308      	adds	r3, #8
 8000828:	ee77 7a67 	vsub.f32	s15, s14, s15
 800082c:	edc3 7a00 	vstr	s15, [r3]

}
 8000830:	bf00      	nop
 8000832:	371c      	adds	r7, #28
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	3e4ccccd 	.word	0x3e4ccccd

08000840 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000844:	f000 fe32 	bl	80014ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000848:	f000 f862 	bl	8000910 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800084c:	f000 fada 	bl	8000e04 <MX_GPIO_Init>
  MX_DMA_Init();
 8000850:	f000 faba 	bl	8000dc8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000854:	f000 fa88 	bl	8000d68 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000858:	f000 f8b4 	bl	80009c4 <MX_ADC1_Init>
  MX_TIM1_Init();
 800085c:	f000 f964 	bl	8000b28 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000860:	f000 fa18 	bl	8000c94 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000864:	4824      	ldr	r0, [pc, #144]	; (80008f8 <main+0xb8>)
 8000866:	f004 fa87 	bl	8004d78 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 800086a:	4824      	ldr	r0, [pc, #144]	; (80008fc <main+0xbc>)
 800086c:	f001 fa70 	bl	8001d50 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000870:	2201      	movs	r2, #1
 8000872:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000876:	4822      	ldr	r0, [pc, #136]	; (8000900 <main+0xc0>)
 8000878:	f002 fe46 	bl	8003508 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000882:	481f      	ldr	r0, [pc, #124]	; (8000900 <main+0xc0>)
 8000884:	f002 fe40 	bl	8003508 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800088e:	481c      	ldr	r0, [pc, #112]	; (8000900 <main+0xc0>)
 8000890:	f002 fe3a 	bl	8003508 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000894:	2100      	movs	r1, #0
 8000896:	4818      	ldr	r0, [pc, #96]	; (80008f8 <main+0xb8>)
 8000898:	f004 fb1a 	bl	8004ed0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800089c:	2100      	movs	r1, #0
 800089e:	4816      	ldr	r0, [pc, #88]	; (80008f8 <main+0xb8>)
 80008a0:	f005 fb78 	bl	8005f94 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80008a4:	2104      	movs	r1, #4
 80008a6:	4814      	ldr	r0, [pc, #80]	; (80008f8 <main+0xb8>)
 80008a8:	f004 fb12 	bl	8004ed0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80008ac:	2104      	movs	r1, #4
 80008ae:	4812      	ldr	r0, [pc, #72]	; (80008f8 <main+0xb8>)
 80008b0:	f005 fb70 	bl	8005f94 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80008b4:	2108      	movs	r1, #8
 80008b6:	4810      	ldr	r0, [pc, #64]	; (80008f8 <main+0xb8>)
 80008b8:	f004 fb0a 	bl	8004ed0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80008bc:	2108      	movs	r1, #8
 80008be:	480e      	ldr	r0, [pc, #56]	; (80008f8 <main+0xb8>)
 80008c0:	f005 fb68 	bl	8005f94 <HAL_TIMEx_PWMN_Start>

  TIM1 -> CCR4 = (TIM1 -> ARR) - 10;//for Carrier Top Interrupt
 80008c4:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <main+0xc4>)
 80008c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008c8:	4a0e      	ldr	r2, [pc, #56]	; (8000904 <main+0xc4>)
 80008ca:	3b0a      	subs	r3, #10
 80008cc:	6413      	str	r3, [r2, #64]	; 0x40

  // Start TIM2 Input Capture
  HAL_TIM_Base_Start_IT(&htim2);
 80008ce:	480e      	ldr	r0, [pc, #56]	; (8000908 <main+0xc8>)
 80008d0:	f004 fa52 	bl	8004d78 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80008d4:	2100      	movs	r1, #0
 80008d6:	480c      	ldr	r0, [pc, #48]	; (8000908 <main+0xc8>)
 80008d8:	f004 fc38 	bl	800514c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80008dc:	2104      	movs	r1, #4
 80008de:	480a      	ldr	r0, [pc, #40]	; (8000908 <main+0xc8>)
 80008e0:	f004 fc34 	bl	800514c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 80008e4:	2108      	movs	r1, #8
 80008e6:	4808      	ldr	r0, [pc, #32]	; (8000908 <main+0xc8>)
 80008e8:	f004 fc30 	bl	800514c <HAL_TIM_IC_Start_IT>

  // Start DMA (This function needs to be called after Starting TIM1 & TIM2)
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 80008ec:	2202      	movs	r2, #2
 80008ee:	4907      	ldr	r1, [pc, #28]	; (800090c <main+0xcc>)
 80008f0:	4802      	ldr	r0, [pc, #8]	; (80008fc <main+0xbc>)
 80008f2:	f000 ffef 	bl	80018d4 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008f6:	e7fe      	b.n	80008f6 <main+0xb6>
 80008f8:	20000184 	.word	0x20000184
 80008fc:	200000f0 	.word	0x200000f0
 8000900:	48000800 	.word	0x48000800
 8000904:	40012c00 	.word	0x40012c00
 8000908:	200001d0 	.word	0x200001d0
 800090c:	2000008c 	.word	0x2000008c

08000910 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b09c      	sub	sp, #112	; 0x70
 8000914:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000916:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800091a:	2228      	movs	r2, #40	; 0x28
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f006 f89e 	bl	8006a60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000924:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000934:	463b      	mov	r3, r7
 8000936:	2234      	movs	r2, #52	; 0x34
 8000938:	2100      	movs	r1, #0
 800093a:	4618      	mov	r0, r3
 800093c:	f006 f890 	bl	8006a60 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000940:	2302      	movs	r3, #2
 8000942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000944:	2301      	movs	r3, #1
 8000946:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000948:	2310      	movs	r3, #16
 800094a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094c:	2302      	movs	r3, #2
 800094e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000950:	2300      	movs	r3, #0
 8000952:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000954:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000958:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800095a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800095e:	4618      	mov	r0, r3
 8000960:	f002 fe04 	bl	800356c <HAL_RCC_OscConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800096a:	f000 fac9 	bl	8000f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096e:	230f      	movs	r3, #15
 8000970:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000972:	2302      	movs	r3, #2
 8000974:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000976:	2300      	movs	r3, #0
 8000978:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800097a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800097e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000980:	2300      	movs	r3, #0
 8000982:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000984:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000988:	2102      	movs	r1, #2
 800098a:	4618      	mov	r0, r3
 800098c:	f003 fe2c 	bl	80045e8 <HAL_RCC_ClockConfig>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000996:	f000 fab3 	bl	8000f00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC1;
 800099a:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 800099e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80009a0:	2300      	movs	r3, #0
 80009a2:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 80009a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009a8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009aa:	463b      	mov	r3, r7
 80009ac:	4618      	mov	r0, r3
 80009ae:	f004 f851 	bl	8004a54 <HAL_RCCEx_PeriphCLKConfig>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <SystemClock_Config+0xac>
  {
    Error_Handler();
 80009b8:	f000 faa2 	bl	8000f00 <Error_Handler>
  }
}
 80009bc:	bf00      	nop
 80009be:	3770      	adds	r7, #112	; 0x70
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b090      	sub	sp, #64	; 0x40
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	605a      	str	r2, [r3, #4]
 80009d4:	609a      	str	r2, [r3, #8]
 80009d6:	60da      	str	r2, [r3, #12]
 80009d8:	611a      	str	r2, [r3, #16]
 80009da:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80009dc:	463b      	mov	r3, r7
 80009de:	2228      	movs	r2, #40	; 0x28
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f006 f83c 	bl	8006a60 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009e8:	4b4e      	ldr	r3, [pc, #312]	; (8000b24 <MX_ADC1_Init+0x160>)
 80009ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80009ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009f0:	4b4c      	ldr	r3, [pc, #304]	; (8000b24 <MX_ADC1_Init+0x160>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009f6:	4b4b      	ldr	r3, [pc, #300]	; (8000b24 <MX_ADC1_Init+0x160>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009fc:	4b49      	ldr	r3, [pc, #292]	; (8000b24 <MX_ADC1_Init+0x160>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a02:	4b48      	ldr	r3, [pc, #288]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a08:	4b46      	ldr	r3, [pc, #280]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a10:	4b44      	ldr	r3, [pc, #272]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a16:	4b43      	ldr	r3, [pc, #268]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a1c:	4b41      	ldr	r3, [pc, #260]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000a22:	4b40      	ldr	r3, [pc, #256]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a24:	2202      	movs	r2, #2
 8000a26:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a28:	4b3e      	ldr	r3, [pc, #248]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a30:	4b3c      	ldr	r3, [pc, #240]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a32:	2204      	movs	r2, #4
 8000a34:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a36:	4b3b      	ldr	r3, [pc, #236]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a3c:	4b39      	ldr	r3, [pc, #228]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a42:	4838      	ldr	r0, [pc, #224]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a44:	f000 fdc0 	bl	80015c8 <HAL_ADC_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000a4e:	f000 fa57 	bl	8000f00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a52:	2302      	movs	r3, #2
 8000a54:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a56:	2301      	movs	r3, #1
 8000a58:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	633b      	str	r3, [r7, #48]	; 0x30
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a62:	2300      	movs	r3, #0
 8000a64:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfig.Offset = 0;
 8000a66:	2300      	movs	r3, #0
 8000a68:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a6e:	4619      	mov	r1, r3
 8000a70:	482c      	ldr	r0, [pc, #176]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a72:	f001 fa1f 	bl	8001eb4 <HAL_ADC_ConfigChannel>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 8000a7c:	f000 fa40 	bl	8000f00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000a80:	2308      	movs	r3, #8
 8000a82:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a84:	2302      	movs	r3, #2
 8000a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4825      	ldr	r0, [pc, #148]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000a90:	f001 fa10 	bl	8001eb4 <HAL_ADC_ConfigChannel>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8000a9a:	f000 fa31 	bl	8000f00 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000aaa:	2303      	movs	r3, #3
 8000aac:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000ab2:	2340      	movs	r3, #64	; 0x40
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_TRGO;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	623b      	str	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000aba:	2300      	movs	r3, #0
 8000abc:	777b      	strb	r3, [r7, #29]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	773b      	strb	r3, [r7, #28]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.InjectedOffset = 0;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000aca:	2300      	movs	r3, #0
 8000acc:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4814      	ldr	r0, [pc, #80]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000ad4:	f001 fca4 	bl	8002420 <HAL_ADCEx_InjectedConfigChannel>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8000ade:	f000 fa0f 	bl	8000f00 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8000ae2:	2306      	movs	r3, #6
 8000ae4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000aea:	463b      	mov	r3, r7
 8000aec:	4619      	mov	r1, r3
 8000aee:	480d      	ldr	r0, [pc, #52]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000af0:	f001 fc96 	bl	8002420 <HAL_ADCEx_InjectedConfigChannel>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 8000afa:	f000 fa01 	bl	8000f00 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8000afe:	2307      	movs	r3, #7
 8000b00:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000b02:	2303      	movs	r3, #3
 8000b04:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b06:	463b      	mov	r3, r7
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4806      	ldr	r0, [pc, #24]	; (8000b24 <MX_ADC1_Init+0x160>)
 8000b0c:	f001 fc88 	bl	8002420 <HAL_ADCEx_InjectedConfigChannel>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 8000b16:	f000 f9f3 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b1a:	bf00      	nop
 8000b1c:	3740      	adds	r7, #64	; 0x40
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	200000f0 	.word	0x200000f0

08000b28 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b096      	sub	sp, #88	; 0x58
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b2e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]
 8000b4a:	615a      	str	r2, [r3, #20]
 8000b4c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	222c      	movs	r2, #44	; 0x2c
 8000b52:	2100      	movs	r1, #0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f005 ff83 	bl	8006a60 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b5a:	4b4c      	ldr	r3, [pc, #304]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000b5c:	4a4c      	ldr	r2, [pc, #304]	; (8000c90 <MX_TIM1_Init+0x168>)
 8000b5e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b60:	4b4a      	ldr	r3, [pc, #296]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000b66:	4b49      	ldr	r3, [pc, #292]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000b68:	2220      	movs	r2, #32
 8000b6a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000 - 1;
 8000b6c:	4b47      	ldr	r3, [pc, #284]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000b6e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000b72:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b74:	4b45      	ldr	r3, [pc, #276]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b7a:	4b44      	ldr	r3, [pc, #272]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b80:	4b42      	ldr	r3, [pc, #264]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b86:	4841      	ldr	r0, [pc, #260]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000b88:	f004 f94a 	bl	8004e20 <HAL_TIM_PWM_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000b92:	f000 f9b5 	bl	8000f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000b96:	2370      	movs	r3, #112	; 0x70
 8000b98:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ba2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4838      	ldr	r0, [pc, #224]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000baa:	f005 fa91 	bl	80060d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000bb4:	f000 f9a4 	bl	8000f00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bb8:	2360      	movs	r3, #96	; 0x60
 8000bba:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8000bc4:	2308      	movs	r3, #8
 8000bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bd4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bd8:	2200      	movs	r2, #0
 8000bda:	4619      	mov	r1, r3
 8000bdc:	482b      	ldr	r0, [pc, #172]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000bde:	f004 fc7f 	bl	80054e0 <HAL_TIM_PWM_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000be8:	f000 f98a 	bl	8000f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000bec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bf0:	2204      	movs	r2, #4
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4825      	ldr	r0, [pc, #148]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000bf6:	f004 fc73 	bl	80054e0 <HAL_TIM_PWM_ConfigChannel>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000c00:	f000 f97e 	bl	8000f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c04:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c08:	2208      	movs	r2, #8
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	481f      	ldr	r0, [pc, #124]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000c0e:	f004 fc67 	bl	80054e0 <HAL_TIM_PWM_ConfigChannel>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8000c18:	f000 f972 	bl	8000f00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000c1c:	2370      	movs	r3, #112	; 0x70
 8000c1e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c24:	220c      	movs	r2, #12
 8000c26:	4619      	mov	r1, r3
 8000c28:	4818      	ldr	r0, [pc, #96]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000c2a:	f004 fc59 	bl	80054e0 <HAL_TIM_PWM_ConfigChannel>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000c34:	f000 f964 	bl	8000f00 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c40:	2300      	movs	r3, #0
 8000c42:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 10;
 8000c44:	230a      	movs	r3, #10
 8000c46:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c50:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4807      	ldr	r0, [pc, #28]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000c6e:	f005 fa95 	bl	800619c <HAL_TIMEx_ConfigBreakDeadTime>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8000c78:	f000 f942 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c7c:	4803      	ldr	r0, [pc, #12]	; (8000c8c <MX_TIM1_Init+0x164>)
 8000c7e:	f000 fa73 	bl	8001168 <HAL_TIM_MspPostInit>

}
 8000c82:	bf00      	nop
 8000c84:	3758      	adds	r7, #88	; 0x58
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000184 	.word	0x20000184
 8000c90:	40012c00 	.word	0x40012c00

08000c94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b088      	sub	sp, #32
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c9a:	f107 0314 	add.w	r3, r7, #20
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cb2:	4b2c      	ldr	r3, [pc, #176]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000cb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cb8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000cba:	4b2a      	ldr	r3, [pc, #168]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc0:	4b28      	ldr	r3, [pc, #160]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000cc6:	4b27      	ldr	r3, [pc, #156]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ccc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cce:	4b25      	ldr	r3, [pc, #148]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cd4:	4b23      	ldr	r3, [pc, #140]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000cda:	4822      	ldr	r0, [pc, #136]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000cdc:	f004 f9de 	bl	800509c <HAL_TIM_IC_Init>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000ce6:	f000 f90b 	bl	8000f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	481a      	ldr	r0, [pc, #104]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000cfa:	f005 f9e9 	bl	80060d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000d04:	f000 f8fc 	bl	8000f00 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000d18:	1d3b      	adds	r3, r7, #4
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4811      	ldr	r0, [pc, #68]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000d20:	f004 fb42 	bl	80053a8 <HAL_TIM_IC_ConfigChannel>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000d2a:	f000 f8e9 	bl	8000f00 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	2204      	movs	r2, #4
 8000d32:	4619      	mov	r1, r3
 8000d34:	480b      	ldr	r0, [pc, #44]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000d36:	f004 fb37 	bl	80053a8 <HAL_TIM_IC_ConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000d40:	f000 f8de 	bl	8000f00 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	2208      	movs	r2, #8
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4806      	ldr	r0, [pc, #24]	; (8000d64 <MX_TIM2_Init+0xd0>)
 8000d4c:	f004 fb2c 	bl	80053a8 <HAL_TIM_IC_ConfigChannel>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000d56:	f000 f8d3 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d5a:	bf00      	nop
 8000d5c:	3720      	adds	r7, #32
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	200001d0 	.word	0x200001d0

08000d68 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d6c:	4b14      	ldr	r3, [pc, #80]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000d6e:	4a15      	ldr	r2, [pc, #84]	; (8000dc4 <MX_USART2_UART_Init+0x5c>)
 8000d70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000d72:	4b13      	ldr	r3, [pc, #76]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000d74:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000d78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d7a:	4b11      	ldr	r3, [pc, #68]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d80:	4b0f      	ldr	r3, [pc, #60]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d86:	4b0e      	ldr	r3, [pc, #56]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d8c:	4b0c      	ldr	r3, [pc, #48]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000d8e:	220c      	movs	r2, #12
 8000d90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d92:	4b0b      	ldr	r3, [pc, #44]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d98:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d9e:	4b08      	ldr	r3, [pc, #32]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000daa:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <MX_USART2_UART_Init+0x58>)
 8000dac:	f005 fa93 	bl	80062d6 <HAL_UART_Init>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000db6:	f000 f8a3 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	2000021c 	.word	0x2000021c
 8000dc4:	40004400 	.word	0x40004400

08000dc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dce:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <MX_DMA_Init+0x38>)
 8000dd0:	695b      	ldr	r3, [r3, #20]
 8000dd2:	4a0b      	ldr	r2, [pc, #44]	; (8000e00 <MX_DMA_Init+0x38>)
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	6153      	str	r3, [r2, #20]
 8000dda:	4b09      	ldr	r3, [pc, #36]	; (8000e00 <MX_DMA_Init+0x38>)
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	607b      	str	r3, [r7, #4]
 8000de4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	200b      	movs	r0, #11
 8000dec:	f002 f835 	bl	8002e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000df0:	200b      	movs	r0, #11
 8000df2:	f002 f84e 	bl	8002e92 <HAL_NVIC_EnableIRQ>

}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40021000 	.word	0x40021000

08000e04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08a      	sub	sp, #40	; 0x28
 8000e08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	60da      	str	r2, [r3, #12]
 8000e18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e1a:	4b36      	ldr	r3, [pc, #216]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	4a35      	ldr	r2, [pc, #212]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e24:	6153      	str	r3, [r2, #20]
 8000e26:	4b33      	ldr	r3, [pc, #204]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e32:	4b30      	ldr	r3, [pc, #192]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	4a2f      	ldr	r2, [pc, #188]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e3c:	6153      	str	r3, [r2, #20]
 8000e3e:	4b2d      	ldr	r3, [pc, #180]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4a:	4b2a      	ldr	r3, [pc, #168]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	4a29      	ldr	r2, [pc, #164]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e54:	6153      	str	r3, [r2, #20]
 8000e56:	4b27      	ldr	r3, [pc, #156]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e5e:	60bb      	str	r3, [r7, #8]
 8000e60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e62:	4b24      	ldr	r3, [pc, #144]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	4a23      	ldr	r2, [pc, #140]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e6c:	6153      	str	r3, [r2, #20]
 8000e6e:	4b21      	ldr	r3, [pc, #132]	; (8000ef4 <MX_GPIO_Init+0xf0>)
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e80:	481d      	ldr	r0, [pc, #116]	; (8000ef8 <MX_GPIO_Init+0xf4>)
 8000e82:	f002 fb41 	bl	8003508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8000e8c:	481b      	ldr	r0, [pc, #108]	; (8000efc <MX_GPIO_Init+0xf8>)
 8000e8e:	f002 fb3b 	bl	8003508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e98:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4814      	ldr	r0, [pc, #80]	; (8000efc <MX_GPIO_Init+0xf8>)
 8000eaa:	f002 f9a3 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000eae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000eb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	480c      	ldr	r0, [pc, #48]	; (8000ef8 <MX_GPIO_Init+0xf4>)
 8000ec8:	f002 f994 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 8000ecc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000ed0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4805      	ldr	r0, [pc, #20]	; (8000efc <MX_GPIO_Init+0xf8>)
 8000ee6:	f002 f985 	bl	80031f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eea:	bf00      	nop
 8000eec:	3728      	adds	r7, #40	; 0x28
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	48000400 	.word	0x48000400
 8000efc:	48000800 	.word	0x48000800

08000f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f04:	b672      	cpsid	i
}
 8000f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f08:	e7fe      	b.n	8000f08 <Error_Handler+0x8>
	...

08000f0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f12:	4b0f      	ldr	r3, [pc, #60]	; (8000f50 <HAL_MspInit+0x44>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	4a0e      	ldr	r2, [pc, #56]	; (8000f50 <HAL_MspInit+0x44>)
 8000f18:	f043 0301 	orr.w	r3, r3, #1
 8000f1c:	6193      	str	r3, [r2, #24]
 8000f1e:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <HAL_MspInit+0x44>)
 8000f20:	699b      	ldr	r3, [r3, #24]
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2a:	4b09      	ldr	r3, [pc, #36]	; (8000f50 <HAL_MspInit+0x44>)
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	4a08      	ldr	r2, [pc, #32]	; (8000f50 <HAL_MspInit+0x44>)
 8000f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f34:	61d3      	str	r3, [r2, #28]
 8000f36:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <HAL_MspInit+0x44>)
 8000f38:	69db      	ldr	r3, [r3, #28]
 8000f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f3e:	603b      	str	r3, [r7, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f42:	2007      	movs	r0, #7
 8000f44:	f001 ff7e 	bl	8002e44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	40021000 	.word	0x40021000

08000f54 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08a      	sub	sp, #40	; 0x28
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f74:	d16c      	bne.n	8001050 <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f76:	4b38      	ldr	r3, [pc, #224]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	4a37      	ldr	r2, [pc, #220]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000f7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f80:	6153      	str	r3, [r2, #20]
 8000f82:	4b35      	ldr	r3, [pc, #212]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000f84:	695b      	ldr	r3, [r3, #20]
 8000f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f8a:	613b      	str	r3, [r7, #16]
 8000f8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8e:	4b32      	ldr	r3, [pc, #200]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	4a31      	ldr	r2, [pc, #196]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000f94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f98:	6153      	str	r3, [r2, #20]
 8000f9a:	4b2f      	ldr	r3, [pc, #188]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000f9c:	695b      	ldr	r3, [r3, #20]
 8000f9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	4b2c      	ldr	r3, [pc, #176]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000fa8:	695b      	ldr	r3, [r3, #20]
 8000faa:	4a2b      	ldr	r2, [pc, #172]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000fac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb0:	6153      	str	r3, [r2, #20]
 8000fb2:	4b29      	ldr	r3, [pc, #164]	; (8001058 <HAL_ADC_MspInit+0x104>)
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000fbe:	230f      	movs	r3, #15
 8000fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4822      	ldr	r0, [pc, #136]	; (800105c <HAL_ADC_MspInit+0x108>)
 8000fd2:	f002 f90f 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fec:	f002 f902 	bl	80031f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ff0:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 8000ff2:	4a1c      	ldr	r2, [pc, #112]	; (8001064 <HAL_ADC_MspInit+0x110>)
 8000ff4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ff6:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ffc:	4b18      	ldr	r3, [pc, #96]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001002:	4b17      	ldr	r3, [pc, #92]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 8001004:	2280      	movs	r2, #128	; 0x80
 8001006:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001008:	4b15      	ldr	r3, [pc, #84]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 800100a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800100e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001010:	4b13      	ldr	r3, [pc, #76]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 8001012:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001016:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001018:	4b11      	ldr	r3, [pc, #68]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 800101a:	2220      	movs	r2, #32
 800101c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800101e:	4b10      	ldr	r3, [pc, #64]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 8001020:	2200      	movs	r2, #0
 8001022:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001024:	480e      	ldr	r0, [pc, #56]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 8001026:	f001 ff4e 	bl	8002ec6 <HAL_DMA_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <HAL_ADC_MspInit+0xe0>
    {
      Error_Handler();
 8001030:	f7ff ff66 	bl	8000f00 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 8001038:	639a      	str	r2, [r3, #56]	; 0x38
 800103a:	4a09      	ldr	r2, [pc, #36]	; (8001060 <HAL_ADC_MspInit+0x10c>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001040:	2200      	movs	r2, #0
 8001042:	2100      	movs	r1, #0
 8001044:	2012      	movs	r0, #18
 8001046:	f001 ff08 	bl	8002e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800104a:	2012      	movs	r0, #18
 800104c:	f001 ff21 	bl	8002e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001050:	bf00      	nop
 8001052:	3728      	adds	r7, #40	; 0x28
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40021000 	.word	0x40021000
 800105c:	48000800 	.word	0x48000800
 8001060:	20000140 	.word	0x20000140
 8001064:	40020008 	.word	0x40020008

08001068 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a0a      	ldr	r2, [pc, #40]	; (80010a0 <HAL_TIM_PWM_MspInit+0x38>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d10b      	bne.n	8001092 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <HAL_TIM_PWM_MspInit+0x3c>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	4a09      	ldr	r2, [pc, #36]	; (80010a4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001080:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001084:	6193      	str	r3, [r2, #24]
 8001086:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001092:	bf00      	nop
 8001094:	3714      	adds	r7, #20
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40012c00 	.word	0x40012c00
 80010a4:	40021000 	.word	0x40021000

080010a8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010c8:	d146      	bne.n	8001158 <HAL_TIM_IC_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ca:	4b25      	ldr	r3, [pc, #148]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a24      	ldr	r2, [pc, #144]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	61d3      	str	r3, [r2, #28]
 80010d6:	4b22      	ldr	r3, [pc, #136]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e2:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	4a1e      	ldr	r2, [pc, #120]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 80010e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010ec:	6153      	str	r3, [r2, #20]
 80010ee:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fa:	4b19      	ldr	r3, [pc, #100]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	4a18      	ldr	r2, [pc, #96]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 8001100:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001104:	6153      	str	r3, [r2, #20]
 8001106:	4b16      	ldr	r3, [pc, #88]	; (8001160 <HAL_TIM_IC_MspInit+0xb8>)
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 8001112:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001118:	2302      	movs	r3, #2
 800111a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001120:	2300      	movs	r3, #0
 8001122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001124:	2301      	movs	r3, #1
 8001126:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	4619      	mov	r1, r3
 800112e:	480d      	ldr	r0, [pc, #52]	; (8001164 <HAL_TIM_IC_MspInit+0xbc>)
 8001130:	f002 f860 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = H1_Pin;
 8001134:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001146:	2301      	movs	r3, #1
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001154:	f002 f84e 	bl	80031f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001158:	bf00      	nop
 800115a:	3728      	adds	r7, #40	; 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40021000 	.word	0x40021000
 8001164:	48000400 	.word	0x48000400

08001168 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08a      	sub	sp, #40	; 0x28
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a29      	ldr	r2, [pc, #164]	; (800122c <HAL_TIM_MspPostInit+0xc4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d14b      	bne.n	8001222 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118a:	4b29      	ldr	r3, [pc, #164]	; (8001230 <HAL_TIM_MspPostInit+0xc8>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	4a28      	ldr	r2, [pc, #160]	; (8001230 <HAL_TIM_MspPostInit+0xc8>)
 8001190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001194:	6153      	str	r3, [r2, #20]
 8001196:	4b26      	ldr	r3, [pc, #152]	; (8001230 <HAL_TIM_MspPostInit+0xc8>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119e:	613b      	str	r3, [r7, #16]
 80011a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a2:	4b23      	ldr	r3, [pc, #140]	; (8001230 <HAL_TIM_MspPostInit+0xc8>)
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	4a22      	ldr	r2, [pc, #136]	; (8001230 <HAL_TIM_MspPostInit+0xc8>)
 80011a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011ac:	6153      	str	r3, [r2, #20]
 80011ae:	4b20      	ldr	r3, [pc, #128]	; (8001230 <HAL_TIM_MspPostInit+0xc8>)
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80011ba:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80011be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c0:	2302      	movs	r3, #2
 80011c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c8:	2300      	movs	r3, #0
 80011ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80011cc:	2306      	movs	r3, #6
 80011ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	4619      	mov	r1, r3
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011da:	f002 f80b 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011de:	2303      	movs	r3, #3
 80011e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80011ee:	2306      	movs	r3, #6
 80011f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	480e      	ldr	r0, [pc, #56]	; (8001234 <HAL_TIM_MspPostInit+0xcc>)
 80011fa:	f001 fffb 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80011fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	2302      	movs	r3, #2
 8001206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8001210:	230b      	movs	r3, #11
 8001212:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4619      	mov	r1, r3
 800121a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121e:	f001 ffe9 	bl	80031f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001222:	bf00      	nop
 8001224:	3728      	adds	r7, #40	; 0x28
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40012c00 	.word	0x40012c00
 8001230:	40021000 	.word	0x40021000
 8001234:	48000400 	.word	0x48000400

08001238 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08a      	sub	sp, #40	; 0x28
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a17      	ldr	r2, [pc, #92]	; (80012b4 <HAL_UART_MspInit+0x7c>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d128      	bne.n	80012ac <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800125a:	4b17      	ldr	r3, [pc, #92]	; (80012b8 <HAL_UART_MspInit+0x80>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	4a16      	ldr	r2, [pc, #88]	; (80012b8 <HAL_UART_MspInit+0x80>)
 8001260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001264:	61d3      	str	r3, [r2, #28]
 8001266:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <HAL_UART_MspInit+0x80>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <HAL_UART_MspInit+0x80>)
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	4a10      	ldr	r2, [pc, #64]	; (80012b8 <HAL_UART_MspInit+0x80>)
 8001278:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800127c:	6153      	str	r3, [r2, #20]
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <HAL_UART_MspInit+0x80>)
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800128a:	230c      	movs	r3, #12
 800128c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128e:	2302      	movs	r3, #2
 8001290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001296:	2300      	movs	r3, #0
 8001298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800129a:	2307      	movs	r3, #7
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012a8:	f001 ffa4 	bl	80031f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012ac:	bf00      	nop
 80012ae:	3728      	adds	r7, #40	; 0x28
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40004400 	.word	0x40004400
 80012b8:	40021000 	.word	0x40021000

080012bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <NMI_Handler+0x4>

080012c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012c6:	e7fe      	b.n	80012c6 <HardFault_Handler+0x4>

080012c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012cc:	e7fe      	b.n	80012cc <MemManage_Handler+0x4>

080012ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012d2:	e7fe      	b.n	80012d2 <BusFault_Handler+0x4>

080012d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012d8:	e7fe      	b.n	80012d8 <UsageFault_Handler+0x4>

080012da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001308:	f000 f916 	bl	8001538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800130c:	bf00      	nop
 800130e:	bd80      	pop	{r7, pc}

08001310 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001314:	4802      	ldr	r0, [pc, #8]	; (8001320 <DMA1_Channel1_IRQHandler+0x10>)
 8001316:	f001 fe7c 	bl	8003012 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000140 	.word	0x20000140

08001324 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */
	int8_t rotDir;
	float ErectFreqRef = 100.0f;
 800132a:	4b36      	ldr	r3, [pc, #216]	; (8001404 <ADC1_IRQHandler+0xe0>)
 800132c:	603b      	str	r3, [r7, #0]
	float ErectFreqErr;
  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800132e:	4836      	ldr	r0, [pc, #216]	; (8001408 <ADC1_IRQHandler+0xe4>)
 8001330:	f000 fb6c 	bl	8001a0c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001334:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001338:	4834      	ldr	r0, [pc, #208]	; (800140c <ADC1_IRQHandler+0xe8>)
 800133a:	f002 f8fd 	bl	8003538 <HAL_GPIO_TogglePin>

	//read IO signals
	gButton1 = readButton1();
 800133e:	f7fe ffa7 	bl	8000290 <readButton1>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	4b32      	ldr	r3, [pc, #200]	; (8001410 <ADC1_IRQHandler+0xec>)
 8001348:	701a      	strb	r2, [r3, #0]
	gVolume = readVolume();
 800134a:	f7fe ffb3 	bl	80002b4 <readVolume>
 800134e:	eef0 7a40 	vmov.f32	s15, s0
 8001352:	4b30      	ldr	r3, [pc, #192]	; (8001414 <ADC1_IRQHandler+0xf0>)
 8001354:	edc3 7a00 	vstr	s15, [r3]
  readCurrent(gIuvw_AD, gIuvw);
 8001358:	492f      	ldr	r1, [pc, #188]	; (8001418 <ADC1_IRQHandler+0xf4>)
 800135a:	4830      	ldr	r0, [pc, #192]	; (800141c <ADC1_IRQHandler+0xf8>)
 800135c:	f7fe ffec 	bl	8000338 <readCurrent>
	gVdc = readVdc();
 8001360:	f7fe ffca 	bl	80002f8 <readVdc>
 8001364:	eef0 7a40 	vmov.f32	s15, s0
 8001368:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <ADC1_IRQHandler+0xfc>)
 800136a:	edc3 7a00 	vstr	s15, [r3]

	//DutyRef Calculation
	if ( gButton1 == 1 )
 800136e:	4b28      	ldr	r3, [pc, #160]	; (8001410 <ADC1_IRQHandler+0xec>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d102      	bne.n	800137c <ADC1_IRQHandler+0x58>
	  rotDir = 1;
 8001376:	2301      	movs	r3, #1
 8001378:	71fb      	strb	r3, [r7, #7]
 800137a:	e001      	b.n	8001380 <ADC1_IRQHandler+0x5c>
	else
	  rotDir = -1;
 800137c:	23ff      	movs	r3, #255	; 0xff
 800137e:	71fb      	strb	r3, [r7, #7]
	ErectFreqErr = ErectFreqRef - gElectFreq;
	gDutyRef += ErectFreqErr * 0.0000001f;
	*/


	gDutyRef = (float)rotDir * gVolume;
 8001380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001384:	ee07 3a90 	vmov	s15, r3
 8001388:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800138c:	4b21      	ldr	r3, [pc, #132]	; (8001414 <ADC1_IRQHandler+0xf0>)
 800138e:	edd3 7a00 	vldr	s15, [r3]
 8001392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001396:	4b23      	ldr	r3, [pc, #140]	; (8001424 <ADC1_IRQHandler+0x100>)
 8001398:	edc3 7a00 	vstr	s15, [r3]
	if (gDutyRef > 1.0f) gDutyRef = 1.0f;
 800139c:	4b21      	ldr	r3, [pc, #132]	; (8001424 <ADC1_IRQHandler+0x100>)
 800139e:	edd3 7a00 	vldr	s15, [r3]
 80013a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ae:	dd03      	ble.n	80013b8 <ADC1_IRQHandler+0x94>
 80013b0:	4b1c      	ldr	r3, [pc, #112]	; (8001424 <ADC1_IRQHandler+0x100>)
 80013b2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80013b6:	601a      	str	r2, [r3, #0]
	if (gDutyRef < -1.0f) gDutyRef = -1.0f;
 80013b8:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <ADC1_IRQHandler+0x100>)
 80013ba:	edd3 7a00 	vldr	s15, [r3]
 80013be:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80013c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ca:	d502      	bpl.n	80013d2 <ADC1_IRQHandler+0xae>
 80013cc:	4b15      	ldr	r3, [pc, #84]	; (8001424 <ADC1_IRQHandler+0x100>)
 80013ce:	4a16      	ldr	r2, [pc, #88]	; (8001428 <ADC1_IRQHandler+0x104>)
 80013d0:	601a      	str	r2, [r3, #0]
	//gDutyRef = 0.5f;

	//Input DutyRef, Lead Angle Output Duty
	//sixStepTasks(gDutyRef, 0.0f, gTheta, gDuty);
  
  OpenLoopTasks(gDutyRef, 100.0f, gIuvw, gVdc, gDuty);
 80013d2:	4b14      	ldr	r3, [pc, #80]	; (8001424 <ADC1_IRQHandler+0x100>)
 80013d4:	edd3 7a00 	vldr	s15, [r3]
 80013d8:	4b11      	ldr	r3, [pc, #68]	; (8001420 <ADC1_IRQHandler+0xfc>)
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	4913      	ldr	r1, [pc, #76]	; (800142c <ADC1_IRQHandler+0x108>)
 80013e0:	eeb0 1a47 	vmov.f32	s2, s14
 80013e4:	480c      	ldr	r0, [pc, #48]	; (8001418 <ADC1_IRQHandler+0xf4>)
 80013e6:	eddf 0a12 	vldr	s1, [pc, #72]	; 8001430 <ADC1_IRQHandler+0x10c>
 80013ea:	eeb0 0a67 	vmov.f32	s0, s15
 80013ee:	f7ff f889 	bl	8000504 <OpenLoopTasks>
  //
  //VectorControlTasks(Idq_ref, gTheta, gIuvw, gVdc, gDuty);

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80013f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013f6:	4805      	ldr	r0, [pc, #20]	; (800140c <ADC1_IRQHandler+0xe8>)
 80013f8:	f002 f89e 	bl	8003538 <HAL_GPIO_TogglePin>
  /* USER CODE END ADC1_IRQn 1 */
}
 80013fc:	bf00      	nop
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	42c80000 	.word	0x42c80000
 8001408:	200000f0 	.word	0x200000f0
 800140c:	48000400 	.word	0x48000400
 8001410:	20000090 	.word	0x20000090
 8001414:	20000098 	.word	0x20000098
 8001418:	2000009c 	.word	0x2000009c
 800141c:	200000a8 	.word	0x200000a8
 8001420:	20000094 	.word	0x20000094
 8001424:	200000b0 	.word	0x200000b0
 8001428:	bf800000 	.word	0xbf800000
 800142c:	200000b4 	.word	0x200000b4
 8001430:	42c80000 	.word	0x42c80000

08001434 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <SystemInit+0x20>)
 800143a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800143e:	4a05      	ldr	r2, [pc, #20]	; (8001454 <SystemInit+0x20>)
 8001440:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001444:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001458:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001490 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800145c:	f7ff ffea 	bl	8001434 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001460:	480c      	ldr	r0, [pc, #48]	; (8001494 <LoopForever+0x6>)
  ldr r1, =_edata
 8001462:	490d      	ldr	r1, [pc, #52]	; (8001498 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001464:	4a0d      	ldr	r2, [pc, #52]	; (800149c <LoopForever+0xe>)
  movs r3, #0
 8001466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001468:	e002      	b.n	8001470 <LoopCopyDataInit>

0800146a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800146c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800146e:	3304      	adds	r3, #4

08001470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001474:	d3f9      	bcc.n	800146a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001476:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001478:	4c0a      	ldr	r4, [pc, #40]	; (80014a4 <LoopForever+0x16>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800147c:	e001      	b.n	8001482 <LoopFillZerobss>

0800147e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800147e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001480:	3204      	adds	r2, #4

08001482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001484:	d3fb      	bcc.n	800147e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001486:	f005 fac7 	bl	8006a18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800148a:	f7ff f9d9 	bl	8000840 <main>

0800148e <LoopForever>:

LoopForever:
    b LoopForever
 800148e:	e7fe      	b.n	800148e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001490:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001498:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800149c:	08007b24 	.word	0x08007b24
  ldr r2, =_sbss
 80014a0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80014a4:	200002a8 	.word	0x200002a8

080014a8 <CAN_RX1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014a8:	e7fe      	b.n	80014a8 <CAN_RX1_IRQHandler>
	...

080014ac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <HAL_Init+0x28>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a07      	ldr	r2, [pc, #28]	; (80014d4 <HAL_Init+0x28>)
 80014b6:	f043 0310 	orr.w	r3, r3, #16
 80014ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014bc:	2003      	movs	r0, #3
 80014be:	f001 fcc1 	bl	8002e44 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f000 f808 	bl	80014d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c8:	f7ff fd20 	bl	8000f0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40022000 	.word	0x40022000

080014d8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <HAL_InitTick+0x54>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <HAL_InitTick+0x58>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f001 fcd9 	bl	8002eae <HAL_SYSTICK_Config>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00e      	b.n	8001524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d80a      	bhi.n	8001522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800150c:	2200      	movs	r2, #0
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f001 fca1 	bl	8002e5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001518:	4a06      	ldr	r2, [pc, #24]	; (8001534 <HAL_InitTick+0x5c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000000 	.word	0x20000000
 8001530:	20000008 	.word	0x20000008
 8001534:	20000004 	.word	0x20000004

08001538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <HAL_IncTick+0x20>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <HAL_IncTick+0x24>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a04      	ldr	r2, [pc, #16]	; (800155c <HAL_IncTick+0x24>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000008 	.word	0x20000008
 800155c:	200002a4 	.word	0x200002a4

08001560 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return uwTick;  
 8001564:	4b03      	ldr	r3, [pc, #12]	; (8001574 <HAL_GetTick+0x14>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	200002a4 	.word	0x200002a4

08001578 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b09a      	sub	sp, #104	; 0x68
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015d0:	2300      	movs	r3, #0
 80015d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80015d6:	2300      	movs	r3, #0
 80015d8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e169      	b.n	80018bc <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	f003 0310 	and.w	r3, r3, #16
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d176      	bne.n	80016e8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d152      	bne.n	80016a8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff fc99 	bl	8000f54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d13b      	bne.n	80016a8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f001 fad1 	bl	8002bd8 <ADC_Disable>
 8001636:	4603      	mov	r3, r0
 8001638:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	f003 0310 	and.w	r3, r3, #16
 8001644:	2b00      	cmp	r3, #0
 8001646:	d12f      	bne.n	80016a8 <HAL_ADC_Init+0xe0>
 8001648:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800164c:	2b00      	cmp	r3, #0
 800164e:	d12b      	bne.n	80016a8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001654:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001658:	f023 0302 	bic.w	r3, r3, #2
 800165c:	f043 0202 	orr.w	r2, r3, #2
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	689a      	ldr	r2, [r3, #8]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001672:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	689a      	ldr	r2, [r3, #8]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001682:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001684:	4b8f      	ldr	r3, [pc, #572]	; (80018c4 <HAL_ADC_Init+0x2fc>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a8f      	ldr	r2, [pc, #572]	; (80018c8 <HAL_ADC_Init+0x300>)
 800168a:	fba2 2303 	umull	r2, r3, r2, r3
 800168e:	0c9a      	lsrs	r2, r3, #18
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800169a:	e002      	b.n	80016a2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	3b01      	subs	r3, #1
 80016a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1f9      	bne.n	800169c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d007      	beq.n	80016c6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80016c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80016c4:	d110      	bne.n	80016e8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	f023 0312 	bic.w	r3, r3, #18
 80016ce:	f043 0210 	orr.w	r2, r3, #16
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016da:	f043 0201 	orr.w	r2, r3, #1
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	f003 0310 	and.w	r3, r3, #16
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f040 80d6 	bne.w	80018a2 <HAL_ADC_Init+0x2da>
 80016f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f040 80d1 	bne.w	80018a2 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800170a:	2b00      	cmp	r3, #0
 800170c:	f040 80c9 	bne.w	80018a2 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001714:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001718:	f043 0202 	orr.w	r2, r3, #2
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001720:	4b6a      	ldr	r3, [pc, #424]	; (80018cc <HAL_ADC_Init+0x304>)
 8001722:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001724:	2300      	movs	r3, #0
 8001726:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 0303 	and.w	r3, r3, #3
 8001732:	2b01      	cmp	r3, #1
 8001734:	d108      	bne.n	8001748 <HAL_ADC_Init+0x180>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	2b01      	cmp	r3, #1
 8001742:	d101      	bne.n	8001748 <HAL_ADC_Init+0x180>
 8001744:	2301      	movs	r3, #1
 8001746:	e000      	b.n	800174a <HAL_ADC_Init+0x182>
 8001748:	2300      	movs	r3, #0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d11c      	bne.n	8001788 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800174e:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001750:	2b00      	cmp	r3, #0
 8001752:	d010      	beq.n	8001776 <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	2b01      	cmp	r3, #1
 800175e:	d107      	bne.n	8001770 <HAL_ADC_Init+0x1a8>
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	2b01      	cmp	r3, #1
 800176a:	d101      	bne.n	8001770 <HAL_ADC_Init+0x1a8>
 800176c:	2301      	movs	r3, #1
 800176e:	e000      	b.n	8001772 <HAL_ADC_Init+0x1aa>
 8001770:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001772:	2b00      	cmp	r3, #0
 8001774:	d108      	bne.n	8001788 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001776:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	431a      	orrs	r2, r3
 8001784:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001786:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	7e5b      	ldrb	r3, [r3, #25]
 800178c:	035b      	lsls	r3, r3, #13
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001792:	2a01      	cmp	r2, #1
 8001794:	d002      	beq.n	800179c <HAL_ADC_Init+0x1d4>
 8001796:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800179a:	e000      	b.n	800179e <HAL_ADC_Init+0x1d6>
 800179c:	2200      	movs	r2, #0
 800179e:	431a      	orrs	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	431a      	orrs	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017ae:	4313      	orrs	r3, r2
 80017b0:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d11b      	bne.n	80017f4 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	7e5b      	ldrb	r3, [r3, #25]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d109      	bne.n	80017d8 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c8:	3b01      	subs	r3, #1
 80017ca:	045a      	lsls	r2, r3, #17
 80017cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80017ce:	4313      	orrs	r3, r2
 80017d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d4:	663b      	str	r3, [r7, #96]	; 0x60
 80017d6:	e00d      	b.n	80017f4 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017dc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80017e0:	f043 0220 	orr.w	r2, r3, #32
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ec:	f043 0201 	orr.w	r2, r3, #1
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d007      	beq.n	800180c <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001804:	4313      	orrs	r3, r2
 8001806:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001808:	4313      	orrs	r3, r2
 800180a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 030c 	and.w	r3, r3, #12
 8001816:	2b00      	cmp	r3, #0
 8001818:	d114      	bne.n	8001844 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001828:	f023 0302 	bic.w	r3, r3, #2
 800182c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	7e1b      	ldrb	r3, [r3, #24]
 8001832:	039a      	lsls	r2, r3, #14
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	4313      	orrs	r3, r2
 800183e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001840:	4313      	orrs	r3, r2
 8001842:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	68da      	ldr	r2, [r3, #12]
 800184a:	4b21      	ldr	r3, [pc, #132]	; (80018d0 <HAL_ADC_Init+0x308>)
 800184c:	4013      	ands	r3, r2
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001854:	430b      	orrs	r3, r1
 8001856:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d10c      	bne.n	800187a <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	f023 010f 	bic.w	r1, r3, #15
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	1e5a      	subs	r2, r3, #1
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	430a      	orrs	r2, r1
 8001876:	631a      	str	r2, [r3, #48]	; 0x30
 8001878:	e007      	b.n	800188a <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f022 020f 	bic.w	r2, r2, #15
 8001888:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001894:	f023 0303 	bic.w	r3, r3, #3
 8001898:	f043 0201 	orr.w	r2, r3, #1
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	641a      	str	r2, [r3, #64]	; 0x40
 80018a0:	e00a      	b.n	80018b8 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	f023 0312 	bic.w	r3, r3, #18
 80018aa:	f043 0210 	orr.w	r2, r3, #16
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80018b2:	2301      	movs	r3, #1
 80018b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80018b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3768      	adds	r7, #104	; 0x68
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20000000 	.word	0x20000000
 80018c8:	431bde83 	.word	0x431bde83
 80018cc:	50000300 	.word	0x50000300
 80018d0:	fff0c007 	.word	0xfff0c007

080018d4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018e0:	2300      	movs	r3, #0
 80018e2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f003 0304 	and.w	r3, r3, #4
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d17e      	bne.n	80019f0 <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d101      	bne.n	8001900 <HAL_ADC_Start_DMA+0x2c>
 80018fc:	2302      	movs	r3, #2
 80018fe:	e07a      	b.n	80019f6 <HAL_ADC_Start_DMA+0x122>
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001908:	68f8      	ldr	r0, [r7, #12]
 800190a:	f001 f901 	bl	8002b10 <ADC_Enable>
 800190e:	4603      	mov	r3, r0
 8001910:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001912:	7dfb      	ldrb	r3, [r7, #23]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d166      	bne.n	80019e6 <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001920:	f023 0301 	bic.w	r3, r3, #1
 8001924:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	641a      	str	r2, [r3, #64]	; 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001930:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d007      	beq.n	8001956 <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800194e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	641a      	str	r2, [r3, #64]	; 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800195e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001962:	d106      	bne.n	8001972 <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001968:	f023 0206 	bic.w	r2, r3, #6
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	645a      	str	r2, [r3, #68]	; 0x44
 8001970:	e002      	b.n	8001978 <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001984:	4a1e      	ldr	r2, [pc, #120]	; (8001a00 <HAL_ADC_Start_DMA+0x12c>)
 8001986:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800198c:	4a1d      	ldr	r2, [pc, #116]	; (8001a04 <HAL_ADC_Start_DMA+0x130>)
 800198e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001994:	4a1c      	ldr	r2, [pc, #112]	; (8001a08 <HAL_ADC_Start_DMA+0x134>)
 8001996:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	221c      	movs	r2, #28
 800199e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f042 0210 	orr.w	r2, r2, #16
 80019ae:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	68da      	ldr	r2, [r3, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f042 0201 	orr.w	r2, r2, #1
 80019be:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	3340      	adds	r3, #64	; 0x40
 80019ca:	4619      	mov	r1, r3
 80019cc:	68ba      	ldr	r2, [r7, #8]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f001 fac0 	bl	8002f54 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f042 0204 	orr.w	r2, r2, #4
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	e006      	b.n	80019f4 <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80019ee:	e001      	b.n	80019f4 <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80019f0:	2302      	movs	r3, #2
 80019f2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3718      	adds	r7, #24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	08002a45 	.word	0x08002a45
 8001a04:	08002abf 	.word	0x08002abf
 8001a08:	08002adb 	.word	0x08002adb

08001a0c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b088      	sub	sp, #32
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8001a14:	2300      	movs	r3, #0
 8001a16:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	f003 0304 	and.w	r3, r3, #4
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d004      	beq.n	8001a44 <HAL_ADC_IRQHandler+0x38>
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f003 0304 	and.w	r3, r3, #4
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d109      	bne.n	8001a58 <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d05a      	beq.n	8001b04 <HAL_ADC_IRQHandler+0xf8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f003 0308 	and.w	r3, r3, #8
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d055      	beq.n	8001b04 <HAL_ADC_IRQHandler+0xf8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5c:	f003 0310 	and.w	r3, r3, #16
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d105      	bne.n	8001a70 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a68:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d137      	bne.n	8001af6 <HAL_ADC_IRQHandler+0xea>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d132      	bne.n	8001af6 <HAL_ADC_IRQHandler+0xea>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	f003 0308 	and.w	r3, r3, #8
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d02d      	beq.n	8001af6 <HAL_ADC_IRQHandler+0xea>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	f003 0304 	and.w	r3, r3, #4
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d11a      	bne.n	8001ade <HAL_ADC_IRQHandler+0xd2>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	685a      	ldr	r2, [r3, #4]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f022 020c 	bic.w	r2, r2, #12
 8001ab6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d112      	bne.n	8001af6 <HAL_ADC_IRQHandler+0xea>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad4:	f043 0201 	orr.w	r2, r3, #1
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	641a      	str	r2, [r3, #64]	; 0x40
 8001adc:	e00b      	b.n	8001af6 <HAL_ADC_IRQHandler+0xea>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f043 0210 	orr.w	r2, r3, #16
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aee:	f043 0201 	orr.w	r2, r3, #1
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff fd3e 	bl	8001578 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	220c      	movs	r2, #12
 8001b02:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	f003 0320 	and.w	r3, r3, #32
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d004      	beq.n	8001b18 <HAL_ADC_IRQHandler+0x10c>
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f003 0320 	and.w	r3, r3, #32
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d109      	bne.n	8001b2c <HAL_ADC_IRQHandler+0x120>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d069      	beq.n	8001bf6 <HAL_ADC_IRQHandler+0x1ea>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d064      	beq.n	8001bf6 <HAL_ADC_IRQHandler+0x1ea>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b30:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	641a      	str	r2, [r3, #64]	; 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b46:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d14c      	bne.n	8001be8 <HAL_ADC_IRQHandler+0x1dc>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d00b      	beq.n	8001b70 <HAL_ADC_IRQHandler+0x164>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d140      	bne.n	8001be8 <HAL_ADC_IRQHandler+0x1dc>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d13b      	bne.n	8001be8 <HAL_ADC_IRQHandler+0x1dc>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d036      	beq.n	8001be8 <HAL_ADC_IRQHandler+0x1dc>
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d12d      	bne.n	8001be8 <HAL_ADC_IRQHandler+0x1dc>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d11a      	bne.n	8001bd0 <HAL_ADC_IRQHandler+0x1c4>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001ba8:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d112      	bne.n	8001be8 <HAL_ADC_IRQHandler+0x1dc>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f043 0201 	orr.w	r2, r3, #1
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	641a      	str	r2, [r3, #64]	; 0x40
 8001bce:	e00b      	b.n	8001be8 <HAL_ADC_IRQHandler+0x1dc>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd4:	f043 0210 	orr.w	r2, r3, #16
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be0:	f043 0201 	orr.w	r2, r3, #1
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f93b 	bl	8001e64 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2260      	movs	r2, #96	; 0x60
 8001bf4:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d011      	beq.n	8001c24 <HAL_ADC_IRQHandler+0x218>
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00c      	beq.n	8001c24 <HAL_ADC_IRQHandler+0x218>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7ff fcc2 	bl	80015a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2280      	movs	r2, #128	; 0x80
 8001c22:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d012      	beq.n	8001c54 <HAL_ADC_IRQHandler+0x248>
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d00d      	beq.n	8001c54 <HAL_ADC_IRQHandler+0x248>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f000 f921 	bl	8001e8c <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c52:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d012      	beq.n	8001c84 <HAL_ADC_IRQHandler+0x278>
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d00d      	beq.n	8001c84 <HAL_ADC_IRQHandler+0x278>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 f913 	bl	8001ea0 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c82:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d03b      	beq.n	8001d06 <HAL_ADC_IRQHandler+0x2fa>
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f003 0310 	and.w	r3, r3, #16
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d036      	beq.n	8001d06 <HAL_ADC_IRQHandler+0x2fa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d102      	bne.n	8001ca6 <HAL_ADC_IRQHandler+0x29a>
    {
      overrun_error = 1U;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	61fb      	str	r3, [r7, #28]
 8001ca4:	e019      	b.n	8001cda <HAL_ADC_IRQHandler+0x2ce>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ca6:	4b29      	ldr	r3, [pc, #164]	; (8001d4c <HAL_ADC_IRQHandler+0x340>)
 8001ca8:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f003 031f 	and.w	r3, r3, #31
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d109      	bne.n	8001cca <HAL_ADC_IRQHandler+0x2be>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d10a      	bne.n	8001cda <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	61fb      	str	r3, [r7, #28]
 8001cc8:	e007      	b.n	8001cda <HAL_ADC_IRQHandler+0x2ce>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d10e      	bne.n	8001cfe <HAL_ADC_IRQHandler+0x2f2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf0:	f043 0202 	orr.w	r2, r3, #2
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7ff fc5b 	bl	80015b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2210      	movs	r2, #16
 8001d04:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d018      	beq.n	8001d42 <HAL_ADC_IRQHandler+0x336>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d013      	beq.n	8001d42 <HAL_ADC_IRQHandler+0x336>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2a:	f043 0208 	orr.w	r2, r3, #8
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d3a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f000 f89b 	bl	8001e78 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001d42:	bf00      	nop
 8001d44:	3720      	adds	r7, #32
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	50000300 	.word	0x50000300

08001d50 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 0308 	and.w	r3, r3, #8
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d175      	bne.n	8001e56 <HAL_ADCEx_InjectedStart_IT+0x106>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d101      	bne.n	8001d78 <HAL_ADCEx_InjectedStart_IT+0x28>
 8001d74:	2302      	movs	r3, #2
 8001d76:	e071      	b.n	8001e5c <HAL_ADCEx_InjectedStart_IT+0x10c>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f000 fec5 	bl	8002b10 <ADC_Enable>
 8001d86:	4603      	mov	r3, r0
 8001d88:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
      /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d8a:	7bfb      	ldrb	r3, [r7, #15]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d15d      	bne.n	8001e4c <HAL_ADCEx_InjectedStart_IT+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d98:	f023 0301 	bic.w	r3, r3, #1
 8001d9c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Case of independent mode or multimode(for devices with several ADCs):*/
      /* Set multimode state.                                                 */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Check if a regular conversion is ongoing */
      /* Note: On this device, there is no ADC error code fields related to   */
      /*       conversions on group injected only. In case of conversion on   */
      /*       going on group regular, no error code is reset.                */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d102      	bne.n	8001dc2 <HAL_ADCEx_InjectedStart_IT+0x72>
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2260      	movs	r2, #96	; 0x60
 8001dd0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC Injected context queue overflow interrupt if this feature */
      /* is enabled.                                                          */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d007      	beq.n	8001df0 <HAL_ADCEx_InjectedStart_IT+0xa0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001dee:	605a      	str	r2, [r3, #4]
      }
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	695b      	ldr	r3, [r3, #20]
 8001df4:	2b08      	cmp	r3, #8
 8001df6:	d110      	bne.n	8001e1a <HAL_ADCEx_InjectedStart_IT+0xca>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0220 	bic.w	r2, r2, #32
 8001e06:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e16:	605a      	str	r2, [r3, #4]
          break;
 8001e18:	e008      	b.n	8001e2c <HAL_ADCEx_InjectedStart_IT+0xdc>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001e28:	605a      	str	r2, [r3, #4]
          break;
 8001e2a:	bf00      	nop
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d10f      	bne.n	8001e5a <HAL_ADCEx_InjectedStart_IT+0x10a>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689a      	ldr	r2, [r3, #8]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f042 0208 	orr.w	r2, r2, #8
 8001e48:	609a      	str	r2, [r3, #8]
 8001e4a:	e006      	b.n	8001e5a <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001e54:	e001      	b.n	8001e5a <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e56:	2302      	movs	r3, #2
 8001e58:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3710      	adds	r7, #16
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b09b      	sub	sp, #108	; 0x6c
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d101      	bne.n	8001ed6 <HAL_ADC_ConfigChannel+0x22>
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e299      	b.n	800240a <HAL_ADC_ConfigChannel+0x556>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f040 827d 	bne.w	80023e8 <HAL_ADC_ConfigChannel+0x534>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	d81c      	bhi.n	8001f30 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	4413      	add	r3, r2
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	461a      	mov	r2, r3
 8001f0a:	231f      	movs	r3, #31
 8001f0c:	4093      	lsls	r3, r2
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	4019      	ands	r1, r3
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	6818      	ldr	r0, [r3, #0]
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685a      	ldr	r2, [r3, #4]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	4413      	add	r3, r2
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	fa00 f203 	lsl.w	r2, r0, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	631a      	str	r2, [r3, #48]	; 0x30
 8001f2e:	e063      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b09      	cmp	r3, #9
 8001f36:	d81e      	bhi.n	8001f76 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	4613      	mov	r3, r2
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	4413      	add	r3, r2
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	3b1e      	subs	r3, #30
 8001f4c:	221f      	movs	r2, #31
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43db      	mvns	r3, r3
 8001f54:	4019      	ands	r1, r3
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	6818      	ldr	r0, [r3, #0]
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	4413      	add	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	3b1e      	subs	r3, #30
 8001f68:	fa00 f203 	lsl.w	r2, r0, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	430a      	orrs	r2, r1
 8001f72:	635a      	str	r2, [r3, #52]	; 0x34
 8001f74:	e040      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b0e      	cmp	r3, #14
 8001f7c:	d81e      	bhi.n	8001fbc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	4413      	add	r3, r2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	3b3c      	subs	r3, #60	; 0x3c
 8001f92:	221f      	movs	r2, #31
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	4019      	ands	r1, r3
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	6818      	ldr	r0, [r3, #0]
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	4413      	add	r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	3b3c      	subs	r3, #60	; 0x3c
 8001fae:	fa00 f203 	lsl.w	r2, r0, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	639a      	str	r2, [r3, #56]	; 0x38
 8001fba:	e01d      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	4413      	add	r3, r2
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	3b5a      	subs	r3, #90	; 0x5a
 8001fd0:	221f      	movs	r2, #31
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	4019      	ands	r1, r3
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	6818      	ldr	r0, [r3, #0]
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	3b5a      	subs	r3, #90	; 0x5a
 8001fec:	fa00 f203 	lsl.w	r2, r0, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f003 030c 	and.w	r3, r3, #12
 8002002:	2b00      	cmp	r3, #0
 8002004:	f040 80e5 	bne.w	80021d2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b09      	cmp	r3, #9
 800200e:	d91c      	bls.n	800204a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6999      	ldr	r1, [r3, #24]
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	3b1e      	subs	r3, #30
 8002022:	2207      	movs	r2, #7
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	4019      	ands	r1, r3
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	6898      	ldr	r0, [r3, #8]
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	3b1e      	subs	r3, #30
 800203c:	fa00 f203 	lsl.w	r2, r0, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	619a      	str	r2, [r3, #24]
 8002048:	e019      	b.n	800207e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	6959      	ldr	r1, [r3, #20]
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4613      	mov	r3, r2
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	4413      	add	r3, r2
 800205a:	2207      	movs	r2, #7
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	4019      	ands	r1, r3
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	6898      	ldr	r0, [r3, #8]
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	4613      	mov	r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	4413      	add	r3, r2
 8002072:	fa00 f203 	lsl.w	r2, r0, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	430a      	orrs	r2, r1
 800207c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	695a      	ldr	r2, [r3, #20]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	08db      	lsrs	r3, r3, #3
 800208a:	f003 0303 	and.w	r3, r3, #3
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	3b01      	subs	r3, #1
 800209c:	2b03      	cmp	r3, #3
 800209e:	d84f      	bhi.n	8002140 <HAL_ADC_ConfigChannel+0x28c>
 80020a0:	a201      	add	r2, pc, #4	; (adr r2, 80020a8 <HAL_ADC_ConfigChannel+0x1f4>)
 80020a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a6:	bf00      	nop
 80020a8:	080020b9 	.word	0x080020b9
 80020ac:	080020db 	.word	0x080020db
 80020b0:	080020fd 	.word	0x080020fd
 80020b4:	0800211f 	.word	0x0800211f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020be:	4b99      	ldr	r3, [pc, #612]	; (8002324 <HAL_ADC_ConfigChannel+0x470>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	6812      	ldr	r2, [r2, #0]
 80020c6:	0691      	lsls	r1, r2, #26
 80020c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80020ca:	430a      	orrs	r2, r1
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80020d6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80020d8:	e07e      	b.n	80021d8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80020e0:	4b90      	ldr	r3, [pc, #576]	; (8002324 <HAL_ADC_ConfigChannel+0x470>)
 80020e2:	4013      	ands	r3, r2
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	0691      	lsls	r1, r2, #26
 80020ea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80020ec:	430a      	orrs	r2, r1
 80020ee:	431a      	orrs	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80020f8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80020fa:	e06d      	b.n	80021d8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002102:	4b88      	ldr	r3, [pc, #544]	; (8002324 <HAL_ADC_ConfigChannel+0x470>)
 8002104:	4013      	ands	r3, r2
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	6812      	ldr	r2, [r2, #0]
 800210a:	0691      	lsls	r1, r2, #26
 800210c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800210e:	430a      	orrs	r2, r1
 8002110:	431a      	orrs	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800211a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800211c:	e05c      	b.n	80021d8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002124:	4b7f      	ldr	r3, [pc, #508]	; (8002324 <HAL_ADC_ConfigChannel+0x470>)
 8002126:	4013      	ands	r3, r2
 8002128:	683a      	ldr	r2, [r7, #0]
 800212a:	6812      	ldr	r2, [r2, #0]
 800212c:	0691      	lsls	r1, r2, #26
 800212e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002130:	430a      	orrs	r2, r1
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800213c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800213e:	e04b      	b.n	80021d8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002146:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	069b      	lsls	r3, r3, #26
 8002150:	429a      	cmp	r2, r3
 8002152:	d107      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002162:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800216a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	069b      	lsls	r3, r3, #26
 8002174:	429a      	cmp	r2, r3
 8002176:	d107      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002186:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800218e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	069b      	lsls	r3, r3, #26
 8002198:	429a      	cmp	r2, r3
 800219a:	d107      	bne.n	80021ac <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021aa:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	069b      	lsls	r3, r3, #26
 80021bc:	429a      	cmp	r2, r3
 80021be:	d10a      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021ce:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80021d0:	e001      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80021d2:	bf00      	nop
 80021d4:	e000      	b.n	80021d8 <HAL_ADC_ConfigChannel+0x324>
      break;
 80021d6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f003 0303 	and.w	r3, r3, #3
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d108      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x344>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x344>
 80021f4:	2301      	movs	r3, #1
 80021f6:	e000      	b.n	80021fa <HAL_ADC_ConfigChannel+0x346>
 80021f8:	2300      	movs	r3, #0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f040 80ff 	bne.w	80023fe <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d00f      	beq.n	8002228 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2201      	movs	r2, #1
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	43da      	mvns	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	400a      	ands	r2, r1
 8002222:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002226:	e049      	b.n	80022bc <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2201      	movs	r2, #1
 8002236:	409a      	lsls	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b09      	cmp	r3, #9
 8002248:	d91c      	bls.n	8002284 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6999      	ldr	r1, [r3, #24]
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4613      	mov	r3, r2
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	4413      	add	r3, r2
 800225a:	3b1b      	subs	r3, #27
 800225c:	2207      	movs	r2, #7
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43db      	mvns	r3, r3
 8002264:	4019      	ands	r1, r3
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	6898      	ldr	r0, [r3, #8]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	4613      	mov	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	4413      	add	r3, r2
 8002274:	3b1b      	subs	r3, #27
 8002276:	fa00 f203 	lsl.w	r2, r0, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	430a      	orrs	r2, r1
 8002280:	619a      	str	r2, [r3, #24]
 8002282:	e01b      	b.n	80022bc <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6959      	ldr	r1, [r3, #20]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	1c5a      	adds	r2, r3, #1
 8002290:	4613      	mov	r3, r2
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	4413      	add	r3, r2
 8002296:	2207      	movs	r2, #7
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	4019      	ands	r1, r3
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	6898      	ldr	r0, [r3, #8]
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	1c5a      	adds	r2, r3, #1
 80022aa:	4613      	mov	r3, r2
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	4413      	add	r3, r2
 80022b0:	fa00 f203 	lsl.w	r2, r0, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022bc:	4b1a      	ldr	r3, [pc, #104]	; (8002328 <HAL_ADC_ConfigChannel+0x474>)
 80022be:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2b10      	cmp	r3, #16
 80022c6:	d105      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80022c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d014      	beq.n	80022fe <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80022d8:	2b11      	cmp	r3, #17
 80022da:	d105      	bne.n	80022e8 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80022dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00a      	beq.n	80022fe <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80022ec:	2b12      	cmp	r3, #18
 80022ee:	f040 8086 	bne.w	80023fe <HAL_ADC_ConfigChannel+0x54a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80022f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d17f      	bne.n	80023fe <HAL_ADC_ConfigChannel+0x54a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80022fe:	2300      	movs	r3, #0
 8002300:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	2b01      	cmp	r3, #1
 800230e:	d10d      	bne.n	800232c <HAL_ADC_ConfigChannel+0x478>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b01      	cmp	r3, #1
 800231c:	d106      	bne.n	800232c <HAL_ADC_ConfigChannel+0x478>
 800231e:	2301      	movs	r3, #1
 8002320:	e005      	b.n	800232e <HAL_ADC_ConfigChannel+0x47a>
 8002322:	bf00      	nop
 8002324:	83fff000 	.word	0x83fff000
 8002328:	50000300 	.word	0x50000300
 800232c:	2300      	movs	r3, #0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d150      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x520>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002332:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002334:	2b00      	cmp	r3, #0
 8002336:	d010      	beq.n	800235a <HAL_ADC_ConfigChannel+0x4a6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 0303 	and.w	r3, r3, #3
 8002340:	2b01      	cmp	r3, #1
 8002342:	d107      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x4a0>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0301 	and.w	r3, r3, #1
 800234c:	2b01      	cmp	r3, #1
 800234e:	d101      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x4a0>
 8002350:	2301      	movs	r3, #1
 8002352:	e000      	b.n	8002356 <HAL_ADC_ConfigChannel+0x4a2>
 8002354:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002356:	2b00      	cmp	r3, #0
 8002358:	d13c      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x520>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2b10      	cmp	r3, #16
 8002360:	d11d      	bne.n	800239e <HAL_ADC_ConfigChannel+0x4ea>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800236a:	d118      	bne.n	800239e <HAL_ADC_ConfigChannel+0x4ea>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800236c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002376:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002378:	4b27      	ldr	r3, [pc, #156]	; (8002418 <HAL_ADC_ConfigChannel+0x564>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a27      	ldr	r2, [pc, #156]	; (800241c <HAL_ADC_ConfigChannel+0x568>)
 800237e:	fba2 2303 	umull	r2, r3, r2, r3
 8002382:	0c9a      	lsrs	r2, r3, #18
 8002384:	4613      	mov	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800238e:	e002      	b.n	8002396 <HAL_ADC_ConfigChannel+0x4e2>
          {
            wait_loop_index--;
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	3b01      	subs	r3, #1
 8002394:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1f9      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x4dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800239c:	e02e      	b.n	80023fc <HAL_ADC_ConfigChannel+0x548>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2b11      	cmp	r3, #17
 80023a4:	d10b      	bne.n	80023be <HAL_ADC_ConfigChannel+0x50a>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023ae:	d106      	bne.n	80023be <HAL_ADC_ConfigChannel+0x50a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80023b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80023b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023ba:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80023bc:	e01e      	b.n	80023fc <HAL_ADC_ConfigChannel+0x548>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b12      	cmp	r3, #18
 80023c4:	d11a      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80023c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023d0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80023d2:	e013      	b.n	80023fc <HAL_ADC_ConfigChannel+0x548>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d8:	f043 0220 	orr.w	r2, r3, #32
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80023e6:	e00a      	b.n	80023fe <HAL_ADC_ConfigChannel+0x54a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	f043 0220 	orr.w	r2, r3, #32
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80023fa:	e000      	b.n	80023fe <HAL_ADC_ConfigChannel+0x54a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80023fc:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002406:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800240a:	4618      	mov	r0, r3
 800240c:	376c      	adds	r7, #108	; 0x6c
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	20000000 	.word	0x20000000
 800241c:	431bde83 	.word	0x431bde83

08002420 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8002420:	b480      	push	{r7}
 8002422:	b09d      	sub	sp, #116	; 0x74
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002430:	2300      	movs	r3, #0
 8002432:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8002434:	2300      	movs	r3, #0
 8002436:	66bb      	str	r3, [r7, #104]	; 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800243e:	2b01      	cmp	r3, #1
 8002440:	d101      	bne.n	8002446 <HAL_ADCEx_InjectedConfigChannel+0x26>
 8002442:	2302      	movs	r3, #2
 8002444:	e2f3      	b.n	8002a2e <HAL_ADCEx_InjectedConfigChannel+0x60e>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800245a:	2b01      	cmp	r3, #1
 800245c:	d132      	bne.n	80024c4 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d124      	bne.n	80024b0 <HAL_ADCEx_InjectedConfigChannel+0x90>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d00c      	beq.n	8002488 <HAL_ADCEx_InjectedConfigChannel+0x68>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	021a      	lsls	r2, r3, #8
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	6a1b      	ldr	r3, [r3, #32]
 8002478:	431a      	orrs	r2, r3
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	4313      	orrs	r3, r2
 8002480:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002482:	4313      	orrs	r3, r2
 8002484:	66bb      	str	r3, [r7, #104]	; 0x68
 8002486:	e005      	b.n	8002494 <HAL_ADCEx_InjectedConfigChannel+0x74>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	021b      	lsls	r3, r3, #8
 800248e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002490:	4313      	orrs	r3, r2
 8002492:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800249a:	4b9c      	ldr	r3, [pc, #624]	; (800270c <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 800249c:	4013      	ands	r3, r2
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80024a4:	430b      	orrs	r3, r1
 80024a6:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80024ac:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80024ae:	e060      	b.n	8002572 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b4:	f043 0220 	orr.w	r2, r3, #32
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80024c2:	e056      	b.n	8002572 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d121      	bne.n	8002510 <HAL_ADCEx_InjectedConfigChannel+0xf0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	699a      	ldr	r2, [r3, #24]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d00e      	beq.n	8002500 <HAL_ADCEx_InjectedConfigChannel+0xe0>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	1e59      	subs	r1, r3, #1
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	4319      	orrs	r1, r3
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f6:	430b      	orrs	r3, r1
 80024f8:	431a      	orrs	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	649a      	str	r2, [r3, #72]	; 0x48
 80024fe:	e007      	b.n	8002510 <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	3b01      	subs	r3, #1
 800250a:	431a      	orrs	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	4413      	add	r3, r2
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	3302      	adds	r3, #2
 8002522:	221f      	movs	r2, #31
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	4019      	ands	r1, r3
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	6818      	ldr	r0, [r3, #0]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	4613      	mov	r3, r2
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	4413      	add	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	3302      	adds	r3, #2
 800253e:	fa00 f303 	lsl.w	r3, r0, r3
 8002542:	ea41 0203 	orr.w	r2, r1, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254e:	1e5a      	subs	r2, r3, #1
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10a      	bne.n	8002572 <HAL_ADCEx_InjectedConfigChannel+0x152>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002562:	4b6a      	ldr	r3, [pc, #424]	; (800270c <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8002564:	4013      	ands	r3, r2
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	6812      	ldr	r2, [r2, #0]
 800256e:	430b      	orrs	r3, r1
 8002570:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f003 0308 	and.w	r3, r3, #8
 800257c:	2b00      	cmp	r3, #0
 800257e:	d12d      	bne.n	80025dc <HAL_ADCEx_InjectedConfigChannel+0x1bc>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	7f5b      	ldrb	r3, [r3, #29]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d110      	bne.n	80025aa <HAL_ADCEx_InjectedConfigChannel+0x18a>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	7f9b      	ldrb	r3, [r3, #30]
 8002596:	055a      	lsls	r2, r3, #21
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	7f1b      	ldrb	r3, [r3, #28]
 800259c:	051b      	lsls	r3, r3, #20
 800259e:	431a      	orrs	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	60da      	str	r2, [r3, #12]
 80025a8:	e018      	b.n	80025dc <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	7f9b      	ldrb	r3, [r3, #30]
 80025b8:	055a      	lsls	r2, r3, #21
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	7f1b      	ldrb	r3, [r3, #28]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d108      	bne.n	80025dc <HAL_ADCEx_InjectedConfigChannel+0x1bc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	f043 0220 	orr.w	r2, r3, #32
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f003 030c 	and.w	r3, r3, #12
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f040 8110 	bne.w	800280c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d10c      	bne.n	800260e <HAL_ADCEx_InjectedConfigChannel+0x1ee>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	7f5b      	ldrb	r3, [r3, #29]
 8002602:	065a      	lsls	r2, r3, #25
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	60da      	str	r2, [r3, #12]
 800260c:	e014      	b.n	8002638 <HAL_ADCEx_InjectedConfigChannel+0x218>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68da      	ldr	r2, [r3, #12]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800261c:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	7f5b      	ldrb	r3, [r3, #29]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d108      	bne.n	8002638 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f043 0220 	orr.w	r2, r3, #32
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b09      	cmp	r3, #9
 800263e:	d91c      	bls.n	800267a <HAL_ADCEx_InjectedConfigChannel+0x25a>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6999      	ldr	r1, [r3, #24]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	4613      	mov	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4413      	add	r3, r2
 8002650:	3b1e      	subs	r3, #30
 8002652:	2207      	movs	r2, #7
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	4019      	ands	r1, r3
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	6898      	ldr	r0, [r3, #8]
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4613      	mov	r3, r2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	4413      	add	r3, r2
 800266a:	3b1e      	subs	r3, #30
 800266c:	fa00 f203 	lsl.w	r2, r0, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	619a      	str	r2, [r3, #24]
 8002678:	e019      	b.n	80026ae <HAL_ADCEx_InjectedConfigChannel+0x28e>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6959      	ldr	r1, [r3, #20]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	4613      	mov	r3, r2
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	4413      	add	r3, r2
 800268a:	2207      	movs	r2, #7
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	4019      	ands	r1, r3
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	6898      	ldr	r0, [r3, #8]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	4613      	mov	r3, r2
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	4413      	add	r3, r2
 80026a2:	fa00 f203 	lsl.w	r2, r0, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	430a      	orrs	r2, r1
 80026ac:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	695a      	ldr	r2, [r3, #20]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	08db      	lsrs	r3, r3, #3
 80026ba:	f003 0303 	and.w	r3, r3, #3
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	2b03      	cmp	r3, #3
 80026ce:	d854      	bhi.n	800277a <HAL_ADCEx_InjectedConfigChannel+0x35a>
 80026d0:	a201      	add	r2, pc, #4	; (adr r2, 80026d8 <HAL_ADCEx_InjectedConfigChannel+0x2b8>)
 80026d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d6:	bf00      	nop
 80026d8:	080026e9 	.word	0x080026e9
 80026dc:	08002715 	.word	0x08002715
 80026e0:	08002737 	.word	0x08002737
 80026e4:	08002759 	.word	0x08002759
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	6812      	ldr	r2, [r2, #0]
 80026f6:	0691      	lsls	r1, r2, #26
 80026f8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80026fa:	430a      	orrs	r2, r1
 80026fc:	431a      	orrs	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002706:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002708:	e083      	b.n	8002812 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
 800270a:	bf00      	nop
 800270c:	82082000 	.word	0x82082000
 8002710:	83fff000 	.word	0x83fff000
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800271a:	4b9a      	ldr	r3, [pc, #616]	; (8002984 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 800271c:	4013      	ands	r3, r2
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	6812      	ldr	r2, [r2, #0]
 8002722:	0691      	lsls	r1, r2, #26
 8002724:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002726:	430a      	orrs	r2, r1
 8002728:	431a      	orrs	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002732:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002734:	e06d      	b.n	8002812 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800273c:	4b91      	ldr	r3, [pc, #580]	; (8002984 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 800273e:	4013      	ands	r3, r2
 8002740:	683a      	ldr	r2, [r7, #0]
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	0691      	lsls	r1, r2, #26
 8002746:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002748:	430a      	orrs	r2, r1
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002754:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002756:	e05c      	b.n	8002812 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800275e:	4b89      	ldr	r3, [pc, #548]	; (8002984 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 8002760:	4013      	ands	r3, r2
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	6812      	ldr	r2, [r2, #0]
 8002766:	0691      	lsls	r1, r2, #26
 8002768:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800276a:	430a      	orrs	r2, r1
 800276c:	431a      	orrs	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002776:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002778:	e04b      	b.n	8002812 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002780:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	069b      	lsls	r3, r3, #26
 800278a:	429a      	cmp	r2, r3
 800278c:	d107      	bne.n	800279e <HAL_ADCEx_InjectedConfigChannel+0x37e>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800279c:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	069b      	lsls	r3, r3, #26
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d107      	bne.n	80027c2 <HAL_ADCEx_InjectedConfigChannel+0x3a2>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027c0:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027c8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	069b      	lsls	r3, r3, #26
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d107      	bne.n	80027e6 <HAL_ADCEx_InjectedConfigChannel+0x3c6>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027e4:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027ec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	069b      	lsls	r3, r3, #26
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d10a      	bne.n	8002810 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002808:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800280a:	e001      	b.n	8002810 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
    }
    
  }
 800280c:	bf00      	nop
 800280e:	e000      	b.n	8002812 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
      break;
 8002810:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	2b01      	cmp	r3, #1
 800281e:	d108      	bne.n	8002832 <HAL_ADCEx_InjectedConfigChannel+0x412>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b01      	cmp	r3, #1
 800282c:	d101      	bne.n	8002832 <HAL_ADCEx_InjectedConfigChannel+0x412>
 800282e:	2301      	movs	r3, #1
 8002830:	e000      	b.n	8002834 <HAL_ADCEx_InjectedConfigChannel+0x414>
 8002832:	2300      	movs	r3, #0
 8002834:	2b00      	cmp	r3, #0
 8002836:	f040 80f4 	bne.w	8002a22 <HAL_ADCEx_InjectedConfigChannel+0x602>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d00f      	beq.n	8002862 <HAL_ADCEx_InjectedConfigChannel+0x442>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2201      	movs	r2, #1
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43da      	mvns	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	400a      	ands	r2, r1
 800285c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002860:	e049      	b.n	80028f6 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2201      	movs	r2, #1
 8002870:	409a      	lsls	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b09      	cmp	r3, #9
 8002882:	d91c      	bls.n	80028be <HAL_ADCEx_InjectedConfigChannel+0x49e>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6999      	ldr	r1, [r3, #24]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	3b1b      	subs	r3, #27
 8002896:	2207      	movs	r2, #7
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	4019      	ands	r1, r3
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	6898      	ldr	r0, [r3, #8]
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	4613      	mov	r3, r2
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	4413      	add	r3, r2
 80028ae:	3b1b      	subs	r3, #27
 80028b0:	fa00 f203 	lsl.w	r2, r0, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	619a      	str	r2, [r3, #24]
 80028bc:	e01b      	b.n	80028f6 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	6959      	ldr	r1, [r3, #20]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	1c5a      	adds	r2, r3, #1
 80028ca:	4613      	mov	r3, r2
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	4413      	add	r3, r2
 80028d0:	2207      	movs	r2, #7
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43db      	mvns	r3, r3
 80028d8:	4019      	ands	r1, r3
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	6898      	ldr	r0, [r3, #8]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	1c5a      	adds	r2, r3, #1
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	fa00 f203 	lsl.w	r2, r0, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028f6:	4b24      	ldr	r3, [pc, #144]	; (8002988 <HAL_ADCEx_InjectedConfigChannel+0x568>)
 80028f8:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b10      	cmp	r3, #16
 8002900:	d105      	bne.n	800290e <HAL_ADCEx_InjectedConfigChannel+0x4ee>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002902:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 800290a:	2b00      	cmp	r3, #0
 800290c:	d013      	beq.n	8002936 <HAL_ADCEx_InjectedConfigChannel+0x516>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002912:	2b11      	cmp	r3, #17
 8002914:	d105      	bne.n	8002922 <HAL_ADCEx_InjectedConfigChannel+0x502>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002916:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 800291e:	2b00      	cmp	r3, #0
 8002920:	d009      	beq.n	8002936 <HAL_ADCEx_InjectedConfigChannel+0x516>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002926:	2b12      	cmp	r3, #18
 8002928:	d17b      	bne.n	8002a22 <HAL_ADCEx_InjectedConfigChannel+0x602>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800292a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8002932:	2b00      	cmp	r3, #0
 8002934:	d175      	bne.n	8002a22 <HAL_ADCEx_InjectedConfigChannel+0x602>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002936:	2300      	movs	r3, #0
 8002938:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 0303 	and.w	r3, r3, #3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d108      	bne.n	800295a <HAL_ADCEx_InjectedConfigChannel+0x53a>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b01      	cmp	r3, #1
 8002954:	d101      	bne.n	800295a <HAL_ADCEx_InjectedConfigChannel+0x53a>
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <HAL_ADCEx_InjectedConfigChannel+0x53c>
 800295a:	2300      	movs	r3, #0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d155      	bne.n	8002a0c <HAL_ADCEx_InjectedConfigChannel+0x5ec>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002960:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002962:	2b00      	cmp	r3, #0
 8002964:	d015      	beq.n	8002992 <HAL_ADCEx_InjectedConfigChannel+0x572>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	2b01      	cmp	r3, #1
 8002970:	d10c      	bne.n	800298c <HAL_ADCEx_InjectedConfigChannel+0x56c>
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	2b01      	cmp	r3, #1
 800297c:	d106      	bne.n	800298c <HAL_ADCEx_InjectedConfigChannel+0x56c>
 800297e:	2301      	movs	r3, #1
 8002980:	e005      	b.n	800298e <HAL_ADCEx_InjectedConfigChannel+0x56e>
 8002982:	bf00      	nop
 8002984:	83fff000 	.word	0x83fff000
 8002988:	50000300 	.word	0x50000300
 800298c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800298e:	2b00      	cmp	r3, #0
 8002990:	d13c      	bne.n	8002a0c <HAL_ADCEx_InjectedConfigChannel+0x5ec>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b10      	cmp	r3, #16
 8002998:	d11d      	bne.n	80029d6 <HAL_ADCEx_InjectedConfigChannel+0x5b6>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029a2:	d118      	bne.n	80029d6 <HAL_ADCEx_InjectedConfigChannel+0x5b6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80029a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029ae:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029b0:	4b22      	ldr	r3, [pc, #136]	; (8002a3c <HAL_ADCEx_InjectedConfigChannel+0x61c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a22      	ldr	r2, [pc, #136]	; (8002a40 <HAL_ADCEx_InjectedConfigChannel+0x620>)
 80029b6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ba:	0c9a      	lsrs	r2, r3, #18
 80029bc:	4613      	mov	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4413      	add	r3, r2
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80029c6:	e002      	b.n	80029ce <HAL_ADCEx_InjectedConfigChannel+0x5ae>
          {
            wait_loop_index--;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f9      	bne.n	80029c8 <HAL_ADCEx_InjectedConfigChannel+0x5a8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029d4:	e024      	b.n	8002a20 <HAL_ADCEx_InjectedConfigChannel+0x600>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b11      	cmp	r3, #17
 80029dc:	d10b      	bne.n	80029f6 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029e6:	d106      	bne.n	80029f6 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80029e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80029f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029f2:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029f4:	e014      	b.n	8002a20 <HAL_ADCEx_InjectedConfigChannel+0x600>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b12      	cmp	r3, #18
 80029fc:	d110      	bne.n	8002a20 <HAL_ADCEx_InjectedConfigChannel+0x600>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80029fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a08:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a0a:	e009      	b.n	8002a20 <HAL_ADCEx_InjectedConfigChannel+0x600>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a10:	f043 0220 	orr.w	r2, r3, #32
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8002a1e:	e000      	b.n	8002a22 <HAL_ADCEx_InjectedConfigChannel+0x602>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a20:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a2a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3774      	adds	r7, #116	; 0x74
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	20000000 	.word	0x20000000
 8002a40:	431bde83 	.word	0x431bde83

08002a44 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d126      	bne.n	8002aac <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d115      	bne.n	8002aa4 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d111      	bne.n	8002aa4 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d105      	bne.n	8002aa4 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9c:	f043 0201 	orr.w	r2, r3, #1
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f7fe fd67 	bl	8001578 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002aaa:	e004      	b.n	8002ab6 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	4798      	blx	r3
}
 8002ab6:	bf00      	nop
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}

08002abe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b084      	sub	sp, #16
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aca:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f7fe fd5d 	bl	800158c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002ad2:	bf00      	nop
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b084      	sub	sp, #16
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af8:	f043 0204 	orr.w	r2, r3, #4
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f7fe fd57 	bl	80015b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b06:	bf00      	nop
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 0303 	and.w	r3, r3, #3
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d108      	bne.n	8002b3c <ADC_Enable+0x2c>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <ADC_Enable+0x2c>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <ADC_Enable+0x2e>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d143      	bne.n	8002bca <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	4b22      	ldr	r3, [pc, #136]	; (8002bd4 <ADC_Enable+0xc4>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00d      	beq.n	8002b6c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	f043 0210 	orr.w	r2, r3, #16
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b60:	f043 0201 	orr.w	r2, r3, #1
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e02f      	b.n	8002bcc <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f042 0201 	orr.w	r2, r2, #1
 8002b7a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002b7c:	f7fe fcf0 	bl	8001560 <HAL_GetTick>
 8002b80:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b82:	e01b      	b.n	8002bbc <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b84:	f7fe fcec 	bl	8001560 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d914      	bls.n	8002bbc <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d00d      	beq.n	8002bbc <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	f043 0210 	orr.w	r2, r3, #16
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb0:	f043 0201 	orr.w	r2, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e007      	b.n	8002bcc <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d1dc      	bne.n	8002b84 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3710      	adds	r7, #16
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	8000003f 	.word	0x8000003f

08002bd8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d108      	bne.n	8002c04 <ADC_Disable+0x2c>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d101      	bne.n	8002c04 <ADC_Disable+0x2c>
 8002c00:	2301      	movs	r3, #1
 8002c02:	e000      	b.n	8002c06 <ADC_Disable+0x2e>
 8002c04:	2300      	movs	r3, #0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d047      	beq.n	8002c9a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f003 030d 	and.w	r3, r3, #13
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d10f      	bne.n	8002c38 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f042 0202 	orr.w	r2, r2, #2
 8002c26:	609a      	str	r2, [r3, #8]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2203      	movs	r2, #3
 8002c2e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002c30:	f7fe fc96 	bl	8001560 <HAL_GetTick>
 8002c34:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c36:	e029      	b.n	8002c8c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3c:	f043 0210 	orr.w	r2, r3, #16
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c48:	f043 0201 	orr.w	r2, r3, #1
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e023      	b.n	8002c9c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c54:	f7fe fc84 	bl	8001560 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d914      	bls.n	8002c8c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d10d      	bne.n	8002c8c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	f043 0210 	orr.w	r2, r3, #16
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c80:	f043 0201 	orr.w	r2, r3, #1
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e007      	b.n	8002c9c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d0dc      	beq.n	8002c54 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cb4:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ccc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cd6:	4a04      	ldr	r2, [pc, #16]	; (8002ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	60d3      	str	r3, [r2, #12]
}
 8002cdc:	bf00      	nop
 8002cde:	3714      	adds	r7, #20
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cf0:	4b04      	ldr	r3, [pc, #16]	; (8002d04 <__NVIC_GetPriorityGrouping+0x18>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	0a1b      	lsrs	r3, r3, #8
 8002cf6:	f003 0307 	and.w	r3, r3, #7
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	db0b      	blt.n	8002d32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	f003 021f 	and.w	r2, r3, #31
 8002d20:	4907      	ldr	r1, [pc, #28]	; (8002d40 <__NVIC_EnableIRQ+0x38>)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	095b      	lsrs	r3, r3, #5
 8002d28:	2001      	movs	r0, #1
 8002d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	e000e100 	.word	0xe000e100

08002d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	6039      	str	r1, [r7, #0]
 8002d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	db0a      	blt.n	8002d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	b2da      	uxtb	r2, r3
 8002d5c:	490c      	ldr	r1, [pc, #48]	; (8002d90 <__NVIC_SetPriority+0x4c>)
 8002d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d62:	0112      	lsls	r2, r2, #4
 8002d64:	b2d2      	uxtb	r2, r2
 8002d66:	440b      	add	r3, r1
 8002d68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d6c:	e00a      	b.n	8002d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	4908      	ldr	r1, [pc, #32]	; (8002d94 <__NVIC_SetPriority+0x50>)
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	3b04      	subs	r3, #4
 8002d7c:	0112      	lsls	r2, r2, #4
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	440b      	add	r3, r1
 8002d82:	761a      	strb	r2, [r3, #24]
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	e000e100 	.word	0xe000e100
 8002d94:	e000ed00 	.word	0xe000ed00

08002d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b089      	sub	sp, #36	; 0x24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f1c3 0307 	rsb	r3, r3, #7
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	bf28      	it	cs
 8002db6:	2304      	movcs	r3, #4
 8002db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	2b06      	cmp	r3, #6
 8002dc0:	d902      	bls.n	8002dc8 <NVIC_EncodePriority+0x30>
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	3b03      	subs	r3, #3
 8002dc6:	e000      	b.n	8002dca <NVIC_EncodePriority+0x32>
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43da      	mvns	r2, r3
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	401a      	ands	r2, r3
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002de0:	f04f 31ff 	mov.w	r1, #4294967295
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dea:	43d9      	mvns	r1, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df0:	4313      	orrs	r3, r2
         );
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3724      	adds	r7, #36	; 0x24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
	...

08002e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e10:	d301      	bcc.n	8002e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e12:	2301      	movs	r3, #1
 8002e14:	e00f      	b.n	8002e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e16:	4a0a      	ldr	r2, [pc, #40]	; (8002e40 <SysTick_Config+0x40>)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e1e:	210f      	movs	r1, #15
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295
 8002e24:	f7ff ff8e 	bl	8002d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e28:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <SysTick_Config+0x40>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e2e:	4b04      	ldr	r3, [pc, #16]	; (8002e40 <SysTick_Config+0x40>)
 8002e30:	2207      	movs	r2, #7
 8002e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	e000e010 	.word	0xe000e010

08002e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7ff ff29 	bl	8002ca4 <__NVIC_SetPriorityGrouping>
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b086      	sub	sp, #24
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	4603      	mov	r3, r0
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	607a      	str	r2, [r7, #4]
 8002e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e6c:	f7ff ff3e 	bl	8002cec <__NVIC_GetPriorityGrouping>
 8002e70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	68b9      	ldr	r1, [r7, #8]
 8002e76:	6978      	ldr	r0, [r7, #20]
 8002e78:	f7ff ff8e 	bl	8002d98 <NVIC_EncodePriority>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e82:	4611      	mov	r1, r2
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff ff5d 	bl	8002d44 <__NVIC_SetPriority>
}
 8002e8a:	bf00      	nop
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b082      	sub	sp, #8
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	4603      	mov	r3, r0
 8002e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff ff31 	bl	8002d08 <__NVIC_EnableIRQ>
}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff ffa2 	bl	8002e00 <SysTick_Config>
 8002ebc:	4603      	mov	r3, r0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e037      	b.n	8002f4c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002ef2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ef6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 f940 	bl	80031b4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}  
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002f62:	2300      	movs	r3, #0
 8002f64:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_DMA_Start_IT+0x20>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e04a      	b.n	800300a <HAL_DMA_Start_IT+0xb6>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d13a      	bne.n	8002ffc <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2202      	movs	r2, #2
 8002f8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 0201 	bic.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 f8d4 	bl	8003158 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d008      	beq.n	8002fca <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 020e 	orr.w	r2, r2, #14
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	e00f      	b.n	8002fea <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 020a 	orr.w	r2, r2, #10
 8002fd8:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0204 	bic.w	r2, r2, #4
 8002fe8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f042 0201 	orr.w	r2, r2, #1
 8002ff8:	601a      	str	r2, [r3, #0]
 8002ffa:	e005      	b.n	8003008 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003004:	2302      	movs	r3, #2
 8003006:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003008:	7dfb      	ldrb	r3, [r7, #23]
} 
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	2204      	movs	r2, #4
 8003030:	409a      	lsls	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	4013      	ands	r3, r2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d024      	beq.n	8003084 <HAL_DMA_IRQHandler+0x72>
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01f      	beq.n	8003084 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0320 	and.w	r3, r3, #32
 800304e:	2b00      	cmp	r3, #0
 8003050:	d107      	bne.n	8003062 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0204 	bic.w	r2, r2, #4
 8003060:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800306a:	2104      	movs	r1, #4
 800306c:	fa01 f202 	lsl.w	r2, r1, r2
 8003070:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003076:	2b00      	cmp	r3, #0
 8003078:	d06a      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003082:	e065      	b.n	8003150 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003088:	2202      	movs	r2, #2
 800308a:	409a      	lsls	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4013      	ands	r3, r2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d02c      	beq.n	80030ee <HAL_DMA_IRQHandler+0xdc>
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d027      	beq.n	80030ee <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0320 	and.w	r3, r3, #32
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10b      	bne.n	80030c4 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 020a 	bic.w	r2, r2, #10
 80030ba:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030cc:	2102      	movs	r1, #2
 80030ce:	fa01 f202 	lsl.w	r2, r1, r2
 80030d2:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d035      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80030ec:	e030      	b.n	8003150 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	2208      	movs	r2, #8
 80030f4:	409a      	lsls	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d028      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d023      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 020e 	bic.w	r2, r2, #14
 8003116:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003120:	2101      	movs	r1, #1
 8003122:	fa01 f202 	lsl.w	r2, r1, r2
 8003126:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	2b00      	cmp	r3, #0
 8003144:	d004      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	4798      	blx	r3
    }
  }
}  
 800314e:	e7ff      	b.n	8003150 <HAL_DMA_IRQHandler+0x13e>
 8003150:	bf00      	nop
 8003152:	3710      	adds	r7, #16
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}

08003158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003158:	b480      	push	{r7}
 800315a:	b085      	sub	sp, #20
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
 8003164:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f202 	lsl.w	r2, r1, r2
 8003174:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b10      	cmp	r3, #16
 8003184:	d108      	bne.n	8003198 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68ba      	ldr	r2, [r7, #8]
 8003194:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003196:	e007      	b.n	80031a8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	60da      	str	r2, [r3, #12]
}
 80031a8:	bf00      	nop
 80031aa:	3714      	adds	r7, #20
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <DMA_CalcBaseAndBitshift+0x34>)
 80031c4:	4413      	add	r3, r2
 80031c6:	4a09      	ldr	r2, [pc, #36]	; (80031ec <DMA_CalcBaseAndBitshift+0x38>)
 80031c8:	fba2 2303 	umull	r2, r3, r2, r3
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	009a      	lsls	r2, r3, #2
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a06      	ldr	r2, [pc, #24]	; (80031f0 <DMA_CalcBaseAndBitshift+0x3c>)
 80031d8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	bffdfff8 	.word	0xbffdfff8
 80031ec:	cccccccd 	.word	0xcccccccd
 80031f0:	40020000 	.word	0x40020000

080031f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b087      	sub	sp, #28
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003202:	e14e      	b.n	80034a2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	2101      	movs	r1, #1
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	fa01 f303 	lsl.w	r3, r1, r3
 8003210:	4013      	ands	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 8140 	beq.w	800349c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	2b01      	cmp	r3, #1
 8003226:	d005      	beq.n	8003234 <HAL_GPIO_Init+0x40>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d130      	bne.n	8003296 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	2203      	movs	r2, #3
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4013      	ands	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	4313      	orrs	r3, r2
 800325c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800326a:	2201      	movs	r2, #1
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	4013      	ands	r3, r2
 8003278:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	091b      	lsrs	r3, r3, #4
 8003280:	f003 0201 	and.w	r2, r3, #1
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	4313      	orrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d017      	beq.n	80032d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	2203      	movs	r2, #3
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	43db      	mvns	r3, r3
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4013      	ands	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	fa02 f303 	lsl.w	r3, r2, r3
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f003 0303 	and.w	r3, r3, #3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d123      	bne.n	8003326 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	08da      	lsrs	r2, r3, #3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3208      	adds	r2, #8
 80032e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	220f      	movs	r2, #15
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43db      	mvns	r3, r3
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	4013      	ands	r3, r2
 8003300:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	691a      	ldr	r2, [r3, #16]
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	08da      	lsrs	r2, r3, #3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3208      	adds	r2, #8
 8003320:	6939      	ldr	r1, [r7, #16]
 8003322:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	2203      	movs	r2, #3
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	43db      	mvns	r3, r3
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4013      	ands	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f003 0203 	and.w	r2, r3, #3
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4313      	orrs	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 809a 	beq.w	800349c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003368:	4b55      	ldr	r3, [pc, #340]	; (80034c0 <HAL_GPIO_Init+0x2cc>)
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	4a54      	ldr	r2, [pc, #336]	; (80034c0 <HAL_GPIO_Init+0x2cc>)
 800336e:	f043 0301 	orr.w	r3, r3, #1
 8003372:	6193      	str	r3, [r2, #24]
 8003374:	4b52      	ldr	r3, [pc, #328]	; (80034c0 <HAL_GPIO_Init+0x2cc>)
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	60bb      	str	r3, [r7, #8]
 800337e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003380:	4a50      	ldr	r2, [pc, #320]	; (80034c4 <HAL_GPIO_Init+0x2d0>)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	089b      	lsrs	r3, r3, #2
 8003386:	3302      	adds	r3, #2
 8003388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800338c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	220f      	movs	r2, #15
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4013      	ands	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80033aa:	d013      	beq.n	80033d4 <HAL_GPIO_Init+0x1e0>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a46      	ldr	r2, [pc, #280]	; (80034c8 <HAL_GPIO_Init+0x2d4>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d00d      	beq.n	80033d0 <HAL_GPIO_Init+0x1dc>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a45      	ldr	r2, [pc, #276]	; (80034cc <HAL_GPIO_Init+0x2d8>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d007      	beq.n	80033cc <HAL_GPIO_Init+0x1d8>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a44      	ldr	r2, [pc, #272]	; (80034d0 <HAL_GPIO_Init+0x2dc>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d101      	bne.n	80033c8 <HAL_GPIO_Init+0x1d4>
 80033c4:	2303      	movs	r3, #3
 80033c6:	e006      	b.n	80033d6 <HAL_GPIO_Init+0x1e2>
 80033c8:	2305      	movs	r3, #5
 80033ca:	e004      	b.n	80033d6 <HAL_GPIO_Init+0x1e2>
 80033cc:	2302      	movs	r3, #2
 80033ce:	e002      	b.n	80033d6 <HAL_GPIO_Init+0x1e2>
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <HAL_GPIO_Init+0x1e2>
 80033d4:	2300      	movs	r3, #0
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	f002 0203 	and.w	r2, r2, #3
 80033dc:	0092      	lsls	r2, r2, #2
 80033de:	4093      	lsls	r3, r2
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033e6:	4937      	ldr	r1, [pc, #220]	; (80034c4 <HAL_GPIO_Init+0x2d0>)
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	089b      	lsrs	r3, r3, #2
 80033ec:	3302      	adds	r3, #2
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033f4:	4b37      	ldr	r3, [pc, #220]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	4013      	ands	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	4313      	orrs	r3, r2
 8003416:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003418:	4a2e      	ldr	r2, [pc, #184]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800341e:	4b2d      	ldr	r3, [pc, #180]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	43db      	mvns	r3, r3
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	4013      	ands	r3, r2
 800342c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	4313      	orrs	r3, r2
 8003440:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003442:	4a24      	ldr	r2, [pc, #144]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003448:	4b22      	ldr	r3, [pc, #136]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	43db      	mvns	r3, r3
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	4013      	ands	r3, r2
 8003456:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d003      	beq.n	800346c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800346c:	4a19      	ldr	r2, [pc, #100]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003472:	4b18      	ldr	r3, [pc, #96]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	43db      	mvns	r3, r3
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	4013      	ands	r3, r2
 8003480:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4313      	orrs	r3, r2
 8003494:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003496:	4a0f      	ldr	r2, [pc, #60]	; (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	3301      	adds	r3, #1
 80034a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	fa22 f303 	lsr.w	r3, r2, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f47f aea9 	bne.w	8003204 <HAL_GPIO_Init+0x10>
  }
}
 80034b2:	bf00      	nop
 80034b4:	bf00      	nop
 80034b6:	371c      	adds	r7, #28
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	40021000 	.word	0x40021000
 80034c4:	40010000 	.word	0x40010000
 80034c8:	48000400 	.word	0x48000400
 80034cc:	48000800 	.word	0x48000800
 80034d0:	48000c00 	.word	0x48000c00
 80034d4:	40010400 	.word	0x40010400

080034d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	887b      	ldrh	r3, [r7, #2]
 80034ea:	4013      	ands	r3, r2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
 80034f4:	e001      	b.n	80034fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034f6:	2300      	movs	r3, #0
 80034f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3714      	adds	r7, #20
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	460b      	mov	r3, r1
 8003512:	807b      	strh	r3, [r7, #2]
 8003514:	4613      	mov	r3, r2
 8003516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003518:	787b      	ldrb	r3, [r7, #1]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800351e:	887a      	ldrh	r2, [r7, #2]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003524:	e002      	b.n	800352c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003526:	887a      	ldrh	r2, [r7, #2]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	460b      	mov	r3, r1
 8003542:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800354a:	887a      	ldrh	r2, [r7, #2]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	4013      	ands	r3, r2
 8003550:	041a      	lsls	r2, r3, #16
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	43d9      	mvns	r1, r3
 8003556:	887b      	ldrh	r3, [r7, #2]
 8003558:	400b      	ands	r3, r1
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	619a      	str	r2, [r3, #24]
}
 8003560:	bf00      	nop
 8003562:	3714      	adds	r7, #20
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003572:	af00      	add	r7, sp, #0
 8003574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003578:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800357c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800357e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003582:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d102      	bne.n	8003592 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	f001 b823 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003596:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0301 	and.w	r3, r3, #1
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 817d 	beq.w	80038a2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80035a8:	4bbc      	ldr	r3, [pc, #752]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 030c 	and.w	r3, r3, #12
 80035b0:	2b04      	cmp	r3, #4
 80035b2:	d00c      	beq.n	80035ce <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80035b4:	4bb9      	ldr	r3, [pc, #740]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f003 030c 	and.w	r3, r3, #12
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d15c      	bne.n	800367a <HAL_RCC_OscConfig+0x10e>
 80035c0:	4bb6      	ldr	r3, [pc, #728]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035cc:	d155      	bne.n	800367a <HAL_RCC_OscConfig+0x10e>
 80035ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035d2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80035da:	fa93 f3a3 	rbit	r3, r3
 80035de:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80035e2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035e6:	fab3 f383 	clz	r3, r3
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	095b      	lsrs	r3, r3, #5
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d102      	bne.n	8003600 <HAL_RCC_OscConfig+0x94>
 80035fa:	4ba8      	ldr	r3, [pc, #672]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	e015      	b.n	800362c <HAL_RCC_OscConfig+0xc0>
 8003600:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003604:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800360c:	fa93 f3a3 	rbit	r3, r3
 8003610:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003614:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003618:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800361c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003620:	fa93 f3a3 	rbit	r3, r3
 8003624:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003628:	4b9c      	ldr	r3, [pc, #624]	; (800389c <HAL_RCC_OscConfig+0x330>)
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003630:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003634:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003638:	fa92 f2a2 	rbit	r2, r2
 800363c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003640:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003644:	fab2 f282 	clz	r2, r2
 8003648:	b2d2      	uxtb	r2, r2
 800364a:	f042 0220 	orr.w	r2, r2, #32
 800364e:	b2d2      	uxtb	r2, r2
 8003650:	f002 021f 	and.w	r2, r2, #31
 8003654:	2101      	movs	r1, #1
 8003656:	fa01 f202 	lsl.w	r2, r1, r2
 800365a:	4013      	ands	r3, r2
 800365c:	2b00      	cmp	r3, #0
 800365e:	f000 811f 	beq.w	80038a0 <HAL_RCC_OscConfig+0x334>
 8003662:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003666:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	f040 8116 	bne.w	80038a0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	f000 bfaf 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800367a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800367e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800368a:	d106      	bne.n	800369a <HAL_RCC_OscConfig+0x12e>
 800368c:	4b83      	ldr	r3, [pc, #524]	; (800389c <HAL_RCC_OscConfig+0x330>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a82      	ldr	r2, [pc, #520]	; (800389c <HAL_RCC_OscConfig+0x330>)
 8003692:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003696:	6013      	str	r3, [r2, #0]
 8003698:	e036      	b.n	8003708 <HAL_RCC_OscConfig+0x19c>
 800369a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800369e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10c      	bne.n	80036c4 <HAL_RCC_OscConfig+0x158>
 80036aa:	4b7c      	ldr	r3, [pc, #496]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a7b      	ldr	r2, [pc, #492]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	4b79      	ldr	r3, [pc, #484]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a78      	ldr	r2, [pc, #480]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	e021      	b.n	8003708 <HAL_RCC_OscConfig+0x19c>
 80036c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036d4:	d10c      	bne.n	80036f0 <HAL_RCC_OscConfig+0x184>
 80036d6:	4b71      	ldr	r3, [pc, #452]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a70      	ldr	r2, [pc, #448]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	4b6e      	ldr	r3, [pc, #440]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a6d      	ldr	r2, [pc, #436]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ec:	6013      	str	r3, [r2, #0]
 80036ee:	e00b      	b.n	8003708 <HAL_RCC_OscConfig+0x19c>
 80036f0:	4b6a      	ldr	r3, [pc, #424]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a69      	ldr	r2, [pc, #420]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036fa:	6013      	str	r3, [r2, #0]
 80036fc:	4b67      	ldr	r3, [pc, #412]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a66      	ldr	r2, [pc, #408]	; (800389c <HAL_RCC_OscConfig+0x330>)
 8003702:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003706:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003708:	4b64      	ldr	r3, [pc, #400]	; (800389c <HAL_RCC_OscConfig+0x330>)
 800370a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370c:	f023 020f 	bic.w	r2, r3, #15
 8003710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003714:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	495f      	ldr	r1, [pc, #380]	; (800389c <HAL_RCC_OscConfig+0x330>)
 800371e:	4313      	orrs	r3, r2
 8003720:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003722:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003726:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d059      	beq.n	80037e6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003732:	f7fd ff15 	bl	8001560 <HAL_GetTick>
 8003736:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800373a:	e00a      	b.n	8003752 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800373c:	f7fd ff10 	bl	8001560 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b64      	cmp	r3, #100	; 0x64
 800374a:	d902      	bls.n	8003752 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	f000 bf43 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>
 8003752:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003756:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800375a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800375e:	fa93 f3a3 	rbit	r3, r3
 8003762:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003766:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800376a:	fab3 f383 	clz	r3, r3
 800376e:	b2db      	uxtb	r3, r3
 8003770:	095b      	lsrs	r3, r3, #5
 8003772:	b2db      	uxtb	r3, r3
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b01      	cmp	r3, #1
 800377c:	d102      	bne.n	8003784 <HAL_RCC_OscConfig+0x218>
 800377e:	4b47      	ldr	r3, [pc, #284]	; (800389c <HAL_RCC_OscConfig+0x330>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	e015      	b.n	80037b0 <HAL_RCC_OscConfig+0x244>
 8003784:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003788:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003790:	fa93 f3a3 	rbit	r3, r3
 8003794:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003798:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800379c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80037a0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80037a4:	fa93 f3a3 	rbit	r3, r3
 80037a8:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80037ac:	4b3b      	ldr	r3, [pc, #236]	; (800389c <HAL_RCC_OscConfig+0x330>)
 80037ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037b4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80037b8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80037bc:	fa92 f2a2 	rbit	r2, r2
 80037c0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80037c4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80037c8:	fab2 f282 	clz	r2, r2
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	f042 0220 	orr.w	r2, r2, #32
 80037d2:	b2d2      	uxtb	r2, r2
 80037d4:	f002 021f 	and.w	r2, r2, #31
 80037d8:	2101      	movs	r1, #1
 80037da:	fa01 f202 	lsl.w	r2, r1, r2
 80037de:	4013      	ands	r3, r2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0ab      	beq.n	800373c <HAL_RCC_OscConfig+0x1d0>
 80037e4:	e05d      	b.n	80038a2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e6:	f7fd febb 	bl	8001560 <HAL_GetTick>
 80037ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ee:	e00a      	b.n	8003806 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037f0:	f7fd feb6 	bl	8001560 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b64      	cmp	r3, #100	; 0x64
 80037fe:	d902      	bls.n	8003806 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	f000 bee9 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>
 8003806:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800380a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003812:	fa93 f3a3 	rbit	r3, r3
 8003816:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800381a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800381e:	fab3 f383 	clz	r3, r3
 8003822:	b2db      	uxtb	r3, r3
 8003824:	095b      	lsrs	r3, r3, #5
 8003826:	b2db      	uxtb	r3, r3
 8003828:	f043 0301 	orr.w	r3, r3, #1
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d102      	bne.n	8003838 <HAL_RCC_OscConfig+0x2cc>
 8003832:	4b1a      	ldr	r3, [pc, #104]	; (800389c <HAL_RCC_OscConfig+0x330>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	e015      	b.n	8003864 <HAL_RCC_OscConfig+0x2f8>
 8003838:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800383c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003840:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003844:	fa93 f3a3 	rbit	r3, r3
 8003848:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800384c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003850:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003854:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003858:	fa93 f3a3 	rbit	r3, r3
 800385c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003860:	4b0e      	ldr	r3, [pc, #56]	; (800389c <HAL_RCC_OscConfig+0x330>)
 8003862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003864:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003868:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800386c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003870:	fa92 f2a2 	rbit	r2, r2
 8003874:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003878:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800387c:	fab2 f282 	clz	r2, r2
 8003880:	b2d2      	uxtb	r2, r2
 8003882:	f042 0220 	orr.w	r2, r2, #32
 8003886:	b2d2      	uxtb	r2, r2
 8003888:	f002 021f 	and.w	r2, r2, #31
 800388c:	2101      	movs	r1, #1
 800388e:	fa01 f202 	lsl.w	r2, r1, r2
 8003892:	4013      	ands	r3, r2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1ab      	bne.n	80037f0 <HAL_RCC_OscConfig+0x284>
 8003898:	e003      	b.n	80038a2 <HAL_RCC_OscConfig+0x336>
 800389a:	bf00      	nop
 800389c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 817d 	beq.w	8003bb2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80038b8:	4ba6      	ldr	r3, [pc, #664]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f003 030c 	and.w	r3, r3, #12
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00b      	beq.n	80038dc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80038c4:	4ba3      	ldr	r3, [pc, #652]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f003 030c 	and.w	r3, r3, #12
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d172      	bne.n	80039b6 <HAL_RCC_OscConfig+0x44a>
 80038d0:	4ba0      	ldr	r3, [pc, #640]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d16c      	bne.n	80039b6 <HAL_RCC_OscConfig+0x44a>
 80038dc:	2302      	movs	r3, #2
 80038de:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80038e6:	fa93 f3a3 	rbit	r3, r3
 80038ea:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80038ee:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f2:	fab3 f383 	clz	r3, r3
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	095b      	lsrs	r3, r3, #5
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	f043 0301 	orr.w	r3, r3, #1
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b01      	cmp	r3, #1
 8003904:	d102      	bne.n	800390c <HAL_RCC_OscConfig+0x3a0>
 8003906:	4b93      	ldr	r3, [pc, #588]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	e013      	b.n	8003934 <HAL_RCC_OscConfig+0x3c8>
 800390c:	2302      	movs	r3, #2
 800390e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003912:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003916:	fa93 f3a3 	rbit	r3, r3
 800391a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800391e:	2302      	movs	r3, #2
 8003920:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003924:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003928:	fa93 f3a3 	rbit	r3, r3
 800392c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003930:	4b88      	ldr	r3, [pc, #544]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 8003932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003934:	2202      	movs	r2, #2
 8003936:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800393a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800393e:	fa92 f2a2 	rbit	r2, r2
 8003942:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003946:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800394a:	fab2 f282 	clz	r2, r2
 800394e:	b2d2      	uxtb	r2, r2
 8003950:	f042 0220 	orr.w	r2, r2, #32
 8003954:	b2d2      	uxtb	r2, r2
 8003956:	f002 021f 	and.w	r2, r2, #31
 800395a:	2101      	movs	r1, #1
 800395c:	fa01 f202 	lsl.w	r2, r1, r2
 8003960:	4013      	ands	r3, r2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00a      	beq.n	800397c <HAL_RCC_OscConfig+0x410>
 8003966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800396a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d002      	beq.n	800397c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	f000 be2e 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397c:	4b75      	ldr	r3, [pc, #468]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003984:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003988:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	21f8      	movs	r1, #248	; 0xf8
 8003992:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003996:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800399a:	fa91 f1a1 	rbit	r1, r1
 800399e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80039a2:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80039a6:	fab1 f181 	clz	r1, r1
 80039aa:	b2c9      	uxtb	r1, r1
 80039ac:	408b      	lsls	r3, r1
 80039ae:	4969      	ldr	r1, [pc, #420]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039b4:	e0fd      	b.n	8003bb2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f000 8088 	beq.w	8003ad8 <HAL_RCC_OscConfig+0x56c>
 80039c8:	2301      	movs	r3, #1
 80039ca:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ce:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80039d2:	fa93 f3a3 	rbit	r3, r3
 80039d6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80039da:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039de:	fab3 f383 	clz	r3, r3
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80039e8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	461a      	mov	r2, r3
 80039f0:	2301      	movs	r3, #1
 80039f2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f4:	f7fd fdb4 	bl	8001560 <HAL_GetTick>
 80039f8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039fc:	e00a      	b.n	8003a14 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039fe:	f7fd fdaf 	bl	8001560 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d902      	bls.n	8003a14 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	f000 bde2 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>
 8003a14:	2302      	movs	r3, #2
 8003a16:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a1a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003a1e:	fa93 f3a3 	rbit	r3, r3
 8003a22:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003a26:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2a:	fab3 f383 	clz	r3, r3
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	095b      	lsrs	r3, r3, #5
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d102      	bne.n	8003a44 <HAL_RCC_OscConfig+0x4d8>
 8003a3e:	4b45      	ldr	r3, [pc, #276]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	e013      	b.n	8003a6c <HAL_RCC_OscConfig+0x500>
 8003a44:	2302      	movs	r3, #2
 8003a46:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003a4e:	fa93 f3a3 	rbit	r3, r3
 8003a52:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003a56:	2302      	movs	r3, #2
 8003a58:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003a5c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003a60:	fa93 f3a3 	rbit	r3, r3
 8003a64:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003a68:	4b3a      	ldr	r3, [pc, #232]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003a72:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003a76:	fa92 f2a2 	rbit	r2, r2
 8003a7a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003a7e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003a82:	fab2 f282 	clz	r2, r2
 8003a86:	b2d2      	uxtb	r2, r2
 8003a88:	f042 0220 	orr.w	r2, r2, #32
 8003a8c:	b2d2      	uxtb	r2, r2
 8003a8e:	f002 021f 	and.w	r2, r2, #31
 8003a92:	2101      	movs	r1, #1
 8003a94:	fa01 f202 	lsl.w	r2, r1, r2
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0af      	beq.n	80039fe <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a9e:	4b2d      	ldr	r3, [pc, #180]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aaa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	21f8      	movs	r1, #248	; 0xf8
 8003ab4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003abc:	fa91 f1a1 	rbit	r1, r1
 8003ac0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003ac4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003ac8:	fab1 f181 	clz	r1, r1
 8003acc:	b2c9      	uxtb	r1, r1
 8003ace:	408b      	lsls	r3, r1
 8003ad0:	4920      	ldr	r1, [pc, #128]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	600b      	str	r3, [r1, #0]
 8003ad6:	e06c      	b.n	8003bb2 <HAL_RCC_OscConfig+0x646>
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ade:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003ae2:	fa93 f3a3 	rbit	r3, r3
 8003ae6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003aea:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aee:	fab3 f383 	clz	r3, r3
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003af8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	461a      	mov	r2, r3
 8003b00:	2300      	movs	r3, #0
 8003b02:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fd fd2c 	bl	8001560 <HAL_GetTick>
 8003b08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0c:	e00a      	b.n	8003b24 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b0e:	f7fd fd27 	bl	8001560 <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d902      	bls.n	8003b24 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	f000 bd5a 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>
 8003b24:	2302      	movs	r3, #2
 8003b26:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003b2e:	fa93 f3a3 	rbit	r3, r3
 8003b32:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003b36:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b3a:	fab3 f383 	clz	r3, r3
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	095b      	lsrs	r3, r3, #5
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	f043 0301 	orr.w	r3, r3, #1
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d104      	bne.n	8003b58 <HAL_RCC_OscConfig+0x5ec>
 8003b4e:	4b01      	ldr	r3, [pc, #4]	; (8003b54 <HAL_RCC_OscConfig+0x5e8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	e015      	b.n	8003b80 <HAL_RCC_OscConfig+0x614>
 8003b54:	40021000 	.word	0x40021000
 8003b58:	2302      	movs	r3, #2
 8003b5a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003b62:	fa93 f3a3 	rbit	r3, r3
 8003b66:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003b70:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003b74:	fa93 f3a3 	rbit	r3, r3
 8003b78:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003b7c:	4bc8      	ldr	r3, [pc, #800]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	2202      	movs	r2, #2
 8003b82:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003b86:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003b8a:	fa92 f2a2 	rbit	r2, r2
 8003b8e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003b92:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003b96:	fab2 f282 	clz	r2, r2
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	f042 0220 	orr.w	r2, r2, #32
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	f002 021f 	and.w	r2, r2, #31
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bac:	4013      	ands	r3, r2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1ad      	bne.n	8003b0e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 8110 	beq.w	8003de8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bcc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d079      	beq.n	8003ccc <HAL_RCC_OscConfig+0x760>
 8003bd8:	2301      	movs	r3, #1
 8003bda:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bde:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003be2:	fa93 f3a3 	rbit	r3, r3
 8003be6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003bea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bee:	fab3 f383 	clz	r3, r3
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	4bab      	ldr	r3, [pc, #684]	; (8003ea4 <HAL_RCC_OscConfig+0x938>)
 8003bf8:	4413      	add	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	2301      	movs	r3, #1
 8003c00:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c02:	f7fd fcad 	bl	8001560 <HAL_GetTick>
 8003c06:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c0a:	e00a      	b.n	8003c22 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c0c:	f7fd fca8 	bl	8001560 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d902      	bls.n	8003c22 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	f000 bcdb 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>
 8003c22:	2302      	movs	r3, #2
 8003c24:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c28:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003c2c:	fa93 f3a3 	rbit	r3, r3
 8003c30:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003c34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c38:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	601a      	str	r2, [r3, #0]
 8003c40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c44:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	fa93 f2a3 	rbit	r2, r3
 8003c4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003c60:	2202      	movs	r2, #2
 8003c62:	601a      	str	r2, [r3, #0]
 8003c64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	fa93 f2a3 	rbit	r2, r3
 8003c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c76:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003c7a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c7c:	4b88      	ldr	r3, [pc, #544]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003c7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c84:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003c88:	2102      	movs	r1, #2
 8003c8a:	6019      	str	r1, [r3, #0]
 8003c8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c90:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	fa93 f1a3 	rbit	r1, r3
 8003c9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c9e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003ca2:	6019      	str	r1, [r3, #0]
  return result;
 8003ca4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ca8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	fab3 f383 	clz	r3, r3
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	f003 031f 	and.w	r3, r3, #31
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0a0      	beq.n	8003c0c <HAL_RCC_OscConfig+0x6a0>
 8003cca:	e08d      	b.n	8003de8 <HAL_RCC_OscConfig+0x87c>
 8003ccc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cd0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cdc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	fa93 f2a3 	rbit	r2, r3
 8003ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cea:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003cee:	601a      	str	r2, [r3, #0]
  return result;
 8003cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cf4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003cf8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cfa:	fab3 f383 	clz	r3, r3
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	461a      	mov	r2, r3
 8003d02:	4b68      	ldr	r3, [pc, #416]	; (8003ea4 <HAL_RCC_OscConfig+0x938>)
 8003d04:	4413      	add	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	461a      	mov	r2, r3
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0e:	f7fd fc27 	bl	8001560 <HAL_GetTick>
 8003d12:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d16:	e00a      	b.n	8003d2e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d18:	f7fd fc22 	bl	8001560 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d902      	bls.n	8003d2e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	f000 bc55 	b.w	80045d8 <HAL_RCC_OscConfig+0x106c>
 8003d2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d32:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003d36:	2202      	movs	r2, #2
 8003d38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d3e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	fa93 f2a3 	rbit	r2, r3
 8003d48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d4c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003d50:	601a      	str	r2, [r3, #0]
 8003d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d56:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	601a      	str	r2, [r3, #0]
 8003d5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d62:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	fa93 f2a3 	rbit	r2, r3
 8003d6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d70:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003d74:	601a      	str	r2, [r3, #0]
 8003d76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d7a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003d7e:	2202      	movs	r2, #2
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	fa93 f2a3 	rbit	r2, r3
 8003d90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d94:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003d98:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d9a:	4b41      	ldr	r3, [pc, #260]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003d9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003da2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003da6:	2102      	movs	r1, #2
 8003da8:	6019      	str	r1, [r3, #0]
 8003daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dae:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	fa93 f1a3 	rbit	r1, r3
 8003db8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dbc:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003dc0:	6019      	str	r1, [r3, #0]
  return result;
 8003dc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dc6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	fab3 f383 	clz	r3, r3
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	f003 031f 	and.w	r3, r3, #31
 8003ddc:	2101      	movs	r1, #1
 8003dde:	fa01 f303 	lsl.w	r3, r1, r3
 8003de2:	4013      	ands	r3, r2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d197      	bne.n	8003d18 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003de8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f000 81a1 	beq.w	8004140 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e04:	4b26      	ldr	r3, [pc, #152]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003e06:	69db      	ldr	r3, [r3, #28]
 8003e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d116      	bne.n	8003e3e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e10:	4b23      	ldr	r3, [pc, #140]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003e12:	69db      	ldr	r3, [r3, #28]
 8003e14:	4a22      	ldr	r2, [pc, #136]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1a:	61d3      	str	r3, [r2, #28]
 8003e1c:	4b20      	ldr	r3, [pc, #128]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003e1e:	69db      	ldr	r3, [r3, #28]
 8003e20:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003e24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e28:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e32:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003e36:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e3e:	4b1a      	ldr	r3, [pc, #104]	; (8003ea8 <HAL_RCC_OscConfig+0x93c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d11a      	bne.n	8003e80 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e4a:	4b17      	ldr	r3, [pc, #92]	; (8003ea8 <HAL_RCC_OscConfig+0x93c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a16      	ldr	r2, [pc, #88]	; (8003ea8 <HAL_RCC_OscConfig+0x93c>)
 8003e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e56:	f7fd fb83 	bl	8001560 <HAL_GetTick>
 8003e5a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e5e:	e009      	b.n	8003e74 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e60:	f7fd fb7e 	bl	8001560 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	2b64      	cmp	r3, #100	; 0x64
 8003e6e:	d901      	bls.n	8003e74 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e3b1      	b.n	80045d8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e74:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <HAL_RCC_OscConfig+0x93c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0ef      	beq.n	8003e60 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d10d      	bne.n	8003eac <HAL_RCC_OscConfig+0x940>
 8003e90:	4b03      	ldr	r3, [pc, #12]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	4a02      	ldr	r2, [pc, #8]	; (8003ea0 <HAL_RCC_OscConfig+0x934>)
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	6213      	str	r3, [r2, #32]
 8003e9c:	e03c      	b.n	8003f18 <HAL_RCC_OscConfig+0x9ac>
 8003e9e:	bf00      	nop
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	10908120 	.word	0x10908120
 8003ea8:	40007000 	.word	0x40007000
 8003eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eb0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10c      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x96a>
 8003ebc:	4bc1      	ldr	r3, [pc, #772]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	4ac0      	ldr	r2, [pc, #768]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003ec2:	f023 0301 	bic.w	r3, r3, #1
 8003ec6:	6213      	str	r3, [r2, #32]
 8003ec8:	4bbe      	ldr	r3, [pc, #760]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	4abd      	ldr	r2, [pc, #756]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003ece:	f023 0304 	bic.w	r3, r3, #4
 8003ed2:	6213      	str	r3, [r2, #32]
 8003ed4:	e020      	b.n	8003f18 <HAL_RCC_OscConfig+0x9ac>
 8003ed6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eda:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	2b05      	cmp	r3, #5
 8003ee4:	d10c      	bne.n	8003f00 <HAL_RCC_OscConfig+0x994>
 8003ee6:	4bb7      	ldr	r3, [pc, #732]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	4ab6      	ldr	r2, [pc, #728]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003eec:	f043 0304 	orr.w	r3, r3, #4
 8003ef0:	6213      	str	r3, [r2, #32]
 8003ef2:	4bb4      	ldr	r3, [pc, #720]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	4ab3      	ldr	r2, [pc, #716]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003ef8:	f043 0301 	orr.w	r3, r3, #1
 8003efc:	6213      	str	r3, [r2, #32]
 8003efe:	e00b      	b.n	8003f18 <HAL_RCC_OscConfig+0x9ac>
 8003f00:	4bb0      	ldr	r3, [pc, #704]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	4aaf      	ldr	r2, [pc, #700]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003f06:	f023 0301 	bic.w	r3, r3, #1
 8003f0a:	6213      	str	r3, [r2, #32]
 8003f0c:	4bad      	ldr	r3, [pc, #692]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	4aac      	ldr	r2, [pc, #688]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003f12:	f023 0304 	bic.w	r3, r3, #4
 8003f16:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 8081 	beq.w	800402c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f2a:	f7fd fb19 	bl	8001560 <HAL_GetTick>
 8003f2e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f32:	e00b      	b.n	8003f4c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f34:	f7fd fb14 	bl	8001560 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e345      	b.n	80045d8 <HAL_RCC_OscConfig+0x106c>
 8003f4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f50:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003f54:	2202      	movs	r2, #2
 8003f56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f5c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	fa93 f2a3 	rbit	r2, r3
 8003f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f6a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003f6e:	601a      	str	r2, [r3, #0]
 8003f70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f74:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003f78:	2202      	movs	r2, #2
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f80:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	fa93 f2a3 	rbit	r2, r3
 8003f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f8e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003f92:	601a      	str	r2, [r3, #0]
  return result;
 8003f94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f98:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003f9c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f9e:	fab3 f383 	clz	r3, r3
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	095b      	lsrs	r3, r3, #5
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	f043 0302 	orr.w	r3, r3, #2
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d102      	bne.n	8003fb8 <HAL_RCC_OscConfig+0xa4c>
 8003fb2:	4b84      	ldr	r3, [pc, #528]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	e013      	b.n	8003fe0 <HAL_RCC_OscConfig+0xa74>
 8003fb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fbc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fc8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	fa93 f2a3 	rbit	r2, r3
 8003fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fd6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003fda:	601a      	str	r2, [r3, #0]
 8003fdc:	4b79      	ldr	r3, [pc, #484]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8003fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003fe4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003fe8:	2102      	movs	r1, #2
 8003fea:	6011      	str	r1, [r2, #0]
 8003fec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ff0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003ff4:	6812      	ldr	r2, [r2, #0]
 8003ff6:	fa92 f1a2 	rbit	r1, r2
 8003ffa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ffe:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004002:	6011      	str	r1, [r2, #0]
  return result;
 8004004:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004008:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800400c:	6812      	ldr	r2, [r2, #0]
 800400e:	fab2 f282 	clz	r2, r2
 8004012:	b2d2      	uxtb	r2, r2
 8004014:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004018:	b2d2      	uxtb	r2, r2
 800401a:	f002 021f 	and.w	r2, r2, #31
 800401e:	2101      	movs	r1, #1
 8004020:	fa01 f202 	lsl.w	r2, r1, r2
 8004024:	4013      	ands	r3, r2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d084      	beq.n	8003f34 <HAL_RCC_OscConfig+0x9c8>
 800402a:	e07f      	b.n	800412c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800402c:	f7fd fa98 	bl	8001560 <HAL_GetTick>
 8004030:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004034:	e00b      	b.n	800404e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fd fa93 	bl	8001560 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	f241 3288 	movw	r2, #5000	; 0x1388
 8004046:	4293      	cmp	r3, r2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e2c4      	b.n	80045d8 <HAL_RCC_OscConfig+0x106c>
 800404e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004052:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004056:	2202      	movs	r2, #2
 8004058:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800405e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	fa93 f2a3 	rbit	r2, r3
 8004068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800406c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004070:	601a      	str	r2, [r3, #0]
 8004072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004076:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800407a:	2202      	movs	r2, #2
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004082:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	fa93 f2a3 	rbit	r2, r3
 800408c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004090:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004094:	601a      	str	r2, [r3, #0]
  return result;
 8004096:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800409a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800409e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a0:	fab3 f383 	clz	r3, r3
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	095b      	lsrs	r3, r3, #5
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	f043 0302 	orr.w	r3, r3, #2
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d102      	bne.n	80040ba <HAL_RCC_OscConfig+0xb4e>
 80040b4:	4b43      	ldr	r3, [pc, #268]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	e013      	b.n	80040e2 <HAL_RCC_OscConfig+0xb76>
 80040ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040be:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80040c2:	2202      	movs	r2, #2
 80040c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ca:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	fa93 f2a3 	rbit	r2, r3
 80040d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040d8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	4b39      	ldr	r3, [pc, #228]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 80040e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80040e6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80040ea:	2102      	movs	r1, #2
 80040ec:	6011      	str	r1, [r2, #0]
 80040ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80040f2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80040f6:	6812      	ldr	r2, [r2, #0]
 80040f8:	fa92 f1a2 	rbit	r1, r2
 80040fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004100:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004104:	6011      	str	r1, [r2, #0]
  return result;
 8004106:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800410a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800410e:	6812      	ldr	r2, [r2, #0]
 8004110:	fab2 f282 	clz	r2, r2
 8004114:	b2d2      	uxtb	r2, r2
 8004116:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800411a:	b2d2      	uxtb	r2, r2
 800411c:	f002 021f 	and.w	r2, r2, #31
 8004120:	2101      	movs	r1, #1
 8004122:	fa01 f202 	lsl.w	r2, r1, r2
 8004126:	4013      	ands	r3, r2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d184      	bne.n	8004036 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800412c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004130:	2b01      	cmp	r3, #1
 8004132:	d105      	bne.n	8004140 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004134:	4b23      	ldr	r3, [pc, #140]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	4a22      	ldr	r2, [pc, #136]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 800413a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800413e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004140:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004144:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 8242 	beq.w	80045d6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004152:	4b1c      	ldr	r3, [pc, #112]	; (80041c4 <HAL_RCC_OscConfig+0xc58>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f003 030c 	and.w	r3, r3, #12
 800415a:	2b08      	cmp	r3, #8
 800415c:	f000 8213 	beq.w	8004586 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004160:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004164:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	2b02      	cmp	r3, #2
 800416e:	f040 8162 	bne.w	8004436 <HAL_RCC_OscConfig+0xeca>
 8004172:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004176:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800417a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800417e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004180:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004184:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	fa93 f2a3 	rbit	r2, r3
 800418e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004192:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004196:	601a      	str	r2, [r3, #0]
  return result;
 8004198:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800419c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80041a0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a2:	fab3 f383 	clz	r3, r3
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80041ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	461a      	mov	r2, r3
 80041b4:	2300      	movs	r3, #0
 80041b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b8:	f7fd f9d2 	bl	8001560 <HAL_GetTick>
 80041bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041c0:	e00c      	b.n	80041dc <HAL_RCC_OscConfig+0xc70>
 80041c2:	bf00      	nop
 80041c4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041c8:	f7fd f9ca 	bl	8001560 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d901      	bls.n	80041dc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e1fd      	b.n	80045d8 <HAL_RCC_OscConfig+0x106c>
 80041dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041e0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80041e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041ee:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	fa93 f2a3 	rbit	r2, r3
 80041f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041fc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004200:	601a      	str	r2, [r3, #0]
  return result;
 8004202:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004206:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800420a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800420c:	fab3 f383 	clz	r3, r3
 8004210:	b2db      	uxtb	r3, r3
 8004212:	095b      	lsrs	r3, r3, #5
 8004214:	b2db      	uxtb	r3, r3
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	b2db      	uxtb	r3, r3
 800421c:	2b01      	cmp	r3, #1
 800421e:	d102      	bne.n	8004226 <HAL_RCC_OscConfig+0xcba>
 8004220:	4bb0      	ldr	r3, [pc, #704]	; (80044e4 <HAL_RCC_OscConfig+0xf78>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	e027      	b.n	8004276 <HAL_RCC_OscConfig+0xd0a>
 8004226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800422a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800422e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004232:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004238:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	fa93 f2a3 	rbit	r2, r3
 8004242:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004246:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004250:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004254:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004258:	601a      	str	r2, [r3, #0]
 800425a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800425e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	fa93 f2a3 	rbit	r2, r3
 8004268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800426c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	4b9c      	ldr	r3, [pc, #624]	; (80044e4 <HAL_RCC_OscConfig+0xf78>)
 8004274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004276:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800427a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800427e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004282:	6011      	str	r1, [r2, #0]
 8004284:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004288:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800428c:	6812      	ldr	r2, [r2, #0]
 800428e:	fa92 f1a2 	rbit	r1, r2
 8004292:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004296:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800429a:	6011      	str	r1, [r2, #0]
  return result;
 800429c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042a0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80042a4:	6812      	ldr	r2, [r2, #0]
 80042a6:	fab2 f282 	clz	r2, r2
 80042aa:	b2d2      	uxtb	r2, r2
 80042ac:	f042 0220 	orr.w	r2, r2, #32
 80042b0:	b2d2      	uxtb	r2, r2
 80042b2:	f002 021f 	and.w	r2, r2, #31
 80042b6:	2101      	movs	r1, #1
 80042b8:	fa01 f202 	lsl.w	r2, r1, r2
 80042bc:	4013      	ands	r3, r2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d182      	bne.n	80041c8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042c2:	4b88      	ldr	r3, [pc, #544]	; (80044e4 <HAL_RCC_OscConfig+0xf78>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80042ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80042d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	430b      	orrs	r3, r1
 80042e4:	497f      	ldr	r1, [pc, #508]	; (80044e4 <HAL_RCC_OscConfig+0xf78>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	604b      	str	r3, [r1, #4]
 80042ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042ee:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80042f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80042f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042fc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	fa93 f2a3 	rbit	r2, r3
 8004306:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800430a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800430e:	601a      	str	r2, [r3, #0]
  return result;
 8004310:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004314:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004318:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800431a:	fab3 f383 	clz	r3, r3
 800431e:	b2db      	uxtb	r3, r3
 8004320:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004324:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	461a      	mov	r2, r3
 800432c:	2301      	movs	r3, #1
 800432e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004330:	f7fd f916 	bl	8001560 <HAL_GetTick>
 8004334:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004338:	e009      	b.n	800434e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800433a:	f7fd f911 	bl	8001560 <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e144      	b.n	80045d8 <HAL_RCC_OscConfig+0x106c>
 800434e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004352:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004356:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800435a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800435c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004360:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	fa93 f2a3 	rbit	r2, r3
 800436a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800436e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004372:	601a      	str	r2, [r3, #0]
  return result;
 8004374:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004378:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800437c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800437e:	fab3 f383 	clz	r3, r3
 8004382:	b2db      	uxtb	r3, r3
 8004384:	095b      	lsrs	r3, r3, #5
 8004386:	b2db      	uxtb	r3, r3
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b01      	cmp	r3, #1
 8004390:	d102      	bne.n	8004398 <HAL_RCC_OscConfig+0xe2c>
 8004392:	4b54      	ldr	r3, [pc, #336]	; (80044e4 <HAL_RCC_OscConfig+0xf78>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	e027      	b.n	80043e8 <HAL_RCC_OscConfig+0xe7c>
 8004398:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800439c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80043a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80043a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043aa:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	fa93 f2a3 	rbit	r2, r3
 80043b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043b8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043c2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80043c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043d0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	fa93 f2a3 	rbit	r2, r3
 80043da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043de:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	4b3f      	ldr	r3, [pc, #252]	; (80044e4 <HAL_RCC_OscConfig+0xf78>)
 80043e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80043ec:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80043f0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80043f4:	6011      	str	r1, [r2, #0]
 80043f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80043fa:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80043fe:	6812      	ldr	r2, [r2, #0]
 8004400:	fa92 f1a2 	rbit	r1, r2
 8004404:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004408:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800440c:	6011      	str	r1, [r2, #0]
  return result;
 800440e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004412:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004416:	6812      	ldr	r2, [r2, #0]
 8004418:	fab2 f282 	clz	r2, r2
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	f042 0220 	orr.w	r2, r2, #32
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	f002 021f 	and.w	r2, r2, #31
 8004428:	2101      	movs	r1, #1
 800442a:	fa01 f202 	lsl.w	r2, r1, r2
 800442e:	4013      	ands	r3, r2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d082      	beq.n	800433a <HAL_RCC_OscConfig+0xdce>
 8004434:	e0cf      	b.n	80045d6 <HAL_RCC_OscConfig+0x106a>
 8004436:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800443a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800443e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004442:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004444:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004448:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	fa93 f2a3 	rbit	r2, r3
 8004452:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004456:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800445a:	601a      	str	r2, [r3, #0]
  return result;
 800445c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004460:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004464:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004466:	fab3 f383 	clz	r3, r3
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004470:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	461a      	mov	r2, r3
 8004478:	2300      	movs	r3, #0
 800447a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447c:	f7fd f870 	bl	8001560 <HAL_GetTick>
 8004480:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004484:	e009      	b.n	800449a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004486:	f7fd f86b 	bl	8001560 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b02      	cmp	r3, #2
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e09e      	b.n	80045d8 <HAL_RCC_OscConfig+0x106c>
 800449a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800449e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80044a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80044a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ac:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	fa93 f2a3 	rbit	r2, r3
 80044b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ba:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80044be:	601a      	str	r2, [r3, #0]
  return result;
 80044c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044c4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80044c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ca:	fab3 f383 	clz	r3, r3
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	095b      	lsrs	r3, r3, #5
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f043 0301 	orr.w	r3, r3, #1
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d104      	bne.n	80044e8 <HAL_RCC_OscConfig+0xf7c>
 80044de:	4b01      	ldr	r3, [pc, #4]	; (80044e4 <HAL_RCC_OscConfig+0xf78>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	e029      	b.n	8004538 <HAL_RCC_OscConfig+0xfcc>
 80044e4:	40021000 	.word	0x40021000
 80044e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ec:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80044f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80044f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044fa:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	fa93 f2a3 	rbit	r2, r3
 8004504:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004508:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004512:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004516:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004520:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	fa93 f2a3 	rbit	r2, r3
 800452a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800452e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8004532:	601a      	str	r2, [r3, #0]
 8004534:	4b2b      	ldr	r3, [pc, #172]	; (80045e4 <HAL_RCC_OscConfig+0x1078>)
 8004536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004538:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800453c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004540:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004544:	6011      	str	r1, [r2, #0]
 8004546:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800454a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800454e:	6812      	ldr	r2, [r2, #0]
 8004550:	fa92 f1a2 	rbit	r1, r2
 8004554:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004558:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800455c:	6011      	str	r1, [r2, #0]
  return result;
 800455e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004562:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004566:	6812      	ldr	r2, [r2, #0]
 8004568:	fab2 f282 	clz	r2, r2
 800456c:	b2d2      	uxtb	r2, r2
 800456e:	f042 0220 	orr.w	r2, r2, #32
 8004572:	b2d2      	uxtb	r2, r2
 8004574:	f002 021f 	and.w	r2, r2, #31
 8004578:	2101      	movs	r1, #1
 800457a:	fa01 f202 	lsl.w	r2, r1, r2
 800457e:	4013      	ands	r3, r2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d180      	bne.n	8004486 <HAL_RCC_OscConfig+0xf1a>
 8004584:	e027      	b.n	80045d6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800458a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d101      	bne.n	800459a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e01e      	b.n	80045d8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800459a:	4b12      	ldr	r3, [pc, #72]	; (80045e4 <HAL_RCC_OscConfig+0x1078>)
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80045a2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80045a6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80045aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d10b      	bne.n	80045d2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80045ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80045be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80045c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d001      	beq.n	80045d6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	40021000 	.word	0x40021000

080045e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b09e      	sub	sp, #120	; 0x78
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e162      	b.n	80048c6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004600:	4b90      	ldr	r3, [pc, #576]	; (8004844 <HAL_RCC_ClockConfig+0x25c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d910      	bls.n	8004630 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460e:	4b8d      	ldr	r3, [pc, #564]	; (8004844 <HAL_RCC_ClockConfig+0x25c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f023 0207 	bic.w	r2, r3, #7
 8004616:	498b      	ldr	r1, [pc, #556]	; (8004844 <HAL_RCC_ClockConfig+0x25c>)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	4313      	orrs	r3, r2
 800461c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800461e:	4b89      	ldr	r3, [pc, #548]	; (8004844 <HAL_RCC_ClockConfig+0x25c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0307 	and.w	r3, r3, #7
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	429a      	cmp	r2, r3
 800462a:	d001      	beq.n	8004630 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e14a      	b.n	80048c6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d008      	beq.n	800464e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800463c:	4b82      	ldr	r3, [pc, #520]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	497f      	ldr	r1, [pc, #508]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 800464a:	4313      	orrs	r3, r2
 800464c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 80dc 	beq.w	8004814 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d13c      	bne.n	80046de <HAL_RCC_ClockConfig+0xf6>
 8004664:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004668:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800466a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800466c:	fa93 f3a3 	rbit	r3, r3
 8004670:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004672:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004674:	fab3 f383 	clz	r3, r3
 8004678:	b2db      	uxtb	r3, r3
 800467a:	095b      	lsrs	r3, r3, #5
 800467c:	b2db      	uxtb	r3, r3
 800467e:	f043 0301 	orr.w	r3, r3, #1
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b01      	cmp	r3, #1
 8004686:	d102      	bne.n	800468e <HAL_RCC_ClockConfig+0xa6>
 8004688:	4b6f      	ldr	r3, [pc, #444]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	e00f      	b.n	80046ae <HAL_RCC_ClockConfig+0xc6>
 800468e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004692:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004694:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004696:	fa93 f3a3 	rbit	r3, r3
 800469a:	667b      	str	r3, [r7, #100]	; 0x64
 800469c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046a0:	663b      	str	r3, [r7, #96]	; 0x60
 80046a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80046a4:	fa93 f3a3 	rbit	r3, r3
 80046a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046aa:	4b67      	ldr	r3, [pc, #412]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80046b2:	65ba      	str	r2, [r7, #88]	; 0x58
 80046b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80046b6:	fa92 f2a2 	rbit	r2, r2
 80046ba:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80046bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80046be:	fab2 f282 	clz	r2, r2
 80046c2:	b2d2      	uxtb	r2, r2
 80046c4:	f042 0220 	orr.w	r2, r2, #32
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	f002 021f 	and.w	r2, r2, #31
 80046ce:	2101      	movs	r1, #1
 80046d0:	fa01 f202 	lsl.w	r2, r1, r2
 80046d4:	4013      	ands	r3, r2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d17b      	bne.n	80047d2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e0f3      	b.n	80048c6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d13c      	bne.n	8004760 <HAL_RCC_ClockConfig+0x178>
 80046e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046ea:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046ee:	fa93 f3a3 	rbit	r3, r3
 80046f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80046f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046f6:	fab3 f383 	clz	r3, r3
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	095b      	lsrs	r3, r3, #5
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	f043 0301 	orr.w	r3, r3, #1
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b01      	cmp	r3, #1
 8004708:	d102      	bne.n	8004710 <HAL_RCC_ClockConfig+0x128>
 800470a:	4b4f      	ldr	r3, [pc, #316]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	e00f      	b.n	8004730 <HAL_RCC_ClockConfig+0x148>
 8004710:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004714:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004716:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004718:	fa93 f3a3 	rbit	r3, r3
 800471c:	647b      	str	r3, [r7, #68]	; 0x44
 800471e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004722:	643b      	str	r3, [r7, #64]	; 0x40
 8004724:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004726:	fa93 f3a3 	rbit	r3, r3
 800472a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800472c:	4b46      	ldr	r3, [pc, #280]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 800472e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004730:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004734:	63ba      	str	r2, [r7, #56]	; 0x38
 8004736:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004738:	fa92 f2a2 	rbit	r2, r2
 800473c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800473e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004740:	fab2 f282 	clz	r2, r2
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	f042 0220 	orr.w	r2, r2, #32
 800474a:	b2d2      	uxtb	r2, r2
 800474c:	f002 021f 	and.w	r2, r2, #31
 8004750:	2101      	movs	r1, #1
 8004752:	fa01 f202 	lsl.w	r2, r1, r2
 8004756:	4013      	ands	r3, r2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d13a      	bne.n	80047d2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e0b2      	b.n	80048c6 <HAL_RCC_ClockConfig+0x2de>
 8004760:	2302      	movs	r3, #2
 8004762:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004766:	fa93 f3a3 	rbit	r3, r3
 800476a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800476c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800476e:	fab3 f383 	clz	r3, r3
 8004772:	b2db      	uxtb	r3, r3
 8004774:	095b      	lsrs	r3, r3, #5
 8004776:	b2db      	uxtb	r3, r3
 8004778:	f043 0301 	orr.w	r3, r3, #1
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b01      	cmp	r3, #1
 8004780:	d102      	bne.n	8004788 <HAL_RCC_ClockConfig+0x1a0>
 8004782:	4b31      	ldr	r3, [pc, #196]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	e00d      	b.n	80047a4 <HAL_RCC_ClockConfig+0x1bc>
 8004788:	2302      	movs	r3, #2
 800478a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800478c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478e:	fa93 f3a3 	rbit	r3, r3
 8004792:	627b      	str	r3, [r7, #36]	; 0x24
 8004794:	2302      	movs	r3, #2
 8004796:	623b      	str	r3, [r7, #32]
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	fa93 f3a3 	rbit	r3, r3
 800479e:	61fb      	str	r3, [r7, #28]
 80047a0:	4b29      	ldr	r3, [pc, #164]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 80047a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a4:	2202      	movs	r2, #2
 80047a6:	61ba      	str	r2, [r7, #24]
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	fa92 f2a2 	rbit	r2, r2
 80047ae:	617a      	str	r2, [r7, #20]
  return result;
 80047b0:	697a      	ldr	r2, [r7, #20]
 80047b2:	fab2 f282 	clz	r2, r2
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	f042 0220 	orr.w	r2, r2, #32
 80047bc:	b2d2      	uxtb	r2, r2
 80047be:	f002 021f 	and.w	r2, r2, #31
 80047c2:	2101      	movs	r1, #1
 80047c4:	fa01 f202 	lsl.w	r2, r1, r2
 80047c8:	4013      	ands	r3, r2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e079      	b.n	80048c6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047d2:	4b1d      	ldr	r3, [pc, #116]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f023 0203 	bic.w	r2, r3, #3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	491a      	ldr	r1, [pc, #104]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047e4:	f7fc febc 	bl	8001560 <HAL_GetTick>
 80047e8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047ec:	f7fc feb8 	bl	8001560 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e061      	b.n	80048c6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004802:	4b11      	ldr	r3, [pc, #68]	; (8004848 <HAL_RCC_ClockConfig+0x260>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f003 020c 	and.w	r2, r3, #12
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	429a      	cmp	r2, r3
 8004812:	d1eb      	bne.n	80047ec <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004814:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <HAL_RCC_ClockConfig+0x25c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	429a      	cmp	r2, r3
 8004820:	d214      	bcs.n	800484c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004822:	4b08      	ldr	r3, [pc, #32]	; (8004844 <HAL_RCC_ClockConfig+0x25c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f023 0207 	bic.w	r2, r3, #7
 800482a:	4906      	ldr	r1, [pc, #24]	; (8004844 <HAL_RCC_ClockConfig+0x25c>)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	4313      	orrs	r3, r2
 8004830:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004832:	4b04      	ldr	r3, [pc, #16]	; (8004844 <HAL_RCC_ClockConfig+0x25c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	429a      	cmp	r2, r3
 800483e:	d005      	beq.n	800484c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e040      	b.n	80048c6 <HAL_RCC_ClockConfig+0x2de>
 8004844:	40022000 	.word	0x40022000
 8004848:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0304 	and.w	r3, r3, #4
 8004854:	2b00      	cmp	r3, #0
 8004856:	d008      	beq.n	800486a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004858:	4b1d      	ldr	r3, [pc, #116]	; (80048d0 <HAL_RCC_ClockConfig+0x2e8>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	491a      	ldr	r1, [pc, #104]	; (80048d0 <HAL_RCC_ClockConfig+0x2e8>)
 8004866:	4313      	orrs	r3, r2
 8004868:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0308 	and.w	r3, r3, #8
 8004872:	2b00      	cmp	r3, #0
 8004874:	d009      	beq.n	800488a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004876:	4b16      	ldr	r3, [pc, #88]	; (80048d0 <HAL_RCC_ClockConfig+0x2e8>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	4912      	ldr	r1, [pc, #72]	; (80048d0 <HAL_RCC_ClockConfig+0x2e8>)
 8004886:	4313      	orrs	r3, r2
 8004888:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800488a:	f000 f829 	bl	80048e0 <HAL_RCC_GetSysClockFreq>
 800488e:	4601      	mov	r1, r0
 8004890:	4b0f      	ldr	r3, [pc, #60]	; (80048d0 <HAL_RCC_ClockConfig+0x2e8>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004898:	22f0      	movs	r2, #240	; 0xf0
 800489a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	fa92 f2a2 	rbit	r2, r2
 80048a2:	60fa      	str	r2, [r7, #12]
  return result;
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	fab2 f282 	clz	r2, r2
 80048aa:	b2d2      	uxtb	r2, r2
 80048ac:	40d3      	lsrs	r3, r2
 80048ae:	4a09      	ldr	r2, [pc, #36]	; (80048d4 <HAL_RCC_ClockConfig+0x2ec>)
 80048b0:	5cd3      	ldrb	r3, [r2, r3]
 80048b2:	fa21 f303 	lsr.w	r3, r1, r3
 80048b6:	4a08      	ldr	r2, [pc, #32]	; (80048d8 <HAL_RCC_ClockConfig+0x2f0>)
 80048b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80048ba:	4b08      	ldr	r3, [pc, #32]	; (80048dc <HAL_RCC_ClockConfig+0x2f4>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4618      	mov	r0, r3
 80048c0:	f7fc fe0a 	bl	80014d8 <HAL_InitTick>
  
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3778      	adds	r7, #120	; 0x78
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40021000 	.word	0x40021000
 80048d4:	0800770c 	.word	0x0800770c
 80048d8:	20000000 	.word	0x20000000
 80048dc:	20000004 	.word	0x20000004

080048e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b08b      	sub	sp, #44	; 0x2c
 80048e4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61fb      	str	r3, [r7, #28]
 80048ea:	2300      	movs	r3, #0
 80048ec:	61bb      	str	r3, [r7, #24]
 80048ee:	2300      	movs	r3, #0
 80048f0:	627b      	str	r3, [r7, #36]	; 0x24
 80048f2:	2300      	movs	r3, #0
 80048f4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80048f6:	2300      	movs	r3, #0
 80048f8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80048fa:	4b29      	ldr	r3, [pc, #164]	; (80049a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	f003 030c 	and.w	r3, r3, #12
 8004906:	2b04      	cmp	r3, #4
 8004908:	d002      	beq.n	8004910 <HAL_RCC_GetSysClockFreq+0x30>
 800490a:	2b08      	cmp	r3, #8
 800490c:	d003      	beq.n	8004916 <HAL_RCC_GetSysClockFreq+0x36>
 800490e:	e03c      	b.n	800498a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004910:	4b24      	ldr	r3, [pc, #144]	; (80049a4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004912:	623b      	str	r3, [r7, #32]
      break;
 8004914:	e03c      	b.n	8004990 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800491c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004920:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	fa92 f2a2 	rbit	r2, r2
 8004928:	607a      	str	r2, [r7, #4]
  return result;
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	fab2 f282 	clz	r2, r2
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	40d3      	lsrs	r3, r2
 8004934:	4a1c      	ldr	r2, [pc, #112]	; (80049a8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004936:	5cd3      	ldrb	r3, [r2, r3]
 8004938:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800493a:	4b19      	ldr	r3, [pc, #100]	; (80049a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800493c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493e:	f003 030f 	and.w	r3, r3, #15
 8004942:	220f      	movs	r2, #15
 8004944:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	fa92 f2a2 	rbit	r2, r2
 800494c:	60fa      	str	r2, [r7, #12]
  return result;
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	fab2 f282 	clz	r2, r2
 8004954:	b2d2      	uxtb	r2, r2
 8004956:	40d3      	lsrs	r3, r2
 8004958:	4a14      	ldr	r2, [pc, #80]	; (80049ac <HAL_RCC_GetSysClockFreq+0xcc>)
 800495a:	5cd3      	ldrb	r3, [r2, r3]
 800495c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d008      	beq.n	800497a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004968:	4a0e      	ldr	r2, [pc, #56]	; (80049a4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	fb02 f303 	mul.w	r3, r2, r3
 8004976:	627b      	str	r3, [r7, #36]	; 0x24
 8004978:	e004      	b.n	8004984 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	4a0c      	ldr	r2, [pc, #48]	; (80049b0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800497e:	fb02 f303 	mul.w	r3, r2, r3
 8004982:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004986:	623b      	str	r3, [r7, #32]
      break;
 8004988:	e002      	b.n	8004990 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800498a:	4b06      	ldr	r3, [pc, #24]	; (80049a4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800498c:	623b      	str	r3, [r7, #32]
      break;
 800498e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004990:	6a3b      	ldr	r3, [r7, #32]
}
 8004992:	4618      	mov	r0, r3
 8004994:	372c      	adds	r7, #44	; 0x2c
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40021000 	.word	0x40021000
 80049a4:	007a1200 	.word	0x007a1200
 80049a8:	08007724 	.word	0x08007724
 80049ac:	08007734 	.word	0x08007734
 80049b0:	003d0900 	.word	0x003d0900

080049b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049b8:	4b03      	ldr	r3, [pc, #12]	; (80049c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80049ba:	681b      	ldr	r3, [r3, #0]
}
 80049bc:	4618      	mov	r0, r3
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	20000000 	.word	0x20000000

080049cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80049d2:	f7ff ffef 	bl	80049b4 <HAL_RCC_GetHCLKFreq>
 80049d6:	4601      	mov	r1, r0
 80049d8:	4b0b      	ldr	r3, [pc, #44]	; (8004a08 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80049e0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80049e4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	fa92 f2a2 	rbit	r2, r2
 80049ec:	603a      	str	r2, [r7, #0]
  return result;
 80049ee:	683a      	ldr	r2, [r7, #0]
 80049f0:	fab2 f282 	clz	r2, r2
 80049f4:	b2d2      	uxtb	r2, r2
 80049f6:	40d3      	lsrs	r3, r2
 80049f8:	4a04      	ldr	r2, [pc, #16]	; (8004a0c <HAL_RCC_GetPCLK1Freq+0x40>)
 80049fa:	5cd3      	ldrb	r3, [r2, r3]
 80049fc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004a00:	4618      	mov	r0, r3
 8004a02:	3708      	adds	r7, #8
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	0800771c 	.word	0x0800771c

08004a10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004a16:	f7ff ffcd 	bl	80049b4 <HAL_RCC_GetHCLKFreq>
 8004a1a:	4601      	mov	r1, r0
 8004a1c:	4b0b      	ldr	r3, [pc, #44]	; (8004a4c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004a24:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004a28:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	fa92 f2a2 	rbit	r2, r2
 8004a30:	603a      	str	r2, [r7, #0]
  return result;
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	fab2 f282 	clz	r2, r2
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	40d3      	lsrs	r3, r2
 8004a3c:	4a04      	ldr	r2, [pc, #16]	; (8004a50 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004a3e:	5cd3      	ldrb	r3, [r2, r3]
 8004a40:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004a44:	4618      	mov	r0, r3
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	0800771c 	.word	0x0800771c

08004a54 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b092      	sub	sp, #72	; 0x48
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004a60:	2300      	movs	r3, #0
 8004a62:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004a64:	2300      	movs	r3, #0
 8004a66:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f000 80d4 	beq.w	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a78:	4b4e      	ldr	r3, [pc, #312]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a7a:	69db      	ldr	r3, [r3, #28]
 8004a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d10e      	bne.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a84:	4b4b      	ldr	r3, [pc, #300]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	4a4a      	ldr	r2, [pc, #296]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a8e:	61d3      	str	r3, [r2, #28]
 8004a90:	4b48      	ldr	r3, [pc, #288]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a92:	69db      	ldr	r3, [r3, #28]
 8004a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa2:	4b45      	ldr	r3, [pc, #276]	; (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d118      	bne.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aae:	4b42      	ldr	r3, [pc, #264]	; (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a41      	ldr	r2, [pc, #260]	; (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ab4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ab8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aba:	f7fc fd51 	bl	8001560 <HAL_GetTick>
 8004abe:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac0:	e008      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ac2:	f7fc fd4d 	bl	8001560 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b64      	cmp	r3, #100	; 0x64
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e14b      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad4:	4b38      	ldr	r3, [pc, #224]	; (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0f0      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ae0:	4b34      	ldr	r3, [pc, #208]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004aea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 8084 	beq.w	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004afa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d07c      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b00:	4b2c      	ldr	r3, [pc, #176]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b0e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b12:	fa93 f3a3 	rbit	r3, r3
 8004b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b1a:	fab3 f383 	clz	r3, r3
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	461a      	mov	r2, r3
 8004b22:	4b26      	ldr	r3, [pc, #152]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b24:	4413      	add	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	461a      	mov	r2, r3
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b32:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b36:	fa93 f3a3 	rbit	r3, r3
 8004b3a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b3e:	fab3 f383 	clz	r3, r3
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	4b1d      	ldr	r3, [pc, #116]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b48:	4413      	add	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	2300      	movs	r3, #0
 8004b50:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004b52:	4a18      	ldr	r2, [pc, #96]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b56:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d04b      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b62:	f7fc fcfd 	bl	8001560 <HAL_GetTick>
 8004b66:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b68:	e00a      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b6a:	f7fc fcf9 	bl	8001560 <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e0f5      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8004b80:	2302      	movs	r3, #2
 8004b82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b86:	fa93 f3a3 	rbit	r3, r3
 8004b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	623b      	str	r3, [r7, #32]
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	fa93 f3a3 	rbit	r3, r3
 8004b96:	61fb      	str	r3, [r7, #28]
  return result;
 8004b98:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b9a:	fab3 f383 	clz	r3, r3
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	095b      	lsrs	r3, r3, #5
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	f043 0302 	orr.w	r3, r3, #2
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d108      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004bae:	4b01      	ldr	r3, [pc, #4]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	e00d      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	40007000 	.word	0x40007000
 8004bbc:	10908100 	.word	0x10908100
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	fa93 f3a3 	rbit	r3, r3
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	4b69      	ldr	r3, [pc, #420]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	613a      	str	r2, [r7, #16]
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	fa92 f2a2 	rbit	r2, r2
 8004bda:	60fa      	str	r2, [r7, #12]
  return result;
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	fab2 f282 	clz	r2, r2
 8004be2:	b2d2      	uxtb	r2, r2
 8004be4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004be8:	b2d2      	uxtb	r2, r2
 8004bea:	f002 021f 	and.w	r2, r2, #31
 8004bee:	2101      	movs	r1, #1
 8004bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0b7      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004bfa:	4b5e      	ldr	r3, [pc, #376]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	495b      	ldr	r1, [pc, #364]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c0c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d105      	bne.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c14:	4b57      	ldr	r3, [pc, #348]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	4a56      	ldr	r2, [pc, #344]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c1e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d008      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c2c:	4b51      	ldr	r3, [pc, #324]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c30:	f023 0203 	bic.w	r2, r3, #3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	494e      	ldr	r1, [pc, #312]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0320 	and.w	r3, r3, #32
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d008      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c4a:	4b4a      	ldr	r3, [pc, #296]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c4e:	f023 0210 	bic.w	r2, r3, #16
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	4947      	ldr	r1, [pc, #284]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d008      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004c68:	4b42      	ldr	r3, [pc, #264]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c74:	493f      	ldr	r1, [pc, #252]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d008      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c86:	4b3b      	ldr	r3, [pc, #236]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c8a:	f023 0220 	bic.w	r2, r3, #32
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	4938      	ldr	r1, [pc, #224]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d008      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ca4:	4b33      	ldr	r3, [pc, #204]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	695b      	ldr	r3, [r3, #20]
 8004cb0:	4930      	ldr	r1, [pc, #192]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d008      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004cc2:	4b2c      	ldr	r3, [pc, #176]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	69db      	ldr	r3, [r3, #28]
 8004cce:	4929      	ldr	r1, [pc, #164]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d008      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8004ce0:	4b24      	ldr	r3, [pc, #144]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	4921      	ldr	r1, [pc, #132]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d008      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004cfe:	4b1d      	ldr	r3, [pc, #116]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	491a      	ldr	r1, [pc, #104]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d008      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004d1c:	4b15      	ldr	r3, [pc, #84]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d20:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d28:	4912      	ldr	r1, [pc, #72]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d008      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004d3a:	4b0e      	ldr	r3, [pc, #56]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d46:	490b      	ldr	r1, [pc, #44]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d008      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004d58:	4b06      	ldr	r3, [pc, #24]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d64:	4903      	ldr	r1, [pc, #12]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3748      	adds	r7, #72	; 0x48
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	40021000 	.word	0x40021000

08004d78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b085      	sub	sp, #20
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d001      	beq.n	8004d90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e03b      	b.n	8004e08 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68da      	ldr	r2, [r3, #12]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0201 	orr.w	r2, r2, #1
 8004da6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a19      	ldr	r2, [pc, #100]	; (8004e14 <HAL_TIM_Base_Start_IT+0x9c>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d009      	beq.n	8004dc6 <HAL_TIM_Base_Start_IT+0x4e>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dba:	d004      	beq.n	8004dc6 <HAL_TIM_Base_Start_IT+0x4e>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a15      	ldr	r2, [pc, #84]	; (8004e18 <HAL_TIM_Base_Start_IT+0xa0>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d115      	bne.n	8004df2 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	4b13      	ldr	r3, [pc, #76]	; (8004e1c <HAL_TIM_Base_Start_IT+0xa4>)
 8004dce:	4013      	ands	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b06      	cmp	r3, #6
 8004dd6:	d015      	beq.n	8004e04 <HAL_TIM_Base_Start_IT+0x8c>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dde:	d011      	beq.n	8004e04 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f042 0201 	orr.w	r2, r2, #1
 8004dee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004df0:	e008      	b.n	8004e04 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f042 0201 	orr.w	r2, r2, #1
 8004e00:	601a      	str	r2, [r3, #0]
 8004e02:	e000      	b.n	8004e06 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3714      	adds	r7, #20
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr
 8004e14:	40012c00 	.word	0x40012c00
 8004e18:	40014000 	.word	0x40014000
 8004e1c:	00010007 	.word	0x00010007

08004e20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e049      	b.n	8004ec6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d106      	bne.n	8004e4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fc f90e 	bl	8001068 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	3304      	adds	r3, #4
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	4610      	mov	r0, r2
 8004e60:	f000 fc52 	bl	8005708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3708      	adds	r7, #8
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
	...

08004ed0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d109      	bne.n	8004ef4 <HAL_TIM_PWM_Start+0x24>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	bf14      	ite	ne
 8004eec:	2301      	movne	r3, #1
 8004eee:	2300      	moveq	r3, #0
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	e03c      	b.n	8004f6e <HAL_TIM_PWM_Start+0x9e>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	d109      	bne.n	8004f0e <HAL_TIM_PWM_Start+0x3e>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	bf14      	ite	ne
 8004f06:	2301      	movne	r3, #1
 8004f08:	2300      	moveq	r3, #0
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	e02f      	b.n	8004f6e <HAL_TIM_PWM_Start+0x9e>
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	2b08      	cmp	r3, #8
 8004f12:	d109      	bne.n	8004f28 <HAL_TIM_PWM_Start+0x58>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	bf14      	ite	ne
 8004f20:	2301      	movne	r3, #1
 8004f22:	2300      	moveq	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	e022      	b.n	8004f6e <HAL_TIM_PWM_Start+0x9e>
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b0c      	cmp	r3, #12
 8004f2c:	d109      	bne.n	8004f42 <HAL_TIM_PWM_Start+0x72>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	bf14      	ite	ne
 8004f3a:	2301      	movne	r3, #1
 8004f3c:	2300      	moveq	r3, #0
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	e015      	b.n	8004f6e <HAL_TIM_PWM_Start+0x9e>
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	2b10      	cmp	r3, #16
 8004f46:	d109      	bne.n	8004f5c <HAL_TIM_PWM_Start+0x8c>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	bf14      	ite	ne
 8004f54:	2301      	movne	r3, #1
 8004f56:	2300      	moveq	r3, #0
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	e008      	b.n	8004f6e <HAL_TIM_PWM_Start+0x9e>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	bf14      	ite	ne
 8004f68:	2301      	movne	r3, #1
 8004f6a:	2300      	moveq	r3, #0
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d001      	beq.n	8004f76 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e083      	b.n	800507e <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d104      	bne.n	8004f86 <HAL_TIM_PWM_Start+0xb6>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2202      	movs	r2, #2
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f84:	e023      	b.n	8004fce <HAL_TIM_PWM_Start+0xfe>
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	2b04      	cmp	r3, #4
 8004f8a:	d104      	bne.n	8004f96 <HAL_TIM_PWM_Start+0xc6>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2202      	movs	r2, #2
 8004f90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f94:	e01b      	b.n	8004fce <HAL_TIM_PWM_Start+0xfe>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d104      	bne.n	8004fa6 <HAL_TIM_PWM_Start+0xd6>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fa4:	e013      	b.n	8004fce <HAL_TIM_PWM_Start+0xfe>
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2b0c      	cmp	r3, #12
 8004faa:	d104      	bne.n	8004fb6 <HAL_TIM_PWM_Start+0xe6>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004fb4:	e00b      	b.n	8004fce <HAL_TIM_PWM_Start+0xfe>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b10      	cmp	r3, #16
 8004fba:	d104      	bne.n	8004fc6 <HAL_TIM_PWM_Start+0xf6>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fc4:	e003      	b.n	8004fce <HAL_TIM_PWM_Start+0xfe>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2202      	movs	r2, #2
 8004fca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	6839      	ldr	r1, [r7, #0]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 ffb6 	bl	8005f48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a29      	ldr	r2, [pc, #164]	; (8005088 <HAL_TIM_PWM_Start+0x1b8>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d00e      	beq.n	8005004 <HAL_TIM_PWM_Start+0x134>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a28      	ldr	r2, [pc, #160]	; (800508c <HAL_TIM_PWM_Start+0x1bc>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d009      	beq.n	8005004 <HAL_TIM_PWM_Start+0x134>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a26      	ldr	r2, [pc, #152]	; (8005090 <HAL_TIM_PWM_Start+0x1c0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d004      	beq.n	8005004 <HAL_TIM_PWM_Start+0x134>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a25      	ldr	r2, [pc, #148]	; (8005094 <HAL_TIM_PWM_Start+0x1c4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d101      	bne.n	8005008 <HAL_TIM_PWM_Start+0x138>
 8005004:	2301      	movs	r3, #1
 8005006:	e000      	b.n	800500a <HAL_TIM_PWM_Start+0x13a>
 8005008:	2300      	movs	r3, #0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d007      	beq.n	800501e <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800501c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a19      	ldr	r2, [pc, #100]	; (8005088 <HAL_TIM_PWM_Start+0x1b8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d009      	beq.n	800503c <HAL_TIM_PWM_Start+0x16c>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005030:	d004      	beq.n	800503c <HAL_TIM_PWM_Start+0x16c>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a15      	ldr	r2, [pc, #84]	; (800508c <HAL_TIM_PWM_Start+0x1bc>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d115      	bne.n	8005068 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689a      	ldr	r2, [r3, #8]
 8005042:	4b15      	ldr	r3, [pc, #84]	; (8005098 <HAL_TIM_PWM_Start+0x1c8>)
 8005044:	4013      	ands	r3, r2
 8005046:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b06      	cmp	r3, #6
 800504c:	d015      	beq.n	800507a <HAL_TIM_PWM_Start+0x1aa>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005054:	d011      	beq.n	800507a <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f042 0201 	orr.w	r2, r2, #1
 8005064:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005066:	e008      	b.n	800507a <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0201 	orr.w	r2, r2, #1
 8005076:	601a      	str	r2, [r3, #0]
 8005078:	e000      	b.n	800507c <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800507a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	40012c00 	.word	0x40012c00
 800508c:	40014000 	.word	0x40014000
 8005090:	40014400 	.word	0x40014400
 8005094:	40014800 	.word	0x40014800
 8005098:	00010007 	.word	0x00010007

0800509c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e049      	b.n	8005142 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d106      	bne.n	80050c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f7fb fff0 	bl	80010a8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2202      	movs	r2, #2
 80050cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	3304      	adds	r3, #4
 80050d8:	4619      	mov	r1, r3
 80050da:	4610      	mov	r0, r2
 80050dc:	f000 fb14 	bl	8005708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
	...

0800514c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b084      	sub	sp, #16
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005156:	2300      	movs	r3, #0
 8005158:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d104      	bne.n	800516a <HAL_TIM_IC_Start_IT+0x1e>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005166:	b2db      	uxtb	r3, r3
 8005168:	e023      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0x66>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b04      	cmp	r3, #4
 800516e:	d104      	bne.n	800517a <HAL_TIM_IC_Start_IT+0x2e>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005176:	b2db      	uxtb	r3, r3
 8005178:	e01b      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0x66>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b08      	cmp	r3, #8
 800517e:	d104      	bne.n	800518a <HAL_TIM_IC_Start_IT+0x3e>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005186:	b2db      	uxtb	r3, r3
 8005188:	e013      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0x66>
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b0c      	cmp	r3, #12
 800518e:	d104      	bne.n	800519a <HAL_TIM_IC_Start_IT+0x4e>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005196:	b2db      	uxtb	r3, r3
 8005198:	e00b      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0x66>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b10      	cmp	r3, #16
 800519e:	d104      	bne.n	80051aa <HAL_TIM_IC_Start_IT+0x5e>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	e003      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0x66>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d104      	bne.n	80051c4 <HAL_TIM_IC_Start_IT+0x78>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	e013      	b.n	80051ec <HAL_TIM_IC_Start_IT+0xa0>
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	2b04      	cmp	r3, #4
 80051c8:	d104      	bne.n	80051d4 <HAL_TIM_IC_Start_IT+0x88>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	e00b      	b.n	80051ec <HAL_TIM_IC_Start_IT+0xa0>
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	2b08      	cmp	r3, #8
 80051d8:	d104      	bne.n	80051e4 <HAL_TIM_IC_Start_IT+0x98>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	e003      	b.n	80051ec <HAL_TIM_IC_Start_IT+0xa0>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80051ee:	7bbb      	ldrb	r3, [r7, #14]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d102      	bne.n	80051fa <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80051f4:	7b7b      	ldrb	r3, [r7, #13]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d001      	beq.n	80051fe <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e0c9      	b.n	8005392 <HAL_TIM_IC_Start_IT+0x246>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d104      	bne.n	800520e <HAL_TIM_IC_Start_IT+0xc2>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800520c:	e023      	b.n	8005256 <HAL_TIM_IC_Start_IT+0x10a>
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b04      	cmp	r3, #4
 8005212:	d104      	bne.n	800521e <HAL_TIM_IC_Start_IT+0xd2>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2202      	movs	r2, #2
 8005218:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800521c:	e01b      	b.n	8005256 <HAL_TIM_IC_Start_IT+0x10a>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b08      	cmp	r3, #8
 8005222:	d104      	bne.n	800522e <HAL_TIM_IC_Start_IT+0xe2>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2202      	movs	r2, #2
 8005228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800522c:	e013      	b.n	8005256 <HAL_TIM_IC_Start_IT+0x10a>
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	2b0c      	cmp	r3, #12
 8005232:	d104      	bne.n	800523e <HAL_TIM_IC_Start_IT+0xf2>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800523c:	e00b      	b.n	8005256 <HAL_TIM_IC_Start_IT+0x10a>
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	2b10      	cmp	r3, #16
 8005242:	d104      	bne.n	800524e <HAL_TIM_IC_Start_IT+0x102>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2202      	movs	r2, #2
 8005248:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800524c:	e003      	b.n	8005256 <HAL_TIM_IC_Start_IT+0x10a>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2202      	movs	r2, #2
 8005252:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d104      	bne.n	8005266 <HAL_TIM_IC_Start_IT+0x11a>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005264:	e013      	b.n	800528e <HAL_TIM_IC_Start_IT+0x142>
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b04      	cmp	r3, #4
 800526a:	d104      	bne.n	8005276 <HAL_TIM_IC_Start_IT+0x12a>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005274:	e00b      	b.n	800528e <HAL_TIM_IC_Start_IT+0x142>
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	2b08      	cmp	r3, #8
 800527a:	d104      	bne.n	8005286 <HAL_TIM_IC_Start_IT+0x13a>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2202      	movs	r2, #2
 8005280:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005284:	e003      	b.n	800528e <HAL_TIM_IC_Start_IT+0x142>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2202      	movs	r2, #2
 800528a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	2b0c      	cmp	r3, #12
 8005292:	d841      	bhi.n	8005318 <HAL_TIM_IC_Start_IT+0x1cc>
 8005294:	a201      	add	r2, pc, #4	; (adr r2, 800529c <HAL_TIM_IC_Start_IT+0x150>)
 8005296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800529a:	bf00      	nop
 800529c:	080052d1 	.word	0x080052d1
 80052a0:	08005319 	.word	0x08005319
 80052a4:	08005319 	.word	0x08005319
 80052a8:	08005319 	.word	0x08005319
 80052ac:	080052e3 	.word	0x080052e3
 80052b0:	08005319 	.word	0x08005319
 80052b4:	08005319 	.word	0x08005319
 80052b8:	08005319 	.word	0x08005319
 80052bc:	080052f5 	.word	0x080052f5
 80052c0:	08005319 	.word	0x08005319
 80052c4:	08005319 	.word	0x08005319
 80052c8:	08005319 	.word	0x08005319
 80052cc:	08005307 	.word	0x08005307
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68da      	ldr	r2, [r3, #12]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0202 	orr.w	r2, r2, #2
 80052de:	60da      	str	r2, [r3, #12]
      break;
 80052e0:	e01d      	b.n	800531e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68da      	ldr	r2, [r3, #12]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f042 0204 	orr.w	r2, r2, #4
 80052f0:	60da      	str	r2, [r3, #12]
      break;
 80052f2:	e014      	b.n	800531e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68da      	ldr	r2, [r3, #12]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f042 0208 	orr.w	r2, r2, #8
 8005302:	60da      	str	r2, [r3, #12]
      break;
 8005304:	e00b      	b.n	800531e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68da      	ldr	r2, [r3, #12]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f042 0210 	orr.w	r2, r2, #16
 8005314:	60da      	str	r2, [r3, #12]
      break;
 8005316:	e002      	b.n	800531e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
      break;
 800531c:	bf00      	nop
  }

  if (status == HAL_OK)
 800531e:	7bfb      	ldrb	r3, [r7, #15]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d135      	bne.n	8005390 <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2201      	movs	r2, #1
 800532a:	6839      	ldr	r1, [r7, #0]
 800532c:	4618      	mov	r0, r3
 800532e:	f000 fe0b 	bl	8005f48 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a19      	ldr	r2, [pc, #100]	; (800539c <HAL_TIM_IC_Start_IT+0x250>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d009      	beq.n	8005350 <HAL_TIM_IC_Start_IT+0x204>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005344:	d004      	beq.n	8005350 <HAL_TIM_IC_Start_IT+0x204>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a15      	ldr	r2, [pc, #84]	; (80053a0 <HAL_TIM_IC_Start_IT+0x254>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d115      	bne.n	800537c <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	4b13      	ldr	r3, [pc, #76]	; (80053a4 <HAL_TIM_IC_Start_IT+0x258>)
 8005358:	4013      	ands	r3, r2
 800535a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	2b06      	cmp	r3, #6
 8005360:	d015      	beq.n	800538e <HAL_TIM_IC_Start_IT+0x242>
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005368:	d011      	beq.n	800538e <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f042 0201 	orr.w	r2, r2, #1
 8005378:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800537a:	e008      	b.n	800538e <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f042 0201 	orr.w	r2, r2, #1
 800538a:	601a      	str	r2, [r3, #0]
 800538c:	e000      	b.n	8005390 <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800538e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005390:	7bfb      	ldrb	r3, [r7, #15]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	40012c00 	.word	0x40012c00
 80053a0:	40014000 	.word	0x40014000
 80053a4:	00010007 	.word	0x00010007

080053a8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053b4:	2300      	movs	r3, #0
 80053b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e088      	b.n	80054d8 <HAL_TIM_IC_ConfigChannel+0x130>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d11b      	bne.n	800540c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6818      	ldr	r0, [r3, #0]
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	6819      	ldr	r1, [r3, #0]
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f000 fca4 	bl	8005d30 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	699a      	ldr	r2, [r3, #24]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f022 020c 	bic.w	r2, r2, #12
 80053f6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6999      	ldr	r1, [r3, #24]
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	689a      	ldr	r2, [r3, #8]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	619a      	str	r2, [r3, #24]
 800540a:	e060      	b.n	80054ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b04      	cmp	r3, #4
 8005410:	d11c      	bne.n	800544c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6818      	ldr	r0, [r3, #0]
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	6819      	ldr	r1, [r3, #0]
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f000 fcdb 	bl	8005ddc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	699a      	ldr	r2, [r3, #24]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005434:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	6999      	ldr	r1, [r3, #24]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	021a      	lsls	r2, r3, #8
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	430a      	orrs	r2, r1
 8005448:	619a      	str	r2, [r3, #24]
 800544a:	e040      	b.n	80054ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b08      	cmp	r3, #8
 8005450:	d11b      	bne.n	800548a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6818      	ldr	r0, [r3, #0]
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	6819      	ldr	r1, [r3, #0]
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	f000 fcf8 	bl	8005e56 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69da      	ldr	r2, [r3, #28]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f022 020c 	bic.w	r2, r2, #12
 8005474:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	69d9      	ldr	r1, [r3, #28]
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	689a      	ldr	r2, [r3, #8]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	61da      	str	r2, [r3, #28]
 8005488:	e021      	b.n	80054ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2b0c      	cmp	r3, #12
 800548e:	d11c      	bne.n	80054ca <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6818      	ldr	r0, [r3, #0]
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	6819      	ldr	r1, [r3, #0]
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f000 fd15 	bl	8005ece <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	69da      	ldr	r2, [r3, #28]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80054b2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	69d9      	ldr	r1, [r3, #28]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	021a      	lsls	r2, r3, #8
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	430a      	orrs	r2, r1
 80054c6:	61da      	str	r2, [r3, #28]
 80054c8:	e001      	b.n	80054ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80054d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3718      	adds	r7, #24
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054ec:	2300      	movs	r3, #0
 80054ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d101      	bne.n	80054fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054fa:	2302      	movs	r3, #2
 80054fc:	e0ff      	b.n	80056fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b14      	cmp	r3, #20
 800550a:	f200 80f0 	bhi.w	80056ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800550e:	a201      	add	r2, pc, #4	; (adr r2, 8005514 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005514:	08005569 	.word	0x08005569
 8005518:	080056ef 	.word	0x080056ef
 800551c:	080056ef 	.word	0x080056ef
 8005520:	080056ef 	.word	0x080056ef
 8005524:	080055a9 	.word	0x080055a9
 8005528:	080056ef 	.word	0x080056ef
 800552c:	080056ef 	.word	0x080056ef
 8005530:	080056ef 	.word	0x080056ef
 8005534:	080055eb 	.word	0x080055eb
 8005538:	080056ef 	.word	0x080056ef
 800553c:	080056ef 	.word	0x080056ef
 8005540:	080056ef 	.word	0x080056ef
 8005544:	0800562b 	.word	0x0800562b
 8005548:	080056ef 	.word	0x080056ef
 800554c:	080056ef 	.word	0x080056ef
 8005550:	080056ef 	.word	0x080056ef
 8005554:	0800566d 	.word	0x0800566d
 8005558:	080056ef 	.word	0x080056ef
 800555c:	080056ef 	.word	0x080056ef
 8005560:	080056ef 	.word	0x080056ef
 8005564:	080056ad 	.word	0x080056ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68b9      	ldr	r1, [r7, #8]
 800556e:	4618      	mov	r0, r3
 8005570:	f000 f938 	bl	80057e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	699a      	ldr	r2, [r3, #24]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0208 	orr.w	r2, r2, #8
 8005582:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699a      	ldr	r2, [r3, #24]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0204 	bic.w	r2, r2, #4
 8005592:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	6999      	ldr	r1, [r3, #24]
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	691a      	ldr	r2, [r3, #16]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	430a      	orrs	r2, r1
 80055a4:	619a      	str	r2, [r3, #24]
      break;
 80055a6:	e0a5      	b.n	80056f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68b9      	ldr	r1, [r7, #8]
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 f99e 	bl	80058f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	699a      	ldr	r2, [r3, #24]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	699a      	ldr	r2, [r3, #24]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	6999      	ldr	r1, [r3, #24]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	021a      	lsls	r2, r3, #8
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	430a      	orrs	r2, r1
 80055e6:	619a      	str	r2, [r3, #24]
      break;
 80055e8:	e084      	b.n	80056f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68b9      	ldr	r1, [r7, #8]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f000 f9fd 	bl	80059f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	69da      	ldr	r2, [r3, #28]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f042 0208 	orr.w	r2, r2, #8
 8005604:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	69da      	ldr	r2, [r3, #28]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f022 0204 	bic.w	r2, r2, #4
 8005614:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69d9      	ldr	r1, [r3, #28]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	691a      	ldr	r2, [r3, #16]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	430a      	orrs	r2, r1
 8005626:	61da      	str	r2, [r3, #28]
      break;
 8005628:	e064      	b.n	80056f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68b9      	ldr	r1, [r7, #8]
 8005630:	4618      	mov	r0, r3
 8005632:	f000 fa5b 	bl	8005aec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	69da      	ldr	r2, [r3, #28]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	69da      	ldr	r2, [r3, #28]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	69d9      	ldr	r1, [r3, #28]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	021a      	lsls	r2, r3, #8
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	61da      	str	r2, [r3, #28]
      break;
 800566a:	e043      	b.n	80056f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68b9      	ldr	r1, [r7, #8]
 8005672:	4618      	mov	r0, r3
 8005674:	f000 fa9e 	bl	8005bb4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f042 0208 	orr.w	r2, r2, #8
 8005686:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0204 	bic.w	r2, r2, #4
 8005696:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	691a      	ldr	r2, [r3, #16]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80056aa:	e023      	b.n	80056f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68b9      	ldr	r1, [r7, #8]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 fadc 	bl	8005c70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	021a      	lsls	r2, r3, #8
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	430a      	orrs	r2, r1
 80056ea:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80056ec:	e002      	b.n	80056f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	75fb      	strb	r3, [r7, #23]
      break;
 80056f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80056fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop

08005708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a2e      	ldr	r2, [pc, #184]	; (80057d4 <TIM_Base_SetConfig+0xcc>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d003      	beq.n	8005728 <TIM_Base_SetConfig+0x20>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005726:	d108      	bne.n	800573a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800572e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	4313      	orrs	r3, r2
 8005738:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a25      	ldr	r2, [pc, #148]	; (80057d4 <TIM_Base_SetConfig+0xcc>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d00f      	beq.n	8005762 <TIM_Base_SetConfig+0x5a>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005748:	d00b      	beq.n	8005762 <TIM_Base_SetConfig+0x5a>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a22      	ldr	r2, [pc, #136]	; (80057d8 <TIM_Base_SetConfig+0xd0>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d007      	beq.n	8005762 <TIM_Base_SetConfig+0x5a>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a21      	ldr	r2, [pc, #132]	; (80057dc <TIM_Base_SetConfig+0xd4>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d003      	beq.n	8005762 <TIM_Base_SetConfig+0x5a>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a20      	ldr	r2, [pc, #128]	; (80057e0 <TIM_Base_SetConfig+0xd8>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d108      	bne.n	8005774 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005768:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	4313      	orrs	r3, r2
 8005772:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a0e      	ldr	r2, [pc, #56]	; (80057d4 <TIM_Base_SetConfig+0xcc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d00b      	beq.n	80057b8 <TIM_Base_SetConfig+0xb0>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a0d      	ldr	r2, [pc, #52]	; (80057d8 <TIM_Base_SetConfig+0xd0>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d007      	beq.n	80057b8 <TIM_Base_SetConfig+0xb0>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a0c      	ldr	r2, [pc, #48]	; (80057dc <TIM_Base_SetConfig+0xd4>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d003      	beq.n	80057b8 <TIM_Base_SetConfig+0xb0>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a0b      	ldr	r2, [pc, #44]	; (80057e0 <TIM_Base_SetConfig+0xd8>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d103      	bne.n	80057c0 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	691a      	ldr	r2, [r3, #16]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2201      	movs	r2, #1
 80057c4:	615a      	str	r2, [r3, #20]
}
 80057c6:	bf00      	nop
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	40012c00 	.word	0x40012c00
 80057d8:	40014000 	.word	0x40014000
 80057dc:	40014400 	.word	0x40014400
 80057e0:	40014800 	.word	0x40014800

080057e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b087      	sub	sp, #28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	f023 0201 	bic.w	r2, r3, #1
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0303 	bic.w	r3, r3, #3
 800581e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	4313      	orrs	r3, r2
 8005828:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	f023 0302 	bic.w	r3, r3, #2
 8005830:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	4313      	orrs	r3, r2
 800583a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a28      	ldr	r2, [pc, #160]	; (80058e0 <TIM_OC1_SetConfig+0xfc>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d00b      	beq.n	800585c <TIM_OC1_SetConfig+0x78>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a27      	ldr	r2, [pc, #156]	; (80058e4 <TIM_OC1_SetConfig+0x100>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d007      	beq.n	800585c <TIM_OC1_SetConfig+0x78>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a26      	ldr	r2, [pc, #152]	; (80058e8 <TIM_OC1_SetConfig+0x104>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d003      	beq.n	800585c <TIM_OC1_SetConfig+0x78>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a25      	ldr	r2, [pc, #148]	; (80058ec <TIM_OC1_SetConfig+0x108>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d10c      	bne.n	8005876 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f023 0308 	bic.w	r3, r3, #8
 8005862:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	697a      	ldr	r2, [r7, #20]
 800586a:	4313      	orrs	r3, r2
 800586c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f023 0304 	bic.w	r3, r3, #4
 8005874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a19      	ldr	r2, [pc, #100]	; (80058e0 <TIM_OC1_SetConfig+0xfc>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d00b      	beq.n	8005896 <TIM_OC1_SetConfig+0xb2>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a18      	ldr	r2, [pc, #96]	; (80058e4 <TIM_OC1_SetConfig+0x100>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d007      	beq.n	8005896 <TIM_OC1_SetConfig+0xb2>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a17      	ldr	r2, [pc, #92]	; (80058e8 <TIM_OC1_SetConfig+0x104>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d003      	beq.n	8005896 <TIM_OC1_SetConfig+0xb2>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a16      	ldr	r2, [pc, #88]	; (80058ec <TIM_OC1_SetConfig+0x108>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d111      	bne.n	80058ba <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800589c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	621a      	str	r2, [r3, #32]
}
 80058d4:	bf00      	nop
 80058d6:	371c      	adds	r7, #28
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr
 80058e0:	40012c00 	.word	0x40012c00
 80058e4:	40014000 	.word	0x40014000
 80058e8:	40014400 	.word	0x40014400
 80058ec:	40014800 	.word	0x40014800

080058f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b087      	sub	sp, #28
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	f023 0210 	bic.w	r2, r3, #16
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800591e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800592a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	021b      	lsls	r3, r3, #8
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	4313      	orrs	r3, r2
 8005936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	f023 0320 	bic.w	r3, r3, #32
 800593e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	011b      	lsls	r3, r3, #4
 8005946:	697a      	ldr	r2, [r7, #20]
 8005948:	4313      	orrs	r3, r2
 800594a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a24      	ldr	r2, [pc, #144]	; (80059e0 <TIM_OC2_SetConfig+0xf0>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d10d      	bne.n	8005970 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800595a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	011b      	lsls	r3, r3, #4
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	4313      	orrs	r3, r2
 8005966:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800596e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a1b      	ldr	r2, [pc, #108]	; (80059e0 <TIM_OC2_SetConfig+0xf0>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d00b      	beq.n	8005990 <TIM_OC2_SetConfig+0xa0>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a1a      	ldr	r2, [pc, #104]	; (80059e4 <TIM_OC2_SetConfig+0xf4>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d007      	beq.n	8005990 <TIM_OC2_SetConfig+0xa0>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a19      	ldr	r2, [pc, #100]	; (80059e8 <TIM_OC2_SetConfig+0xf8>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d003      	beq.n	8005990 <TIM_OC2_SetConfig+0xa0>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a18      	ldr	r2, [pc, #96]	; (80059ec <TIM_OC2_SetConfig+0xfc>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d113      	bne.n	80059b8 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005996:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800599e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	693a      	ldr	r2, [r7, #16]
 80059bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	621a      	str	r2, [r3, #32]
}
 80059d2:	bf00      	nop
 80059d4:	371c      	adds	r7, #28
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	40012c00 	.word	0x40012c00
 80059e4:	40014000 	.word	0x40014000
 80059e8:	40014400 	.word	0x40014400
 80059ec:	40014800 	.word	0x40014800

080059f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b087      	sub	sp, #28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f023 0303 	bic.w	r3, r3, #3
 8005a2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	021b      	lsls	r3, r3, #8
 8005a44:	697a      	ldr	r2, [r7, #20]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a23      	ldr	r2, [pc, #140]	; (8005adc <TIM_OC3_SetConfig+0xec>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d10d      	bne.n	8005a6e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	021b      	lsls	r3, r3, #8
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a6c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a1a      	ldr	r2, [pc, #104]	; (8005adc <TIM_OC3_SetConfig+0xec>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d00b      	beq.n	8005a8e <TIM_OC3_SetConfig+0x9e>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a19      	ldr	r2, [pc, #100]	; (8005ae0 <TIM_OC3_SetConfig+0xf0>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d007      	beq.n	8005a8e <TIM_OC3_SetConfig+0x9e>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a18      	ldr	r2, [pc, #96]	; (8005ae4 <TIM_OC3_SetConfig+0xf4>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d003      	beq.n	8005a8e <TIM_OC3_SetConfig+0x9e>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a17      	ldr	r2, [pc, #92]	; (8005ae8 <TIM_OC3_SetConfig+0xf8>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d113      	bne.n	8005ab6 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	011b      	lsls	r3, r3, #4
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	011b      	lsls	r3, r3, #4
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685a      	ldr	r2, [r3, #4]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	621a      	str	r2, [r3, #32]
}
 8005ad0:	bf00      	nop
 8005ad2:	371c      	adds	r7, #28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	40012c00 	.word	0x40012c00
 8005ae0:	40014000 	.word	0x40014000
 8005ae4:	40014400 	.word	0x40014400
 8005ae8:	40014800 	.word	0x40014800

08005aec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	69db      	ldr	r3, [r3, #28]
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	021b      	lsls	r3, r3, #8
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	031b      	lsls	r3, r3, #12
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a16      	ldr	r2, [pc, #88]	; (8005ba4 <TIM_OC4_SetConfig+0xb8>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d00b      	beq.n	8005b68 <TIM_OC4_SetConfig+0x7c>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a15      	ldr	r2, [pc, #84]	; (8005ba8 <TIM_OC4_SetConfig+0xbc>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d007      	beq.n	8005b68 <TIM_OC4_SetConfig+0x7c>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a14      	ldr	r2, [pc, #80]	; (8005bac <TIM_OC4_SetConfig+0xc0>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d003      	beq.n	8005b68 <TIM_OC4_SetConfig+0x7c>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a13      	ldr	r2, [pc, #76]	; (8005bb0 <TIM_OC4_SetConfig+0xc4>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d109      	bne.n	8005b7c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	019b      	lsls	r3, r3, #6
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	621a      	str	r2, [r3, #32]
}
 8005b96:	bf00      	nop
 8005b98:	371c      	adds	r7, #28
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	40012c00 	.word	0x40012c00
 8005ba8:	40014000 	.word	0x40014000
 8005bac:	40014400 	.word	0x40014400
 8005bb0:	40014800 	.word	0x40014800

08005bb4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005bf8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	041b      	lsls	r3, r3, #16
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a15      	ldr	r2, [pc, #84]	; (8005c60 <TIM_OC5_SetConfig+0xac>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d00b      	beq.n	8005c26 <TIM_OC5_SetConfig+0x72>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a14      	ldr	r2, [pc, #80]	; (8005c64 <TIM_OC5_SetConfig+0xb0>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d007      	beq.n	8005c26 <TIM_OC5_SetConfig+0x72>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a13      	ldr	r2, [pc, #76]	; (8005c68 <TIM_OC5_SetConfig+0xb4>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d003      	beq.n	8005c26 <TIM_OC5_SetConfig+0x72>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a12      	ldr	r2, [pc, #72]	; (8005c6c <TIM_OC5_SetConfig+0xb8>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d109      	bne.n	8005c3a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	021b      	lsls	r3, r3, #8
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	621a      	str	r2, [r3, #32]
}
 8005c54:	bf00      	nop
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr
 8005c60:	40012c00 	.word	0x40012c00
 8005c64:	40014000 	.word	0x40014000
 8005c68:	40014400 	.word	0x40014400
 8005c6c:	40014800 	.word	0x40014800

08005c70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b087      	sub	sp, #28
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a1b      	ldr	r3, [r3, #32]
 8005c7e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	021b      	lsls	r3, r3, #8
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005cb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	051b      	lsls	r3, r3, #20
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a16      	ldr	r2, [pc, #88]	; (8005d20 <TIM_OC6_SetConfig+0xb0>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d00b      	beq.n	8005ce4 <TIM_OC6_SetConfig+0x74>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a15      	ldr	r2, [pc, #84]	; (8005d24 <TIM_OC6_SetConfig+0xb4>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d007      	beq.n	8005ce4 <TIM_OC6_SetConfig+0x74>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a14      	ldr	r2, [pc, #80]	; (8005d28 <TIM_OC6_SetConfig+0xb8>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d003      	beq.n	8005ce4 <TIM_OC6_SetConfig+0x74>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a13      	ldr	r2, [pc, #76]	; (8005d2c <TIM_OC6_SetConfig+0xbc>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d109      	bne.n	8005cf8 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	695b      	ldr	r3, [r3, #20]
 8005cf0:	029b      	lsls	r3, r3, #10
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	697a      	ldr	r2, [r7, #20]
 8005cfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	685a      	ldr	r2, [r3, #4]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	621a      	str	r2, [r3, #32]
}
 8005d12:	bf00      	nop
 8005d14:	371c      	adds	r7, #28
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	40012c00 	.word	0x40012c00
 8005d24:	40014000 	.word	0x40014000
 8005d28:	40014400 	.word	0x40014400
 8005d2c:	40014800 	.word	0x40014800

08005d30 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]
 8005d3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	f023 0201 	bic.w	r2, r3, #1
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	699b      	ldr	r3, [r3, #24]
 8005d4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6a1b      	ldr	r3, [r3, #32]
 8005d54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	4a1e      	ldr	r2, [pc, #120]	; (8005dd4 <TIM_TI1_SetConfig+0xa4>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d007      	beq.n	8005d6e <TIM_TI1_SetConfig+0x3e>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d64:	d003      	beq.n	8005d6e <TIM_TI1_SetConfig+0x3e>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	4a1b      	ldr	r2, [pc, #108]	; (8005dd8 <TIM_TI1_SetConfig+0xa8>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d101      	bne.n	8005d72 <TIM_TI1_SetConfig+0x42>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e000      	b.n	8005d74 <TIM_TI1_SetConfig+0x44>
 8005d72:	2300      	movs	r3, #0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d008      	beq.n	8005d8a <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	f023 0303 	bic.w	r3, r3, #3
 8005d7e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005d80:	697a      	ldr	r2, [r7, #20]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	617b      	str	r3, [r7, #20]
 8005d88:	e003      	b.n	8005d92 <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f043 0301 	orr.w	r3, r3, #1
 8005d90:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	011b      	lsls	r3, r3, #4
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	f023 030a 	bic.w	r3, r3, #10
 8005dac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	f003 030a 	and.w	r3, r3, #10
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	621a      	str	r2, [r3, #32]
}
 8005dc6:	bf00      	nop
 8005dc8:	371c      	adds	r7, #28
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	40012c00 	.word	0x40012c00
 8005dd8:	40014000 	.word	0x40014000

08005ddc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b087      	sub	sp, #28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
 8005de8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	f023 0210 	bic.w	r2, r3, #16
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	021b      	lsls	r3, r3, #8
 8005e0e:	697a      	ldr	r2, [r7, #20]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	031b      	lsls	r3, r3, #12
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e2e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	011b      	lsls	r3, r3, #4
 8005e34:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	621a      	str	r2, [r3, #32]
}
 8005e4a:	bf00      	nop
 8005e4c:	371c      	adds	r7, #28
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr

08005e56 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e56:	b480      	push	{r7}
 8005e58:	b087      	sub	sp, #28
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	60f8      	str	r0, [r7, #12]
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	607a      	str	r2, [r7, #4]
 8005e62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	69db      	ldr	r3, [r3, #28]
 8005e74:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	f023 0303 	bic.w	r3, r3, #3
 8005e82:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e92:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	011b      	lsls	r3, r3, #4
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005ea6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	021b      	lsls	r3, r3, #8
 8005eac:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005eb0:	693a      	ldr	r2, [r7, #16]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	693a      	ldr	r2, [r7, #16]
 8005ec0:	621a      	str	r2, [r3, #32]
}
 8005ec2:	bf00      	nop
 8005ec4:	371c      	adds	r7, #28
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b087      	sub	sp, #28
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	60f8      	str	r0, [r7, #12]
 8005ed6:	60b9      	str	r1, [r7, #8]
 8005ed8:	607a      	str	r2, [r7, #4]
 8005eda:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6a1b      	ldr	r3, [r3, #32]
 8005ee0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	69db      	ldr	r3, [r3, #28]
 8005eec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6a1b      	ldr	r3, [r3, #32]
 8005ef2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005efa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	021b      	lsls	r3, r3, #8
 8005f00:	697a      	ldr	r2, [r7, #20]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f0c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	031b      	lsls	r3, r3, #12
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005f20:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	031b      	lsls	r3, r3, #12
 8005f26:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	621a      	str	r2, [r3, #32]
}
 8005f3c:	bf00      	nop
 8005f3e:	371c      	adds	r7, #28
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	f003 031f 	and.w	r3, r3, #31
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a1a      	ldr	r2, [r3, #32]
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	401a      	ands	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6a1a      	ldr	r2, [r3, #32]
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f003 031f 	and.w	r3, r3, #31
 8005f7a:	6879      	ldr	r1, [r7, #4]
 8005f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f80:	431a      	orrs	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	621a      	str	r2, [r3, #32]
}
 8005f86:	bf00      	nop
 8005f88:	371c      	adds	r7, #28
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
	...

08005f94 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d109      	bne.n	8005fb8 <HAL_TIMEx_PWMN_Start+0x24>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	bf14      	ite	ne
 8005fb0:	2301      	movne	r3, #1
 8005fb2:	2300      	moveq	r3, #0
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	e022      	b.n	8005ffe <HAL_TIMEx_PWMN_Start+0x6a>
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	2b04      	cmp	r3, #4
 8005fbc:	d109      	bne.n	8005fd2 <HAL_TIMEx_PWMN_Start+0x3e>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	bf14      	ite	ne
 8005fca:	2301      	movne	r3, #1
 8005fcc:	2300      	moveq	r3, #0
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	e015      	b.n	8005ffe <HAL_TIMEx_PWMN_Start+0x6a>
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d109      	bne.n	8005fec <HAL_TIMEx_PWMN_Start+0x58>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	bf14      	ite	ne
 8005fe4:	2301      	movne	r3, #1
 8005fe6:	2300      	moveq	r3, #0
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	e008      	b.n	8005ffe <HAL_TIMEx_PWMN_Start+0x6a>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	bf14      	ite	ne
 8005ff8:	2301      	movne	r3, #1
 8005ffa:	2300      	moveq	r3, #0
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e05a      	b.n	80060bc <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d104      	bne.n	8006016 <HAL_TIMEx_PWMN_Start+0x82>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006014:	e013      	b.n	800603e <HAL_TIMEx_PWMN_Start+0xaa>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b04      	cmp	r3, #4
 800601a:	d104      	bne.n	8006026 <HAL_TIMEx_PWMN_Start+0x92>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2202      	movs	r2, #2
 8006020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006024:	e00b      	b.n	800603e <HAL_TIMEx_PWMN_Start+0xaa>
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	2b08      	cmp	r3, #8
 800602a:	d104      	bne.n	8006036 <HAL_TIMEx_PWMN_Start+0xa2>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2202      	movs	r2, #2
 8006030:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006034:	e003      	b.n	800603e <HAL_TIMEx_PWMN_Start+0xaa>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2202      	movs	r2, #2
 800603a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2204      	movs	r2, #4
 8006044:	6839      	ldr	r1, [r7, #0]
 8006046:	4618      	mov	r0, r3
 8006048:	f000 f920 	bl	800628c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800605a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a18      	ldr	r2, [pc, #96]	; (80060c4 <HAL_TIMEx_PWMN_Start+0x130>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d009      	beq.n	800607a <HAL_TIMEx_PWMN_Start+0xe6>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800606e:	d004      	beq.n	800607a <HAL_TIMEx_PWMN_Start+0xe6>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a14      	ldr	r2, [pc, #80]	; (80060c8 <HAL_TIMEx_PWMN_Start+0x134>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d115      	bne.n	80060a6 <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	4b12      	ldr	r3, [pc, #72]	; (80060cc <HAL_TIMEx_PWMN_Start+0x138>)
 8006082:	4013      	ands	r3, r2
 8006084:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2b06      	cmp	r3, #6
 800608a:	d015      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x124>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006092:	d011      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f042 0201 	orr.w	r2, r2, #1
 80060a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a4:	e008      	b.n	80060b8 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f042 0201 	orr.w	r2, r2, #1
 80060b4:	601a      	str	r2, [r3, #0]
 80060b6:	e000      	b.n	80060ba <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3710      	adds	r7, #16
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	40012c00 	.word	0x40012c00
 80060c8:	40014000 	.word	0x40014000
 80060cc:	00010007 	.word	0x00010007

080060d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d101      	bne.n	80060e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060e4:	2302      	movs	r3, #2
 80060e6:	e04f      	b.n	8006188 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2202      	movs	r2, #2
 80060f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a21      	ldr	r2, [pc, #132]	; (8006194 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d108      	bne.n	8006124 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006118:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	4313      	orrs	r3, r2
 8006122:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800612a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a14      	ldr	r2, [pc, #80]	; (8006194 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d009      	beq.n	800615c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006150:	d004      	beq.n	800615c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a10      	ldr	r2, [pc, #64]	; (8006198 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d10c      	bne.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006162:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	68ba      	ldr	r2, [r7, #8]
 800616a:	4313      	orrs	r3, r2
 800616c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3714      	adds	r7, #20
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	40012c00 	.word	0x40012c00
 8006198:	40014000 	.word	0x40014000

0800619c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800619c:	b480      	push	{r7}
 800619e:	b085      	sub	sp, #20
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80061a6:	2300      	movs	r3, #0
 80061a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d101      	bne.n	80061b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061b4:	2302      	movs	r3, #2
 80061b6:	e060      	b.n	800627a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	4313      	orrs	r3, r2
 80061da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	4313      	orrs	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	695b      	ldr	r3, [r3, #20]
 8006210:	4313      	orrs	r3, r2
 8006212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800621e:	4313      	orrs	r3, r2
 8006220:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	041b      	lsls	r3, r3, #16
 800622e:	4313      	orrs	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a14      	ldr	r2, [pc, #80]	; (8006288 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d115      	bne.n	8006268 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006246:	051b      	lsls	r3, r3, #20
 8006248:	4313      	orrs	r3, r2
 800624a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	4313      	orrs	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	6a1b      	ldr	r3, [r3, #32]
 8006264:	4313      	orrs	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	3714      	adds	r7, #20
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	40012c00 	.word	0x40012c00

0800628c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800628c:	b480      	push	{r7}
 800628e:	b087      	sub	sp, #28
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	f003 031f 	and.w	r3, r3, #31
 800629e:	2204      	movs	r2, #4
 80062a0:	fa02 f303 	lsl.w	r3, r2, r3
 80062a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a1a      	ldr	r2, [r3, #32]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	43db      	mvns	r3, r3
 80062ae:	401a      	ands	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6a1a      	ldr	r2, [r3, #32]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	f003 031f 	and.w	r3, r3, #31
 80062be:	6879      	ldr	r1, [r7, #4]
 80062c0:	fa01 f303 	lsl.w	r3, r1, r3
 80062c4:	431a      	orrs	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	621a      	str	r2, [r3, #32]
}
 80062ca:	bf00      	nop
 80062cc:	371c      	adds	r7, #28
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr

080062d6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b082      	sub	sp, #8
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d101      	bne.n	80062e8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e040      	b.n	800636a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d106      	bne.n	80062fe <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f7fa ff9d 	bl	8001238 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2224      	movs	r2, #36	; 0x24
 8006302:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f022 0201 	bic.w	r2, r2, #1
 8006312:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f82d 	bl	8006374 <UART_SetConfig>
 800631a:	4603      	mov	r3, r0
 800631c:	2b01      	cmp	r3, #1
 800631e:	d101      	bne.n	8006324 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e022      	b.n	800636a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006328:	2b00      	cmp	r3, #0
 800632a:	d002      	beq.n	8006332 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 f957 	bl	80065e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006340:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	689a      	ldr	r2, [r3, #8]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006350:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f042 0201 	orr.w	r2, r2, #1
 8006360:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f9de 	bl	8006724 <UART_CheckIdleState>
 8006368:	4603      	mov	r3, r0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3708      	adds	r7, #8
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
	...

08006374 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b088      	sub	sp, #32
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689a      	ldr	r2, [r3, #8]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	431a      	orrs	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	695b      	ldr	r3, [r3, #20]
 800638e:	431a      	orrs	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	69db      	ldr	r3, [r3, #28]
 8006394:	4313      	orrs	r3, r2
 8006396:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	4b8a      	ldr	r3, [pc, #552]	; (80065c8 <UART_SetConfig+0x254>)
 80063a0:	4013      	ands	r3, r2
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	6812      	ldr	r2, [r2, #0]
 80063a6:	6979      	ldr	r1, [r7, #20]
 80063a8:	430b      	orrs	r3, r1
 80063aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	68da      	ldr	r2, [r3, #12]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	430a      	orrs	r2, r1
 80063c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6a1b      	ldr	r3, [r3, #32]
 80063cc:	697a      	ldr	r2, [r7, #20]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a78      	ldr	r2, [pc, #480]	; (80065cc <UART_SetConfig+0x258>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d120      	bne.n	8006432 <UART_SetConfig+0xbe>
 80063f0:	4b77      	ldr	r3, [pc, #476]	; (80065d0 <UART_SetConfig+0x25c>)
 80063f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f4:	f003 0303 	and.w	r3, r3, #3
 80063f8:	2b03      	cmp	r3, #3
 80063fa:	d817      	bhi.n	800642c <UART_SetConfig+0xb8>
 80063fc:	a201      	add	r2, pc, #4	; (adr r2, 8006404 <UART_SetConfig+0x90>)
 80063fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006402:	bf00      	nop
 8006404:	08006415 	.word	0x08006415
 8006408:	08006421 	.word	0x08006421
 800640c:	08006427 	.word	0x08006427
 8006410:	0800641b 	.word	0x0800641b
 8006414:	2300      	movs	r3, #0
 8006416:	77fb      	strb	r3, [r7, #31]
 8006418:	e01d      	b.n	8006456 <UART_SetConfig+0xe2>
 800641a:	2302      	movs	r3, #2
 800641c:	77fb      	strb	r3, [r7, #31]
 800641e:	e01a      	b.n	8006456 <UART_SetConfig+0xe2>
 8006420:	2304      	movs	r3, #4
 8006422:	77fb      	strb	r3, [r7, #31]
 8006424:	e017      	b.n	8006456 <UART_SetConfig+0xe2>
 8006426:	2308      	movs	r3, #8
 8006428:	77fb      	strb	r3, [r7, #31]
 800642a:	e014      	b.n	8006456 <UART_SetConfig+0xe2>
 800642c:	2310      	movs	r3, #16
 800642e:	77fb      	strb	r3, [r7, #31]
 8006430:	e011      	b.n	8006456 <UART_SetConfig+0xe2>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a67      	ldr	r2, [pc, #412]	; (80065d4 <UART_SetConfig+0x260>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d102      	bne.n	8006442 <UART_SetConfig+0xce>
 800643c:	2300      	movs	r3, #0
 800643e:	77fb      	strb	r3, [r7, #31]
 8006440:	e009      	b.n	8006456 <UART_SetConfig+0xe2>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a64      	ldr	r2, [pc, #400]	; (80065d8 <UART_SetConfig+0x264>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d102      	bne.n	8006452 <UART_SetConfig+0xde>
 800644c:	2300      	movs	r3, #0
 800644e:	77fb      	strb	r3, [r7, #31]
 8006450:	e001      	b.n	8006456 <UART_SetConfig+0xe2>
 8006452:	2310      	movs	r3, #16
 8006454:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800645e:	d15a      	bne.n	8006516 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006460:	7ffb      	ldrb	r3, [r7, #31]
 8006462:	2b08      	cmp	r3, #8
 8006464:	d827      	bhi.n	80064b6 <UART_SetConfig+0x142>
 8006466:	a201      	add	r2, pc, #4	; (adr r2, 800646c <UART_SetConfig+0xf8>)
 8006468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800646c:	08006491 	.word	0x08006491
 8006470:	08006499 	.word	0x08006499
 8006474:	080064a1 	.word	0x080064a1
 8006478:	080064b7 	.word	0x080064b7
 800647c:	080064a7 	.word	0x080064a7
 8006480:	080064b7 	.word	0x080064b7
 8006484:	080064b7 	.word	0x080064b7
 8006488:	080064b7 	.word	0x080064b7
 800648c:	080064af 	.word	0x080064af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006490:	f7fe fa9c 	bl	80049cc <HAL_RCC_GetPCLK1Freq>
 8006494:	61b8      	str	r0, [r7, #24]
        break;
 8006496:	e013      	b.n	80064c0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006498:	f7fe faba 	bl	8004a10 <HAL_RCC_GetPCLK2Freq>
 800649c:	61b8      	str	r0, [r7, #24]
        break;
 800649e:	e00f      	b.n	80064c0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064a0:	4b4e      	ldr	r3, [pc, #312]	; (80065dc <UART_SetConfig+0x268>)
 80064a2:	61bb      	str	r3, [r7, #24]
        break;
 80064a4:	e00c      	b.n	80064c0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064a6:	f7fe fa1b 	bl	80048e0 <HAL_RCC_GetSysClockFreq>
 80064aa:	61b8      	str	r0, [r7, #24]
        break;
 80064ac:	e008      	b.n	80064c0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064b2:	61bb      	str	r3, [r7, #24]
        break;
 80064b4:	e004      	b.n	80064c0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80064b6:	2300      	movs	r3, #0
 80064b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	77bb      	strb	r3, [r7, #30]
        break;
 80064be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d074      	beq.n	80065b0 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	005a      	lsls	r2, r3, #1
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	085b      	lsrs	r3, r3, #1
 80064d0:	441a      	add	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064da:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	2b0f      	cmp	r3, #15
 80064e0:	d916      	bls.n	8006510 <UART_SetConfig+0x19c>
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064e8:	d212      	bcs.n	8006510 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	f023 030f 	bic.w	r3, r3, #15
 80064f2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	085b      	lsrs	r3, r3, #1
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	f003 0307 	and.w	r3, r3, #7
 80064fe:	b29a      	uxth	r2, r3
 8006500:	89fb      	ldrh	r3, [r7, #14]
 8006502:	4313      	orrs	r3, r2
 8006504:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	89fa      	ldrh	r2, [r7, #14]
 800650c:	60da      	str	r2, [r3, #12]
 800650e:	e04f      	b.n	80065b0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	77bb      	strb	r3, [r7, #30]
 8006514:	e04c      	b.n	80065b0 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006516:	7ffb      	ldrb	r3, [r7, #31]
 8006518:	2b08      	cmp	r3, #8
 800651a:	d828      	bhi.n	800656e <UART_SetConfig+0x1fa>
 800651c:	a201      	add	r2, pc, #4	; (adr r2, 8006524 <UART_SetConfig+0x1b0>)
 800651e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006522:	bf00      	nop
 8006524:	08006549 	.word	0x08006549
 8006528:	08006551 	.word	0x08006551
 800652c:	08006559 	.word	0x08006559
 8006530:	0800656f 	.word	0x0800656f
 8006534:	0800655f 	.word	0x0800655f
 8006538:	0800656f 	.word	0x0800656f
 800653c:	0800656f 	.word	0x0800656f
 8006540:	0800656f 	.word	0x0800656f
 8006544:	08006567 	.word	0x08006567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006548:	f7fe fa40 	bl	80049cc <HAL_RCC_GetPCLK1Freq>
 800654c:	61b8      	str	r0, [r7, #24]
        break;
 800654e:	e013      	b.n	8006578 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006550:	f7fe fa5e 	bl	8004a10 <HAL_RCC_GetPCLK2Freq>
 8006554:	61b8      	str	r0, [r7, #24]
        break;
 8006556:	e00f      	b.n	8006578 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006558:	4b20      	ldr	r3, [pc, #128]	; (80065dc <UART_SetConfig+0x268>)
 800655a:	61bb      	str	r3, [r7, #24]
        break;
 800655c:	e00c      	b.n	8006578 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800655e:	f7fe f9bf 	bl	80048e0 <HAL_RCC_GetSysClockFreq>
 8006562:	61b8      	str	r0, [r7, #24]
        break;
 8006564:	e008      	b.n	8006578 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800656a:	61bb      	str	r3, [r7, #24]
        break;
 800656c:	e004      	b.n	8006578 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800656e:	2300      	movs	r3, #0
 8006570:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	77bb      	strb	r3, [r7, #30]
        break;
 8006576:	bf00      	nop
    }

    if (pclk != 0U)
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d018      	beq.n	80065b0 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	085a      	lsrs	r2, r3, #1
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	441a      	add	r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006590:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	2b0f      	cmp	r3, #15
 8006596:	d909      	bls.n	80065ac <UART_SetConfig+0x238>
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800659e:	d205      	bcs.n	80065ac <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	b29a      	uxth	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	60da      	str	r2, [r3, #12]
 80065aa:	e001      	b.n	80065b0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80065bc:	7fbb      	ldrb	r3, [r7, #30]
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3720      	adds	r7, #32
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
 80065c6:	bf00      	nop
 80065c8:	efff69f3 	.word	0xefff69f3
 80065cc:	40013800 	.word	0x40013800
 80065d0:	40021000 	.word	0x40021000
 80065d4:	40004400 	.word	0x40004400
 80065d8:	40004800 	.word	0x40004800
 80065dc:	007a1200 	.word	0x007a1200

080065e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ec:	f003 0301 	and.w	r3, r3, #1
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d00a      	beq.n	800660a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	430a      	orrs	r2, r1
 8006608:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660e:	f003 0302 	and.w	r3, r3, #2
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00a      	beq.n	800662c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006630:	f003 0304 	and.w	r3, r3, #4
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00a      	beq.n	800664e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006652:	f003 0308 	and.w	r3, r3, #8
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00a      	beq.n	8006670 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	430a      	orrs	r2, r1
 800666e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006674:	f003 0310 	and.w	r3, r3, #16
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00a      	beq.n	8006692 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006696:	f003 0320 	and.w	r3, r3, #32
 800669a:	2b00      	cmp	r3, #0
 800669c:	d00a      	beq.n	80066b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	430a      	orrs	r2, r1
 80066b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d01a      	beq.n	80066f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	430a      	orrs	r2, r1
 80066d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066de:	d10a      	bne.n	80066f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00a      	beq.n	8006718 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	605a      	str	r2, [r3, #4]
  }
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b098      	sub	sp, #96	; 0x60
 8006728:	af02      	add	r7, sp, #8
 800672a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006734:	f7fa ff14 	bl	8001560 <HAL_GetTick>
 8006738:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 0308 	and.w	r3, r3, #8
 8006744:	2b08      	cmp	r3, #8
 8006746:	d12e      	bne.n	80067a6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006748:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006750:	2200      	movs	r2, #0
 8006752:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f88c 	bl	8006874 <UART_WaitOnFlagUntilTimeout>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d021      	beq.n	80067a6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800676a:	e853 3f00 	ldrex	r3, [r3]
 800676e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006772:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006776:	653b      	str	r3, [r7, #80]	; 0x50
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	461a      	mov	r2, r3
 800677e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006780:	647b      	str	r3, [r7, #68]	; 0x44
 8006782:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006784:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006786:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006788:	e841 2300 	strex	r3, r2, [r1]
 800678c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800678e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1e6      	bne.n	8006762 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2220      	movs	r2, #32
 8006798:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e062      	b.n	800686c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 0304 	and.w	r3, r3, #4
 80067b0:	2b04      	cmp	r3, #4
 80067b2:	d149      	bne.n	8006848 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067bc:	2200      	movs	r2, #0
 80067be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f856 	bl	8006874 <UART_WaitOnFlagUntilTimeout>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d03c      	beq.n	8006848 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d6:	e853 3f00 	ldrex	r3, [r3]
 80067da:	623b      	str	r3, [r7, #32]
   return(result);
 80067dc:	6a3b      	ldr	r3, [r7, #32]
 80067de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	461a      	mov	r2, r3
 80067ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ec:	633b      	str	r3, [r7, #48]	; 0x30
 80067ee:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067f4:	e841 2300 	strex	r3, r2, [r1]
 80067f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80067fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1e6      	bne.n	80067ce <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	3308      	adds	r3, #8
 8006806:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	e853 3f00 	ldrex	r3, [r3]
 800680e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f023 0301 	bic.w	r3, r3, #1
 8006816:	64bb      	str	r3, [r7, #72]	; 0x48
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3308      	adds	r3, #8
 800681e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006820:	61fa      	str	r2, [r7, #28]
 8006822:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006824:	69b9      	ldr	r1, [r7, #24]
 8006826:	69fa      	ldr	r2, [r7, #28]
 8006828:	e841 2300 	strex	r3, r2, [r1]
 800682c:	617b      	str	r3, [r7, #20]
   return(result);
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d1e5      	bne.n	8006800 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2220      	movs	r2, #32
 8006838:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e011      	b.n	800686c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2220      	movs	r2, #32
 800684c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2220      	movs	r2, #32
 8006852:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3758      	adds	r7, #88	; 0x58
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	603b      	str	r3, [r7, #0]
 8006880:	4613      	mov	r3, r2
 8006882:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006884:	e049      	b.n	800691a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688c:	d045      	beq.n	800691a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800688e:	f7fa fe67 	bl	8001560 <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	69ba      	ldr	r2, [r7, #24]
 800689a:	429a      	cmp	r2, r3
 800689c:	d302      	bcc.n	80068a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d101      	bne.n	80068a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e048      	b.n	800693a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0304 	and.w	r3, r3, #4
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d031      	beq.n	800691a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	69db      	ldr	r3, [r3, #28]
 80068bc:	f003 0308 	and.w	r3, r3, #8
 80068c0:	2b08      	cmp	r3, #8
 80068c2:	d110      	bne.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2208      	movs	r2, #8
 80068ca:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80068cc:	68f8      	ldr	r0, [r7, #12]
 80068ce:	f000 f838 	bl	8006942 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2208      	movs	r2, #8
 80068d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e029      	b.n	800693a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	69db      	ldr	r3, [r3, #28]
 80068ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068f4:	d111      	bne.n	800691a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f000 f81e 	bl	8006942 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2220      	movs	r2, #32
 800690a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	e00f      	b.n	800693a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	69da      	ldr	r2, [r3, #28]
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	4013      	ands	r3, r2
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	429a      	cmp	r2, r3
 8006928:	bf0c      	ite	eq
 800692a:	2301      	moveq	r3, #1
 800692c:	2300      	movne	r3, #0
 800692e:	b2db      	uxtb	r3, r3
 8006930:	461a      	mov	r2, r3
 8006932:	79fb      	ldrb	r3, [r7, #7]
 8006934:	429a      	cmp	r2, r3
 8006936:	d0a6      	beq.n	8006886 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3710      	adds	r7, #16
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}

08006942 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006942:	b480      	push	{r7}
 8006944:	b095      	sub	sp, #84	; 0x54
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006952:	e853 3f00 	ldrex	r3, [r3]
 8006956:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800695e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	461a      	mov	r2, r3
 8006966:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006968:	643b      	str	r3, [r7, #64]	; 0x40
 800696a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800696e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006970:	e841 2300 	strex	r3, r2, [r1]
 8006974:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1e6      	bne.n	800694a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3308      	adds	r3, #8
 8006982:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006984:	6a3b      	ldr	r3, [r7, #32]
 8006986:	e853 3f00 	ldrex	r3, [r3]
 800698a:	61fb      	str	r3, [r7, #28]
   return(result);
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	f023 0301 	bic.w	r3, r3, #1
 8006992:	64bb      	str	r3, [r7, #72]	; 0x48
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	3308      	adds	r3, #8
 800699a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800699c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800699e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80069a4:	e841 2300 	strex	r3, r2, [r1]
 80069a8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1e5      	bne.n	800697c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d118      	bne.n	80069ea <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	e853 3f00 	ldrex	r3, [r3]
 80069c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	f023 0310 	bic.w	r3, r3, #16
 80069cc:	647b      	str	r3, [r7, #68]	; 0x44
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	461a      	mov	r2, r3
 80069d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069d6:	61bb      	str	r3, [r7, #24]
 80069d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069da:	6979      	ldr	r1, [r7, #20]
 80069dc:	69ba      	ldr	r2, [r7, #24]
 80069de:	e841 2300 	strex	r3, r2, [r1]
 80069e2:	613b      	str	r3, [r7, #16]
   return(result);
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1e6      	bne.n	80069b8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2220      	movs	r2, #32
 80069ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80069fe:	bf00      	nop
 8006a00:	3754      	adds	r7, #84	; 0x54
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr
	...

08006a0c <__errno>:
 8006a0c:	4b01      	ldr	r3, [pc, #4]	; (8006a14 <__errno+0x8>)
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	2000000c 	.word	0x2000000c

08006a18 <__libc_init_array>:
 8006a18:	b570      	push	{r4, r5, r6, lr}
 8006a1a:	4d0d      	ldr	r5, [pc, #52]	; (8006a50 <__libc_init_array+0x38>)
 8006a1c:	4c0d      	ldr	r4, [pc, #52]	; (8006a54 <__libc_init_array+0x3c>)
 8006a1e:	1b64      	subs	r4, r4, r5
 8006a20:	10a4      	asrs	r4, r4, #2
 8006a22:	2600      	movs	r6, #0
 8006a24:	42a6      	cmp	r6, r4
 8006a26:	d109      	bne.n	8006a3c <__libc_init_array+0x24>
 8006a28:	4d0b      	ldr	r5, [pc, #44]	; (8006a58 <__libc_init_array+0x40>)
 8006a2a:	4c0c      	ldr	r4, [pc, #48]	; (8006a5c <__libc_init_array+0x44>)
 8006a2c:	f000 fe62 	bl	80076f4 <_init>
 8006a30:	1b64      	subs	r4, r4, r5
 8006a32:	10a4      	asrs	r4, r4, #2
 8006a34:	2600      	movs	r6, #0
 8006a36:	42a6      	cmp	r6, r4
 8006a38:	d105      	bne.n	8006a46 <__libc_init_array+0x2e>
 8006a3a:	bd70      	pop	{r4, r5, r6, pc}
 8006a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a40:	4798      	blx	r3
 8006a42:	3601      	adds	r6, #1
 8006a44:	e7ee      	b.n	8006a24 <__libc_init_array+0xc>
 8006a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a4a:	4798      	blx	r3
 8006a4c:	3601      	adds	r6, #1
 8006a4e:	e7f2      	b.n	8006a36 <__libc_init_array+0x1e>
 8006a50:	08007b1c 	.word	0x08007b1c
 8006a54:	08007b1c 	.word	0x08007b1c
 8006a58:	08007b1c 	.word	0x08007b1c
 8006a5c:	08007b20 	.word	0x08007b20

08006a60 <memset>:
 8006a60:	4402      	add	r2, r0
 8006a62:	4603      	mov	r3, r0
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d100      	bne.n	8006a6a <memset+0xa>
 8006a68:	4770      	bx	lr
 8006a6a:	f803 1b01 	strb.w	r1, [r3], #1
 8006a6e:	e7f9      	b.n	8006a64 <memset+0x4>

08006a70 <cosf>:
 8006a70:	ee10 3a10 	vmov	r3, s0
 8006a74:	b507      	push	{r0, r1, r2, lr}
 8006a76:	4a1e      	ldr	r2, [pc, #120]	; (8006af0 <cosf+0x80>)
 8006a78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	dc06      	bgt.n	8006a8e <cosf+0x1e>
 8006a80:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8006af4 <cosf+0x84>
 8006a84:	b003      	add	sp, #12
 8006a86:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a8a:	f000 ba59 	b.w	8006f40 <__kernel_cosf>
 8006a8e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006a92:	db04      	blt.n	8006a9e <cosf+0x2e>
 8006a94:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006a98:	b003      	add	sp, #12
 8006a9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a9e:	4668      	mov	r0, sp
 8006aa0:	f000 f912 	bl	8006cc8 <__ieee754_rem_pio2f>
 8006aa4:	f000 0003 	and.w	r0, r0, #3
 8006aa8:	2801      	cmp	r0, #1
 8006aaa:	d009      	beq.n	8006ac0 <cosf+0x50>
 8006aac:	2802      	cmp	r0, #2
 8006aae:	d010      	beq.n	8006ad2 <cosf+0x62>
 8006ab0:	b9b0      	cbnz	r0, 8006ae0 <cosf+0x70>
 8006ab2:	eddd 0a01 	vldr	s1, [sp, #4]
 8006ab6:	ed9d 0a00 	vldr	s0, [sp]
 8006aba:	f000 fa41 	bl	8006f40 <__kernel_cosf>
 8006abe:	e7eb      	b.n	8006a98 <cosf+0x28>
 8006ac0:	eddd 0a01 	vldr	s1, [sp, #4]
 8006ac4:	ed9d 0a00 	vldr	s0, [sp]
 8006ac8:	f000 fd10 	bl	80074ec <__kernel_sinf>
 8006acc:	eeb1 0a40 	vneg.f32	s0, s0
 8006ad0:	e7e2      	b.n	8006a98 <cosf+0x28>
 8006ad2:	eddd 0a01 	vldr	s1, [sp, #4]
 8006ad6:	ed9d 0a00 	vldr	s0, [sp]
 8006ada:	f000 fa31 	bl	8006f40 <__kernel_cosf>
 8006ade:	e7f5      	b.n	8006acc <cosf+0x5c>
 8006ae0:	eddd 0a01 	vldr	s1, [sp, #4]
 8006ae4:	ed9d 0a00 	vldr	s0, [sp]
 8006ae8:	2001      	movs	r0, #1
 8006aea:	f000 fcff 	bl	80074ec <__kernel_sinf>
 8006aee:	e7d3      	b.n	8006a98 <cosf+0x28>
 8006af0:	3f490fd8 	.word	0x3f490fd8
 8006af4:	00000000 	.word	0x00000000

08006af8 <sinf>:
 8006af8:	ee10 3a10 	vmov	r3, s0
 8006afc:	b507      	push	{r0, r1, r2, lr}
 8006afe:	4a1f      	ldr	r2, [pc, #124]	; (8006b7c <sinf+0x84>)
 8006b00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b04:	4293      	cmp	r3, r2
 8006b06:	dc07      	bgt.n	8006b18 <sinf+0x20>
 8006b08:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8006b80 <sinf+0x88>
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	b003      	add	sp, #12
 8006b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b14:	f000 bcea 	b.w	80074ec <__kernel_sinf>
 8006b18:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006b1c:	db04      	blt.n	8006b28 <sinf+0x30>
 8006b1e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006b22:	b003      	add	sp, #12
 8006b24:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b28:	4668      	mov	r0, sp
 8006b2a:	f000 f8cd 	bl	8006cc8 <__ieee754_rem_pio2f>
 8006b2e:	f000 0003 	and.w	r0, r0, #3
 8006b32:	2801      	cmp	r0, #1
 8006b34:	d00a      	beq.n	8006b4c <sinf+0x54>
 8006b36:	2802      	cmp	r0, #2
 8006b38:	d00f      	beq.n	8006b5a <sinf+0x62>
 8006b3a:	b9c0      	cbnz	r0, 8006b6e <sinf+0x76>
 8006b3c:	eddd 0a01 	vldr	s1, [sp, #4]
 8006b40:	ed9d 0a00 	vldr	s0, [sp]
 8006b44:	2001      	movs	r0, #1
 8006b46:	f000 fcd1 	bl	80074ec <__kernel_sinf>
 8006b4a:	e7ea      	b.n	8006b22 <sinf+0x2a>
 8006b4c:	eddd 0a01 	vldr	s1, [sp, #4]
 8006b50:	ed9d 0a00 	vldr	s0, [sp]
 8006b54:	f000 f9f4 	bl	8006f40 <__kernel_cosf>
 8006b58:	e7e3      	b.n	8006b22 <sinf+0x2a>
 8006b5a:	eddd 0a01 	vldr	s1, [sp, #4]
 8006b5e:	ed9d 0a00 	vldr	s0, [sp]
 8006b62:	2001      	movs	r0, #1
 8006b64:	f000 fcc2 	bl	80074ec <__kernel_sinf>
 8006b68:	eeb1 0a40 	vneg.f32	s0, s0
 8006b6c:	e7d9      	b.n	8006b22 <sinf+0x2a>
 8006b6e:	eddd 0a01 	vldr	s1, [sp, #4]
 8006b72:	ed9d 0a00 	vldr	s0, [sp]
 8006b76:	f000 f9e3 	bl	8006f40 <__kernel_cosf>
 8006b7a:	e7f5      	b.n	8006b68 <sinf+0x70>
 8006b7c:	3f490fd8 	.word	0x3f490fd8
 8006b80:	00000000 	.word	0x00000000

08006b84 <fmodf>:
 8006b84:	b508      	push	{r3, lr}
 8006b86:	ed2d 8b02 	vpush	{d8}
 8006b8a:	eef0 8a40 	vmov.f32	s17, s0
 8006b8e:	eeb0 8a60 	vmov.f32	s16, s1
 8006b92:	f000 f817 	bl	8006bc4 <__ieee754_fmodf>
 8006b96:	eef4 8a48 	vcmp.f32	s17, s16
 8006b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b9e:	d60c      	bvs.n	8006bba <fmodf+0x36>
 8006ba0:	eddf 8a07 	vldr	s17, [pc, #28]	; 8006bc0 <fmodf+0x3c>
 8006ba4:	eeb4 8a68 	vcmp.f32	s16, s17
 8006ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bac:	d105      	bne.n	8006bba <fmodf+0x36>
 8006bae:	f7ff ff2d 	bl	8006a0c <__errno>
 8006bb2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006bb6:	2321      	movs	r3, #33	; 0x21
 8006bb8:	6003      	str	r3, [r0, #0]
 8006bba:	ecbd 8b02 	vpop	{d8}
 8006bbe:	bd08      	pop	{r3, pc}
 8006bc0:	00000000 	.word	0x00000000

08006bc4 <__ieee754_fmodf>:
 8006bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bc6:	ee10 5a90 	vmov	r5, s1
 8006bca:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 8006bce:	d009      	beq.n	8006be4 <__ieee754_fmodf+0x20>
 8006bd0:	ee10 2a10 	vmov	r2, s0
 8006bd4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8006bd8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006bdc:	da02      	bge.n	8006be4 <__ieee754_fmodf+0x20>
 8006bde:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006be2:	dd04      	ble.n	8006bee <__ieee754_fmodf+0x2a>
 8006be4:	ee60 0a20 	vmul.f32	s1, s0, s1
 8006be8:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8006bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bee:	42a3      	cmp	r3, r4
 8006bf0:	dbfc      	blt.n	8006bec <__ieee754_fmodf+0x28>
 8006bf2:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8006bf6:	d105      	bne.n	8006c04 <__ieee754_fmodf+0x40>
 8006bf8:	4b32      	ldr	r3, [pc, #200]	; (8006cc4 <__ieee754_fmodf+0x100>)
 8006bfa:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 8006bfe:	ed93 0a00 	vldr	s0, [r3]
 8006c02:	e7f3      	b.n	8006bec <__ieee754_fmodf+0x28>
 8006c04:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8006c08:	d13f      	bne.n	8006c8a <__ieee754_fmodf+0xc6>
 8006c0a:	0219      	lsls	r1, r3, #8
 8006c0c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8006c10:	2900      	cmp	r1, #0
 8006c12:	dc37      	bgt.n	8006c84 <__ieee754_fmodf+0xc0>
 8006c14:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8006c18:	d13d      	bne.n	8006c96 <__ieee754_fmodf+0xd2>
 8006c1a:	0227      	lsls	r7, r4, #8
 8006c1c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8006c20:	2f00      	cmp	r7, #0
 8006c22:	da35      	bge.n	8006c90 <__ieee754_fmodf+0xcc>
 8006c24:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8006c28:	bfbb      	ittet	lt
 8006c2a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8006c2e:	1a12      	sublt	r2, r2, r0
 8006c30:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8006c34:	4093      	lsllt	r3, r2
 8006c36:	bfa8      	it	ge
 8006c38:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8006c3c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8006c40:	bfb5      	itete	lt
 8006c42:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8006c46:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 8006c4a:	1a52      	sublt	r2, r2, r1
 8006c4c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8006c50:	bfb8      	it	lt
 8006c52:	4094      	lsllt	r4, r2
 8006c54:	1a40      	subs	r0, r0, r1
 8006c56:	1b1a      	subs	r2, r3, r4
 8006c58:	bb00      	cbnz	r0, 8006c9c <__ieee754_fmodf+0xd8>
 8006c5a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8006c5e:	bf38      	it	cc
 8006c60:	4613      	movcc	r3, r2
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d0c8      	beq.n	8006bf8 <__ieee754_fmodf+0x34>
 8006c66:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006c6a:	db1f      	blt.n	8006cac <__ieee754_fmodf+0xe8>
 8006c6c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8006c70:	db1f      	blt.n	8006cb2 <__ieee754_fmodf+0xee>
 8006c72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8006c76:	317f      	adds	r1, #127	; 0x7f
 8006c78:	4333      	orrs	r3, r6
 8006c7a:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8006c7e:	ee00 3a10 	vmov	s0, r3
 8006c82:	e7b3      	b.n	8006bec <__ieee754_fmodf+0x28>
 8006c84:	3801      	subs	r0, #1
 8006c86:	0049      	lsls	r1, r1, #1
 8006c88:	e7c2      	b.n	8006c10 <__ieee754_fmodf+0x4c>
 8006c8a:	15d8      	asrs	r0, r3, #23
 8006c8c:	387f      	subs	r0, #127	; 0x7f
 8006c8e:	e7c1      	b.n	8006c14 <__ieee754_fmodf+0x50>
 8006c90:	3901      	subs	r1, #1
 8006c92:	007f      	lsls	r7, r7, #1
 8006c94:	e7c4      	b.n	8006c20 <__ieee754_fmodf+0x5c>
 8006c96:	15e1      	asrs	r1, r4, #23
 8006c98:	397f      	subs	r1, #127	; 0x7f
 8006c9a:	e7c3      	b.n	8006c24 <__ieee754_fmodf+0x60>
 8006c9c:	2a00      	cmp	r2, #0
 8006c9e:	da02      	bge.n	8006ca6 <__ieee754_fmodf+0xe2>
 8006ca0:	005b      	lsls	r3, r3, #1
 8006ca2:	3801      	subs	r0, #1
 8006ca4:	e7d7      	b.n	8006c56 <__ieee754_fmodf+0x92>
 8006ca6:	d0a7      	beq.n	8006bf8 <__ieee754_fmodf+0x34>
 8006ca8:	0053      	lsls	r3, r2, #1
 8006caa:	e7fa      	b.n	8006ca2 <__ieee754_fmodf+0xde>
 8006cac:	005b      	lsls	r3, r3, #1
 8006cae:	3901      	subs	r1, #1
 8006cb0:	e7d9      	b.n	8006c66 <__ieee754_fmodf+0xa2>
 8006cb2:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8006cb6:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8006cba:	3182      	adds	r1, #130	; 0x82
 8006cbc:	410b      	asrs	r3, r1
 8006cbe:	4333      	orrs	r3, r6
 8006cc0:	e7dd      	b.n	8006c7e <__ieee754_fmodf+0xba>
 8006cc2:	bf00      	nop
 8006cc4:	08007744 	.word	0x08007744

08006cc8 <__ieee754_rem_pio2f>:
 8006cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cca:	ee10 6a10 	vmov	r6, s0
 8006cce:	4b8e      	ldr	r3, [pc, #568]	; (8006f08 <__ieee754_rem_pio2f+0x240>)
 8006cd0:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8006cd4:	429d      	cmp	r5, r3
 8006cd6:	b087      	sub	sp, #28
 8006cd8:	eef0 7a40 	vmov.f32	s15, s0
 8006cdc:	4604      	mov	r4, r0
 8006cde:	dc05      	bgt.n	8006cec <__ieee754_rem_pio2f+0x24>
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	ed80 0a00 	vstr	s0, [r0]
 8006ce6:	6043      	str	r3, [r0, #4]
 8006ce8:	2000      	movs	r0, #0
 8006cea:	e01a      	b.n	8006d22 <__ieee754_rem_pio2f+0x5a>
 8006cec:	4b87      	ldr	r3, [pc, #540]	; (8006f0c <__ieee754_rem_pio2f+0x244>)
 8006cee:	429d      	cmp	r5, r3
 8006cf0:	dc46      	bgt.n	8006d80 <__ieee754_rem_pio2f+0xb8>
 8006cf2:	2e00      	cmp	r6, #0
 8006cf4:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8006f10 <__ieee754_rem_pio2f+0x248>
 8006cf8:	4b86      	ldr	r3, [pc, #536]	; (8006f14 <__ieee754_rem_pio2f+0x24c>)
 8006cfa:	f025 050f 	bic.w	r5, r5, #15
 8006cfe:	dd1f      	ble.n	8006d40 <__ieee754_rem_pio2f+0x78>
 8006d00:	429d      	cmp	r5, r3
 8006d02:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006d06:	d00e      	beq.n	8006d26 <__ieee754_rem_pio2f+0x5e>
 8006d08:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8006f18 <__ieee754_rem_pio2f+0x250>
 8006d0c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8006d10:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006d14:	ed80 0a00 	vstr	s0, [r0]
 8006d18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006d1c:	2001      	movs	r0, #1
 8006d1e:	edc4 7a01 	vstr	s15, [r4, #4]
 8006d22:	b007      	add	sp, #28
 8006d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d26:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8006f1c <__ieee754_rem_pio2f+0x254>
 8006d2a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8006f20 <__ieee754_rem_pio2f+0x258>
 8006d2e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006d32:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8006d36:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006d3a:	edc0 6a00 	vstr	s13, [r0]
 8006d3e:	e7eb      	b.n	8006d18 <__ieee754_rem_pio2f+0x50>
 8006d40:	429d      	cmp	r5, r3
 8006d42:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006d46:	d00e      	beq.n	8006d66 <__ieee754_rem_pio2f+0x9e>
 8006d48:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8006f18 <__ieee754_rem_pio2f+0x250>
 8006d4c:	ee37 0a87 	vadd.f32	s0, s15, s14
 8006d50:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006d54:	ed80 0a00 	vstr	s0, [r0]
 8006d58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d60:	edc4 7a01 	vstr	s15, [r4, #4]
 8006d64:	e7dd      	b.n	8006d22 <__ieee754_rem_pio2f+0x5a>
 8006d66:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8006f1c <__ieee754_rem_pio2f+0x254>
 8006d6a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8006f20 <__ieee754_rem_pio2f+0x258>
 8006d6e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006d72:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006d76:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006d7a:	edc0 6a00 	vstr	s13, [r0]
 8006d7e:	e7eb      	b.n	8006d58 <__ieee754_rem_pio2f+0x90>
 8006d80:	4b68      	ldr	r3, [pc, #416]	; (8006f24 <__ieee754_rem_pio2f+0x25c>)
 8006d82:	429d      	cmp	r5, r3
 8006d84:	dc72      	bgt.n	8006e6c <__ieee754_rem_pio2f+0x1a4>
 8006d86:	f000 fbf9 	bl	800757c <fabsf>
 8006d8a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8006f28 <__ieee754_rem_pio2f+0x260>
 8006d8e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006d92:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006d96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006d9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006d9e:	ee17 0a90 	vmov	r0, s15
 8006da2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8006f10 <__ieee754_rem_pio2f+0x248>
 8006da6:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006daa:	281f      	cmp	r0, #31
 8006dac:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8006f18 <__ieee754_rem_pio2f+0x250>
 8006db0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006db4:	eeb1 6a47 	vneg.f32	s12, s14
 8006db8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006dbc:	ee16 2a90 	vmov	r2, s13
 8006dc0:	dc1c      	bgt.n	8006dfc <__ieee754_rem_pio2f+0x134>
 8006dc2:	495a      	ldr	r1, [pc, #360]	; (8006f2c <__ieee754_rem_pio2f+0x264>)
 8006dc4:	1e47      	subs	r7, r0, #1
 8006dc6:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8006dca:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8006dce:	428b      	cmp	r3, r1
 8006dd0:	d014      	beq.n	8006dfc <__ieee754_rem_pio2f+0x134>
 8006dd2:	6022      	str	r2, [r4, #0]
 8006dd4:	ed94 7a00 	vldr	s14, [r4]
 8006dd8:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006ddc:	2e00      	cmp	r6, #0
 8006dde:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006de2:	ed84 0a01 	vstr	s0, [r4, #4]
 8006de6:	da9c      	bge.n	8006d22 <__ieee754_rem_pio2f+0x5a>
 8006de8:	eeb1 7a47 	vneg.f32	s14, s14
 8006dec:	eeb1 0a40 	vneg.f32	s0, s0
 8006df0:	ed84 7a00 	vstr	s14, [r4]
 8006df4:	ed84 0a01 	vstr	s0, [r4, #4]
 8006df8:	4240      	negs	r0, r0
 8006dfa:	e792      	b.n	8006d22 <__ieee754_rem_pio2f+0x5a>
 8006dfc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006e00:	15eb      	asrs	r3, r5, #23
 8006e02:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8006e06:	2d08      	cmp	r5, #8
 8006e08:	dde3      	ble.n	8006dd2 <__ieee754_rem_pio2f+0x10a>
 8006e0a:	eddf 7a44 	vldr	s15, [pc, #272]	; 8006f1c <__ieee754_rem_pio2f+0x254>
 8006e0e:	eddf 5a44 	vldr	s11, [pc, #272]	; 8006f20 <__ieee754_rem_pio2f+0x258>
 8006e12:	eef0 6a40 	vmov.f32	s13, s0
 8006e16:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006e1a:	ee30 0a66 	vsub.f32	s0, s0, s13
 8006e1e:	eea6 0a27 	vfma.f32	s0, s12, s15
 8006e22:	eef0 7a40 	vmov.f32	s15, s0
 8006e26:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8006e2a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006e2e:	ee15 2a90 	vmov	r2, s11
 8006e32:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006e36:	1a5b      	subs	r3, r3, r1
 8006e38:	2b19      	cmp	r3, #25
 8006e3a:	dc04      	bgt.n	8006e46 <__ieee754_rem_pio2f+0x17e>
 8006e3c:	edc4 5a00 	vstr	s11, [r4]
 8006e40:	eeb0 0a66 	vmov.f32	s0, s13
 8006e44:	e7c6      	b.n	8006dd4 <__ieee754_rem_pio2f+0x10c>
 8006e46:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8006f30 <__ieee754_rem_pio2f+0x268>
 8006e4a:	eeb0 0a66 	vmov.f32	s0, s13
 8006e4e:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006e52:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006e56:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006f34 <__ieee754_rem_pio2f+0x26c>
 8006e5a:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006e5e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006e62:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006e66:	ed84 7a00 	vstr	s14, [r4]
 8006e6a:	e7b3      	b.n	8006dd4 <__ieee754_rem_pio2f+0x10c>
 8006e6c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8006e70:	db06      	blt.n	8006e80 <__ieee754_rem_pio2f+0x1b8>
 8006e72:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006e76:	edc0 7a01 	vstr	s15, [r0, #4]
 8006e7a:	edc0 7a00 	vstr	s15, [r0]
 8006e7e:	e733      	b.n	8006ce8 <__ieee754_rem_pio2f+0x20>
 8006e80:	15ea      	asrs	r2, r5, #23
 8006e82:	3a86      	subs	r2, #134	; 0x86
 8006e84:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006e88:	ee07 3a90 	vmov	s15, r3
 8006e8c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006e90:	eddf 6a29 	vldr	s13, [pc, #164]	; 8006f38 <__ieee754_rem_pio2f+0x270>
 8006e94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006e98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e9c:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006ea0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006ea4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006ea8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006eac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006eb0:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006eb4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006eb8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ec0:	edcd 7a05 	vstr	s15, [sp, #20]
 8006ec4:	d11e      	bne.n	8006f04 <__ieee754_rem_pio2f+0x23c>
 8006ec6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ece:	bf14      	ite	ne
 8006ed0:	2302      	movne	r3, #2
 8006ed2:	2301      	moveq	r3, #1
 8006ed4:	4919      	ldr	r1, [pc, #100]	; (8006f3c <__ieee754_rem_pio2f+0x274>)
 8006ed6:	9101      	str	r1, [sp, #4]
 8006ed8:	2102      	movs	r1, #2
 8006eda:	9100      	str	r1, [sp, #0]
 8006edc:	a803      	add	r0, sp, #12
 8006ede:	4621      	mov	r1, r4
 8006ee0:	f000 f88e 	bl	8007000 <__kernel_rem_pio2f>
 8006ee4:	2e00      	cmp	r6, #0
 8006ee6:	f6bf af1c 	bge.w	8006d22 <__ieee754_rem_pio2f+0x5a>
 8006eea:	edd4 7a00 	vldr	s15, [r4]
 8006eee:	eef1 7a67 	vneg.f32	s15, s15
 8006ef2:	edc4 7a00 	vstr	s15, [r4]
 8006ef6:	edd4 7a01 	vldr	s15, [r4, #4]
 8006efa:	eef1 7a67 	vneg.f32	s15, s15
 8006efe:	edc4 7a01 	vstr	s15, [r4, #4]
 8006f02:	e779      	b.n	8006df8 <__ieee754_rem_pio2f+0x130>
 8006f04:	2303      	movs	r3, #3
 8006f06:	e7e5      	b.n	8006ed4 <__ieee754_rem_pio2f+0x20c>
 8006f08:	3f490fd8 	.word	0x3f490fd8
 8006f0c:	4016cbe3 	.word	0x4016cbe3
 8006f10:	3fc90f80 	.word	0x3fc90f80
 8006f14:	3fc90fd0 	.word	0x3fc90fd0
 8006f18:	37354443 	.word	0x37354443
 8006f1c:	37354400 	.word	0x37354400
 8006f20:	2e85a308 	.word	0x2e85a308
 8006f24:	43490f80 	.word	0x43490f80
 8006f28:	3f22f984 	.word	0x3f22f984
 8006f2c:	0800774c 	.word	0x0800774c
 8006f30:	2e85a300 	.word	0x2e85a300
 8006f34:	248d3132 	.word	0x248d3132
 8006f38:	43800000 	.word	0x43800000
 8006f3c:	080077cc 	.word	0x080077cc

08006f40 <__kernel_cosf>:
 8006f40:	ee10 3a10 	vmov	r3, s0
 8006f44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f48:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8006f4c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8006f50:	da05      	bge.n	8006f5e <__kernel_cosf+0x1e>
 8006f52:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006f56:	ee17 2a90 	vmov	r2, s15
 8006f5a:	2a00      	cmp	r2, #0
 8006f5c:	d03d      	beq.n	8006fda <__kernel_cosf+0x9a>
 8006f5e:	ee60 5a00 	vmul.f32	s11, s0, s0
 8006f62:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006fe0 <__kernel_cosf+0xa0>
 8006f66:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006fe4 <__kernel_cosf+0xa4>
 8006f6a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8006fe8 <__kernel_cosf+0xa8>
 8006f6e:	4a1f      	ldr	r2, [pc, #124]	; (8006fec <__kernel_cosf+0xac>)
 8006f70:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006f74:	4293      	cmp	r3, r2
 8006f76:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8006ff0 <__kernel_cosf+0xb0>
 8006f7a:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006f7e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8006ff4 <__kernel_cosf+0xb4>
 8006f82:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006f86:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8006ff8 <__kernel_cosf+0xb8>
 8006f8a:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006f8e:	eeb0 7a66 	vmov.f32	s14, s13
 8006f92:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006f96:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8006f9a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8006f9e:	ee67 6a25 	vmul.f32	s13, s14, s11
 8006fa2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8006fa6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006faa:	dc04      	bgt.n	8006fb6 <__kernel_cosf+0x76>
 8006fac:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006fb0:	ee36 0a47 	vsub.f32	s0, s12, s14
 8006fb4:	4770      	bx	lr
 8006fb6:	4a11      	ldr	r2, [pc, #68]	; (8006ffc <__kernel_cosf+0xbc>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	bfda      	itte	le
 8006fbc:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8006fc0:	ee06 3a90 	vmovle	s13, r3
 8006fc4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8006fc8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006fcc:	ee36 0a66 	vsub.f32	s0, s12, s13
 8006fd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006fd4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006fd8:	4770      	bx	lr
 8006fda:	eeb0 0a46 	vmov.f32	s0, s12
 8006fde:	4770      	bx	lr
 8006fe0:	ad47d74e 	.word	0xad47d74e
 8006fe4:	310f74f6 	.word	0x310f74f6
 8006fe8:	3d2aaaab 	.word	0x3d2aaaab
 8006fec:	3e999999 	.word	0x3e999999
 8006ff0:	b493f27c 	.word	0xb493f27c
 8006ff4:	37d00d01 	.word	0x37d00d01
 8006ff8:	bab60b61 	.word	0xbab60b61
 8006ffc:	3f480000 	.word	0x3f480000

08007000 <__kernel_rem_pio2f>:
 8007000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007004:	ed2d 8b04 	vpush	{d8-d9}
 8007008:	b0d9      	sub	sp, #356	; 0x164
 800700a:	4688      	mov	r8, r1
 800700c:	9002      	str	r0, [sp, #8]
 800700e:	49bb      	ldr	r1, [pc, #748]	; (80072fc <__kernel_rem_pio2f+0x2fc>)
 8007010:	9866      	ldr	r0, [sp, #408]	; 0x198
 8007012:	9301      	str	r3, [sp, #4]
 8007014:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8007018:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800701c:	1e59      	subs	r1, r3, #1
 800701e:	1d13      	adds	r3, r2, #4
 8007020:	db27      	blt.n	8007072 <__kernel_rem_pio2f+0x72>
 8007022:	f1b2 0b03 	subs.w	fp, r2, #3
 8007026:	bf48      	it	mi
 8007028:	f102 0b04 	addmi.w	fp, r2, #4
 800702c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8007030:	1c45      	adds	r5, r0, #1
 8007032:	00ec      	lsls	r4, r5, #3
 8007034:	1a47      	subs	r7, r0, r1
 8007036:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800730c <__kernel_rem_pio2f+0x30c>
 800703a:	9403      	str	r4, [sp, #12]
 800703c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8007040:	eb0a 0c01 	add.w	ip, sl, r1
 8007044:	ae1c      	add	r6, sp, #112	; 0x70
 8007046:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800704a:	2400      	movs	r4, #0
 800704c:	4564      	cmp	r4, ip
 800704e:	dd12      	ble.n	8007076 <__kernel_rem_pio2f+0x76>
 8007050:	9b01      	ldr	r3, [sp, #4]
 8007052:	ac1c      	add	r4, sp, #112	; 0x70
 8007054:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007058:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800705c:	f04f 0c00 	mov.w	ip, #0
 8007060:	45d4      	cmp	ip, sl
 8007062:	dc27      	bgt.n	80070b4 <__kernel_rem_pio2f+0xb4>
 8007064:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8007068:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800730c <__kernel_rem_pio2f+0x30c>
 800706c:	4627      	mov	r7, r4
 800706e:	2600      	movs	r6, #0
 8007070:	e016      	b.n	80070a0 <__kernel_rem_pio2f+0xa0>
 8007072:	2000      	movs	r0, #0
 8007074:	e7dc      	b.n	8007030 <__kernel_rem_pio2f+0x30>
 8007076:	42e7      	cmn	r7, r4
 8007078:	bf5d      	ittte	pl
 800707a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800707e:	ee07 3a90 	vmovpl	s15, r3
 8007082:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8007086:	eef0 7a47 	vmovmi.f32	s15, s14
 800708a:	ece6 7a01 	vstmia	r6!, {s15}
 800708e:	3401      	adds	r4, #1
 8007090:	e7dc      	b.n	800704c <__kernel_rem_pio2f+0x4c>
 8007092:	ecf9 6a01 	vldmia	r9!, {s13}
 8007096:	ed97 7a00 	vldr	s14, [r7]
 800709a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800709e:	3601      	adds	r6, #1
 80070a0:	428e      	cmp	r6, r1
 80070a2:	f1a7 0704 	sub.w	r7, r7, #4
 80070a6:	ddf4      	ble.n	8007092 <__kernel_rem_pio2f+0x92>
 80070a8:	eceb 7a01 	vstmia	fp!, {s15}
 80070ac:	f10c 0c01 	add.w	ip, ip, #1
 80070b0:	3404      	adds	r4, #4
 80070b2:	e7d5      	b.n	8007060 <__kernel_rem_pio2f+0x60>
 80070b4:	ab08      	add	r3, sp, #32
 80070b6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80070ba:	eddf 8a93 	vldr	s17, [pc, #588]	; 8007308 <__kernel_rem_pio2f+0x308>
 80070be:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8007304 <__kernel_rem_pio2f+0x304>
 80070c2:	9304      	str	r3, [sp, #16]
 80070c4:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 80070c8:	4656      	mov	r6, sl
 80070ca:	00b3      	lsls	r3, r6, #2
 80070cc:	9305      	str	r3, [sp, #20]
 80070ce:	ab58      	add	r3, sp, #352	; 0x160
 80070d0:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80070d4:	ac08      	add	r4, sp, #32
 80070d6:	ab44      	add	r3, sp, #272	; 0x110
 80070d8:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80070dc:	46a4      	mov	ip, r4
 80070de:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80070e2:	4637      	mov	r7, r6
 80070e4:	2f00      	cmp	r7, #0
 80070e6:	f1a0 0004 	sub.w	r0, r0, #4
 80070ea:	dc4f      	bgt.n	800718c <__kernel_rem_pio2f+0x18c>
 80070ec:	4628      	mov	r0, r5
 80070ee:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80070f2:	f000 fa8d 	bl	8007610 <scalbnf>
 80070f6:	eeb0 8a40 	vmov.f32	s16, s0
 80070fa:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80070fe:	ee28 0a00 	vmul.f32	s0, s16, s0
 8007102:	f000 fa43 	bl	800758c <floorf>
 8007106:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800710a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800710e:	2d00      	cmp	r5, #0
 8007110:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8007114:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8007118:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800711c:	ee17 9a90 	vmov	r9, s15
 8007120:	ee38 8a40 	vsub.f32	s16, s16, s0
 8007124:	dd44      	ble.n	80071b0 <__kernel_rem_pio2f+0x1b0>
 8007126:	f106 3cff 	add.w	ip, r6, #4294967295
 800712a:	ab08      	add	r3, sp, #32
 800712c:	f1c5 0e08 	rsb	lr, r5, #8
 8007130:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8007134:	fa47 f00e 	asr.w	r0, r7, lr
 8007138:	4481      	add	r9, r0
 800713a:	fa00 f00e 	lsl.w	r0, r0, lr
 800713e:	1a3f      	subs	r7, r7, r0
 8007140:	f1c5 0007 	rsb	r0, r5, #7
 8007144:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8007148:	4107      	asrs	r7, r0
 800714a:	2f00      	cmp	r7, #0
 800714c:	dd3f      	ble.n	80071ce <__kernel_rem_pio2f+0x1ce>
 800714e:	f04f 0e00 	mov.w	lr, #0
 8007152:	f109 0901 	add.w	r9, r9, #1
 8007156:	4673      	mov	r3, lr
 8007158:	4576      	cmp	r6, lr
 800715a:	dc6b      	bgt.n	8007234 <__kernel_rem_pio2f+0x234>
 800715c:	2d00      	cmp	r5, #0
 800715e:	dd04      	ble.n	800716a <__kernel_rem_pio2f+0x16a>
 8007160:	2d01      	cmp	r5, #1
 8007162:	d078      	beq.n	8007256 <__kernel_rem_pio2f+0x256>
 8007164:	2d02      	cmp	r5, #2
 8007166:	f000 8081 	beq.w	800726c <__kernel_rem_pio2f+0x26c>
 800716a:	2f02      	cmp	r7, #2
 800716c:	d12f      	bne.n	80071ce <__kernel_rem_pio2f+0x1ce>
 800716e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007172:	ee30 8a48 	vsub.f32	s16, s0, s16
 8007176:	b353      	cbz	r3, 80071ce <__kernel_rem_pio2f+0x1ce>
 8007178:	4628      	mov	r0, r5
 800717a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800717e:	f000 fa47 	bl	8007610 <scalbnf>
 8007182:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8007186:	ee38 8a40 	vsub.f32	s16, s16, s0
 800718a:	e020      	b.n	80071ce <__kernel_rem_pio2f+0x1ce>
 800718c:	ee60 7a28 	vmul.f32	s15, s0, s17
 8007190:	3f01      	subs	r7, #1
 8007192:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800719a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800719e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80071a2:	ecac 0a01 	vstmia	ip!, {s0}
 80071a6:	ed90 0a00 	vldr	s0, [r0]
 80071aa:	ee37 0a80 	vadd.f32	s0, s15, s0
 80071ae:	e799      	b.n	80070e4 <__kernel_rem_pio2f+0xe4>
 80071b0:	d105      	bne.n	80071be <__kernel_rem_pio2f+0x1be>
 80071b2:	1e70      	subs	r0, r6, #1
 80071b4:	ab08      	add	r3, sp, #32
 80071b6:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80071ba:	11ff      	asrs	r7, r7, #7
 80071bc:	e7c5      	b.n	800714a <__kernel_rem_pio2f+0x14a>
 80071be:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80071c2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80071c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071ca:	da31      	bge.n	8007230 <__kernel_rem_pio2f+0x230>
 80071cc:	2700      	movs	r7, #0
 80071ce:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80071d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071d6:	f040 809b 	bne.w	8007310 <__kernel_rem_pio2f+0x310>
 80071da:	1e74      	subs	r4, r6, #1
 80071dc:	46a4      	mov	ip, r4
 80071de:	2000      	movs	r0, #0
 80071e0:	45d4      	cmp	ip, sl
 80071e2:	da4a      	bge.n	800727a <__kernel_rem_pio2f+0x27a>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d07a      	beq.n	80072de <__kernel_rem_pio2f+0x2de>
 80071e8:	ab08      	add	r3, sp, #32
 80071ea:	3d08      	subs	r5, #8
 80071ec:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	f000 8081 	beq.w	80072f8 <__kernel_rem_pio2f+0x2f8>
 80071f6:	4628      	mov	r0, r5
 80071f8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80071fc:	00a5      	lsls	r5, r4, #2
 80071fe:	f000 fa07 	bl	8007610 <scalbnf>
 8007202:	aa44      	add	r2, sp, #272	; 0x110
 8007204:	1d2b      	adds	r3, r5, #4
 8007206:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8007308 <__kernel_rem_pio2f+0x308>
 800720a:	18d1      	adds	r1, r2, r3
 800720c:	4622      	mov	r2, r4
 800720e:	2a00      	cmp	r2, #0
 8007210:	f280 80ae 	bge.w	8007370 <__kernel_rem_pio2f+0x370>
 8007214:	4622      	mov	r2, r4
 8007216:	2a00      	cmp	r2, #0
 8007218:	f2c0 80cc 	blt.w	80073b4 <__kernel_rem_pio2f+0x3b4>
 800721c:	a944      	add	r1, sp, #272	; 0x110
 800721e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8007222:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8007300 <__kernel_rem_pio2f+0x300>
 8007226:	eddf 7a39 	vldr	s15, [pc, #228]	; 800730c <__kernel_rem_pio2f+0x30c>
 800722a:	2000      	movs	r0, #0
 800722c:	1aa1      	subs	r1, r4, r2
 800722e:	e0b6      	b.n	800739e <__kernel_rem_pio2f+0x39e>
 8007230:	2702      	movs	r7, #2
 8007232:	e78c      	b.n	800714e <__kernel_rem_pio2f+0x14e>
 8007234:	6820      	ldr	r0, [r4, #0]
 8007236:	b94b      	cbnz	r3, 800724c <__kernel_rem_pio2f+0x24c>
 8007238:	b118      	cbz	r0, 8007242 <__kernel_rem_pio2f+0x242>
 800723a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800723e:	6020      	str	r0, [r4, #0]
 8007240:	2001      	movs	r0, #1
 8007242:	f10e 0e01 	add.w	lr, lr, #1
 8007246:	3404      	adds	r4, #4
 8007248:	4603      	mov	r3, r0
 800724a:	e785      	b.n	8007158 <__kernel_rem_pio2f+0x158>
 800724c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8007250:	6020      	str	r0, [r4, #0]
 8007252:	4618      	mov	r0, r3
 8007254:	e7f5      	b.n	8007242 <__kernel_rem_pio2f+0x242>
 8007256:	1e74      	subs	r4, r6, #1
 8007258:	a808      	add	r0, sp, #32
 800725a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800725e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8007262:	f10d 0c20 	add.w	ip, sp, #32
 8007266:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800726a:	e77e      	b.n	800716a <__kernel_rem_pio2f+0x16a>
 800726c:	1e74      	subs	r4, r6, #1
 800726e:	a808      	add	r0, sp, #32
 8007270:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8007274:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8007278:	e7f3      	b.n	8007262 <__kernel_rem_pio2f+0x262>
 800727a:	ab08      	add	r3, sp, #32
 800727c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8007280:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007284:	4318      	orrs	r0, r3
 8007286:	e7ab      	b.n	80071e0 <__kernel_rem_pio2f+0x1e0>
 8007288:	f10c 0c01 	add.w	ip, ip, #1
 800728c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8007290:	2c00      	cmp	r4, #0
 8007292:	d0f9      	beq.n	8007288 <__kernel_rem_pio2f+0x288>
 8007294:	9b05      	ldr	r3, [sp, #20]
 8007296:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800729a:	eb0d 0003 	add.w	r0, sp, r3
 800729e:	9b01      	ldr	r3, [sp, #4]
 80072a0:	18f4      	adds	r4, r6, r3
 80072a2:	ab1c      	add	r3, sp, #112	; 0x70
 80072a4:	1c77      	adds	r7, r6, #1
 80072a6:	384c      	subs	r0, #76	; 0x4c
 80072a8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80072ac:	4466      	add	r6, ip
 80072ae:	42be      	cmp	r6, r7
 80072b0:	f6ff af0b 	blt.w	80070ca <__kernel_rem_pio2f+0xca>
 80072b4:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 80072b8:	f8dd e008 	ldr.w	lr, [sp, #8]
 80072bc:	ee07 3a90 	vmov	s15, r3
 80072c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80072c4:	f04f 0c00 	mov.w	ip, #0
 80072c8:	ece4 7a01 	vstmia	r4!, {s15}
 80072cc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800730c <__kernel_rem_pio2f+0x30c>
 80072d0:	46a1      	mov	r9, r4
 80072d2:	458c      	cmp	ip, r1
 80072d4:	dd07      	ble.n	80072e6 <__kernel_rem_pio2f+0x2e6>
 80072d6:	ece0 7a01 	vstmia	r0!, {s15}
 80072da:	3701      	adds	r7, #1
 80072dc:	e7e7      	b.n	80072ae <__kernel_rem_pio2f+0x2ae>
 80072de:	9804      	ldr	r0, [sp, #16]
 80072e0:	f04f 0c01 	mov.w	ip, #1
 80072e4:	e7d2      	b.n	800728c <__kernel_rem_pio2f+0x28c>
 80072e6:	ecfe 6a01 	vldmia	lr!, {s13}
 80072ea:	ed39 7a01 	vldmdb	r9!, {s14}
 80072ee:	f10c 0c01 	add.w	ip, ip, #1
 80072f2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80072f6:	e7ec      	b.n	80072d2 <__kernel_rem_pio2f+0x2d2>
 80072f8:	3c01      	subs	r4, #1
 80072fa:	e775      	b.n	80071e8 <__kernel_rem_pio2f+0x1e8>
 80072fc:	08007b10 	.word	0x08007b10
 8007300:	08007ae4 	.word	0x08007ae4
 8007304:	43800000 	.word	0x43800000
 8007308:	3b800000 	.word	0x3b800000
 800730c:	00000000 	.word	0x00000000
 8007310:	9b03      	ldr	r3, [sp, #12]
 8007312:	eeb0 0a48 	vmov.f32	s0, s16
 8007316:	1a98      	subs	r0, r3, r2
 8007318:	f000 f97a 	bl	8007610 <scalbnf>
 800731c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8007304 <__kernel_rem_pio2f+0x304>
 8007320:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8007324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007328:	db19      	blt.n	800735e <__kernel_rem_pio2f+0x35e>
 800732a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8007308 <__kernel_rem_pio2f+0x308>
 800732e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007332:	aa08      	add	r2, sp, #32
 8007334:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007338:	1c74      	adds	r4, r6, #1
 800733a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800733e:	3508      	adds	r5, #8
 8007340:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007344:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007348:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800734c:	ee10 3a10 	vmov	r3, s0
 8007350:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8007354:	ee17 3a90 	vmov	r3, s15
 8007358:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800735c:	e74b      	b.n	80071f6 <__kernel_rem_pio2f+0x1f6>
 800735e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007362:	aa08      	add	r2, sp, #32
 8007364:	ee10 3a10 	vmov	r3, s0
 8007368:	4634      	mov	r4, r6
 800736a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800736e:	e742      	b.n	80071f6 <__kernel_rem_pio2f+0x1f6>
 8007370:	a808      	add	r0, sp, #32
 8007372:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8007376:	9001      	str	r0, [sp, #4]
 8007378:	ee07 0a90 	vmov	s15, r0
 800737c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007380:	3a01      	subs	r2, #1
 8007382:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007386:	ee20 0a07 	vmul.f32	s0, s0, s14
 800738a:	ed61 7a01 	vstmdb	r1!, {s15}
 800738e:	e73e      	b.n	800720e <__kernel_rem_pio2f+0x20e>
 8007390:	ecfc 6a01 	vldmia	ip!, {s13}
 8007394:	ecb6 7a01 	vldmia	r6!, {s14}
 8007398:	eee6 7a87 	vfma.f32	s15, s13, s14
 800739c:	3001      	adds	r0, #1
 800739e:	4550      	cmp	r0, sl
 80073a0:	dc01      	bgt.n	80073a6 <__kernel_rem_pio2f+0x3a6>
 80073a2:	4288      	cmp	r0, r1
 80073a4:	ddf4      	ble.n	8007390 <__kernel_rem_pio2f+0x390>
 80073a6:	a858      	add	r0, sp, #352	; 0x160
 80073a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80073ac:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80073b0:	3a01      	subs	r2, #1
 80073b2:	e730      	b.n	8007216 <__kernel_rem_pio2f+0x216>
 80073b4:	9a66      	ldr	r2, [sp, #408]	; 0x198
 80073b6:	2a02      	cmp	r2, #2
 80073b8:	dc09      	bgt.n	80073ce <__kernel_rem_pio2f+0x3ce>
 80073ba:	2a00      	cmp	r2, #0
 80073bc:	dc2a      	bgt.n	8007414 <__kernel_rem_pio2f+0x414>
 80073be:	d043      	beq.n	8007448 <__kernel_rem_pio2f+0x448>
 80073c0:	f009 0007 	and.w	r0, r9, #7
 80073c4:	b059      	add	sp, #356	; 0x164
 80073c6:	ecbd 8b04 	vpop	{d8-d9}
 80073ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ce:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80073d0:	2b03      	cmp	r3, #3
 80073d2:	d1f5      	bne.n	80073c0 <__kernel_rem_pio2f+0x3c0>
 80073d4:	ab30      	add	r3, sp, #192	; 0xc0
 80073d6:	442b      	add	r3, r5
 80073d8:	461a      	mov	r2, r3
 80073da:	4619      	mov	r1, r3
 80073dc:	4620      	mov	r0, r4
 80073de:	2800      	cmp	r0, #0
 80073e0:	f1a1 0104 	sub.w	r1, r1, #4
 80073e4:	dc51      	bgt.n	800748a <__kernel_rem_pio2f+0x48a>
 80073e6:	4621      	mov	r1, r4
 80073e8:	2901      	cmp	r1, #1
 80073ea:	f1a2 0204 	sub.w	r2, r2, #4
 80073ee:	dc5c      	bgt.n	80074aa <__kernel_rem_pio2f+0x4aa>
 80073f0:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800730c <__kernel_rem_pio2f+0x30c>
 80073f4:	3304      	adds	r3, #4
 80073f6:	2c01      	cmp	r4, #1
 80073f8:	dc67      	bgt.n	80074ca <__kernel_rem_pio2f+0x4ca>
 80073fa:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 80073fe:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8007402:	2f00      	cmp	r7, #0
 8007404:	d167      	bne.n	80074d6 <__kernel_rem_pio2f+0x4d6>
 8007406:	edc8 6a00 	vstr	s13, [r8]
 800740a:	ed88 7a01 	vstr	s14, [r8, #4]
 800740e:	edc8 7a02 	vstr	s15, [r8, #8]
 8007412:	e7d5      	b.n	80073c0 <__kernel_rem_pio2f+0x3c0>
 8007414:	aa30      	add	r2, sp, #192	; 0xc0
 8007416:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800730c <__kernel_rem_pio2f+0x30c>
 800741a:	4413      	add	r3, r2
 800741c:	4622      	mov	r2, r4
 800741e:	2a00      	cmp	r2, #0
 8007420:	da24      	bge.n	800746c <__kernel_rem_pio2f+0x46c>
 8007422:	b34f      	cbz	r7, 8007478 <__kernel_rem_pio2f+0x478>
 8007424:	eef1 7a47 	vneg.f32	s15, s14
 8007428:	edc8 7a00 	vstr	s15, [r8]
 800742c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8007430:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007434:	aa31      	add	r2, sp, #196	; 0xc4
 8007436:	2301      	movs	r3, #1
 8007438:	429c      	cmp	r4, r3
 800743a:	da20      	bge.n	800747e <__kernel_rem_pio2f+0x47e>
 800743c:	b10f      	cbz	r7, 8007442 <__kernel_rem_pio2f+0x442>
 800743e:	eef1 7a67 	vneg.f32	s15, s15
 8007442:	edc8 7a01 	vstr	s15, [r8, #4]
 8007446:	e7bb      	b.n	80073c0 <__kernel_rem_pio2f+0x3c0>
 8007448:	aa30      	add	r2, sp, #192	; 0xc0
 800744a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800730c <__kernel_rem_pio2f+0x30c>
 800744e:	4413      	add	r3, r2
 8007450:	2c00      	cmp	r4, #0
 8007452:	da05      	bge.n	8007460 <__kernel_rem_pio2f+0x460>
 8007454:	b10f      	cbz	r7, 800745a <__kernel_rem_pio2f+0x45a>
 8007456:	eef1 7a67 	vneg.f32	s15, s15
 800745a:	edc8 7a00 	vstr	s15, [r8]
 800745e:	e7af      	b.n	80073c0 <__kernel_rem_pio2f+0x3c0>
 8007460:	ed33 7a01 	vldmdb	r3!, {s14}
 8007464:	3c01      	subs	r4, #1
 8007466:	ee77 7a87 	vadd.f32	s15, s15, s14
 800746a:	e7f1      	b.n	8007450 <__kernel_rem_pio2f+0x450>
 800746c:	ed73 7a01 	vldmdb	r3!, {s15}
 8007470:	3a01      	subs	r2, #1
 8007472:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007476:	e7d2      	b.n	800741e <__kernel_rem_pio2f+0x41e>
 8007478:	eef0 7a47 	vmov.f32	s15, s14
 800747c:	e7d4      	b.n	8007428 <__kernel_rem_pio2f+0x428>
 800747e:	ecb2 7a01 	vldmia	r2!, {s14}
 8007482:	3301      	adds	r3, #1
 8007484:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007488:	e7d6      	b.n	8007438 <__kernel_rem_pio2f+0x438>
 800748a:	edd1 7a00 	vldr	s15, [r1]
 800748e:	edd1 6a01 	vldr	s13, [r1, #4]
 8007492:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007496:	3801      	subs	r0, #1
 8007498:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800749c:	ed81 7a00 	vstr	s14, [r1]
 80074a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074a4:	edc1 7a01 	vstr	s15, [r1, #4]
 80074a8:	e799      	b.n	80073de <__kernel_rem_pio2f+0x3de>
 80074aa:	edd2 7a00 	vldr	s15, [r2]
 80074ae:	edd2 6a01 	vldr	s13, [r2, #4]
 80074b2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80074b6:	3901      	subs	r1, #1
 80074b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80074bc:	ed82 7a00 	vstr	s14, [r2]
 80074c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074c4:	edc2 7a01 	vstr	s15, [r2, #4]
 80074c8:	e78e      	b.n	80073e8 <__kernel_rem_pio2f+0x3e8>
 80074ca:	ed33 7a01 	vldmdb	r3!, {s14}
 80074ce:	3c01      	subs	r4, #1
 80074d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80074d4:	e78f      	b.n	80073f6 <__kernel_rem_pio2f+0x3f6>
 80074d6:	eef1 6a66 	vneg.f32	s13, s13
 80074da:	eeb1 7a47 	vneg.f32	s14, s14
 80074de:	edc8 6a00 	vstr	s13, [r8]
 80074e2:	ed88 7a01 	vstr	s14, [r8, #4]
 80074e6:	eef1 7a67 	vneg.f32	s15, s15
 80074ea:	e790      	b.n	800740e <__kernel_rem_pio2f+0x40e>

080074ec <__kernel_sinf>:
 80074ec:	ee10 3a10 	vmov	r3, s0
 80074f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074f4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80074f8:	da04      	bge.n	8007504 <__kernel_sinf+0x18>
 80074fa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80074fe:	ee17 3a90 	vmov	r3, s15
 8007502:	b35b      	cbz	r3, 800755c <__kernel_sinf+0x70>
 8007504:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007508:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007560 <__kernel_sinf+0x74>
 800750c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8007564 <__kernel_sinf+0x78>
 8007510:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007514:	eddf 7a14 	vldr	s15, [pc, #80]	; 8007568 <__kernel_sinf+0x7c>
 8007518:	eee6 7a07 	vfma.f32	s15, s12, s14
 800751c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800756c <__kernel_sinf+0x80>
 8007520:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007524:	eddf 7a12 	vldr	s15, [pc, #72]	; 8007570 <__kernel_sinf+0x84>
 8007528:	ee60 6a07 	vmul.f32	s13, s0, s14
 800752c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007530:	b930      	cbnz	r0, 8007540 <__kernel_sinf+0x54>
 8007532:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8007574 <__kernel_sinf+0x88>
 8007536:	eea7 6a27 	vfma.f32	s12, s14, s15
 800753a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800753e:	4770      	bx	lr
 8007540:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007544:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8007548:	eee0 7a86 	vfma.f32	s15, s1, s12
 800754c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8007550:	eddf 7a09 	vldr	s15, [pc, #36]	; 8007578 <__kernel_sinf+0x8c>
 8007554:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8007558:	ee30 0a60 	vsub.f32	s0, s0, s1
 800755c:	4770      	bx	lr
 800755e:	bf00      	nop
 8007560:	2f2ec9d3 	.word	0x2f2ec9d3
 8007564:	b2d72f34 	.word	0xb2d72f34
 8007568:	3638ef1b 	.word	0x3638ef1b
 800756c:	b9500d01 	.word	0xb9500d01
 8007570:	3c088889 	.word	0x3c088889
 8007574:	be2aaaab 	.word	0xbe2aaaab
 8007578:	3e2aaaab 	.word	0x3e2aaaab

0800757c <fabsf>:
 800757c:	ee10 3a10 	vmov	r3, s0
 8007580:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007584:	ee00 3a10 	vmov	s0, r3
 8007588:	4770      	bx	lr
	...

0800758c <floorf>:
 800758c:	ee10 3a10 	vmov	r3, s0
 8007590:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007594:	3a7f      	subs	r2, #127	; 0x7f
 8007596:	2a16      	cmp	r2, #22
 8007598:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800759c:	dc2a      	bgt.n	80075f4 <floorf+0x68>
 800759e:	2a00      	cmp	r2, #0
 80075a0:	da11      	bge.n	80075c6 <floorf+0x3a>
 80075a2:	eddf 7a18 	vldr	s15, [pc, #96]	; 8007604 <floorf+0x78>
 80075a6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80075aa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80075ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075b2:	dd05      	ble.n	80075c0 <floorf+0x34>
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	da23      	bge.n	8007600 <floorf+0x74>
 80075b8:	4a13      	ldr	r2, [pc, #76]	; (8007608 <floorf+0x7c>)
 80075ba:	2900      	cmp	r1, #0
 80075bc:	bf18      	it	ne
 80075be:	4613      	movne	r3, r2
 80075c0:	ee00 3a10 	vmov	s0, r3
 80075c4:	4770      	bx	lr
 80075c6:	4911      	ldr	r1, [pc, #68]	; (800760c <floorf+0x80>)
 80075c8:	4111      	asrs	r1, r2
 80075ca:	420b      	tst	r3, r1
 80075cc:	d0fa      	beq.n	80075c4 <floorf+0x38>
 80075ce:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8007604 <floorf+0x78>
 80075d2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80075d6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80075da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075de:	ddef      	ble.n	80075c0 <floorf+0x34>
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	bfbe      	ittt	lt
 80075e4:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80075e8:	fa40 f202 	asrlt.w	r2, r0, r2
 80075ec:	189b      	addlt	r3, r3, r2
 80075ee:	ea23 0301 	bic.w	r3, r3, r1
 80075f2:	e7e5      	b.n	80075c0 <floorf+0x34>
 80075f4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80075f8:	d3e4      	bcc.n	80075c4 <floorf+0x38>
 80075fa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80075fe:	4770      	bx	lr
 8007600:	2300      	movs	r3, #0
 8007602:	e7dd      	b.n	80075c0 <floorf+0x34>
 8007604:	7149f2ca 	.word	0x7149f2ca
 8007608:	bf800000 	.word	0xbf800000
 800760c:	007fffff 	.word	0x007fffff

08007610 <scalbnf>:
 8007610:	ee10 3a10 	vmov	r3, s0
 8007614:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8007618:	d025      	beq.n	8007666 <scalbnf+0x56>
 800761a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800761e:	d302      	bcc.n	8007626 <scalbnf+0x16>
 8007620:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007624:	4770      	bx	lr
 8007626:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800762a:	d122      	bne.n	8007672 <scalbnf+0x62>
 800762c:	4b2a      	ldr	r3, [pc, #168]	; (80076d8 <scalbnf+0xc8>)
 800762e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80076dc <scalbnf+0xcc>
 8007632:	4298      	cmp	r0, r3
 8007634:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007638:	db16      	blt.n	8007668 <scalbnf+0x58>
 800763a:	ee10 3a10 	vmov	r3, s0
 800763e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007642:	3a19      	subs	r2, #25
 8007644:	4402      	add	r2, r0
 8007646:	2afe      	cmp	r2, #254	; 0xfe
 8007648:	dd15      	ble.n	8007676 <scalbnf+0x66>
 800764a:	ee10 3a10 	vmov	r3, s0
 800764e:	eddf 7a24 	vldr	s15, [pc, #144]	; 80076e0 <scalbnf+0xd0>
 8007652:	eddf 6a24 	vldr	s13, [pc, #144]	; 80076e4 <scalbnf+0xd4>
 8007656:	2b00      	cmp	r3, #0
 8007658:	eeb0 7a67 	vmov.f32	s14, s15
 800765c:	bfb8      	it	lt
 800765e:	eef0 7a66 	vmovlt.f32	s15, s13
 8007662:	ee27 0a27 	vmul.f32	s0, s14, s15
 8007666:	4770      	bx	lr
 8007668:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80076e8 <scalbnf+0xd8>
 800766c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007670:	4770      	bx	lr
 8007672:	0dd2      	lsrs	r2, r2, #23
 8007674:	e7e6      	b.n	8007644 <scalbnf+0x34>
 8007676:	2a00      	cmp	r2, #0
 8007678:	dd06      	ble.n	8007688 <scalbnf+0x78>
 800767a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800767e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007682:	ee00 3a10 	vmov	s0, r3
 8007686:	4770      	bx	lr
 8007688:	f112 0f16 	cmn.w	r2, #22
 800768c:	da1a      	bge.n	80076c4 <scalbnf+0xb4>
 800768e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007692:	4298      	cmp	r0, r3
 8007694:	ee10 3a10 	vmov	r3, s0
 8007698:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800769c:	dd0a      	ble.n	80076b4 <scalbnf+0xa4>
 800769e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80076e0 <scalbnf+0xd0>
 80076a2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80076e4 <scalbnf+0xd4>
 80076a6:	eef0 7a40 	vmov.f32	s15, s0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	bf18      	it	ne
 80076ae:	eeb0 0a47 	vmovne.f32	s0, s14
 80076b2:	e7db      	b.n	800766c <scalbnf+0x5c>
 80076b4:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80076e8 <scalbnf+0xd8>
 80076b8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80076ec <scalbnf+0xdc>
 80076bc:	eef0 7a40 	vmov.f32	s15, s0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	e7f3      	b.n	80076ac <scalbnf+0x9c>
 80076c4:	3219      	adds	r2, #25
 80076c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80076ca:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80076ce:	eddf 7a08 	vldr	s15, [pc, #32]	; 80076f0 <scalbnf+0xe0>
 80076d2:	ee07 3a10 	vmov	s14, r3
 80076d6:	e7c4      	b.n	8007662 <scalbnf+0x52>
 80076d8:	ffff3cb0 	.word	0xffff3cb0
 80076dc:	4c000000 	.word	0x4c000000
 80076e0:	7149f2ca 	.word	0x7149f2ca
 80076e4:	f149f2ca 	.word	0xf149f2ca
 80076e8:	0da24260 	.word	0x0da24260
 80076ec:	8da24260 	.word	0x8da24260
 80076f0:	33000000 	.word	0x33000000

080076f4 <_init>:
 80076f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076f6:	bf00      	nop
 80076f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076fa:	bc08      	pop	{r3}
 80076fc:	469e      	mov	lr, r3
 80076fe:	4770      	bx	lr

08007700 <_fini>:
 8007700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007702:	bf00      	nop
 8007704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007706:	bc08      	pop	{r3}
 8007708:	469e      	mov	lr, r3
 800770a:	4770      	bx	lr
