Array size: 3 x 3 logic blocks.

Routing:

Net 0 (N1)

SOURCE (1,0)  Pad: 1  
  OPIN (1,0)  Pad: 1  
 CHANX (1,0)  Track: 3  
  IPIN (1,1)  Pin: 2  
  SINK (1,1)  Class: 0  
 CHANX (1,0)  Track: 3  
 CHANY (0,1)  Track: 2  
 CHANY (0,2)  Track: 2  
  IPIN (1,2)  Pin: 3  
  SINK (1,2)  Class: 0  
 CHANY (0,2)  Track: 2  
 CHANX (1,2)  Track: 2  
 CHANX (2,2)  Track: 2  
  IPIN (2,2)  Pin: 0  
  SINK (2,2)  Class: 0  


Net 1 (N2)

SOURCE (3,0)  Pad: 1  
  OPIN (3,0)  Pad: 1  
 CHANX (3,0)  Track: 3  
 CHANY (2,1)  Track: 2  
 CHANY (2,2)  Track: 2  
  IPIN (3,2)  Pin: 3  
  SINK (3,2)  Class: 0  
 CHANY (2,2)  Track: 2  
  IPIN (2,2)  Pin: 1  
  SINK (2,2)  Class: 0  
 CHANY (2,1)  Track: 2  
  IPIN (2,1)  Pin: 1  
  SINK (2,1)  Class: 0  


Net 2 (N8)

SOURCE (2,1)  Class: 1  
  OPIN (2,1)  Pin: 5  
 CHANY (2,1)  Track: 1  
  IPIN (3,1)  Pin: 3  
  SINK (3,1)  Class: 0  


Net 3 (N3)

SOURCE (1,1)  Class: 1  
  OPIN (1,1)  Pin: 5  
 CHANY (1,1)  Track: 2  
  IPIN (2,1)  Pin: 3  
  SINK (2,1)  Class: 0  


Net 4 (N4)

SOURCE (3,2)  Class: 1  
  OPIN (3,2)  Pin: 6  
 CHANX (3,1)  Track: 3  
  IPIN (3,1)  Pin: 0  
  SINK (3,1)  Class: 0  


Net 5 (N5)

SOURCE (1,2)  Class: 1  
  OPIN (1,2)  Pin: 5  
 CHANY (1,2)  Track: 1  
 CHANX (2,1)  Track: 0  
  IPIN (2,1)  Pin: 0  
  SINK (2,1)  Class: 0  


Net 6 (N6)

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 5  
 CHANY (2,2)  Track: 1  
 CHANX (3,1)  Track: 0  
 CHANY (3,1)  Track: 1  
  IPIN (3,1)  Pin: 1  
  SINK (3,1)  Class: 0  


Net 7 (N9)

SOURCE (3,1)  Class: 1  
  OPIN (3,1)  Pin: 5  
 CHANY (3,1)  Track: 2  
  IPIN (4,1)  Pad: 0  
  SINK (4,1)  Pad: 0  
