#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Apr  3 12:24:01 2024
# Process ID: 5105
# Current directory: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 1715.476 MHz, CPU Physical cores: 4, Host memory: 16712 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.289 ; gain = 8.023 ; free physical = 8070 ; free virtual = 13352
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/B_RNI_HLS/output/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_1_0/design_1_RNI_1_0.dcp' for cell 'design_1_i/RNI_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 1722.039 ; gain = 0.000 ; free physical = 7661 ; free virtual = 12944
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.523 ; gain = 0.000 ; free physical = 7531 ; free virtual = 12815
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2066.523 ; gain = 727.641 ; free physical = 7531 ; free virtual = 12815
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2066.523 ; gain = 0.000 ; free physical = 7518 ; free virtual = 12802

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a1c64252

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2481.113 ; gain = 414.590 ; free physical = 7078 ; free virtual = 12376

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b0816de0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2767.941 ; gain = 0.000 ; free physical = 6791 ; free virtual = 12090
INFO: [Opt 31-389] Phase Retarget created 77 cells and removed 170 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 19 load pin(s).
Phase 2 Constant propagation | Checksum: 21125f06c

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2767.941 ; gain = 0.000 ; free physical = 6791 ; free virtual = 12090
INFO: [Opt 31-389] Phase Constant propagation created 207 cells and removed 799 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 235801026

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2767.941 ; gain = 0.000 ; free physical = 6791 ; free virtual = 12090
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 308 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 235801026

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2799.957 ; gain = 32.016 ; free physical = 6791 ; free virtual = 12090
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1eaf093d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.957 ; gain = 32.016 ; free physical = 6791 ; free virtual = 12090
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1762025d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.957 ; gain = 32.016 ; free physical = 6791 ; free virtual = 12090
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              77  |             170  |                                             27  |
|  Constant propagation         |             207  |             799  |                                             27  |
|  Sweep                        |               0  |             308  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.957 ; gain = 0.000 ; free physical = 6791 ; free virtual = 12090
Ending Logic Optimization Task | Checksum: 16e8821df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.957 ; gain = 32.016 ; free physical = 6791 ; free virtual = 12090

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1d7a79036

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6687 ; free virtual = 11990
Ending Power Optimization Task | Checksum: 1d7a79036

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3048.840 ; gain = 248.883 ; free physical = 6687 ; free virtual = 11990

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d7a79036

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6687 ; free virtual = 11990

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6687 ; free virtual = 11990
Ending Netlist Obfuscation Task | Checksum: 13af405d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6687 ; free virtual = 11990
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.840 ; gain = 982.316 ; free physical = 6687 ; free virtual = 11990
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6680 ; free virtual = 11986
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6679 ; free virtual = 11986
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1328427bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6679 ; free virtual = 11986
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6679 ; free virtual = 11986

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 578592ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6678 ; free virtual = 11986

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 181c88789

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6676 ; free virtual = 11985

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 181c88789

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6676 ; free virtual = 11985
Phase 1 Placer Initialization | Checksum: 181c88789

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6676 ; free virtual = 11985

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1703fbdec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6681 ; free virtual = 11990

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16226a2ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6680 ; free virtual = 11990

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16226a2ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6680 ; free virtual = 11990

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11d9d487e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6661 ; free virtual = 11971

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 292 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 104 nets or LUTs. Breaked 0 LUT, combined 104 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6660 ; free virtual = 11971

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            104  |                   104  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            104  |                   104  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 104c4229c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971
Phase 2.4 Global Placement Core | Checksum: 10e132a2d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971
Phase 2 Global Placement | Checksum: 10e132a2d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1062c341e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bee91803

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24d2e0ed8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b9c88c8f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2728b1f77

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 282dde937

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20d072be3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971
Phase 3 Detail Placement | Checksum: 20d072be3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6659 ; free virtual = 11971

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 118b0bc09

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.814 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12093b2aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 12093b2aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965
Phase 4.1.1.1 BUFG Insertion | Checksum: 118b0bc09

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.814. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 194b777dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965
Phase 4.1 Post Commit Optimization | Checksum: 194b777dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 194b777dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 194b777dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965
Phase 4.3 Placer Reporting | Checksum: 194b777dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc20282b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965
Ending Placer Task | Checksum: 14f8c84e2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6653 ; free virtual = 11965
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6654 ; free virtual = 11966
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6658 ; free virtual = 11970
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6645 ; free virtual = 11967
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6655 ; free virtual = 11971
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6630 ; free virtual = 11955
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fcb5ff08 ConstDB: 0 ShapeSum: 52d685da RouteDB: 0
Post Restoration Checksum: NetGraph: 41e46145 | NumContArr: 700d8003 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: cafc36f5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6527 ; free virtual = 11849

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cafc36f5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6527 ; free virtual = 11849

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cafc36f5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6527 ; free virtual = 11849
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f9e4b0c6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.771 | TNS=0.000  | WHS=-0.201 | THS=-94.810|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5241
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5241
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12d8973cd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12d8973cd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823
Phase 3 Initial Routing | Checksum: d221de60

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.727 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c95bac9a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.727 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 186840ed0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823
Phase 4 Rip-up And Reroute | Checksum: 186840ed0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 186840ed0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 186840ed0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823
Phase 5 Delay and Skew Optimization | Checksum: 186840ed0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15d381db8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.842 | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f95aa3fe

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823
Phase 6 Post Hold Fix | Checksum: f95aa3fe

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.7245 %
  Global Horizontal Routing Utilization  = 0.901876 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 129bb329a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 129bb329a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10018e62d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.842 | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10018e62d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: fedbe3e0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 3048.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 11823
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3166.539 ; gain = 0.000 ; free physical = 6428 ; free virtual = 11767
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 12:25:29 2024...
