<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SILowerI1Copies.cpp source code [llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SILowerI1Copies.cpp.html'>SILowerI1Copies.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SILowerI1Copies.cpp - Lower I1 Copies -----------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass lowers all occurrences of i1 values (with a vreg_1 register class)</i></td></tr>
<tr><th id="10">10</th><td><i>// to lane masks (64-bit scalar registers). The pass assumes machine SSA form</i></td></tr>
<tr><th id="11">11</th><td><i>// and a wave-level control flow graph.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>// Before this pass, values that are semantically i1 and are defined and used</i></td></tr>
<tr><th id="14">14</th><td><i>// within the same basic block are already represented as lane masks in scalar</i></td></tr>
<tr><th id="15">15</th><td><i>// registers. However, values that cross basic blocks are always transferred</i></td></tr>
<tr><th id="16">16</th><td><i>// between basic blocks in vreg_1 virtual registers and are lowered by this</i></td></tr>
<tr><th id="17">17</th><td><i>// pass.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// The only instructions that use or define vreg_1 virtual registers are COPY,</i></td></tr>
<tr><th id="20">20</th><td><i>// PHI, and IMPLICIT_DEF.</i></td></tr>
<tr><th id="21">21</th><td><i>//</i></td></tr>
<tr><th id="22">22</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachinePostDominators.h.html">"llvm/CodeGen/MachinePostDominators.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html">"llvm/CodeGen/MachineSSAUpdater.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-i1-copies"</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>static</em> <em>unsigned</em> <a class="tu decl" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-type='unsigned int createLaneMaskReg(llvm::MachineFunction &amp; MF)' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>);</td></tr>
<tr><th id="44">44</th><td><em>static</em> <em>unsigned</em> <a class="tu decl" href="#_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-type='unsigned int insertUndefLaneMask(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB">MBB</dfn>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>namespace</b> {</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="49">49</th><td><b>public</b>:</td></tr>
<tr><th id="50">50</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::ID" title='(anonymous namespace)::SILowerI1Copies::ID' data-type='char' data-ref="(anonymousnamespace)::SILowerI1Copies::ID">ID</dfn>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>private</b>:</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::DT" title='(anonymous namespace)::SILowerI1Copies::DT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::SILowerI1Copies::DT">DT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-type='llvm::MachinePostDominatorTree *' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT">PDT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="57">57</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::ST" title='(anonymous namespace)::SILowerI1Copies::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::SILowerI1Copies::ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="58">58</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SILowerI1Copies::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" title='(anonymous namespace)::SILowerI1Copies::ConstrainRegs' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs">ConstrainRegs</dfn>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>public</b>:</td></tr>
<tr><th id="63">63</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev" title='(anonymous namespace)::SILowerI1Copies::SILowerI1Copies' data-type='void (anonymous namespace)::SILowerI1Copies::SILowerI1Copies()' data-ref="_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev">SILowerI1Copies</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::ID" title='(anonymous namespace)::SILowerI1Copies::ID' data-use='a' data-ref="(anonymousnamespace)::SILowerI1Copies::ID">ID</a>) {</td></tr>
<tr><th id="64">64</th><td>    <a class="ref" href="#402" title='llvm::initializeSILowerI1CopiesPass' data-ref="_ZN4llvm29initializeSILowerI1CopiesPassERNS_12PassRegistryE">initializeSILowerI1CopiesPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILowerI1Copies::runOnMachineFunction' data-type='bool (anonymous namespace)::SILowerI1Copies::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) override;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SILowerI1Copies11getPassNameEv" title='(anonymous namespace)::SILowerI1Copies::getPassName' data-type='llvm::StringRef (anonymous namespace)::SILowerI1Copies::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Lower i1 Copies"</q>; }</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SILowerI1Copies16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SILowerI1Copies::getAnalysisUsage' data-type='void (anonymous namespace)::SILowerI1Copies::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="4AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="4AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="72">72</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="73">73</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="74">74</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="75">75</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU">AU</a></span>);</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>private</b>:</td></tr>
<tr><th id="79">79</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1' data-type='void (anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev">lowerCopiesFromI1</a>();</td></tr>
<tr><th id="80">80</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" title='(anonymous namespace)::SILowerI1Copies::lowerPhis' data-type='void (anonymous namespace)::SILowerI1Copies::lowerPhis()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv">lowerPhis</a>();</td></tr>
<tr><th id="81">81</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesToI1' data-type='void (anonymous namespace)::SILowerI1Copies::lowerCopiesToI1()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev">lowerCopiesToI1</a>();</td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb" title='(anonymous namespace)::SILowerI1Copies::isConstantLaneMask' data-type='bool (anonymous namespace)::SILowerI1Copies::isConstantLaneMask(unsigned int Reg, bool &amp; Val) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb">isConstantLaneMask</a>(<em>unsigned</em> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='unsigned int' data-ref="5Reg">Reg</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="6Val" title='Val' data-type='bool &amp;' data-ref="6Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="83">83</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-type='void (anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::DebugLoc &amp; DL, unsigned int DstReg, unsigned int PrevReg, unsigned int CurReg)' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB">MBB</dfn>,</td></tr>
<tr><th id="84">84</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="8I" title='I' data-type='MachineBasicBlock::iterator' data-ref="8I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="9DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="9DL">DL</dfn>,</td></tr>
<tr><th id="85">85</th><td>                           <em>unsigned</em> <dfn class="local col0 decl" id="10DstReg" title='DstReg' data-type='unsigned int' data-ref="10DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11PrevReg" title='PrevReg' data-type='unsigned int' data-ref="11PrevReg">PrevReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12CurReg" title='CurReg' data-type='unsigned int' data-ref="12CurReg">CurReg</dfn>);</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="87">87</th><td>  <a class="tu decl" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd(llvm::MachineBasicBlock &amp; MBB) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">getSaluInsertionAtEnd</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="13MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="13MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" title='(anonymous namespace)::SILowerI1Copies::isLaneMaskReg' data-type='bool (anonymous namespace)::SILowerI1Copies::isLaneMaskReg(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj">isLaneMaskReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> TII-&gt;getRegisterInfo().isSGPRReg(*MRI, Reg) &amp;&amp;</td></tr>
<tr><th id="91">91</th><td>           TII-&gt;getRegisterInfo().<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(Reg, *MRI) ==</td></tr>
<tr><th id="92">92</th><td>               <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;getWavefrontSize();</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// Helper class that determines the relationship between incoming values of a</i></td></tr>
<tr><th id="97">97</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// phi in the control flow graph to determine where an incoming value can</i></td></tr>
<tr><th id="98">98</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// simply be taken as a scalar lane mask as-is, and where it needs to be</i></td></tr>
<tr><th id="99">99</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// merged with another, previously defined lane mask.</i></td></tr>
<tr><th id="100">100</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///</i></td></tr>
<tr><th id="101">101</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// The approach is as follows:</i></td></tr>
<tr><th id="102">102</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  - Determine all basic blocks which, starting from the incoming blocks,</i></td></tr>
<tr><th id="103">103</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    a wave may reach before entering the def block (the block containing the</i></td></tr>
<tr><th id="104">104</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    phi).</i></td></tr>
<tr><th id="105">105</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  - If an incoming block has no predecessors in this set, we can take the</i></td></tr>
<tr><th id="106">106</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    incoming value as a scalar lane mask as-is.</i></td></tr>
<tr><th id="107">107</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  -- A special case of this is when the def block has a self-loop.</i></td></tr>
<tr><th id="108">108</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  - Otherwise, the incoming value needs to be merged with a previously</i></td></tr>
<tr><th id="109">109</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    defined lane mask.</i></td></tr>
<tr><th id="110">110</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  - If there is a path into the set of reachable blocks that does _not_ go</i></td></tr>
<tr><th id="111">111</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    through an incoming block where we can take the scalar lane mask as-is,</i></td></tr>
<tr><th id="112">112</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    we need to invent an available value for the SSAUpdater. Choices are</i></td></tr>
<tr><th id="113">113</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    0 and undef, with differing consequences for how to merge values etc.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///</i></td></tr>
<tr><th id="115">115</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// TODO: We could use region analysis to quickly skip over SESE regions during</i></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///       the traversal.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///</i></td></tr>
<tr><th id="118">118</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PhiIncomingAnalysis" title='(anonymous namespace)::PhiIncomingAnalysis' data-ref="(anonymousnamespace)::PhiIncomingAnalysis">PhiIncomingAnalysis</dfn> {</td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PhiIncomingAnalysis::PDT" title='(anonymous namespace)::PhiIncomingAnalysis::PDT' data-type='llvm::MachinePostDominatorTree &amp;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::PDT">PDT</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i  data-doc="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">// For each reachable basic block, whether it is a source in the induced</i></td></tr>
<tr><th id="122">122</th><td><i  data-doc="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">  // subgraph of the CFG.</i></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <em>bool</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-type='DenseMap&lt;llvm::MachineBasicBlock *, bool&gt;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</dfn>;</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered">ReachableOrdered</dfn>;</td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</dfn>;</td></tr>
<tr><th id="126">126</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors">Predecessors</dfn>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><b>public</b>:</td></tr>
<tr><th id="129">129</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE" title='(anonymous namespace)::PhiIncomingAnalysis::PhiIncomingAnalysis' data-type='void (anonymous namespace)::PhiIncomingAnalysis::PhiIncomingAnalysis(llvm::MachinePostDominatorTree &amp; PDT)' data-ref="_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE">PhiIncomingAnalysis</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a> &amp;<dfn class="local col5 decl" id="15PDT" title='PDT' data-type='llvm::MachinePostDominatorTree &amp;' data-ref="15PDT">PDT</dfn>) : <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::PDT" title='(anonymous namespace)::PhiIncomingAnalysis::PDT' data-use='w' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::PDT">PDT</a>(<a class="local col5 ref" href="#15PDT" title='PDT' data-ref="15PDT">PDT</a>) {}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE">/// Returns whether<span class="command"> \p</span> <span class="arg">MBB</span> is a source in the induced subgraph of reachable</i></td></tr>
<tr><th id="132">132</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE">  /// blocks.</i></td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PhiIncomingAnalysis::isSource' data-type='bool (anonymous namespace)::PhiIncomingAnalysis::isSource(llvm::MachineBasicBlock &amp; MBB) const' data-ref="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE">isSource</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="16MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col6 ref" href="#16MBB" title='MBB' data-ref="16MBB">MBB</a>)<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv" title='(anonymous namespace)::PhiIncomingAnalysis::predecessors' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt; (anonymous namespace)::PhiIncomingAnalysis::predecessors() const' data-ref="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv">predecessors</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='r' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors">Predecessors</a>; }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::PhiIncomingAnalysis::analyze' data-type='void (anonymous namespace)::PhiIncomingAnalysis::analyze(llvm::MachineBasicBlock &amp; DefBlock, ArrayRef&lt;llvm::MachineBasicBlock *&gt; IncomingBlocks)' data-ref="_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE">analyze</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17DefBlock" title='DefBlock' data-type='llvm::MachineBasicBlock &amp;' data-ref="17DefBlock">DefBlock</dfn>,</td></tr>
<tr><th id="140">140</th><td>               <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col8 decl" id="18IncomingBlocks" title='IncomingBlocks' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="18IncomingBlocks">IncomingBlocks</dfn>) {</td></tr>
<tr><th id="141">141</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Stack.empty()) ? void (0) : __assert_fail (&quot;Stack.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 141, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="142">142</th><td>    <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="143">143</th><td>    <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered">ReachableOrdered</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="144">144</th><td>    <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors">Predecessors</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <i>// Insert the def block first, so that it acts as an end point for the</i></td></tr>
<tr><th id="147">147</th><td><i>    // traversal.</i></td></tr>
<tr><th id="148">148</th><td>    <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceEOT0_DpOT_" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceEOT0_DpOT_">try_emplace</a>(&amp;<a class="local col7 ref" href="#17DefBlock" title='DefBlock' data-ref="17DefBlock">DefBlock</a>, <b>false</b>);</td></tr>
<tr><th id="149">149</th><td>    <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered">ReachableOrdered</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#17DefBlock" title='DefBlock' data-ref="17DefBlock">DefBlock</a>);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="19MBB">MBB</dfn> : <a class="local col8 ref" href="#18IncomingBlocks" title='IncomingBlocks' data-ref="18IncomingBlocks">IncomingBlocks</a>) {</td></tr>
<tr><th id="152">152</th><td>      <b>if</b> (<a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a> == &amp;<a class="local col7 ref" href="#17DefBlock" title='DefBlock' data-ref="17DefBlock">DefBlock</a>) {</td></tr>
<tr><th id="153">153</th><td>        <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col7 ref" href="#17DefBlock" title='DefBlock' data-ref="17DefBlock">DefBlock</a>]</a> = <b>true</b>; <i>// self-loop on DefBlock</i></td></tr>
<tr><th id="154">154</th><td>        <b>continue</b>;</td></tr>
<tr><th id="155">155</th><td>      }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>      <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_">try_emplace</a>(<a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>, <b>false</b>);</td></tr>
<tr><th id="158">158</th><td>      <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered">ReachableOrdered</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>);</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>      <i>// If this block has a divergent terminator and the def block is its</i></td></tr>
<tr><th id="161">161</th><td><i>      // post-dominator, the wave may first visit the other successors.</i></td></tr>
<tr><th id="162">162</th><td>      <em>bool</em> <dfn class="local col0 decl" id="20Divergent" title='Divergent' data-type='bool' data-ref="20Divergent">Divergent</dfn> = <b>false</b>;</td></tr>
<tr><th id="163">163</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI">MI</dfn> : <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>()) {</td></tr>
<tr><th id="164">164</th><td>        <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_NON_UNIFORM_BRCOND_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_NON_UNIFORM_BRCOND_PSEUDO</span> ||</td></tr>
<tr><th id="165">165</th><td>            MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_IF&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_IF</span> ||</td></tr>
<tr><th id="166">166</th><td>            MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_ELSE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_ELSE</span> ||</td></tr>
<tr><th id="167">167</th><td>            MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_LOOP&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_LOOP</span>) {</td></tr>
<tr><th id="168">168</th><td>          <a class="local col0 ref" href="#20Divergent" title='Divergent' data-ref="20Divergent">Divergent</a> = <b>true</b>;</td></tr>
<tr><th id="169">169</th><td>          <b>break</b>;</td></tr>
<tr><th id="170">170</th><td>        }</td></tr>
<tr><th id="171">171</th><td>      }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>      <b>if</b> (<a class="local col0 ref" href="#20Divergent" title='Divergent' data-ref="20Divergent">Divergent</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::PDT" title='(anonymous namespace)::PhiIncomingAnalysis::PDT' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::PDT">PDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(&amp;<a class="local col7 ref" href="#17DefBlock" title='DefBlock' data-ref="17DefBlock">DefBlock</a>, <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>)) {</td></tr>
<tr><th id="174">174</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="22Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="22Succ">Succ</dfn> : <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="175">175</th><td>          <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#22Succ" title='Succ' data-ref="22Succ">Succ</a>);</td></tr>
<tr><th id="176">176</th><td>      }</td></tr>
<tr><th id="177">177</th><td>    }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>    <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="180">180</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="23MBB">MBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="181">181</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_">try_emplace</a>(<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>, <b>false</b>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::MachineBasicBlock *, bool, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, bool&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="182">182</th><td>        <b>continue</b>;</td></tr>
<tr><th id="183">183</th><td>      <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered">ReachableOrdered</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="24Succ">Succ</dfn> : <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="186">186</th><td>        <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#24Succ" title='Succ' data-ref="24Succ">Succ</a>);</td></tr>
<tr><th id="187">187</th><td>    }</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="25MBB">MBB</dfn> : <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered">ReachableOrdered</a>) {</td></tr>
<tr><th id="190">190</th><td>      <em>bool</em> <dfn class="local col6 decl" id="26HaveReachablePred" title='HaveReachablePred' data-type='bool' data-ref="26HaveReachablePred">HaveReachablePred</dfn> = <b>false</b>;</td></tr>
<tr><th id="191">191</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="27Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="27Pred">Pred</dfn> : <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="192">192</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col7 ref" href="#27Pred" title='Pred' data-ref="27Pred">Pred</a>)) {</td></tr>
<tr><th id="193">193</th><td>          <a class="local col6 ref" href="#26HaveReachablePred" title='HaveReachablePred' data-ref="26HaveReachablePred">HaveReachablePred</a> = <b>true</b>;</td></tr>
<tr><th id="194">194</th><td>        } <b>else</b> {</td></tr>
<tr><th id="195">195</th><td>          <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#27Pred" title='Pred' data-ref="27Pred">Pred</a>);</td></tr>
<tr><th id="196">196</th><td>        }</td></tr>
<tr><th id="197">197</th><td>      }</td></tr>
<tr><th id="198">198</th><td>      <b>if</b> (!<a class="local col6 ref" href="#26HaveReachablePred" title='HaveReachablePred' data-ref="26HaveReachablePred">HaveReachablePred</a>)</td></tr>
<tr><th id="199">199</th><td>        <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">ReachableMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>]</a> = <b>true</b>;</td></tr>
<tr><th id="200">200</th><td>      <b>if</b> (<a class="local col6 ref" href="#26HaveReachablePred" title='HaveReachablePred' data-ref="26HaveReachablePred">HaveReachablePred</a>) {</td></tr>
<tr><th id="201">201</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="28UnreachablePred" title='UnreachablePred' data-type='llvm::MachineBasicBlock *' data-ref="28UnreachablePred">UnreachablePred</dfn> : <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</a>) {</td></tr>
<tr><th id="202">202</th><td>          <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='a' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors">Predecessors</a></span>, <a class="local col8 ref" href="#28UnreachablePred" title='UnreachablePred' data-ref="28UnreachablePred">UnreachablePred</a>) == <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors">Predecessors</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>())</td></tr>
<tr><th id="203">203</th><td>            <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors">Predecessors</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#28UnreachablePred" title='UnreachablePred' data-ref="28UnreachablePred">UnreachablePred</a>);</td></tr>
<tr><th id="204">204</th><td>        }</td></tr>
<tr><th id="205">205</th><td>      }</td></tr>
<tr><th id="206">206</th><td>      <a class="tu member" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="207">207</th><td>    }</td></tr>
<tr><th id="208">208</th><td>  }</td></tr>
<tr><th id="209">209</th><td>};</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// Helper class that detects loops which require us to lower an i1 COPY into</i></td></tr>
<tr><th id="212">212</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// bitwise manipulation.</i></td></tr>
<tr><th id="213">213</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="214">214</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// Unfortunately, we cannot use LoopInfo because LoopInfo does not distinguish</i></td></tr>
<tr><th id="215">215</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// between loops with the same header. Consider this example:</i></td></tr>
<tr><th id="216">216</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="217">217</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  A-+-+</i></td></tr>
<tr><th id="218">218</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  | | |</i></td></tr>
<tr><th id="219">219</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  B-+ |</i></td></tr>
<tr><th id="220">220</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  |   |</i></td></tr>
<tr><th id="221">221</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  C---+</i></td></tr>
<tr><th id="222">222</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="223">223</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// A is the header of a loop containing A, B, and C as far as LoopInfo is</i></td></tr>
<tr><th id="224">224</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// concerned. However, an i1 COPY in B that is used in C must be lowered to</i></td></tr>
<tr><th id="225">225</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// bitwise operations to combine results from different loop iterations when</i></td></tr>
<tr><th id="226">226</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// B has a divergent branch (since by default we will compile this code such</i></td></tr>
<tr><th id="227">227</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// that threads in a wave are merged at the entry of C).</i></td></tr>
<tr><th id="228">228</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="229">229</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// The following rule is implemented to determine whether bitwise operations</i></td></tr>
<tr><th id="230">230</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// are required: use the bitwise lowering for a def in block B if a backward</i></td></tr>
<tr><th id="231">231</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// edge to B is reachable without going through the nearest common</i></td></tr>
<tr><th id="232">232</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// post-dominator of B and all uses of the def.</i></td></tr>
<tr><th id="233">233</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="234">234</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// TODO: This rule is conservative because it does not check whether the</i></td></tr>
<tr><th id="235">235</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///       relevant branches are actually divergent.</i></td></tr>
<tr><th id="236">236</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="237">237</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// The class is designed to cache the CFG traversal so that it can be re-used</i></td></tr>
<tr><th id="238">238</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// for multiple defs within the same basic block.</i></td></tr>
<tr><th id="239">239</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="240">240</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// TODO: We could use region analysis to quickly skip over SESE regions during</i></td></tr>
<tr><th id="241">241</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///       the traversal.</i></td></tr>
<tr><th id="242">242</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="243">243</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::LoopFinder" title='(anonymous namespace)::LoopFinder' data-ref="(anonymousnamespace)::LoopFinder">LoopFinder</dfn> {</td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::DT" title='(anonymous namespace)::LoopFinder::DT' data-type='llvm::MachineDominatorTree &amp;' data-ref="(anonymousnamespace)::LoopFinder::DT">DT</dfn>;</td></tr>
<tr><th id="245">245</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-type='llvm::MachinePostDominatorTree &amp;' data-ref="(anonymousnamespace)::LoopFinder::PDT">PDT</dfn>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <i  data-doc="(anonymousnamespace)::LoopFinder::Visited">// All visited / reachable block, tagged by level (level 0 is the def block,</i></td></tr>
<tr><th id="248">248</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::Visited">  // level 1 are all blocks reachable including but not going through the def</i></td></tr>
<tr><th id="249">249</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::Visited">  // block's IPDOM, etc.).</i></td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-type='DenseMap&lt;llvm::MachineBasicBlock *, unsigned int&gt;' data-ref="(anonymousnamespace)::LoopFinder::Visited">Visited</dfn>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i  data-doc="(anonymousnamespace)::LoopFinder::CommonDominators">// Nearest common dominator of all visited blocks by level (level 0 is the</i></td></tr>
<tr><th id="253">253</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::CommonDominators">  // def block). Used for seeding the SSAUpdater.</i></td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators">CommonDominators</dfn>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <i  data-doc="(anonymousnamespace)::LoopFinder::VisitedPostDom">// Post-dominator of all visited blocks.</i></td></tr>
<tr><th id="257">257</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i  data-doc="(anonymousnamespace)::LoopFinder::FoundLoopLevel">// Level at which a loop was found: 0 is not possible; 1 = a backward edge is</i></td></tr>
<tr><th id="260">260</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::FoundLoopLevel">  // reachable without going through the IPDOM of the def block (if the IPDOM</i></td></tr>
<tr><th id="261">261</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::FoundLoopLevel">  // itself has an edge to the def block, the loop level is 2), etc.</i></td></tr>
<tr><th id="262">262</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-type='unsigned int' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel">FoundLoopLevel</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::LoopFinder::DefBlock">DefBlock</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="265">265</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::LoopFinder::Stack">Stack</dfn>;</td></tr>
<tr><th id="266">266</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</dfn>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><b>public</b>:</td></tr>
<tr><th id="269">269</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" title='(anonymous namespace)::LoopFinder::LoopFinder' data-type='void (anonymous namespace)::LoopFinder::LoopFinder(llvm::MachineDominatorTree &amp; DT, llvm::MachinePostDominatorTree &amp; PDT)' data-ref="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE">LoopFinder</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col9 decl" id="29DT" title='DT' data-type='llvm::MachineDominatorTree &amp;' data-ref="29DT">DT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a> &amp;<dfn class="local col0 decl" id="30PDT" title='PDT' data-type='llvm::MachinePostDominatorTree &amp;' data-ref="30PDT">PDT</dfn>)</td></tr>
<tr><th id="270">270</th><td>      : <a class="tu member" href="#(anonymousnamespace)::LoopFinder::DT" title='(anonymous namespace)::LoopFinder::DT' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::DT">DT</a>(<a class="local col9 ref" href="#29DT" title='DT' data-ref="29DT">DT</a>), <a class="tu member" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::PDT">PDT</a>(<a class="local col0 ref" href="#30PDT" title='PDT' data-ref="30PDT">PDT</a>) {}</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::initialize' data-type='void (anonymous namespace)::LoopFinder::initialize(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="31MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="31MBB">MBB</dfn>) {</td></tr>
<tr><th id="273">273</th><td>    <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="274">274</th><td>    <a class="tu member" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators">CommonDominators</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="275">275</th><td>    <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="276">276</th><td>    <a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="277">277</th><td>    <a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a> = <b>nullptr</b>;</td></tr>
<tr><th id="278">278</th><td>    <a class="tu member" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel">FoundLoopLevel</a> = ~<var>0u</var>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>    <a class="tu member" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::DefBlock">DefBlock</a> = &amp;<a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB">MBB</a>;</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">/// Check whether a backward edge can be reached without going through the</i></td></tr>
<tr><th id="284">284</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">  /// given<span class="command"> \p</span> <span class="arg">PostDom</span> of the def block.</i></td></tr>
<tr><th id="285">285</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">  ///</i></td></tr>
<tr><th id="286">286</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">  /// Return the level of<span class="command"> \p</span> <span class="arg">PostDom</span> if a loop was found, or 0 otherwise.</i></td></tr>
<tr><th id="287">287</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::findLoop' data-type='unsigned int (anonymous namespace)::LoopFinder::findLoop(llvm::MachineBasicBlock * PostDom)' data-ref="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">findLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="32PostDom" title='PostDom' data-type='llvm::MachineBasicBlock *' data-ref="32PostDom">PostDom</dfn>) {</td></tr>
<tr><th id="288">288</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col3 decl" id="33PDNode" title='PDNode' data-type='MachineDomTreeNode *' data-ref="33PDNode">PDNode</dfn> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::PDT">PDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachinePostDominatorTree::getNode' data-ref="_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="tu member" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock">DefBlock</a>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a>)</td></tr>
<tr><th id="291">291</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" title='(anonymous namespace)::LoopFinder::advanceLevel' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv">advanceLevel</a>();</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="34Level" title='Level' data-type='unsigned int' data-ref="34Level">Level</dfn> = <var>0</var>;</td></tr>
<tr><th id="294">294</th><td>    <b>while</b> (<a class="local col3 ref" href="#33PDNode" title='PDNode' data-ref="33PDNode">PDNode</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>() != <a class="local col2 ref" href="#32PostDom" title='PostDom' data-ref="32PostDom">PostDom</a>) {</td></tr>
<tr><th id="295">295</th><td>      <b>if</b> (<a class="local col3 ref" href="#33PDNode" title='PDNode' data-ref="33PDNode">PDNode</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>() == <a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a>)</td></tr>
<tr><th id="296">296</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" title='(anonymous namespace)::LoopFinder::advanceLevel' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv">advanceLevel</a>();</td></tr>
<tr><th id="297">297</th><td>      <a class="local col3 ref" href="#33PDNode" title='PDNode' data-ref="33PDNode">PDNode</a> = <a class="local col3 ref" href="#33PDNode" title='PDNode' data-ref="33PDNode">PDNode</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>();</td></tr>
<tr><th id="298">298</th><td>      <a class="local col4 ref" href="#34Level" title='Level' data-ref="34Level">Level</a>++;</td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel">FoundLoopLevel</a> == <a class="local col4 ref" href="#34Level" title='Level' data-ref="34Level">Level</a>)</td></tr>
<tr><th id="300">300</th><td>        <b>return</b> <a class="local col4 ref" href="#34Level" title='Level' data-ref="34Level">Level</a>;</td></tr>
<tr><th id="301">301</th><td>    }</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">/// Add undef values dominating the loop and the optionally given additional</i></td></tr>
<tr><th id="307">307</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">  /// blocks, so that the SSA updater doesn't have to search all the way to the</i></td></tr>
<tr><th id="308">308</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">  /// function entry.</i></td></tr>
<tr><th id="309">309</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::LoopFinder::addLoopEntries' data-type='void (anonymous namespace)::LoopFinder::addLoopEntries(unsigned int LoopLevel, llvm::MachineSSAUpdater &amp; SSAUpdater, ArrayRef&lt;llvm::MachineBasicBlock *&gt; Blocks = {})' data-ref="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">addLoopEntries</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="35LoopLevel" title='LoopLevel' data-type='unsigned int' data-ref="35LoopLevel">LoopLevel</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#llvm::MachineSSAUpdater" title='llvm::MachineSSAUpdater' data-ref="llvm::MachineSSAUpdater">MachineSSAUpdater</a> &amp;<dfn class="local col6 decl" id="36SSAUpdater" title='SSAUpdater' data-type='llvm::MachineSSAUpdater &amp;' data-ref="36SSAUpdater">SSAUpdater</dfn>,</td></tr>
<tr><th id="310">310</th><td>                      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col7 decl" id="37Blocks" title='Blocks' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="37Blocks">Blocks</dfn> = <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>}) {</td></tr>
<tr><th id="311">311</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LoopLevel &lt; CommonDominators.size()) ? void (0) : __assert_fail (&quot;LoopLevel &lt; CommonDominators.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 311, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35LoopLevel" title='LoopLevel' data-ref="35LoopLevel">LoopLevel</a> &lt; <a class="tu member" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators">CommonDominators</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="38Dom" title='Dom' data-type='llvm::MachineBasicBlock *' data-ref="38Dom">Dom</dfn> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators">CommonDominators</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#35LoopLevel" title='LoopLevel' data-ref="35LoopLevel">LoopLevel</a>]</a>;</td></tr>
<tr><th id="314">314</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="39MBB">MBB</dfn> : <a class="local col7 ref" href="#37Blocks" title='Blocks' data-ref="37Blocks">Blocks</a>)</td></tr>
<tr><th id="315">315</th><td>      <a class="local col8 ref" href="#38Dom" title='Dom' data-ref="38Dom">Dom</a> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::DT" title='(anonymous namespace)::LoopFinder::DT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::DT">DT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col8 ref" href="#38Dom" title='Dom' data-ref="38Dom">Dom</a>, <a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB">MBB</a>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::LoopFinder::inLoopLevel' data-use='c' data-ref="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE">inLoopLevel</a>(<span class='refarg'>*<a class="local col8 ref" href="#38Dom" title='Dom' data-ref="38Dom">Dom</a></span>, <a class="local col5 ref" href="#35LoopLevel" title='LoopLevel' data-ref="35LoopLevel">LoopLevel</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineBasicBlock *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPNS_17MachineBasicBlockEEC1ERKS3_"></a><a class="local col7 ref" href="#37Blocks" title='Blocks' data-ref="37Blocks">Blocks</a>)) {</td></tr>
<tr><th id="318">318</th><td>      <a class="local col6 ref" href="#36SSAUpdater" title='SSAUpdater' data-ref="36SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(<a class="local col8 ref" href="#38Dom" title='Dom' data-ref="38Dom">Dom</a>, <a class="tu ref" href="#_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-use='c' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</a>(<span class='refarg'>*<a class="local col8 ref" href="#38Dom" title='Dom' data-ref="38Dom">Dom</a></span>));</td></tr>
<tr><th id="319">319</th><td>    } <b>else</b> {</td></tr>
<tr><th id="320">320</th><td>      <i>// The dominator is part of the loop or the given blocks, so add the</i></td></tr>
<tr><th id="321">321</th><td><i>      // undef value to unreachable predecessors instead.</i></td></tr>
<tr><th id="322">322</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="40Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="40Pred">Pred</dfn> : <a class="local col8 ref" href="#38Dom" title='Dom' data-ref="38Dom">Dom</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="323">323</th><td>        <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::LoopFinder::inLoopLevel' data-use='c' data-ref="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE">inLoopLevel</a>(<span class='refarg'>*<a class="local col0 ref" href="#40Pred" title='Pred' data-ref="40Pred">Pred</a></span>, <a class="local col5 ref" href="#35LoopLevel" title='LoopLevel' data-ref="35LoopLevel">LoopLevel</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineBasicBlock *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPNS_17MachineBasicBlockEEC1ERKS3_"></a><a class="local col7 ref" href="#37Blocks" title='Blocks' data-ref="37Blocks">Blocks</a>))</td></tr>
<tr><th id="324">324</th><td>          <a class="local col6 ref" href="#36SSAUpdater" title='SSAUpdater' data-ref="36SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(<a class="local col0 ref" href="#40Pred" title='Pred' data-ref="40Pred">Pred</a>, <a class="tu ref" href="#_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-use='c' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</a>(<span class='refarg'>*<a class="local col0 ref" href="#40Pred" title='Pred' data-ref="40Pred">Pred</a></span>));</td></tr>
<tr><th id="325">325</th><td>      }</td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><b>private</b>:</td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::LoopFinder::inLoopLevel' data-type='bool (anonymous namespace)::LoopFinder::inLoopLevel(llvm::MachineBasicBlock &amp; MBB, unsigned int LoopLevel, ArrayRef&lt;llvm::MachineBasicBlock *&gt; Blocks) const' data-ref="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE">inLoopLevel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="41MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="42LoopLevel" title='LoopLevel' data-type='unsigned int' data-ref="42LoopLevel">LoopLevel</dfn>,</td></tr>
<tr><th id="331">331</th><td>                   <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col3 decl" id="43Blocks" title='Blocks' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="43Blocks">Blocks</dfn>) <em>const</em> {</td></tr>
<tr><th id="332">332</th><td>    <em>auto</em> <dfn class="local col4 decl" id="44DomIt" title='DomIt' data-type='llvm::DenseMapIterator&lt;llvm::MachineBasicBlock *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, unsigned int&gt;, true&gt;' data-ref="44DomIt">DomIt</dfn> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>);</td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="local col4 ref" href="#44DomIt" title='DomIt' data-ref="44DomIt">DomIt</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <a class="local col4 ref" href="#44DomIt" title='DomIt' data-ref="44DomIt">DomIt</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &lt;= <a class="local col2 ref" href="#42LoopLevel" title='LoopLevel' data-ref="42LoopLevel">LoopLevel</a>)</td></tr>
<tr><th id="334">334</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>    <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col3 ref" href="#43Blocks" title='Blocks' data-ref="43Blocks">Blocks</a></span>, &amp;<a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>) != <a class="local col3 ref" href="#43Blocks" title='Blocks' data-ref="43Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>())</td></tr>
<tr><th id="337">337</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td>  }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" title='(anonymous namespace)::LoopFinder::advanceLevel' data-type='void (anonymous namespace)::LoopFinder::advanceLevel()' data-ref="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv">advanceLevel</dfn>() {</td></tr>
<tr><th id="343">343</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="45VisitedDom" title='VisitedDom' data-type='llvm::MachineBasicBlock *' data-ref="45VisitedDom">VisitedDom</dfn>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a>) {</td></tr>
<tr><th id="346">346</th><td>      <a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock">DefBlock</a>;</td></tr>
<tr><th id="347">347</th><td>      <a class="local col5 ref" href="#45VisitedDom" title='VisitedDom' data-ref="45VisitedDom">VisitedDom</a> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock">DefBlock</a>;</td></tr>
<tr><th id="348">348</th><td>      <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock">DefBlock</a>);</td></tr>
<tr><th id="349">349</th><td>    } <b>else</b> {</td></tr>
<tr><th id="350">350</th><td>      <a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::PDT">PDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachinePostDominatorTree::getNode' data-ref="_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a>)-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>()-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="351">351</th><td>      <a class="local col5 ref" href="#45VisitedDom" title='VisitedDom' data-ref="45VisitedDom">VisitedDom</a> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators">CommonDominators</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="46i" title='i' data-type='unsigned int' data-ref="46i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a> &lt; <a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();) {</td></tr>
<tr><th id="354">354</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::PDT">PDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a>, <a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a>]</a>)) {</td></tr>
<tr><th id="355">355</th><td>          <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a>]</a>);</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>          <a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a>]</a> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="358">358</th><td>          <a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="359">359</th><td>        } <b>else</b> {</td></tr>
<tr><th id="360">360</th><td>          <a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a>++;</td></tr>
<tr><th id="361">361</th><td>        }</td></tr>
<tr><th id="362">362</th><td>      }</td></tr>
<tr><th id="363">363</th><td>    }</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="47Level" title='Level' data-type='unsigned int' data-ref="47Level">Level</dfn> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators">CommonDominators</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="366">366</th><td>    <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="367">367</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="48MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="48MBB">MBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="368">368</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::PDT">PDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a>, <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>))</td></tr>
<tr><th id="369">369</th><td>        <a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>      <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited">Visited</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>]</a> = <a class="local col7 ref" href="#47Level" title='Level' data-ref="47Level">Level</a>;</td></tr>
<tr><th id="372">372</th><td>      <a class="local col5 ref" href="#45VisitedDom" title='VisitedDom' data-ref="45VisitedDom">VisitedDom</a> = <a class="tu member" href="#(anonymousnamespace)::LoopFinder::DT" title='(anonymous namespace)::LoopFinder::DT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::DT">DT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col5 ref" href="#45VisitedDom" title='VisitedDom' data-ref="45VisitedDom">VisitedDom</a>, <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="49Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="49Succ">Succ</dfn> : <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="375">375</th><td>        <b>if</b> (<a class="local col9 ref" href="#49Succ" title='Succ' data-ref="49Succ">Succ</a> == <a class="tu member" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock">DefBlock</a>) {</td></tr>
<tr><th id="376">376</th><td>          <b>if</b> (<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a> == <a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a>)</td></tr>
<tr><th id="377">377</th><td>            <a class="tu member" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel">FoundLoopLevel</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="tu member" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel">FoundLoopLevel</a>, <a class="local col7 ref" href="#47Level" title='Level' data-ref="47Level">Level</a> + <var>1</var>);</td></tr>
<tr><th id="378">378</th><td>          <b>else</b></td></tr>
<tr><th id="379">379</th><td>            <a class="tu member" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel">FoundLoopLevel</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="tu member" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel">FoundLoopLevel</a>, <a class="local col7 ref" href="#47Level" title='Level' data-ref="47Level">Level</a>);</td></tr>
<tr><th id="380">380</th><td>          <b>continue</b>;</td></tr>
<tr><th id="381">381</th><td>        }</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_">try_emplace</a>(<a class="local col9 ref" href="#49Succ" title='Succ' data-ref="49Succ">Succ</a>, ~<var>0u</var>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::MachineBasicBlock *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="384">384</th><td>          <b>if</b> (<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a> == <a class="tu member" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom">VisitedPostDom</a>)</td></tr>
<tr><th id="385">385</th><td>            <a class="tu member" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel">NextLevel</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#49Succ" title='Succ' data-ref="49Succ">Succ</a>);</td></tr>
<tr><th id="386">386</th><td>          <b>else</b></td></tr>
<tr><th id="387">387</th><td>            <a class="tu member" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#49Succ" title='Succ' data-ref="49Succ">Succ</a>);</td></tr>
<tr><th id="388">388</th><td>        }</td></tr>
<tr><th id="389">389</th><td>      }</td></tr>
<tr><th id="390">390</th><td>    }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>    <a class="tu member" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators">CommonDominators</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#45VisitedDom" title='VisitedDom' data-ref="45VisitedDom">VisitedDom</a>);</td></tr>
<tr><th id="393">393</th><td>  }</td></tr>
<tr><th id="394">394</th><td>};</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeSILowerI1CopiesPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SILowerI1Copies, DEBUG_TYPE, <q>"SI Lower i1 Copies"</q>, <b>false</b>,</td></tr>
<tr><th id="399">399</th><td>                      <b>false</b>)</td></tr>
<tr><th id="400">400</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="401">401</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachinePostDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachinePostDominatorTree)</td></tr>
<tr><th id="402">402</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;SI Lower i1 Copies&quot;, &quot;si-i1-copies&quot;, &amp;SILowerI1Copies::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SILowerI1Copies&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSILowerI1CopiesPassFlag; void llvm::initializeSILowerI1CopiesPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSILowerI1CopiesPassFlag, initializeSILowerI1CopiesPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>, <a class="macro" href="#39" title="&quot;si-i1-copies&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Lower i1 Copies"</q>, <b>false</b>,</td></tr>
<tr><th id="403">403</th><td>                    <b>false</b>)</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SILowerI1Copies::ID" title='(anonymous namespace)::SILowerI1Copies::ID' data-type='char' data-ref="(anonymousnamespace)::SILowerI1Copies::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SILowerI1CopiesID" title='llvm::SILowerI1CopiesID' data-ref="llvm::SILowerI1CopiesID">SILowerI1CopiesID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<a class="tu ref" href="#(anonymousnamespace)::SILowerI1Copies::ID" title='(anonymous namespace)::SILowerI1Copies::ID' data-ref="(anonymousnamespace)::SILowerI1Copies::ID">ID</a>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createSILowerI1CopiesPassEv" title='llvm::createSILowerI1CopiesPass' data-ref="_ZN4llvm25createSILowerI1CopiesPassEv">createSILowerI1CopiesPass</dfn>() {</td></tr>
<tr><th id="410">410</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev" title='(anonymous namespace)::SILowerI1Copies::SILowerI1Copies' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev">(</a>);</td></tr>
<tr><th id="411">411</th><td>}</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-type='unsigned int createLaneMaskReg(llvm::MachineFunction &amp; MF)' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="50MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="50MF">MF</dfn>) {</td></tr>
<tr><th id="414">414</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="51MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="51MRI">MRI</dfn> = <a class="local col0 ref" href="#50MF" title='MF' data-ref="50MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="415">415</th><td>  <b>return</b> MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="416">416</th><td>}</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-type='unsigned int insertUndefLaneMask(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="52MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="52MBB">MBB</dfn>) {</td></tr>
<tr><th id="419">419</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="53MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="53MF">MF</dfn> = *<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="420">420</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="54ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="54ST">ST</dfn> = <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="421">421</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="55TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="55TII">TII</dfn> = <a class="local col4 ref" href="#54ST" title='ST' data-ref="54ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="422">422</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56UndefReg" title='UndefReg' data-type='unsigned int' data-ref="56UndefReg">UndefReg</dfn> = <a class="tu ref" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'><a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a></span>);</td></tr>
<tr><th id="423">423</th><td>  BuildMI(MBB, MBB.getFirstTerminator(), {}, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::IMPLICIT_DEF&apos;?">AMDGPU</span>::IMPLICIT_DEF),</td></tr>
<tr><th id="424">424</th><td>          UndefReg);</td></tr>
<tr><th id="425">425</th><td>  <b>return</b> <a class="local col6 ref" href="#56UndefReg" title='UndefReg' data-ref="56UndefReg">UndefReg</a>;</td></tr>
<tr><th id="426">426</th><td>}</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Lower all instructions that def or use vreg_1 registers.</i></td></tr>
<tr><th id="429">429</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="430">430</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// In a first pass, we lower COPYs from vreg_1 to vector registers, as can</i></td></tr>
<tr><th id="431">431</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// occur around inline assembly. We do this first, before vreg_1 registers</i></td></tr>
<tr><th id="432">432</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// are changed to scalar mask registers.</i></td></tr>
<tr><th id="433">433</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="434">434</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Then we lower all defs of vreg_1 registers. Phi nodes are lowered before</i></td></tr>
<tr><th id="435">435</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// all others, because phi lowering looks through copies and can therefore</i></td></tr>
<tr><th id="436">436</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// often make copy lowering unnecessary.</i></td></tr>
<tr><th id="437">437</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILowerI1Copies::runOnMachineFunction' data-type='bool (anonymous namespace)::SILowerI1Copies::runOnMachineFunction(llvm::MachineFunction &amp; TheMF)' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="57TheMF" title='TheMF' data-type='llvm::MachineFunction &amp;' data-ref="57TheMF">TheMF</dfn>) {</td></tr>
<tr><th id="438">438</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a> = &amp;<a class="local col7 ref" href="#57TheMF" title='TheMF' data-ref="57TheMF">TheMF</a>;</td></tr>
<tr><th id="439">439</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI">MRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="440">440</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::DT" title='(anonymous namespace)::SILowerI1Copies::DT' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::DT">DT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="441">441</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT">PDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::ST" title='(anonymous namespace)::SILowerI1Copies::ST' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::ST">ST</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="444">444</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::ST" title='(anonymous namespace)::SILowerI1Copies::ST' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev">lowerCopiesFromI1</a>();</td></tr>
<tr><th id="447">447</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" title='(anonymous namespace)::SILowerI1Copies::lowerPhis' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv">lowerPhis</a>();</td></tr>
<tr><th id="448">448</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesToI1' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev">lowerCopiesToI1</a>();</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <b>for</b> (<em>unsigned</em> Reg : ConstrainRegs)</td></tr>
<tr><th id="451">451</th><td>    MRI-&gt;constrainRegClass(Reg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="452">452</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" title='(anonymous namespace)::SILowerI1Copies::ConstrainRegs' data-use='m' data-ref="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs">ConstrainRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1' data-type='void (anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev">lowerCopiesFromI1</dfn>() {</td></tr>
<tr><th id="458">458</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="58DeadCopies" title='DeadCopies' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="58DeadCopies">DeadCopies</dfn>;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="59MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="59MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a>) {</td></tr>
<tr><th id="461">461</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="60MI">MI</dfn> : <a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>) {</td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>)</td></tr>
<tr><th id="463">463</th><td>        <b>continue</b>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="61DstReg" title='DstReg' data-type='unsigned int' data-ref="61DstReg">DstReg</dfn> = <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="466">466</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="62SrcReg" title='SrcReg' data-type='unsigned int' data-ref="62SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="467">467</th><td>      <b>if</b> (!TargetRegisterInfo::isVirtualRegister(SrcReg) ||</td></tr>
<tr><th id="468">468</th><td>          MRI-&gt;getRegClass(SrcReg) != &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_1RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_1RegClass</span>)</td></tr>
<tr><th id="469">469</th><td>        <b>continue</b>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>      <b>if</b> (isLaneMaskReg(DstReg) ||</td></tr>
<tr><th id="472">472</th><td>          (TargetRegisterInfo::isVirtualRegister(DstReg) &amp;&amp;</td></tr>
<tr><th id="473">473</th><td>           MRI-&gt;getRegClass(DstReg) == &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_1RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_1RegClass</span>))</td></tr>
<tr><th id="474">474</th><td>        <b>continue</b>;</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>      <i>// Copy into a 32-bit vector register.</i></td></tr>
<tr><th id="477">477</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-i1-copies&quot;)) { dbgs() &lt;&lt; &quot;Lower copy from i1: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Lower copy from i1: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>);</td></tr>
<tr><th id="478">478</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="63DL" title='DL' data-type='llvm::DebugLoc' data-ref="63DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;getRegisterInfo().getRegSizeInBits(DstReg, *MRI) == 32) ? void (0) : __assert_fail (&quot;TII-&gt;getRegisterInfo().getRegSizeInBits(DstReg, *MRI) == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 480, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(TII-&gt;getRegisterInfo().<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(DstReg, *MRI) == <var>32</var>);</td></tr>
<tr><th id="481">481</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.getOperand(0).getSubReg()) ? void (0) : __assert_fail (&quot;!MI.getOperand(0).getSubReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 481, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>      <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" title='(anonymous namespace)::SILowerI1Copies::ConstrainRegs' data-use='m' data-ref="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs">ConstrainRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col2 ref" href="#62SrcReg" title='SrcReg' data-ref="62SrcReg">SrcReg</a>);</td></tr>
<tr><th id="484">484</th><td>      BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>), DstReg)</td></tr>
<tr><th id="485">485</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="486">486</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="487">487</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="488">488</th><td>          .addImm(-<var>1</var>)</td></tr>
<tr><th id="489">489</th><td>          .addReg(SrcReg);</td></tr>
<tr><th id="490">490</th><td>      <a class="local col8 ref" href="#58DeadCopies" title='DeadCopies' data-ref="58DeadCopies">DeadCopies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>);</td></tr>
<tr><th id="491">491</th><td>    }</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="64MI" title='MI' data-type='llvm::MachineInstr *' data-ref="64MI">MI</dfn> : <a class="local col8 ref" href="#58DeadCopies" title='DeadCopies' data-ref="58DeadCopies">DeadCopies</a>)</td></tr>
<tr><th id="494">494</th><td>      <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="495">495</th><td>    <a class="local col8 ref" href="#58DeadCopies" title='DeadCopies' data-ref="58DeadCopies">DeadCopies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td>}</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" title='(anonymous namespace)::SILowerI1Copies::lowerPhis' data-type='void (anonymous namespace)::SILowerI1Copies::lowerPhis()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv">lowerPhis</dfn>() {</td></tr>
<tr><th id="500">500</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#llvm::MachineSSAUpdater" title='llvm::MachineSSAUpdater' data-ref="llvm::MachineSSAUpdater">MachineSSAUpdater</a> <dfn class="local col5 decl" id="65SSAUpdater" title='SSAUpdater' data-type='llvm::MachineSSAUpdater' data-ref="65SSAUpdater">SSAUpdater</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::MachineSSAUpdater::MachineSSAUpdater' data-ref="_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">(</a>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a>);</td></tr>
<tr><th id="501">501</th><td>  <a class="tu type" href="#(anonymousnamespace)::LoopFinder" title='(anonymous namespace)::LoopFinder' data-ref="(anonymousnamespace)::LoopFinder">LoopFinder</a> <dfn class="local col6 decl" id="66LF" title='LF' data-type='(anonymous namespace)::LoopFinder' data-ref="66LF">LF</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" title='(anonymous namespace)::LoopFinder::LoopFinder' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE">(</a>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::DT" title='(anonymous namespace)::SILowerI1Copies::DT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::DT">DT</a>, *<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT">PDT</a>);</td></tr>
<tr><th id="502">502</th><td>  <a class="tu type" href="#(anonymousnamespace)::PhiIncomingAnalysis" title='(anonymous namespace)::PhiIncomingAnalysis' data-ref="(anonymousnamespace)::PhiIncomingAnalysis">PhiIncomingAnalysis</a> <dfn class="local col7 decl" id="67PIA" title='PIA' data-type='(anonymous namespace)::PhiIncomingAnalysis' data-ref="67PIA">PIA</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE" title='(anonymous namespace)::PhiIncomingAnalysis::PhiIncomingAnalysis' data-use='c' data-ref="_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE">(</a>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT">PDT</a>);</td></tr>
<tr><th id="503">503</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="68DeadPhis" title='DeadPhis' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="68DeadPhis">DeadPhis</dfn>;</td></tr>
<tr><th id="504">504</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="69IncomingBlocks" title='IncomingBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="69IncomingBlocks">IncomingBlocks</dfn>;</td></tr>
<tr><th id="505">505</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="70IncomingRegs" title='IncomingRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="70IncomingRegs">IncomingRegs</dfn>;</td></tr>
<tr><th id="506">506</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="71IncomingUpdated" title='IncomingUpdated' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="71IncomingUpdated">IncomingUpdated</dfn>;</td></tr>
<tr><th id="507">507</th><td><u>#<span data-ppcond="507">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="508">508</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col2 decl" id="72PhiRegisters" title='PhiRegisters' data-type='DenseSet&lt;unsigned int&gt;' data-ref="72PhiRegisters">PhiRegisters</dfn>;</td></tr>
<tr><th id="509">509</th><td><u>#<span data-ppcond="507">endif</span></u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="73MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="73MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a>) {</td></tr>
<tr><th id="512">512</th><td>    <a class="local col6 ref" href="#66LF" title='LF' data-ref="66LF">LF</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE">initialize</a>(<span class='refarg'><a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a></span>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="74MI">MI</dfn> : <a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4phisEv" title='llvm::MachineBasicBlock::phis' data-ref="_ZN4llvm17MachineBasicBlock4phisEv">phis</a>()) {</td></tr>
<tr><th id="515">515</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="75DstReg" title='DstReg' data-type='unsigned int' data-ref="75DstReg">DstReg</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="516">516</th><td>      <b>if</b> (MRI-&gt;getRegClass(DstReg) != &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_1RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_1RegClass</span>)</td></tr>
<tr><th id="517">517</th><td>        <b>continue</b>;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-i1-copies&quot;)) { dbgs() &lt;&lt; &quot;Lower PHI: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Lower PHI: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>);</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>      MRI-&gt;setRegClass(DstReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>      <i>// Collect incoming values.</i></td></tr>
<tr><th id="524">524</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="76i" title='i' data-type='unsigned int' data-ref="76i">i</dfn> = <var>1</var>; <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a> &lt; <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="525">525</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i + 1 &lt; MI.getNumOperands()) ? void (0) : __assert_fail (&quot;i + 1 &lt; MI.getNumOperands()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 525, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a> + <var>1</var> &lt; <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="526">526</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="77IncomingReg" title='IncomingReg' data-type='unsigned int' data-ref="77IncomingReg">IncomingReg</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="527">527</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="78IncomingMBB" title='IncomingMBB' data-type='llvm::MachineBasicBlock *' data-ref="78IncomingMBB">IncomingMBB</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="528">528</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="79IncomingDef" title='IncomingDef' data-type='llvm::MachineInstr *' data-ref="79IncomingDef">IncomingDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col7 ref" href="#77IncomingReg" title='IncomingReg' data-ref="77IncomingReg">IncomingReg</a>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>        <b>if</b> (<a class="local col9 ref" href="#79IncomingDef" title='IncomingDef' data-ref="79IncomingDef">IncomingDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>) {</td></tr>
<tr><th id="531">531</th><td>          <a class="local col7 ref" href="#77IncomingReg" title='IncomingReg' data-ref="77IncomingReg">IncomingReg</a> = <a class="local col9 ref" href="#79IncomingDef" title='IncomingDef' data-ref="79IncomingDef">IncomingDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="532">532</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isLaneMaskReg(IncomingReg)) ? void (0) : __assert_fail (&quot;isLaneMaskReg(IncomingReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 532, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" title='(anonymous namespace)::SILowerI1Copies::isLaneMaskReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj">isLaneMaskReg</a>(<a class="local col7 ref" href="#77IncomingReg" title='IncomingReg' data-ref="77IncomingReg">IncomingReg</a>));</td></tr>
<tr><th id="533">533</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!IncomingDef-&gt;getOperand(1).getSubReg()) ? void (0) : __assert_fail (&quot;!IncomingDef-&gt;getOperand(1).getSubReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 533, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#79IncomingDef" title='IncomingDef' data-ref="79IncomingDef">IncomingDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="534">534</th><td>        } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#79IncomingDef" title='IncomingDef' data-ref="79IncomingDef">IncomingDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace"><span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::IMPLICIT_DEF&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a></span>) {</td></tr>
<tr><th id="535">535</th><td>          <b>continue</b>;</td></tr>
<tr><th id="536">536</th><td>        } <b>else</b> {</td></tr>
<tr><th id="537">537</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IncomingDef-&gt;isPHI() || PhiRegisters.count(IncomingReg)) ? void (0) : __assert_fail (&quot;IncomingDef-&gt;isPHI() || PhiRegisters.count(IncomingReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 537, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#79IncomingDef" title='IncomingDef' data-ref="79IncomingDef">IncomingDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col2 ref" href="#72PhiRegisters" title='PhiRegisters' data-ref="72PhiRegisters">PhiRegisters</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col7 ref" href="#77IncomingReg" title='IncomingReg' data-ref="77IncomingReg">IncomingReg</a>));</td></tr>
<tr><th id="538">538</th><td>        }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>        <a class="local col9 ref" href="#69IncomingBlocks" title='IncomingBlocks' data-ref="69IncomingBlocks">IncomingBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#78IncomingMBB" title='IncomingMBB' data-ref="78IncomingMBB">IncomingMBB</a>);</td></tr>
<tr><th id="541">541</th><td>        <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#77IncomingReg" title='IncomingReg' data-ref="77IncomingReg">IncomingReg</a>);</td></tr>
<tr><th id="542">542</th><td>      }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#<span data-ppcond="544">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="545">545</th><td>      <a class="local col2 ref" href="#72PhiRegisters" title='PhiRegisters' data-ref="72PhiRegisters">PhiRegisters</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col5 ref" href="#75DstReg" title='DstReg' data-ref="75DstReg">DstReg</a>);</td></tr>
<tr><th id="546">546</th><td><u>#<span data-ppcond="544">endif</span></u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>      <i>// Phis in a loop that are observed outside the loop receive a simple but</i></td></tr>
<tr><th id="549">549</th><td><i>      // conservatively correct treatment.</i></td></tr>
<tr><th id="550">550</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="80PostDomBound" title='PostDomBound' data-type='llvm::MachineBasicBlock *' data-ref="80PostDomBound">PostDomBound</dfn> = &amp;<a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>;</td></tr>
<tr><th id="551">551</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="81Use">Use</dfn> : <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col5 ref" href="#75DstReg" title='DstReg' data-ref="75DstReg">DstReg</a>)) {</td></tr>
<tr><th id="552">552</th><td>        <a class="local col0 ref" href="#80PostDomBound" title='PostDomBound' data-ref="80PostDomBound">PostDomBound</a> =</td></tr>
<tr><th id="553">553</th><td>            <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT">PDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZN4llvm24MachinePostDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachinePostDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm24MachinePostDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col0 ref" href="#80PostDomBound" title='PostDomBound' data-ref="80PostDomBound">PostDomBound</a>, <a class="local col1 ref" href="#81Use" title='Use' data-ref="81Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="554">554</th><td>      }</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="82FoundLoopLevel" title='FoundLoopLevel' data-type='unsigned int' data-ref="82FoundLoopLevel">FoundLoopLevel</dfn> = <a class="local col6 ref" href="#66LF" title='LF' data-ref="66LF">LF</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::findLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">findLoop</a>(<a class="local col0 ref" href="#80PostDomBound" title='PostDomBound' data-ref="80PostDomBound">PostDomBound</a>);</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>      <a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater10InitializeEj" title='llvm::MachineSSAUpdater::Initialize' data-ref="_ZN4llvm17MachineSSAUpdater10InitializeEj">Initialize</a>(<a class="local col5 ref" href="#75DstReg" title='DstReg' data-ref="75DstReg">DstReg</a>);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>      <b>if</b> (<a class="local col2 ref" href="#82FoundLoopLevel" title='FoundLoopLevel' data-ref="82FoundLoopLevel">FoundLoopLevel</a>) {</td></tr>
<tr><th id="561">561</th><td>        <a class="local col6 ref" href="#66LF" title='LF' data-ref="66LF">LF</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::LoopFinder::addLoopEntries' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">addLoopEntries</a>(<a class="local col2 ref" href="#82FoundLoopLevel" title='FoundLoopLevel' data-ref="82FoundLoopLevel">FoundLoopLevel</a>, <span class='refarg'><a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#69IncomingBlocks" title='IncomingBlocks' data-ref="69IncomingBlocks">IncomingBlocks</a>);</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="83i" title='i' data-type='unsigned int' data-ref="83i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a> &lt; <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>) {</td></tr>
<tr><th id="564">564</th><td>          <a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu ref" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a></span>));</td></tr>
<tr><th id="565">565</th><td>          <a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(<a class="local col9 ref" href="#69IncomingBlocks" title='IncomingBlocks' data-ref="69IncomingBlocks">IncomingBlocks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>]</a>,</td></tr>
<tr><th id="566">566</th><td>                                       <a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>());</td></tr>
<tr><th id="567">567</th><td>        }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="84i" title='i' data-type='unsigned int' data-ref="84i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a> &lt; <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a>) {</td></tr>
<tr><th id="570">570</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="85IMBB" title='IMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="85IMBB">IMBB</dfn> = *<a class="local col9 ref" href="#69IncomingBlocks" title='IncomingBlocks' data-ref="69IncomingBlocks">IncomingBlocks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a>]</a>;</td></tr>
<tr><th id="571">571</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</a>(</td></tr>
<tr><th id="572">572</th><td>              <span class='refarg'><a class="local col5 ref" href="#85IMBB" title='IMBB' data-ref="85IMBB">IMBB</a></span>, <a class="tu member" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">getSaluInsertionAtEnd</a>(<span class='refarg'><a class="local col5 ref" href="#85IMBB" title='IMBB' data-ref="85IMBB">IMBB</a></span>), <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">{</a>}, <a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a>]</a>,</td></tr>
<tr><th id="573">573</th><td>              <a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col5 ref" href="#85IMBB" title='IMBB' data-ref="85IMBB">IMBB</a>), <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a>]</a>);</td></tr>
<tr><th id="574">574</th><td>        }</td></tr>
<tr><th id="575">575</th><td>      } <b>else</b> {</td></tr>
<tr><th id="576">576</th><td>        <i>// The phi is not observed from outside a loop. Use a more accurate</i></td></tr>
<tr><th id="577">577</th><td><i>        // lowering.</i></td></tr>
<tr><th id="578">578</th><td>        <a class="local col7 ref" href="#67PIA" title='PIA' data-ref="67PIA">PIA</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::PhiIncomingAnalysis::analyze' data-use='c' data-ref="_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE">analyze</a>(<span class='refarg'><a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#69IncomingBlocks" title='IncomingBlocks' data-ref="69IncomingBlocks">IncomingBlocks</a>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="86MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="86MBB">MBB</dfn> : <a class="local col7 ref" href="#67PIA" title='PIA' data-ref="67PIA">PIA</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv" title='(anonymous namespace)::PhiIncomingAnalysis::predecessors' data-use='c' data-ref="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv">predecessors</a>())</td></tr>
<tr><th id="581">581</th><td>          <a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(<a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB">MBB</a>, <a class="tu ref" href="#_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-use='c' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</a>(<span class='refarg'>*<a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB">MBB</a></span>));</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="87i" title='i' data-type='unsigned int' data-ref="87i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#87i" title='i' data-ref="87i">i</a> &lt; <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col7 ref" href="#87i" title='i' data-ref="87i">i</a>) {</td></tr>
<tr><th id="584">584</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88IMBB" title='IMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="88IMBB">IMBB</dfn> = *<a class="local col9 ref" href="#69IncomingBlocks" title='IncomingBlocks' data-ref="69IncomingBlocks">IncomingBlocks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#87i" title='i' data-ref="87i">i</a>]</a>;</td></tr>
<tr><th id="585">585</th><td>          <b>if</b> (<a class="local col7 ref" href="#67PIA" title='PIA' data-ref="67PIA">PIA</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PhiIncomingAnalysis::isSource' data-use='c' data-ref="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE">isSource</a>(<span class='refarg'><a class="local col8 ref" href="#88IMBB" title='IMBB' data-ref="88IMBB">IMBB</a></span>)) {</td></tr>
<tr><th id="586">586</th><td>            <a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="587">587</th><td>            <a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(&amp;<a class="local col8 ref" href="#88IMBB" title='IMBB' data-ref="88IMBB">IMBB</a>, <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#87i" title='i' data-ref="87i">i</a>]</a>);</td></tr>
<tr><th id="588">588</th><td>          } <b>else</b> {</td></tr>
<tr><th id="589">589</th><td>            <a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu ref" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a></span>));</td></tr>
<tr><th id="590">590</th><td>            <a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(&amp;<a class="local col8 ref" href="#88IMBB" title='IMBB' data-ref="88IMBB">IMBB</a>, <a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>());</td></tr>
<tr><th id="591">591</th><td>          }</td></tr>
<tr><th id="592">592</th><td>        }</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="89i" title='i' data-type='unsigned int' data-ref="89i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a> &lt; <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>) {</td></tr>
<tr><th id="595">595</th><td>          <b>if</b> (!<a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>]</a>)</td></tr>
<tr><th id="596">596</th><td>            <b>continue</b>;</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="90IMBB" title='IMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="90IMBB">IMBB</dfn> = *<a class="local col9 ref" href="#69IncomingBlocks" title='IncomingBlocks' data-ref="69IncomingBlocks">IncomingBlocks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>]</a>;</td></tr>
<tr><th id="599">599</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</a>(</td></tr>
<tr><th id="600">600</th><td>              <span class='refarg'><a class="local col0 ref" href="#90IMBB" title='IMBB' data-ref="90IMBB">IMBB</a></span>, <a class="tu member" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">getSaluInsertionAtEnd</a>(<span class='refarg'><a class="local col0 ref" href="#90IMBB" title='IMBB' data-ref="90IMBB">IMBB</a></span>), <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">{</a>}, <a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>]</a>,</td></tr>
<tr><th id="601">601</th><td>              <a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col0 ref" href="#90IMBB" title='IMBB' data-ref="90IMBB">IMBB</a>), <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>]</a>);</td></tr>
<tr><th id="602">602</th><td>        }</td></tr>
<tr><th id="603">603</th><td>      }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="91NewReg" title='NewReg' data-type='unsigned int' data-ref="91NewReg">NewReg</dfn> = <a class="local col5 ref" href="#65SSAUpdater" title='SSAUpdater' data-ref="65SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>);</td></tr>
<tr><th id="606">606</th><td>      <b>if</b> (<a class="local col1 ref" href="#91NewReg" title='NewReg' data-ref="91NewReg">NewReg</a> != <a class="local col5 ref" href="#75DstReg" title='DstReg' data-ref="75DstReg">DstReg</a>) {</td></tr>
<tr><th id="607">607</th><td>        <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col1 ref" href="#91NewReg" title='NewReg' data-ref="91NewReg">NewReg</a>, <a class="local col5 ref" href="#75DstReg" title='DstReg' data-ref="75DstReg">DstReg</a>);</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>        <i>// Ensure that DstReg has a single def and mark the old PHI node for</i></td></tr>
<tr><th id="610">610</th><td><i>        // deletion.</i></td></tr>
<tr><th id="611">611</th><td>        <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#91NewReg" title='NewReg' data-ref="91NewReg">NewReg</a>);</td></tr>
<tr><th id="612">612</th><td>        <a class="local col8 ref" href="#68DeadPhis" title='DeadPhis' data-ref="68DeadPhis">DeadPhis</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>);</td></tr>
<tr><th id="613">613</th><td>      }</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>      <a class="local col9 ref" href="#69IncomingBlocks" title='IncomingBlocks' data-ref="69IncomingBlocks">IncomingBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="616">616</th><td>      <a class="local col0 ref" href="#70IncomingRegs" title='IncomingRegs' data-ref="70IncomingRegs">IncomingRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="617">617</th><td>      <a class="local col1 ref" href="#71IncomingUpdated" title='IncomingUpdated' data-ref="71IncomingUpdated">IncomingUpdated</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="618">618</th><td>    }</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="92MI" title='MI' data-type='llvm::MachineInstr *' data-ref="92MI">MI</dfn> : <a class="local col8 ref" href="#68DeadPhis" title='DeadPhis' data-ref="68DeadPhis">DeadPhis</a>)</td></tr>
<tr><th id="621">621</th><td>      <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="622">622</th><td>    <a class="local col8 ref" href="#68DeadPhis" title='DeadPhis' data-ref="68DeadPhis">DeadPhis</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td>}</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesToI1' data-type='void (anonymous namespace)::SILowerI1Copies::lowerCopiesToI1()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev">lowerCopiesToI1</dfn>() {</td></tr>
<tr><th id="627">627</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#llvm::MachineSSAUpdater" title='llvm::MachineSSAUpdater' data-ref="llvm::MachineSSAUpdater">MachineSSAUpdater</a> <dfn class="local col3 decl" id="93SSAUpdater" title='SSAUpdater' data-type='llvm::MachineSSAUpdater' data-ref="93SSAUpdater">SSAUpdater</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::MachineSSAUpdater::MachineSSAUpdater' data-ref="_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">(</a>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a>);</td></tr>
<tr><th id="628">628</th><td>  <a class="tu type" href="#(anonymousnamespace)::LoopFinder" title='(anonymous namespace)::LoopFinder' data-ref="(anonymousnamespace)::LoopFinder">LoopFinder</a> <dfn class="local col4 decl" id="94LF" title='LF' data-type='(anonymous namespace)::LoopFinder' data-ref="94LF">LF</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" title='(anonymous namespace)::LoopFinder::LoopFinder' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE">(</a>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::DT" title='(anonymous namespace)::SILowerI1Copies::DT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::DT">DT</a>, *<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT">PDT</a>);</td></tr>
<tr><th id="629">629</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="95DeadCopies" title='DeadCopies' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="95DeadCopies">DeadCopies</dfn>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="96MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="96MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a>) {</td></tr>
<tr><th id="632">632</th><td>    <a class="local col4 ref" href="#94LF" title='LF' data-ref="94LF">LF</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE">initialize</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>);</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="97MI">MI</dfn> : <a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a>) {</td></tr>
<tr><th id="635">635</th><td>      <b>if</b> (<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace"><span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::IMPLICIT_DEF&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a></span> &amp;&amp;</td></tr>
<tr><th id="636">636</th><td>          <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>)</td></tr>
<tr><th id="637">637</th><td>        <b>continue</b>;</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="98DstReg" title='DstReg' data-type='unsigned int' data-ref="98DstReg">DstReg</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="640">640</th><td>      <b>if</b> (!TargetRegisterInfo::isVirtualRegister(DstReg) ||</td></tr>
<tr><th id="641">641</th><td>          MRI-&gt;getRegClass(DstReg) != &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_1RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_1RegClass</span>)</td></tr>
<tr><th id="642">642</th><td>        <b>continue</b>;</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a>)) {</td></tr>
<tr><th id="645">645</th><td>        <a class="local col5 ref" href="#95DeadCopies" title='DeadCopies' data-ref="95DeadCopies">DeadCopies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>);</td></tr>
<tr><th id="646">646</th><td>        <b>continue</b>;</td></tr>
<tr><th id="647">647</th><td>      }</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-i1-copies&quot;)) { dbgs() &lt;&lt; &quot;Lower Other: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Lower Other: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>);</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>      MRI-&gt;setRegClass(DstReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="652">652</th><td>      <b>if</b> (<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace"><span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::IMPLICIT_DEF&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a></span>)</td></tr>
<tr><th id="653">653</th><td>        <b>continue</b>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="99DL" title='DL' data-type='llvm::DebugLoc' data-ref="99DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="656">656</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="100SrcReg" title='SrcReg' data-type='unsigned int' data-ref="100SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="657">657</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.getOperand(1).getSubReg()) ? void (0) : __assert_fail (&quot;!MI.getOperand(1).getSubReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 657, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#100SrcReg" title='SrcReg' data-ref="100SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="660">660</th><td>          !<a class="tu member" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" title='(anonymous namespace)::SILowerI1Copies::isLaneMaskReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj">isLaneMaskReg</a>(<a class="local col0 ref" href="#100SrcReg" title='SrcReg' data-ref="100SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="661">661</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;getRegisterInfo().getRegSizeInBits(SrcReg, *MRI) == 32) ? void (0) : __assert_fail (&quot;TII-&gt;getRegisterInfo().getRegSizeInBits(SrcReg, *MRI) == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 661, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(TII-&gt;getRegisterInfo().<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(SrcReg, *MRI) == <var>32</var>);</td></tr>
<tr><th id="662">662</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="101TmpReg" title='TmpReg' data-type='unsigned int' data-ref="101TmpReg">TmpReg</dfn> = <a class="tu ref" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a></span>);</td></tr>
<tr><th id="663">663</th><td>        BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_CMP_NE_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_NE_U32_e64</span>), TmpReg)</td></tr>
<tr><th id="664">664</th><td>            .addReg(SrcReg)</td></tr>
<tr><th id="665">665</th><td>            .addImm(<var>0</var>);</td></tr>
<tr><th id="666">666</th><td>        <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#101TmpReg" title='TmpReg' data-ref="101TmpReg">TmpReg</a>);</td></tr>
<tr><th id="667">667</th><td>        <a class="local col0 ref" href="#100SrcReg" title='SrcReg' data-ref="100SrcReg">SrcReg</a> = <a class="local col1 ref" href="#101TmpReg" title='TmpReg' data-ref="101TmpReg">TmpReg</a>;</td></tr>
<tr><th id="668">668</th><td>      }</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>      <i>// Defs in a loop that are observed outside the loop must be transformed</i></td></tr>
<tr><th id="671">671</th><td><i>      // into appropriate bit manipulation.</i></td></tr>
<tr><th id="672">672</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="102PostDomBound" title='PostDomBound' data-type='llvm::MachineBasicBlock *' data-ref="102PostDomBound">PostDomBound</dfn> = &amp;<a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a>;</td></tr>
<tr><th id="673">673</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="103Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="103Use">Use</dfn> : <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a>)) {</td></tr>
<tr><th id="674">674</th><td>        <a class="local col2 ref" href="#102PostDomBound" title='PostDomBound' data-ref="102PostDomBound">PostDomBound</a> =</td></tr>
<tr><th id="675">675</th><td>            <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT">PDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZN4llvm24MachinePostDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachinePostDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm24MachinePostDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col2 ref" href="#102PostDomBound" title='PostDomBound' data-ref="102PostDomBound">PostDomBound</a>, <a class="local col3 ref" href="#103Use" title='Use' data-ref="103Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="676">676</th><td>      }</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="104FoundLoopLevel" title='FoundLoopLevel' data-type='unsigned int' data-ref="104FoundLoopLevel">FoundLoopLevel</dfn> = <a class="local col4 ref" href="#94LF" title='LF' data-ref="94LF">LF</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::findLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">findLoop</a>(<a class="local col2 ref" href="#102PostDomBound" title='PostDomBound' data-ref="102PostDomBound">PostDomBound</a>);</td></tr>
<tr><th id="679">679</th><td>      <b>if</b> (<a class="local col4 ref" href="#104FoundLoopLevel" title='FoundLoopLevel' data-ref="104FoundLoopLevel">FoundLoopLevel</a>) {</td></tr>
<tr><th id="680">680</th><td>        <a class="local col3 ref" href="#93SSAUpdater" title='SSAUpdater' data-ref="93SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater10InitializeEj" title='llvm::MachineSSAUpdater::Initialize' data-ref="_ZN4llvm17MachineSSAUpdater10InitializeEj">Initialize</a>(<a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a>);</td></tr>
<tr><th id="681">681</th><td>        <a class="local col3 ref" href="#93SSAUpdater" title='SSAUpdater' data-ref="93SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(&amp;<a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a>, <a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a>);</td></tr>
<tr><th id="682">682</th><td>        <a class="local col4 ref" href="#94LF" title='LF' data-ref="94LF">LF</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::LoopFinder::addLoopEntries' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">addLoopEntries</a>(<a class="local col4 ref" href="#104FoundLoopLevel" title='FoundLoopLevel' data-ref="104FoundLoopLevel">FoundLoopLevel</a>, <span class='refarg'><a class="local col3 ref" href="#93SSAUpdater" title='SSAUpdater' data-ref="93SSAUpdater">SSAUpdater</a></span>);</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</a>(<span class='refarg'><a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>, <a class="local col9 ref" href="#99DL" title='DL' data-ref="99DL">DL</a>, <a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a>,</td></tr>
<tr><th id="685">685</th><td>                            <a class="local col3 ref" href="#93SSAUpdater" title='SSAUpdater' data-ref="93SSAUpdater">SSAUpdater</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col6 ref" href="#96MBB" title='MBB' data-ref="96MBB">MBB</a>), <a class="local col0 ref" href="#100SrcReg" title='SrcReg' data-ref="100SrcReg">SrcReg</a>);</td></tr>
<tr><th id="686">686</th><td>        <a class="local col5 ref" href="#95DeadCopies" title='DeadCopies' data-ref="95DeadCopies">DeadCopies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>);</td></tr>
<tr><th id="687">687</th><td>      }</td></tr>
<tr><th id="688">688</th><td>    }</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="105MI" title='MI' data-type='llvm::MachineInstr *' data-ref="105MI">MI</dfn> : <a class="local col5 ref" href="#95DeadCopies" title='DeadCopies' data-ref="95DeadCopies">DeadCopies</a>)</td></tr>
<tr><th id="691">691</th><td>      <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="692">692</th><td>    <a class="local col5 ref" href="#95DeadCopies" title='DeadCopies' data-ref="95DeadCopies">DeadCopies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td>}</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb" title='(anonymous namespace)::SILowerI1Copies::isConstantLaneMask' data-type='bool (anonymous namespace)::SILowerI1Copies::isConstantLaneMask(unsigned int Reg, bool &amp; Val) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb">isConstantLaneMask</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="106Reg" title='Reg' data-type='unsigned int' data-ref="106Reg">Reg</dfn>, <em>bool</em> &amp;<dfn class="local col7 decl" id="107Val" title='Val' data-type='bool &amp;' data-ref="107Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="697">697</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="108MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="108MI">MI</dfn>;</td></tr>
<tr><th id="698">698</th><td>  <b>for</b> (;;) {</td></tr>
<tr><th id="699">699</th><td>    <a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a> = <a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col6 ref" href="#106Reg" title='Reg' data-ref="106Reg">Reg</a>);</td></tr>
<tr><th id="700">700</th><td>    <b>if</b> (<a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>)</td></tr>
<tr><th id="701">701</th><td>      <b>break</b>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <a class="local col6 ref" href="#106Reg" title='Reg' data-ref="106Reg">Reg</a> = <a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="704">704</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#106Reg" title='Reg' data-ref="106Reg">Reg</a>))</td></tr>
<tr><th id="705">705</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="706">706</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" title='(anonymous namespace)::SILowerI1Copies::isLaneMaskReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj">isLaneMaskReg</a>(<a class="local col6 ref" href="#106Reg" title='Reg' data-ref="106Reg">Reg</a>))</td></tr>
<tr><th id="707">707</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <b>if</b> (MI-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>)</td></tr>
<tr><th id="711">711</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <b>if</b> (!<a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="714">714</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="109Imm" title='Imm' data-type='int64_t' data-ref="109Imm">Imm</dfn> = <a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="717">717</th><td>  <b>if</b> (<a class="local col9 ref" href="#109Imm" title='Imm' data-ref="109Imm">Imm</a> == <var>0</var>) {</td></tr>
<tr><th id="718">718</th><td>    <a class="local col7 ref" href="#107Val" title='Val' data-ref="107Val">Val</a> = <b>false</b>;</td></tr>
<tr><th id="719">719</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="720">720</th><td>  }</td></tr>
<tr><th id="721">721</th><td>  <b>if</b> (<a class="local col9 ref" href="#109Imm" title='Imm' data-ref="109Imm">Imm</a> == -<var>1</var>) {</td></tr>
<tr><th id="722">722</th><td>    <a class="local col7 ref" href="#107Val" title='Val' data-ref="107Val">Val</a> = <b>true</b>;</td></tr>
<tr><th id="723">723</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="724">724</th><td>  }</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="727">727</th><td>}</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" title='instrDefsUsesSCC' data-type='void instrDefsUsesSCC(const llvm::MachineInstr &amp; MI, bool &amp; Def, bool &amp; Use)' data-ref="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_">instrDefsUsesSCC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="110MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="110MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="111Def" title='Def' data-type='bool &amp;' data-ref="111Def">Def</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="112Use" title='Use' data-type='bool &amp;' data-ref="112Use">Use</dfn>) {</td></tr>
<tr><th id="730">730</th><td>  <a class="local col1 ref" href="#111Def" title='Def' data-ref="111Def">Def</a> = <b>false</b>;</td></tr>
<tr><th id="731">731</th><td>  <a class="local col2 ref" href="#112Use" title='Use' data-ref="112Use">Use</a> = <b>false</b>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="113MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="113MO">MO</dfn> : <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="734">734</th><td>    <b>if</b> (MO.isReg() &amp;&amp; MO.getReg() == AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>) {</td></tr>
<tr><th id="735">735</th><td>      <b>if</b> (<a class="local col3 ref" href="#113MO" title='MO' data-ref="113MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="736">736</th><td>        <a class="local col2 ref" href="#112Use" title='Use' data-ref="112Use">Use</a> = <b>true</b>;</td></tr>
<tr><th id="737">737</th><td>      <b>else</b></td></tr>
<tr><th id="738">738</th><td>        <a class="local col1 ref" href="#111Def" title='Def' data-ref="111Def">Def</a> = <b>true</b>;</td></tr>
<tr><th id="739">739</th><td>    }</td></tr>
<tr><th id="740">740</th><td>  }</td></tr>
<tr><th id="741">741</th><td>}</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">/// Return a point at the end of the given<span class="command"> \p</span> <span class="arg">MBB</span> to insert SALU instructions</i></td></tr>
<tr><th id="744">744</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">/// for lane mask calculation. Take terminators and SCC into account.</i></td></tr>
<tr><th id="745">745</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="746">746</th><td><a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd(llvm::MachineBasicBlock &amp; MBB) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">getSaluInsertionAtEnd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="114MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="747">747</th><td>  <em>auto</em> <dfn class="local col5 decl" id="115InsertionPt" title='InsertionPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="115InsertionPt">InsertionPt</dfn> = <a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="748">748</th><td>  <em>bool</em> <dfn class="local col6 decl" id="116TerminatorsUseSCC" title='TerminatorsUseSCC' data-type='bool' data-ref="116TerminatorsUseSCC">TerminatorsUseSCC</dfn> = <b>false</b>;</td></tr>
<tr><th id="749">749</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="117I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="117I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#115InsertionPt" title='InsertionPt' data-ref="115InsertionPt">InsertionPt</a>, <dfn class="local col8 decl" id="118E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="118E">E</dfn> = <a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#118E" title='E' data-ref="118E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>) {</td></tr>
<tr><th id="750">750</th><td>    <em>bool</em> <dfn class="local col9 decl" id="119DefsSCC" title='DefsSCC' data-type='bool' data-ref="119DefsSCC">DefsSCC</dfn>;</td></tr>
<tr><th id="751">751</th><td>    <a class="tu ref" href="#_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" title='instrDefsUsesSCC' data-use='c' data-ref="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_">instrDefsUsesSCC</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>, <span class='refarg'><a class="local col9 ref" href="#119DefsSCC" title='DefsSCC' data-ref="119DefsSCC">DefsSCC</a></span>, <span class='refarg'><a class="local col6 ref" href="#116TerminatorsUseSCC" title='TerminatorsUseSCC' data-ref="116TerminatorsUseSCC">TerminatorsUseSCC</a></span>);</td></tr>
<tr><th id="752">752</th><td>    <b>if</b> (<a class="local col6 ref" href="#116TerminatorsUseSCC" title='TerminatorsUseSCC' data-ref="116TerminatorsUseSCC">TerminatorsUseSCC</a> || <a class="local col9 ref" href="#119DefsSCC" title='DefsSCC' data-ref="119DefsSCC">DefsSCC</a>)</td></tr>
<tr><th id="753">753</th><td>      <b>break</b>;</td></tr>
<tr><th id="754">754</th><td>  }</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <b>if</b> (!<a class="local col6 ref" href="#116TerminatorsUseSCC" title='TerminatorsUseSCC' data-ref="116TerminatorsUseSCC">TerminatorsUseSCC</a>)</td></tr>
<tr><th id="757">757</th><td>    <b>return</b> <a class="local col5 ref" href="#115InsertionPt" title='InsertionPt' data-ref="115InsertionPt">InsertionPt</a>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <b>while</b> (<a class="local col5 ref" href="#115InsertionPt" title='InsertionPt' data-ref="115InsertionPt">InsertionPt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="760">760</th><td>    <a class="local col5 ref" href="#115InsertionPt" title='InsertionPt' data-ref="115InsertionPt">InsertionPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <em>bool</em> <dfn class="local col0 decl" id="120DefSCC" title='DefSCC' data-type='bool' data-ref="120DefSCC">DefSCC</dfn>, <dfn class="local col1 decl" id="121UseSCC" title='UseSCC' data-type='bool' data-ref="121UseSCC">UseSCC</dfn>;</td></tr>
<tr><th id="763">763</th><td>    <a class="tu ref" href="#_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" title='instrDefsUsesSCC' data-use='c' data-ref="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_">instrDefsUsesSCC</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115InsertionPt" title='InsertionPt' data-ref="115InsertionPt">InsertionPt</a>, <span class='refarg'><a class="local col0 ref" href="#120DefSCC" title='DefSCC' data-ref="120DefSCC">DefSCC</a></span>, <span class='refarg'><a class="local col1 ref" href="#121UseSCC" title='UseSCC' data-ref="121UseSCC">UseSCC</a></span>);</td></tr>
<tr><th id="764">764</th><td>    <b>if</b> (<a class="local col0 ref" href="#120DefSCC" title='DefSCC' data-ref="120DefSCC">DefSCC</a>)</td></tr>
<tr><th id="765">765</th><td>      <b>return</b> <a class="local col5 ref" href="#115InsertionPt" title='InsertionPt' data-ref="115InsertionPt">InsertionPt</a>;</td></tr>
<tr><th id="766">766</th><td>  }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <i>// We should have at least seen an IMPLICIT_DEF or COPY</i></td></tr>
<tr><th id="769">769</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;SCC used by terminator but no def in block&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp&quot;, 769)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"SCC used by terminator but no def in block"</q>);</td></tr>
<tr><th id="770">770</th><td>}</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-type='void (anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::DebugLoc &amp; DL, unsigned int DstReg, unsigned int PrevReg, unsigned int CurReg)' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="122MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="122MBB">MBB</dfn>,</td></tr>
<tr><th id="773">773</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="123I" title='I' data-type='MachineBasicBlock::iterator' data-ref="123I">I</dfn>,</td></tr>
<tr><th id="774">774</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="124DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="124DL">DL</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="125DstReg" title='DstReg' data-type='unsigned int' data-ref="125DstReg">DstReg</dfn>,</td></tr>
<tr><th id="775">775</th><td>                                          <em>unsigned</em> <dfn class="local col6 decl" id="126PrevReg" title='PrevReg' data-type='unsigned int' data-ref="126PrevReg">PrevReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127CurReg" title='CurReg' data-type='unsigned int' data-ref="127CurReg">CurReg</dfn>) {</td></tr>
<tr><th id="776">776</th><td>  <em>bool</em> <dfn class="local col8 decl" id="128PrevVal" title='PrevVal' data-type='bool' data-ref="128PrevVal">PrevVal</dfn>;</td></tr>
<tr><th id="777">777</th><td>  <em>bool</em> <dfn class="local col9 decl" id="129PrevConstant" title='PrevConstant' data-type='bool' data-ref="129PrevConstant">PrevConstant</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb" title='(anonymous namespace)::SILowerI1Copies::isConstantLaneMask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb">isConstantLaneMask</a>(<a class="local col6 ref" href="#126PrevReg" title='PrevReg' data-ref="126PrevReg">PrevReg</a>, <span class='refarg'><a class="local col8 ref" href="#128PrevVal" title='PrevVal' data-ref="128PrevVal">PrevVal</a></span>);</td></tr>
<tr><th id="778">778</th><td>  <em>bool</em> <dfn class="local col0 decl" id="130CurVal" title='CurVal' data-type='bool' data-ref="130CurVal">CurVal</dfn>;</td></tr>
<tr><th id="779">779</th><td>  <em>bool</em> <dfn class="local col1 decl" id="131CurConstant" title='CurConstant' data-type='bool' data-ref="131CurConstant">CurConstant</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb" title='(anonymous namespace)::SILowerI1Copies::isConstantLaneMask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEjRb">isConstantLaneMask</a>(<a class="local col7 ref" href="#127CurReg" title='CurReg' data-ref="127CurReg">CurReg</a>, <span class='refarg'><a class="local col0 ref" href="#130CurVal" title='CurVal' data-ref="130CurVal">CurVal</a></span>);</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <b>if</b> (<a class="local col9 ref" href="#129PrevConstant" title='PrevConstant' data-ref="129PrevConstant">PrevConstant</a> &amp;&amp; <a class="local col1 ref" href="#131CurConstant" title='CurConstant' data-ref="131CurConstant">CurConstant</a>) {</td></tr>
<tr><th id="782">782</th><td>    <b>if</b> (<a class="local col8 ref" href="#128PrevVal" title='PrevVal' data-ref="128PrevVal">PrevVal</a> == <a class="local col0 ref" href="#130CurVal" title='CurVal' data-ref="130CurVal">CurVal</a>) {</td></tr>
<tr><th id="783">783</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), DstReg).addReg(CurReg);</td></tr>
<tr><th id="784">784</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#130CurVal" title='CurVal' data-ref="130CurVal">CurVal</a>) {</td></tr>
<tr><th id="785">785</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), DstReg).addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="786">786</th><td>    } <b>else</b> {</td></tr>
<tr><th id="787">787</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64</span>), DstReg)</td></tr>
<tr><th id="788">788</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="789">789</th><td>          .addImm(-<var>1</var>);</td></tr>
<tr><th id="790">790</th><td>    }</td></tr>
<tr><th id="791">791</th><td>    <b>return</b>;</td></tr>
<tr><th id="792">792</th><td>  }</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132PrevMaskedReg" title='PrevMaskedReg' data-type='unsigned int' data-ref="132PrevMaskedReg">PrevMaskedReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="795">795</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133CurMaskedReg" title='CurMaskedReg' data-type='unsigned int' data-ref="133CurMaskedReg">CurMaskedReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="796">796</th><td>  <b>if</b> (!<a class="local col9 ref" href="#129PrevConstant" title='PrevConstant' data-ref="129PrevConstant">PrevConstant</a>) {</td></tr>
<tr><th id="797">797</th><td>    <b>if</b> (<a class="local col1 ref" href="#131CurConstant" title='CurConstant' data-ref="131CurConstant">CurConstant</a> &amp;&amp; <a class="local col0 ref" href="#130CurVal" title='CurVal' data-ref="130CurVal">CurVal</a>) {</td></tr>
<tr><th id="798">798</th><td>      <a class="local col2 ref" href="#132PrevMaskedReg" title='PrevMaskedReg' data-ref="132PrevMaskedReg">PrevMaskedReg</a> = <a class="local col6 ref" href="#126PrevReg" title='PrevReg' data-ref="126PrevReg">PrevReg</a>;</td></tr>
<tr><th id="799">799</th><td>    } <b>else</b> {</td></tr>
<tr><th id="800">800</th><td>      <a class="local col2 ref" href="#132PrevMaskedReg" title='PrevMaskedReg' data-ref="132PrevMaskedReg">PrevMaskedReg</a> = <a class="tu ref" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a></span>);</td></tr>
<tr><th id="801">801</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B64</span>), PrevMaskedReg)</td></tr>
<tr><th id="802">802</th><td>          .addReg(PrevReg)</td></tr>
<tr><th id="803">803</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="804">804</th><td>    }</td></tr>
<tr><th id="805">805</th><td>  }</td></tr>
<tr><th id="806">806</th><td>  <b>if</b> (!<a class="local col1 ref" href="#131CurConstant" title='CurConstant' data-ref="131CurConstant">CurConstant</a>) {</td></tr>
<tr><th id="807">807</th><td>    <i>// TODO: check whether CurReg is already masked by EXEC</i></td></tr>
<tr><th id="808">808</th><td>    <b>if</b> (<a class="local col9 ref" href="#129PrevConstant" title='PrevConstant' data-ref="129PrevConstant">PrevConstant</a> &amp;&amp; <a class="local col8 ref" href="#128PrevVal" title='PrevVal' data-ref="128PrevVal">PrevVal</a>) {</td></tr>
<tr><th id="809">809</th><td>      <a class="local col3 ref" href="#133CurMaskedReg" title='CurMaskedReg' data-ref="133CurMaskedReg">CurMaskedReg</a> = <a class="local col7 ref" href="#127CurReg" title='CurReg' data-ref="127CurReg">CurReg</a>;</td></tr>
<tr><th id="810">810</th><td>    } <b>else</b> {</td></tr>
<tr><th id="811">811</th><td>      <a class="local col3 ref" href="#133CurMaskedReg" title='CurMaskedReg' data-ref="133CurMaskedReg">CurMaskedReg</a> = <a class="tu ref" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF">MF</a></span>);</td></tr>
<tr><th id="812">812</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>), CurMaskedReg)</td></tr>
<tr><th id="813">813</th><td>          .addReg(CurReg)</td></tr>
<tr><th id="814">814</th><td>          .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="815">815</th><td>    }</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <b>if</b> (<a class="local col9 ref" href="#129PrevConstant" title='PrevConstant' data-ref="129PrevConstant">PrevConstant</a> &amp;&amp; !<a class="local col8 ref" href="#128PrevVal" title='PrevVal' data-ref="128PrevVal">PrevVal</a>) {</td></tr>
<tr><th id="819">819</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), DstReg)</td></tr>
<tr><th id="820">820</th><td>        .addReg(CurMaskedReg);</td></tr>
<tr><th id="821">821</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#131CurConstant" title='CurConstant' data-ref="131CurConstant">CurConstant</a> &amp;&amp; !<a class="local col0 ref" href="#130CurVal" title='CurVal' data-ref="130CurVal">CurVal</a>) {</td></tr>
<tr><th id="822">822</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), DstReg)</td></tr>
<tr><th id="823">823</th><td>        .addReg(PrevMaskedReg);</td></tr>
<tr><th id="824">824</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#129PrevConstant" title='PrevConstant' data-ref="129PrevConstant">PrevConstant</a> &amp;&amp; <a class="local col8 ref" href="#128PrevVal" title='PrevVal' data-ref="128PrevVal">PrevVal</a>) {</td></tr>
<tr><th id="825">825</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ORN2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ORN2_B64</span>), DstReg)</td></tr>
<tr><th id="826">826</th><td>        .addReg(CurMaskedReg)</td></tr>
<tr><th id="827">827</th><td>        .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="828">828</th><td>  } <b>else</b> {</td></tr>
<tr><th id="829">829</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_OR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B64</span>), DstReg)</td></tr>
<tr><th id="830">830</th><td>        .addReg(PrevMaskedReg)</td></tr>
<tr><th id="831">831</th><td>        .addReg(CurMaskedReg ? CurMaskedReg : (<em>unsigned</em>)AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="832">832</th><td>  }</td></tr>
<tr><th id="833">833</th><td>}</td></tr>
<tr><th id="834">834</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
