{"vcs1":{"timestamp_begin":1699601717.108613724, "rt":2.09, "ut":0.59, "st":0.29}}
{"vcselab":{"timestamp_begin":1699601719.287620766, "rt":0.90, "ut":0.29, "st":0.18}}
{"link":{"timestamp_begin":1699601720.268464572, "rt":0.38, "ut":0.19, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699601716.309809710}
{"VCS_COMP_START_TIME": 1699601716.309809710}
{"VCS_COMP_END_TIME": 1699601722.237191811}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331312}}
{"stitch_vcselab": {"peak_mem": 223388}}
