// Seed: 3374493727
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output tri0 id_2,
    output supply1 id_3,
    inout tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input wire id_10,
    input supply0 id_11,
    output uwire id_12,
    input wire id_13
);
  assign id_2 = -1'h0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd83
) (
    id_1,
    _id_2
);
  output wire _id_2;
  inout wire id_1;
  logic [-1 : id_2] id_3;
  ;
  module_0 modCall_1 ();
  logic id_4;
endmodule
