OpenROAD v2.0-17013-gf7f634f88 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0007] Net "CLK" found for clock "clk".
[INFO CTS-0010]  Clock net "CLK" has 1274 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 2 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net CLK.
[INFO CTS-0028]  Total number of sinks: 1274.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 117.
[INFO CTS-0024]  Normalized sink region: [(29.5751, 62.8348), (60.1231, 84.3298)].
[INFO CTS-0025]     Width:  30.5480.
[INFO CTS-0026]     Height: 21.4949.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 59
    Sub-region size: 15.2740 X 21.4949
[INFO CTS-0034]     Segment length (rounded): 8.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 30
    Sub-region size: 15.2740 X 10.7475
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 15
    Sub-region size: 7.6370 X 10.7475
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.6370 X 5.3737
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 117.
[INFO CTS-0018]     Created 134 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 134 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:4, 6:2, 7:8, 8:8, 9:13, 10:20, 11:33, 12:30, 13:11, 14:4..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "CLK"
[INFO CTS-0099]  Sinks 1383
[INFO CTS-0100]  Leaf buffers 117
[INFO CTS-0101]  Average sink wire length 1591.67 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Leaf load cells 109
[INFO RSZ-0058] Using max wire length 2154um.
Placement Analysis
---------------------------------
total displacement       2950.7 u
average displacement        0.1 u
max displacement           23.9 u
original HPWL          165607.2 u
legalized HPWL         170730.5 u
delta HPWL                    3 %

repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 1215 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |  -0.438 | -321.011 | core.CPU_is_slt_a3$_DFF_P_/D
    final |       0 |    1733 |            0 |   0.000 |  -0.001 | core.CPU_src1_value_a3\[22\]$_DFF_P_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 1733 hold buffers.
Placement Analysis
---------------------------------
total displacement      18004.3 u
average displacement        0.6 u
max displacement           33.5 u
original HPWL          178552.3 u
legalized HPWL         196582.3 u
delta HPWL                   10 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 774924 u^2 32% utilization.
Elapsed time: 0:06.60[h:]min:sec. CPU time: user 6.23 sys 0.32 (99%). Peak memory: 1016624KB.
