Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  7 21:29:33 2019
| Host         : BERAT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.801        0.000                      0                   52        0.261        0.000                      0                   52        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.801        0.000                      0                   52        0.261        0.000                      0                   52        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.704ns (19.409%)  route 2.923ns (80.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 10.392 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          1.046     6.249    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y78         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.971    10.392    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y78         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[25]/C
                         clock pessimism              0.123    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X43Y78         FDRE (Setup_fdre_C_R)       -0.429    10.050    design_1_i/clockDivider_0/U0/diveder_reg[25]
  -------------------------------------------------------------------
                         required time                         10.050    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.704ns (20.179%)  route 2.785ns (79.821%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 10.273 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.907     6.111    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.852    10.273    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[21]/C
                         clock pessimism              0.123    10.396    
                         clock uncertainty           -0.035    10.360    
    SLICE_X43Y77         FDRE (Setup_fdre_C_R)       -0.429     9.931    design_1_i/clockDivider_0/U0/diveder_reg[21]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.704ns (20.179%)  route 2.785ns (79.821%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 10.273 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.907     6.111    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.852    10.273    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[22]/C
                         clock pessimism              0.123    10.396    
                         clock uncertainty           -0.035    10.360    
    SLICE_X43Y77         FDRE (Setup_fdre_C_R)       -0.429     9.931    design_1_i/clockDivider_0/U0/diveder_reg[22]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.704ns (20.179%)  route 2.785ns (79.821%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 10.273 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.907     6.111    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.852    10.273    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[23]/C
                         clock pessimism              0.123    10.396    
                         clock uncertainty           -0.035    10.360    
    SLICE_X43Y77         FDRE (Setup_fdre_C_R)       -0.429     9.931    design_1_i/clockDivider_0/U0/diveder_reg[23]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.704ns (20.179%)  route 2.785ns (79.821%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 10.273 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.907     6.111    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.852    10.273    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[24]/C
                         clock pessimism              0.123    10.396    
                         clock uncertainty           -0.035    10.360    
    SLICE_X43Y77         FDRE (Setup_fdre_C_R)       -0.429     9.931    design_1_i/clockDivider_0/U0/diveder_reg[24]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.704ns (21.075%)  route 2.637ns (78.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 10.273 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.759     5.963    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.852    10.273    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[17]/C
                         clock pessimism              0.123    10.395    
                         clock uncertainty           -0.035    10.360    
    SLICE_X43Y76         FDRE (Setup_fdre_C_R)       -0.429     9.931    design_1_i/clockDivider_0/U0/diveder_reg[17]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.704ns (21.075%)  route 2.637ns (78.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 10.273 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.759     5.963    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.852    10.273    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[18]/C
                         clock pessimism              0.123    10.395    
                         clock uncertainty           -0.035    10.360    
    SLICE_X43Y76         FDRE (Setup_fdre_C_R)       -0.429     9.931    design_1_i/clockDivider_0/U0/diveder_reg[18]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.704ns (21.075%)  route 2.637ns (78.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 10.273 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.759     5.963    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.852    10.273    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[19]/C
                         clock pessimism              0.123    10.395    
                         clock uncertainty           -0.035    10.360    
    SLICE_X43Y76         FDRE (Setup_fdre_C_R)       -0.429     9.931    design_1_i/clockDivider_0/U0/diveder_reg[19]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.704ns (21.075%)  route 2.637ns (78.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 10.273 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.759     5.963    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.852    10.273    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[20]/C
                         clock pessimism              0.123    10.395    
                         clock uncertainty           -0.035    10.360    
    SLICE_X43Y76         FDRE (Setup_fdre_C_R)       -0.429     9.931    design_1_i/clockDivider_0/U0/diveder_reg[20]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.704ns (20.880%)  route 2.668ns (79.120%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.431 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.130     2.622    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.078 f  design_1_i/clockDivider_0/U0/diveder_reg[9]/Q
                         net (fo=2, routed)           0.823     3.901    design_1_i/clockDivider_0/U0/diveder[9]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.025 f  design_1_i/clockDivider_0/U0/temporary_i_5/O
                         net (fo=1, routed)           1.054     5.080    design_1_i/clockDivider_0/U0/temporary_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  design_1_i/clockDivider_0/U0/temporary_i_2/O
                         net (fo=26, routed)          0.790     5.994    design_1_i/clockDivider_0/U0/temporary
    SLICE_X43Y73         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          1.010    10.431    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y73         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[5]/C
                         clock pessimism              0.123    10.554    
                         clock uncertainty           -0.035    10.518    
    SLICE_X43Y73         FDRE (Setup_fdre_C_R)       -0.429    10.089    design_1_i/clockDivider_0/U0/diveder_reg[5]
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  4.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.661%)  route 0.120ns (25.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.424     0.683    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  design_1_i/clockDivider_0/U0/diveder_reg[23]/Q
                         net (fo=2, routed)           0.120     0.945    design_1_i/clockDivider_0/U0/diveder[23]
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.105 r  design_1_i/clockDivider_0/U0/diveder0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.105    design_1_i/clockDivider_0/U0/diveder0_carry__4_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.159 r  design_1_i/clockDivider_0/U0/diveder0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.159    design_1_i/clockDivider_0/U0/data0[25]
    SLICE_X43Y78         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.565     1.012    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y78         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[25]/C
                         clock pessimism             -0.219     0.793    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.105     0.898    design_1_i/clockDivider_0/U0/diveder_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.497     0.757    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.898 r  design_1_i/clockDivider_0/U0/diveder_reg[12]/Q
                         net (fo=2, routed)           0.119     1.017    design_1_i/clockDivider_0/U0/diveder[12]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.125 r  design_1_i/clockDivider_0/U0/diveder0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.125    design_1_i/clockDivider_0/U0/data0[12]
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.567     1.015    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[12]/C
                         clock pessimism             -0.258     0.757    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     0.862    design_1_i/clockDivider_0/U0/diveder_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.432     0.692    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y75         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.833 r  design_1_i/clockDivider_0/U0/diveder_reg[16]/Q
                         net (fo=2, routed)           0.119     0.952    design_1_i/clockDivider_0/U0/diveder[16]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.060 r  design_1_i/clockDivider_0/U0/diveder0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.060    design_1_i/clockDivider_0/U0/data0[16]
    SLICE_X43Y75         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.497     0.945    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y75         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[16]/C
                         clock pessimism             -0.253     0.692    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105     0.797    design_1_i/clockDivider_0/U0/diveder_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.435     0.694    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.835 r  design_1_i/clockDivider_0/U0/diveder_reg[20]/Q
                         net (fo=2, routed)           0.119     0.954    design_1_i/clockDivider_0/U0/diveder[20]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.062 r  design_1_i/clockDivider_0/U0/diveder0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.062    design_1_i/clockDivider_0/U0/data0[20]
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.495     0.942    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[20]/C
                         clock pessimism             -0.248     0.694    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.105     0.799    design_1_i/clockDivider_0/U0/diveder_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.795    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y72         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  design_1_i/clockDivider_0/U0/diveder_reg[4]/Q
                         net (fo=2, routed)           0.119     1.056    design_1_i/clockDivider_0/U0/diveder[4]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.164 r  design_1_i/clockDivider_0/U0/diveder0_carry/O[3]
                         net (fo=1, routed)           0.000     1.164    design_1_i/clockDivider_0/U0/data0[4]
    SLICE_X43Y72         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.613     1.060    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y72         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[4]/C
                         clock pessimism             -0.265     0.795    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     0.900    design_1_i/clockDivider_0/U0/diveder_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.497     0.757    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.898 r  design_1_i/clockDivider_0/U0/diveder_reg[11]/Q
                         net (fo=2, routed)           0.120     1.018    design_1_i/clockDivider_0/U0/diveder[11]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.129 r  design_1_i/clockDivider_0/U0/diveder0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.129    design_1_i/clockDivider_0/U0/data0[11]
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.567     1.015    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y74         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[11]/C
                         clock pessimism             -0.258     0.757    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     0.862    design_1_i/clockDivider_0/U0/diveder_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.435     0.694    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.835 r  design_1_i/clockDivider_0/U0/diveder_reg[19]/Q
                         net (fo=2, routed)           0.120     0.956    design_1_i/clockDivider_0/U0/diveder[19]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.067 r  design_1_i/clockDivider_0/U0/diveder0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.067    design_1_i/clockDivider_0/U0/data0[19]
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.495     0.942    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y76         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[19]/C
                         clock pessimism             -0.248     0.694    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.105     0.799    design_1_i/clockDivider_0/U0/diveder_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.424     0.683    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  design_1_i/clockDivider_0/U0/diveder_reg[23]/Q
                         net (fo=2, routed)           0.120     0.945    design_1_i/clockDivider_0/U0/diveder[23]
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.056 r  design_1_i/clockDivider_0/U0/diveder0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.056    design_1_i/clockDivider_0/U0/data0[23]
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.484     0.931    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y77         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[23]/C
                         clock pessimism             -0.248     0.683    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.105     0.788    design_1_i/clockDivider_0/U0/diveder_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.540     0.799    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y73         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.940 r  design_1_i/clockDivider_0/U0/diveder_reg[7]/Q
                         net (fo=2, routed)           0.120     1.061    design_1_i/clockDivider_0/U0/diveder[7]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.172 r  design_1_i/clockDivider_0/U0/diveder0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.172    design_1_i/clockDivider_0/U0/data0[7]
    SLICE_X43Y73         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.615     1.062    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y73         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[7]/C
                         clock pessimism             -0.263     0.799    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     0.904    design_1_i/clockDivider_0/U0/diveder_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/clockDivider_0/U0/diveder_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clockDivider_0/U0/diveder_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.432     0.692    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y75         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.833 r  design_1_i/clockDivider_0/U0/diveder_reg[15]/Q
                         net (fo=2, routed)           0.121     0.954    design_1_i/clockDivider_0/U0/diveder[15]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.065 r  design_1_i/clockDivider_0/U0/diveder0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.065    design_1_i/clockDivider_0/U0/data0[15]
    SLICE_X43Y75         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=27, routed)          0.497     0.945    design_1_i/clockDivider_0/U0/sys_clk_pin
    SLICE_X43Y75         FDRE                                         r  design_1_i/clockDivider_0/U0/diveder_reg[15]/C
                         clock pessimism             -0.253     0.692    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105     0.797    design_1_i/clockDivider_0/U0/diveder_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y73  design_1_i/clockDivider_0/U0/diveder_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y76  design_1_i/clockDivider_0/U0/diveder_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y76  design_1_i/clockDivider_0/U0/diveder_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73  design_1_i/clockDivider_0/U0/diveder_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73  design_1_i/clockDivider_0/U0/diveder_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72  design_1_i/clockDivider_0/U0/diveder_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74  design_1_i/clockDivider_0/U0/diveder_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y73  design_1_i/clockDivider_0/U0/diveder_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75  design_1_i/clockDivider_0/U0/diveder_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y76  design_1_i/clockDivider_0/U0/diveder_reg[17]/C



