<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p352" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_352{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_352{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_352{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_352{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_352{left:155px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_352{left:69px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_352{left:69px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t8_352{left:69px;bottom:1027px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_352{left:69px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#ta_352{left:69px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_352{left:69px;bottom:969px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tc_352{left:69px;bottom:944px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_352{left:69px;bottom:894px;letter-spacing:-0.09px;}
#te_352{left:154px;bottom:894px;letter-spacing:-0.1px;}
#tf_352{left:69px;bottom:870px;letter-spacing:-0.25px;word-spacing:-0.97px;}
#tg_352{left:69px;bottom:853px;letter-spacing:-0.24px;word-spacing:-0.45px;}
#th_352{left:69px;bottom:836px;letter-spacing:-0.24px;word-spacing:-0.44px;}
#ti_352{left:69px;bottom:820px;letter-spacing:-0.25px;word-spacing:-0.43px;}
#tj_352{left:69px;bottom:795px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_352{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_352{left:69px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_352{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_352{left:69px;bottom:720px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#to_352{left:69px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tp_352{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_352{left:69px;bottom:662px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_352{left:69px;bottom:645px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#ts_352{left:69px;bottom:619px;}
#tt_352{left:95px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_352{left:69px;bottom:596px;}
#tv_352{left:95px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_352{left:69px;bottom:573px;}
#tx_352{left:95px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_352{left:95px;bottom:560px;letter-spacing:-0.16px;}
#tz_352{left:69px;bottom:510px;letter-spacing:-0.1px;}
#t10_352{left:154px;bottom:510px;letter-spacing:-0.1px;}
#t11_352{left:69px;bottom:486px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t12_352{left:69px;bottom:469px;letter-spacing:-0.15px;}
#t13_352{left:69px;bottom:444px;letter-spacing:-0.14px;}
#t14_352{left:95px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_352{left:69px;bottom:420px;letter-spacing:-0.14px;}
#t16_352{left:95px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t17_352{left:95px;bottom:403px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t18_352{left:95px;bottom:386px;letter-spacing:-0.15px;}
#t19_352{left:69px;bottom:362px;letter-spacing:-0.15px;}
#t1a_352{left:95px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_352{left:69px;bottom:338px;letter-spacing:-0.15px;}
#t1c_352{left:95px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1d_352{left:69px;bottom:313px;letter-spacing:-0.15px;}
#t1e_352{left:95px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1f_352{left:69px;bottom:289px;letter-spacing:-0.13px;}
#t1g_352{left:95px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1h_352{left:95px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1i_352{left:69px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1j_352{left:69px;bottom:231px;letter-spacing:-0.18px;word-spacing:-0.96px;}
#t1k_352{left:69px;bottom:214px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t1l_352{left:69px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_352{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_352{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_352{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_352{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_352{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts352" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg352Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg352" style="-webkit-user-select: none;"><object width="935" height="1210" data="352/352.svg" type="image/svg+xml" id="pdf352" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_352" class="t s1_352">10-12 </span><span id="t2_352" class="t s1_352">Vol. 3A </span>
<span id="t3_352" class="t s2_352">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_352" class="t s3_352">10.8.5.2 </span><span id="t5_352" class="t s3_352">IA-32e Mode Interrupts and Exceptions </span>
<span id="t6_352" class="t s4_352">Software must not allow exceptions or interrupts to occur between the time IA-32e mode is activated and the </span>
<span id="t7_352" class="t s4_352">update of the interrupt-descriptor-table register (IDTR) that establishes references to a 64-bit interrupt-descriptor </span>
<span id="t8_352" class="t s4_352">table (IDT). This is because the IDT remains in legacy form immediately after IA-32e mode is activated. </span>
<span id="t9_352" class="t s4_352">If an interrupt or exception occurs prior to updating the IDTR, a legacy 32-bit interrupt gate will be referenced and </span>
<span id="ta_352" class="t s4_352">interpreted as a 64-bit interrupt gate with unpredictable results. External interrupts can be disabled by using the </span>
<span id="tb_352" class="t s4_352">CLI instruction. </span>
<span id="tc_352" class="t s4_352">Non-maskable interrupts (NMI) must be disabled using external hardware. </span>
<span id="td_352" class="t s3_352">10.8.5.3 </span><span id="te_352" class="t s3_352">64-bit Mode and Compatibility Mode Operation </span>
<span id="tf_352" class="t s4_352">IA-32e mode uses two code segment-descriptor bits (CS.L and CS.D, see Figure 3-8) to control the operating modes </span>
<span id="tg_352" class="t s4_352">after IA-32e mode is initialized. If CS.L = 1 and CS.D = 0, the processor is running in 64-bit mode. With this </span>
<span id="th_352" class="t s4_352">encoding, the default operand size is 32 bits and default address size is 64 bits. Using instruction prefixes, operand </span>
<span id="ti_352" class="t s4_352">size can be changed to 64 bits or 16 bits; address size can be changed to 32 bits. </span>
<span id="tj_352" class="t s4_352">When IA-32e mode is active and CS.L = 0, the processor operates in compatibility mode. In this mode, CS.D </span>
<span id="tk_352" class="t s4_352">controls default operand and address sizes exactly as it does in the IA-32 architecture. Setting CS.D = 1 specifies </span>
<span id="tl_352" class="t s4_352">default operand and address size as 32 bits. Clearing CS.D to 0 specifies default operand and address size as 16 </span>
<span id="tm_352" class="t s4_352">bits (the CS.L = 1, CS.D = 1 bit combination is reserved). </span>
<span id="tn_352" class="t s4_352">Compatibility mode execution is selected on a code-segment basis. This mode allows legacy applications to coexist </span>
<span id="to_352" class="t s4_352">with 64-bit applications running in 64-bit mode. An operating system running in IA-32e mode can execute existing </span>
<span id="tp_352" class="t s4_352">16-bit and 32-bit applications by clearing their code-segment descriptor’s CS.L bit to 0. </span>
<span id="tq_352" class="t s4_352">In compatibility mode, the following system-level mechanisms continue to operate using the IA-32e-mode archi- </span>
<span id="tr_352" class="t s4_352">tectural semantics: </span>
<span id="ts_352" class="t s5_352">• </span><span id="tt_352" class="t s4_352">Linear-to-physical address translation uses the 64-bit mode extended page-translation mechanism. </span>
<span id="tu_352" class="t s5_352">• </span><span id="tv_352" class="t s4_352">Interrupts and exceptions are handled using the 64-bit mode mechanisms. </span>
<span id="tw_352" class="t s5_352">• </span><span id="tx_352" class="t s4_352">System calls (calls through call gates and SYSENTER/SYSEXIT) are handled using the IA-32e mode </span>
<span id="ty_352" class="t s4_352">mechanisms. </span>
<span id="tz_352" class="t s3_352">10.8.5.4 </span><span id="t10_352" class="t s3_352">Switching Out of IA-32e Mode Operation </span>
<span id="t11_352" class="t s4_352">To return from IA-32e mode to paged-protected mode operation operating systems must use the following </span>
<span id="t12_352" class="t s4_352">sequence: </span>
<span id="t13_352" class="t s4_352">1. </span><span id="t14_352" class="t s4_352">Switch to compatibility mode. </span>
<span id="t15_352" class="t s4_352">2. </span><span id="t16_352" class="t s4_352">Deactivate IA-32e mode by clearing CR0.PG = 0. This causes the processor to set IA32_EFER.LMA = 0. The </span>
<span id="t17_352" class="t s4_352">MOV CR0 instruction used to disable paging and subsequent instructions must be located in an identity-mapped </span>
<span id="t18_352" class="t s4_352">page. </span>
<span id="t19_352" class="t s4_352">3. </span><span id="t1a_352" class="t s4_352">Load CR3 with the physical base address of the legacy page-table-directory base address. </span>
<span id="t1b_352" class="t s4_352">4. </span><span id="t1c_352" class="t s4_352">Disable IA-32e mode by setting IA32_EFER.LME = 0. </span>
<span id="t1d_352" class="t s4_352">5. </span><span id="t1e_352" class="t s4_352">Enable legacy paged-protected mode by setting CR0.PG = 1 </span>
<span id="t1f_352" class="t s4_352">6. </span><span id="t1g_352" class="t s4_352">A branch instruction must follow the MOV CR0 that enables paging. Both the MOV CR0 and the branch </span>
<span id="t1h_352" class="t s4_352">instruction must be located in an identity-mapped page. </span>
<span id="t1i_352" class="t s4_352">Registers only available in 64-bit mode (R8-R15 and XMM8-XMM15) are preserved across transitions from 64-bit </span>
<span id="t1j_352" class="t s4_352">mode into compatibility mode then back into 64-bit mode. However, values of R8-R15 and XMM8-XMM15 are unde- </span>
<span id="t1k_352" class="t s4_352">fined after transitions from 64-bit mode through compatibility mode to legacy or real mode and then back through </span>
<span id="t1l_352" class="t s4_352">compatibility mode to 64-bit mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
