Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jul  4 12:12:43 2025
| Host         : shishir-HP-Pavilion-Laptop-15-eg3xxx running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-10  Warning   Missing property on synchronizer            1           
XDCH-2     Warning   Same min and max delay values on IO port    20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.132        0.000                      0                24909        0.050        0.000                      0                24891        2.000        0.000                       0                  9520  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
ADC_CLK_IN_P        {0.000 4.000}        8.000           125.000         
  adc_clk_125_mmcm  {0.000 4.000}        8.000           125.000         
  adc_clk_mmcm_fb   {0.000 4.000}        8.000           125.000         
  dsp_clk_mmcm      {0.000 4.000}        8.000           125.000         
  dsp_clk_mmcm_fb   {0.000 4.000}        8.000           125.000         
clk_fpga_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_CLK_IN_P                                                                                                                                                          2.000        0.000                       0                     2  
  adc_clk_125_mmcm        2.658        0.000                      0                 2054        0.092        0.000                      0                 2054        2.750        0.000                       0                   364  
  adc_clk_mmcm_fb                                                                                                                                                     6.751        0.000                       0                     2  
  dsp_clk_mmcm            0.132        0.000                      0                18871        0.050        0.000                      0                18871        3.020        0.000                       0                  7461  
  dsp_clk_mmcm_fb                                                                                                                                                     6.751        0.000                       0                     2  
clk_fpga_0                1.971        0.000                      0                 3059        0.062        0.000                      0                 3059        4.020        0.000                       0                  1689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_CLK_IN_P      adc_clk_125_mmcm        3.724        0.000                      0                   20        0.686        0.000                      0                   20  
dsp_clk_mmcm      adc_clk_125_mmcm        2.317        0.000                      0                  294        0.255        0.000                      0                  285  
adc_clk_125_mmcm  dsp_clk_mmcm            6.710        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_125_mmcm   adc_clk_125_mmcm         6.071        0.000                      0                   38        0.443        0.000                      0                   38  
**async_default**  dsp_clk_mmcm       adc_clk_125_mmcm         3.257        0.000                      0                   26        0.501        0.000                      0                   26  
**async_default**  clk_fpga_0         clk_fpga_0               2.773        0.000                      0                  774        0.438        0.000                      0                  774  
**async_default**  dsp_clk_mmcm       dsp_clk_mmcm             4.572        0.000                      0                   49        0.517        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_CLK_IN_P
  To Clock:  ADC_CLK_IN_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_CLK_IN_P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ADC_CLK_IN_P[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_125_mmcm
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.456ns (8.770%)  route 4.743ns (91.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         4.743    11.213    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/ADDRD2
    SLICE_X30Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/WCLK
    SLICE_X30Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/CLK
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X30Y26         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.870    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.456ns (8.770%)  route 4.743ns (91.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         4.743    11.213    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/ADDRD2
    SLICE_X30Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/WCLK
    SLICE_X30Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/CLK
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X30Y26         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.870    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.456ns (8.770%)  route 4.743ns (91.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         4.743    11.213    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/ADDRD2
    SLICE_X30Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/WCLK
    SLICE_X30Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/CLK
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X30Y26         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.870    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.456ns (8.770%)  route 4.743ns (91.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         4.743    11.213    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/ADDRD2
    SLICE_X30Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/WCLK
    SLICE_X30Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/CLK
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X30Y26         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.870    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.456ns (9.013%)  route 4.603ns (90.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         4.603    11.073    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/ADDRD2
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.488    13.403    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/CLK
                         clock pessimism              0.558    13.961    
                         clock uncertainty           -0.069    13.892    
    SLICE_X30Y27         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.871    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.456ns (9.013%)  route 4.603ns (90.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         4.603    11.073    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/ADDRD2
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.488    13.403    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/CLK
                         clock pessimism              0.558    13.961    
                         clock uncertainty           -0.069    13.892    
    SLICE_X30Y27         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.871    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.456ns (9.013%)  route 4.603ns (90.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         4.603    11.073    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/ADDRD2
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.488    13.403    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/CLK
                         clock pessimism              0.558    13.961    
                         clock uncertainty           -0.069    13.892    
    SLICE_X30Y27         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.871    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.456ns (9.013%)  route 4.603ns (90.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         4.603    11.073    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/ADDRD2
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.488    13.403    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/CLK
                         clock pessimism              0.558    13.961    
                         clock uncertainty           -0.069    13.892    
    SLICE_X30Y27         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.871    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 0.456ns (8.879%)  route 4.680ns (91.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 13.411 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=322, routed)         4.680    11.149    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/ADDRD1
    SLICE_X34Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.496    13.411    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WCLK
    SLICE_X34Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMA/CLK
                         clock pessimism              0.558    13.969    
                         clock uncertainty           -0.069    13.900    
    SLICE_X34Y16         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    13.958    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 0.456ns (8.879%)  route 4.680ns (91.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 13.411 - 8.000 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.456     6.469 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=322, routed)         4.680    11.149    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/ADDRD1
    SLICE_X34Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.496    13.411    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WCLK
    SLICE_X34Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMB/CLK
                         clock pessimism              0.558    13.969    
                         clock uncertainty           -0.069    13.900    
    SLICE_X34Y16         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    13.958    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  2.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.567%)  route 0.221ns (49.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X22Y20         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.128     1.954 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.221     2.175    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X21Y20         LUT4 (Prop_lut4_I3_O)        0.098     2.273 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.273    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X21Y20         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y20         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.092     2.182    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.202%)  route 0.238ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=322, routed)         0.238     2.207    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/ADDRD3
    SLICE_X30Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.822     2.382    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/WCLK
    SLICE_X30Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA/CLK
                         clock pessimism             -0.520     1.862    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.102    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.202%)  route 0.238ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=322, routed)         0.238     2.207    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/ADDRD3
    SLICE_X30Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.822     2.382    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/WCLK
    SLICE_X30Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB/CLK
                         clock pessimism             -0.520     1.862    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.102    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.202%)  route 0.238ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=322, routed)         0.238     2.207    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/ADDRD3
    SLICE_X30Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.822     2.382    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/WCLK
    SLICE_X30Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC/CLK
                         clock pessimism             -0.520     1.862    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.102    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.202%)  route 0.238ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=322, routed)         0.238     2.207    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/ADDRD3
    SLICE_X30Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.822     2.382    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/WCLK
    SLICE_X30Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD/CLK
                         clock pessimism             -0.520     1.862    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.102    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.226ns (48.302%)  route 0.242ns (51.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X22Y20         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.128     1.954 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.242     2.196    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X21Y20         LUT3 (Prop_lut3_I0_O)        0.098     2.294 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     2.294    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X21Y20         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y20         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.092     2.182    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.503%)  route 0.207ns (59.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=322, routed)         0.207     2.176    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/ADDRD4
    SLICE_X30Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/WCLK
    SLICE_X30Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMA/CLK
                         clock pessimism             -0.520     1.863    
    SLICE_X30Y19         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.063    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.503%)  route 0.207ns (59.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=322, routed)         0.207     2.176    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/ADDRD4
    SLICE_X30Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/WCLK
    SLICE_X30Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMB/CLK
                         clock pessimism             -0.520     1.863    
    SLICE_X30Y19         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.063    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.503%)  route 0.207ns (59.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=322, routed)         0.207     2.176    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/ADDRD4
    SLICE_X30Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/WCLK
    SLICE_X30Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMC/CLK
                         clock pessimism             -0.520     1.863    
    SLICE_X30Y19         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.063    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.503%)  route 0.207ns (59.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=322, routed)         0.207     2.176    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/ADDRD4
    SLICE_X30Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/WCLK
    SLICE_X30Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMD/CLK
                         clock pessimism             -0.520     1.863    
    SLICE_X30Y19         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.063    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_125_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   red_pitaya_infr_inst/bufg_sysclk[5]/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X36Y25     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X36Y25     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X36Y25     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y25     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y25     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y25     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y26     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y26     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y17     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y17     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y25     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y17     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y17     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_mmcm_fb
  To Clock:  adc_clk_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_mmcm_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dsp_clk_mmcm
  To Clock:  dsp_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 6.021ns (77.763%)  route 1.722ns (22.237%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 13.291 - 8.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.654     5.903    test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y67         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.518     6.421 r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.635     7.056    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    10.897 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.087    11.984    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X20Y65         LUT2 (Prop_lut2_I1_O)        0.124    12.108 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.108    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.621 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.621    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.738    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.855    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.972    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.089    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.206    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.323    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.646 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.646    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p0[29]
    SLICE_X20Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.475    13.291    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X20Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.738    
                         clock uncertainty           -0.069    13.669    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)        0.109    13.778    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 5.937ns (77.519%)  route 1.722ns (22.481%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 13.291 - 8.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.654     5.903    test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y67         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.518     6.421 r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.635     7.056    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    10.897 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.087    11.984    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X20Y65         LUT2 (Prop_lut2_I1_O)        0.124    12.108 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.108    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.621 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.621    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.738    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.855    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.972    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.089    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.206    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.323    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.562 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    13.562    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p0[30]
    SLICE_X20Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.475    13.291    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X20Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.738    
                         clock uncertainty           -0.069    13.669    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)        0.109    13.778    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.456ns (6.410%)  route 6.658ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.674     5.923    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/aclk
    SLICE_X19Y46         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456     6.379 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2926, routed)        6.658    13.037    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/ce_w2c
    DSP48_X1Y33          DSP48E1                                      r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.572    13.388    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/lopt
    DSP48_X1Y33          DSP48E1                                      r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A/CLK
                         clock pessimism              0.433    13.821    
                         clock uncertainty           -0.069    13.752    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    13.255    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.674     5.923    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/aclk
    SLICE_X19Y46         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456     6.379 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2926, routed)        6.536    12.915    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/ce_w2c
    SLICE_X8Y78          SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.485    13.301    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/lopt
    SLICE_X8Y78          SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.433    13.734    
                         clock uncertainty           -0.069    13.665    
    SLICE_X8Y78          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.148    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.674     5.923    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/aclk
    SLICE_X19Y46         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456     6.379 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2926, routed)        6.536    12.915    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/ce_w2c
    SLICE_X8Y78          SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.485    13.301    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/lopt
    SLICE_X8Y78          SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.433    13.734    
                         clock uncertainty           -0.069    13.665    
    SLICE_X8Y78          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.148    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.674     5.923    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/aclk
    SLICE_X19Y46         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456     6.379 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2926, routed)        6.536    12.915    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/ce_w2c
    SLICE_X8Y78          SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.485    13.301    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/lopt
    SLICE_X8Y78          SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.433    13.734    
                         clock uncertainty           -0.069    13.665    
    SLICE_X8Y78          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.148    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.456ns (6.522%)  route 6.536ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.674     5.923    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/aclk
    SLICE_X19Y46         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456     6.379 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=2926, routed)        6.536    12.915    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/ce_w2c
    SLICE_X8Y78          SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.485    13.301    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/lopt
    SLICE_X8Y78          SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.433    13.734    
                         clock uncertainty           -0.069    13.665    
    SLICE_X8Y78          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.148    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 5.917ns (77.461%)  route 1.722ns (22.539%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 13.291 - 8.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.654     5.903    test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y67         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.518     6.421 r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.635     7.056    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    10.897 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.087    11.984    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X20Y65         LUT2 (Prop_lut2_I1_O)        0.124    12.108 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.108    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.621 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.621    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.738    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.855    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.972    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.089    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.206    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.323    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.542 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.542    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p0[28]
    SLICE_X20Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.475    13.291    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X20Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.738    
                         clock uncertainty           -0.069    13.669    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)        0.109    13.778    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert4/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 5.959ns (76.656%)  route 1.815ns (23.344%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.922ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.673     5.922    test_spec_ip_inst/inst/test_spec_struct/convert4/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X33Y42         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert4/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.456     6.378 r  test_spec_ip_inst/inst/test_spec_struct/convert4/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.651     7.029    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841    10.870 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=1, routed)           1.163    12.034    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.158 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.158    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.671 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.671    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.788 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.788    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.905 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.905    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.022 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.022    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.139 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.139    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.256 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.256    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.373 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.373    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.696 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.696    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[29]
    SLICE_X32Y45         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.500    13.316    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X32Y45         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C
                         clock pessimism              0.582    13.898    
                         clock uncertainty           -0.069    13.829    
    SLICE_X32Y45         FDRE (Setup_fdre_C_D)        0.109    13.938    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 5.904ns (77.422%)  route 1.722ns (22.578%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 13.293 - 8.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.654     5.903    test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y67         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.518     6.421 r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.635     7.056    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    10.897 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.087    11.984    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X20Y65         LUT2 (Prop_lut2_I1_O)        0.124    12.108 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.108    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.621 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.621    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.738    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.855    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.972    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.089    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.206    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.529 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.529    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p0[25]
    SLICE_X20Y71         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.477    13.293    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X20Y71         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.740    
                         clock uncertainty           -0.069    13.671    
    SLICE_X20Y71         FDRE (Setup_fdre_C_D)        0.109    13.780    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  0.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.561%)  route 0.226ns (60.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.556     1.797    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
    SLICE_X20Y15         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.148     1.945 r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=1, routed)           0.226     2.171    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e_0[4]
    SLICE_X24Y14         SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.823     2.346    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/lopt
    SLICE_X24Y14         SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism             -0.286     2.060    
    SLICE_X24Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     2.122    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/sync_cntr/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.694%)  route 0.243ns (63.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.556     1.797    test_spec_ip_inst/inst/test_spec_struct/sync_cntr/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y31         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/sync_cntr/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.938 r  test_spec_ip_inst/inst/test_spec_struct/sync_cntr/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=2, routed)           0.243     2.181    test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[21]
    SLICE_X23Y32         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.820     2.343    test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X23Y32         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2/C
                         clock pessimism             -0.286     2.057    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.072     2.129    test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_im/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.676%)  route 0.225ns (60.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.552     1.793    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_im/aclk
    SLICE_X24Y82         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_im/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.148     1.941 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_im/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.225     2.166    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/D[11]
    SLICE_X20Y82         SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.821     2.344    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/lopt
    SLICE_X20Y82         SRL16E                                       r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism             -0.286     2.058    
    SLICE_X20Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     2.113    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.814%)  route 0.229ns (64.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.552     1.793    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X26Y70         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.128     1.921 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.229     2.151    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[7]
    RAMB18_X1Y26         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.865     2.388    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/lopt
    RAMB18_X1Y26         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.535     1.854    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     2.097    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.248%)  route 0.246ns (65.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.555     1.796    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y67         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.128     1.924 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.246     2.170    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[17]
    RAMB18_X1Y26         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.865     2.388    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/lopt
    RAMB18_X1Y26         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.516     1.873    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                      0.242     2.115    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.052%)  route 0.248ns (65.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y69         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.128     1.922 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.248     2.170    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[3]
    RAMB18_X1Y26         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.865     2.388    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/lopt
    RAMB18_X1Y26         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.516     1.873    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.242     2.115    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/sync_cntr/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[22].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.868%)  route 0.252ns (64.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.556     1.797    test_spec_ip_inst/inst/test_spec_struct/sync_cntr/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y31         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/sync_cntr/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.938 r  test_spec_ip_inst/inst/test_spec_struct/sync_cntr/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.252     2.190    test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[22]
    SLICE_X22Y32         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[22].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.820     2.343    test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X22Y32         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[22].fde_used.u2/C
                         clock pessimism             -0.286     2.057    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.078     2.135    test_spec_ip_inst/inst/test_spec_struct/sync_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[22].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_IM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_re/use_lut6_2.latency1.Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.527%)  route 0.223ns (54.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.564     1.805    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/aclk
    SLICE_X19Y1          FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_IM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141     1.946 r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_IM_reg[2]/Q
                         net (fo=2, routed)           0.223     2.169    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_re/use_lut6_2.gen_full_lut6_2s[6].mlut1_0[2]
    SLICE_X22Y1          LUT3 (Prop_lut3_I1_O)        0.045     2.214 r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_re/use_lut6_2.gen_full_lut6_2s[1].mlut0/O
                         net (fo=1, routed)           0.000     2.214    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_re/qi[2]
    SLICE_X22Y1          FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_re/use_lut6_2.latency1.Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.829     2.352    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_re/aclk
    SLICE_X22Y1          FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_re/use_lut6_2.latency1.Q_reg[2]/C
                         clock pessimism             -0.286     2.066    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.092     2.158    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48_twoscomp.bypass_cmp_re/use_lut6_2.latency1.Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.256%)  route 0.229ns (60.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.554     1.795    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X28Y68         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.148     1.943 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/Q
                         net (fo=1, routed)           0.229     2.172    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[1]
    RAMB18_X1Y26         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.865     2.388    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/lopt
    RAMB18_X1Y26         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.516     1.873    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     2.116    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/dat_del/op_mem_20_24_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.969%)  route 0.218ns (63.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.584     1.825    test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/add_gen/delay6/clk
    SLICE_X3Y52          FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128     1.953 r  test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/Q
                         net (fo=1, routed)           0.218     2.172    test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/dat_del/D[27]
    SLICE_X5Y48          FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/dat_del/op_mem_20_24_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.854     2.377    test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/dat_del/clk
    SLICE_X5Y48          FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/dat_del/op_mem_20_24_reg[0][27]/C
                         clock pessimism             -0.281     2.096    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.019     2.115    test_spec_ip_inst/inst/test_spec_struct/accum0_snap/ss/dat_del/op_mem_20_24_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dsp_clk_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y21     test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y21     test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y14     test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc1/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y14     test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc1/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8      axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y5      axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5      axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6      axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6      axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4      axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y40     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y40     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y40     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y40     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y41     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dsp_clk_mmcm_fb
  To Clock:  dsp_clk_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dsp_clk_mmcm_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 1.867ns (25.186%)  route 5.546ns (74.814%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.681     2.989    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y43         FDSE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDSE (Prop_fdse_C_Q)         0.456     3.445 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.211     4.656    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=47, routed)          1.050     5.857    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/M_AXI_arvalid
    SLICE_X0Y33          LUT3 (Prop_lut3_I0_O)        0.357     6.214 f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_miso[awready]_i_4__2/O
                         net (fo=2, routed)           0.595     6.808    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[awready]1_out
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.331     7.139 r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_3__2/O
                         net (fo=1, routed)           0.599     7.739    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_3__2_n_0
    SLICE_X2Y37          LUT4 (Prop_lut4_I3_O)        0.117     7.856 r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_2__2/O
                         net (fo=3, routed)           0.321     8.177    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_2__2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.332     8.509 f  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_1__3/O
                         net (fo=2, routed)           0.990     9.499    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/pwropt_1
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.124     9.623 r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.779    10.402    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_ENBWREN_cooolgate_en_sig_13
    RAMB36_X0Y8          RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.548    12.740    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X0Y8          RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.373    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.544ns (34.060%)  route 4.925ns (65.940%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.142 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.142    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.259 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.574 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.623    10.196    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.307    10.503 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    10.503    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.506    12.698    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.031    12.806    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.462ns (33.324%)  route 4.926ns (66.676%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.142 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.142    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.259 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.498 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.623    10.121    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.301    10.422 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000    10.422    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.506    12.698    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.031    12.806    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 2.464ns (33.216%)  route 4.954ns (66.784%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.142 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.142    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.259 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.478 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.652    10.129    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.323    10.452 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.452    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.506    12.698    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.075    12.850    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.580ns (34.929%)  route 4.806ns (65.071%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.142 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.142    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.259 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.582 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.504    10.085    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.335    10.420 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.420    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.506    12.698    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.075    12.850    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 2.451ns (33.013%)  route 4.973ns (66.987%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.142 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.142    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.457 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.671    10.127    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X8Y44          LUT3 (Prop_lut3_I0_O)        0.331    10.458 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.458    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X8Y44          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.507    12.699    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y44          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.118    12.894    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 2.370ns (32.406%)  route 4.943ns (67.594%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.142 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.142    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.381 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.641    10.021    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.326    10.347 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.347    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.506    12.698    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.075    12.850    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.434ns (33.317%)  route 4.872ns (66.683%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.142 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.142    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.465 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.569    10.034    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X8Y44          LUT3 (Prop_lut3_I0_O)        0.306    10.340 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.340    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X8Y44          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.507    12.699    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y44          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.077    12.853    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 2.319ns (32.297%)  route 4.861ns (67.703%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.142 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.142    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.361 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.559     9.919    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.295    10.214 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.214    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.506    12.698    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.032    12.807    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 2.248ns (31.251%)  route 4.945ns (68.749%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.726     3.034    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/Q
                         net (fo=46, routed)          1.089     4.579    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     4.703 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=1, routed)           0.501     5.204    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I3_O)        0.124     5.328 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.075     6.403    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     7.154    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.118     7.272 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.010     8.283    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.609 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.609    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.252 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.643     9.894    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.333    10.227 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.227    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X9Y43          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.507    12.699    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y43          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.075    12.851    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 test_spec_accum1_snap_ss_status/sBus_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[accum1_snap_ss_status][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.936%)  route 0.237ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.550     0.891    test_spec_accum1_snap_ss_status/axil_clk
    SLICE_X24Y27         FDRE                                         r  test_spec_accum1_snap_ss_status/sBus_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  test_spec_accum1_snap_ss_status/sBus_reg[8]/Q
                         net (fo=1, routed)           0.237     1.291    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[accum1_snap_ss_status][31]_0[8]
    SLICE_X16Y27         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[accum1_snap_ss_status][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.818     1.188    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X16Y27         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[accum1_snap_ss_status][8]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y27         FDCE (Hold_fdce_C_D)         0.075     1.229    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[accum1_snap_ss_status][8]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 test_spec_sync_cnt/sBus_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.704%)  route 0.211ns (62.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.555     0.896    test_spec_sync_cnt/axil_clk
    SLICE_X23Y33         FDRE                                         r  test_spec_sync_cnt/sBus_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  test_spec_sync_cnt/sBus_reg[23]/Q
                         net (fo=1, routed)           0.211     1.235    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][31]_0[23]
    SLICE_X21Y32         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.822     1.192    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X21Y32         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][23]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.013     1.171    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][23]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.585     0.926    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.208    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y45          SRLC32E                                      r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_spec_sync_cnt/sBus_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.905%)  route 0.210ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.555     0.896    test_spec_sync_cnt/axil_clk
    SLICE_X23Y33         FDRE                                         r  test_spec_sync_cnt/sBus_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  test_spec_sync_cnt/sBus_reg[18]/Q
                         net (fo=1, routed)           0.210     1.233    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][31]_0[18]
    SLICE_X20Y30         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.820     1.190    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X20Y30         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][18]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y30         FDCE (Hold_fdce_C_D)         0.009     1.165    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][18]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.492%)  route 0.167ns (50.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.557     0.898    axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X6Y29          FDRE                                         r  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][13]/Q
                         net (fo=4, routed)           0.167     1.229    axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0_0[11]
    RAMB36_X0Y5          RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.861     1.231    axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X0Y5          RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.133    axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.678%)  route 0.304ns (68.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.584     0.925    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y52          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=3, routed)           0.304     1.370    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X2Y46          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.853     1.223    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y46          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.070     1.264    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 test_spec_fft_sync_inc1/sBus_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.446%)  route 0.237ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.550     0.891    test_spec_fft_sync_inc1/axil_clk
    SLICE_X24Y27         FDRE                                         r  test_spec_fft_sync_inc1/sBus_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  test_spec_fft_sync_inc1/sBus_reg[10]/Q
                         net (fo=1, routed)           0.237     1.275    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][31]_0[10]
    SLICE_X15Y26         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.816     1.186    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X15Y26         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][10]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.013     1.165    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][10]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.583     0.924    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.110    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y45          SRLC32E                                      r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.999    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.564     0.905    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X7Y39          FDRE                                         r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][8]/Q
                         net (fo=1, routed)           0.214     1.259    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0[6]
    RAMB36_X0Y8          RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.875     1.245    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X0Y8          RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.964    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.147    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.583     0.924    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.120    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X1Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y45          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.078     1.002    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5  axi4lite_interconnect/axi4lite_adc_voltage_snap_ss_bram_inst/ipb_adc_voltage_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y36  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y36  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y35  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y36  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y36  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_CLK_IN_P
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[2]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.498ns (19.322%)  route 2.079ns (80.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 9.852 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 f  ADC_DATA_IN1[2] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 f  ADC_DATA_IN1_IBUF[2]_inst/O
                         net (fo=1, routed)           2.079     5.921    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[2]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.056     5.977 r  test_spec_red_pitaya_adc/sAdc0DataIIn[2]_i_1/O
                         net (fo=1, routed)           0.000     5.977    test_spec_red_pitaya_adc/sAdc0DataIIn[2]_i_1_n_0
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.579     9.852    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/C
                         clock pessimism              0.000     9.852    
                         clock uncertainty           -0.166     9.686    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)        0.014     9.700    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[0]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.542ns (21.519%)  route 1.975ns (78.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 9.852 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 f  ADC_DATA_IN1[0] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 f  ADC_DATA_IN1_IBUF[0]_inst/O
                         net (fo=1, routed)           1.975     5.860    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.056     5.916 r  test_spec_red_pitaya_adc/sAdc0DataIIn[0]_i_1/O
                         net (fo=1, routed)           0.000     5.916    test_spec_red_pitaya_adc/sAdc0DataIIn[0]_i_1_n_0
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.579     9.852    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/C
                         clock pessimism              0.000     9.852    
                         clock uncertainty           -0.166     9.686    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)        0.014     9.700    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[5]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.467ns (18.776%)  route 2.021ns (81.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 9.825 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T14                                               0.000     3.400 f  ADC_DATA_IN1[5] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[5]
    T14                  IBUF (Prop_ibuf_I_O)         0.411     3.811 f  ADC_DATA_IN1_IBUF[5]_inst/O
                         net (fo=1, routed)           2.021     5.832    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[5]
    SLICE_X33Y25         LUT1 (Prop_lut1_I0_O)        0.056     5.888 r  test_spec_red_pitaya_adc/sAdc0DataIIn[5]_i_1/O
                         net (fo=1, routed)           0.000     5.888    test_spec_red_pitaya_adc/sAdc0DataIIn[5]_i_1_n_0
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     9.825    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/C
                         clock pessimism              0.000     9.825    
                         clock uncertainty           -0.166     9.659    
    SLICE_X33Y25         FDCE (Setup_fdce_C_D)        0.014     9.673    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 ADC_DATA_IN2[9]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.401ns (16.227%)  route 2.070ns (83.773%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 9.861 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  ADC_DATA_IN2[9] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[9]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  ADC_DATA_IN2_IBUF[9]_inst/O
                         net (fo=1, routed)           2.070     5.871    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[9]
    SLICE_X36Y14         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.588     9.861    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y14         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/C
                         clock pessimism              0.000     9.861    
                         clock uncertainty           -0.166     9.695    
    SLICE_X36Y14         FDCE (Setup_fdce_C_D)       -0.005     9.690    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]
  -------------------------------------------------------------------
                         required time                          9.690    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[4]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.478ns (19.744%)  route 1.942ns (80.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 9.825 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  ADC_DATA_IN1[4] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[4]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 f  ADC_DATA_IN1_IBUF[4]_inst/O
                         net (fo=1, routed)           1.942     5.764    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[4]
    SLICE_X33Y25         LUT1 (Prop_lut1_I0_O)        0.056     5.820 r  test_spec_red_pitaya_adc/sAdc0DataIIn[4]_i_1/O
                         net (fo=1, routed)           0.000     5.820    test_spec_red_pitaya_adc/sAdc0DataIIn[4]_i_1_n_0
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     9.825    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/C
                         clock pessimism              0.000     9.825    
                         clock uncertainty           -0.166     9.659    
    SLICE_X33Y25         FDCE (Setup_fdce_C_D)        0.014     9.673    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[7]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.528ns (22.598%)  route 1.808ns (77.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 9.826 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 f  ADC_DATA_IN1[7] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[7]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 f  ADC_DATA_IN1_IBUF[7]_inst/O
                         net (fo=1, routed)           1.808     5.680    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[7]
    SLICE_X33Y26         LUT1 (Prop_lut1_I0_O)        0.056     5.736 r  test_spec_red_pitaya_adc/sAdc0DataIIn[7]_i_1/O
                         net (fo=1, routed)           0.000     5.736    test_spec_red_pitaya_adc/sAdc0DataIIn[7]_i_1_n_0
    SLICE_X33Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     9.826    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/C
                         clock pessimism              0.000     9.826    
                         clock uncertainty           -0.166     9.660    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.014     9.674    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 ADC_DATA_IN2[0]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.456ns (19.599%)  route 1.871ns (80.401%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 9.825 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    R19                                               0.000     3.400 f  ADC_DATA_IN2[0] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[0]
    R19                  IBUF (Prop_ibuf_I_O)         0.400     3.800 f  ADC_DATA_IN2_IBUF[0]_inst/O
                         net (fo=1, routed)           1.871     5.671    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[0]
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.056     5.727 r  test_spec_red_pitaya_adc/sAdc1DataQIn[0]_i_1/O
                         net (fo=1, routed)           0.000     5.727    test_spec_red_pitaya_adc/sAdc1DataQIn[0]_i_1_n_0
    SLICE_X35Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     9.825    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/C
                         clock pessimism              0.000     9.825    
                         clock uncertainty           -0.166     9.659    
    SLICE_X35Y25         FDCE (Setup_fdce_C_D)        0.013     9.672    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 ADC_DATA_IN2[3]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.437ns (19.076%)  route 1.855ns (80.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 9.860 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 f  ADC_DATA_IN2[3] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[3]
    U20                  IBUF (Prop_ibuf_I_O)         0.381     3.781 f  ADC_DATA_IN2_IBUF[3]_inst/O
                         net (fo=1, routed)           1.855     5.637    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[3]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.056     5.693 r  test_spec_red_pitaya_adc/sAdc1DataQIn[3]_i_1/O
                         net (fo=1, routed)           0.000     5.693    test_spec_red_pitaya_adc/sAdc1DataQIn[3]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.587     9.860    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/C
                         clock pessimism              0.000     9.860    
                         clock uncertainty           -0.166     9.694    
    SLICE_X36Y16         FDCE (Setup_fdce_C_D)        0.013     9.707    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[8]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.487ns (21.615%)  route 1.766ns (78.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 9.826 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 f  ADC_DATA_IN1[8] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[8]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 f  ADC_DATA_IN1_IBUF[8]_inst/O
                         net (fo=1, routed)           1.766     5.596    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[8]
    SLICE_X33Y26         LUT1 (Prop_lut1_I0_O)        0.056     5.652 r  test_spec_red_pitaya_adc/sAdc0DataIIn[8]_i_1/O
                         net (fo=1, routed)           0.000     5.652    test_spec_red_pitaya_adc/sAdc0DataIIn[8]_i_1_n_0
    SLICE_X33Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     9.826    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[8]/C
                         clock pessimism              0.000     9.826    
                         clock uncertainty           -0.166     9.660    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.014     9.674    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[8]
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[9]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.374ns (16.660%)  route 1.870ns (83.340%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 9.860 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  ADC_DATA_IN1[9] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[9]
    V16                  IBUF (Prop_ibuf_I_O)         0.374     3.774 r  ADC_DATA_IN1_IBUF[9]_inst/O
                         net (fo=1, routed)           1.870     5.644    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[9]
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.587     9.860    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/C
                         clock pessimism              0.000     9.860    
                         clock uncertainty           -0.166     9.694    
    SLICE_X36Y16         FDCE (Setup_fdce_C_D)       -0.005     9.689    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]
  -------------------------------------------------------------------
                         required time                          9.689    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  4.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[1]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.934ns (24.438%)  route 2.888ns (75.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T20                                               0.000     3.400 f  ADC_DATA_IN2[1] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[1]
    T20                  IBUF (Prop_ibuf_I_O)         0.834     4.234 f  ADC_DATA_IN2_IBUF[1]_inst/O
                         net (fo=1, routed)           2.888     7.122    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[1]
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.100     7.222 r  test_spec_red_pitaya_adc/sAdc1DataQIn[1]_i_1/O
                         net (fo=1, routed)           0.000     7.222    test_spec_red_pitaya_adc/sAdc1DataQIn[1]_i_1_n_0
    SLICE_X36Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.743     6.101    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/C
                         clock pessimism              0.000     6.101    
                         clock uncertainty            0.166     6.267    
    SLICE_X36Y19         FDCE (Hold_fdce_C_D)         0.269     6.536    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.536    
                         arrival time                           7.222    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[7]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.943ns (24.614%)  route 2.888ns (75.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y19                                               0.000     3.400 f  ADC_DATA_IN2[7] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[7]
    Y19                  IBUF (Prop_ibuf_I_O)         0.843     4.243 f  ADC_DATA_IN2_IBUF[7]_inst/O
                         net (fo=1, routed)           2.888     7.131    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[7]
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.100     7.231 r  test_spec_red_pitaya_adc/sAdc1DataQIn[7]_i_1/O
                         net (fo=1, routed)           0.000     7.231    test_spec_red_pitaya_adc/sAdc1DataQIn[7]_i_1_n_0
    SLICE_X36Y14         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.750     6.108    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y14         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/C
                         clock pessimism              0.000     6.108    
                         clock uncertainty            0.166     6.274    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.269     6.543    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.543    
                         arrival time                           7.231    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[8]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.924ns (24.117%)  route 2.909ns (75.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 f  ADC_DATA_IN2[8] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[8]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 f  ADC_DATA_IN2_IBUF[8]_inst/O
                         net (fo=1, routed)           2.909     7.133    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[8]
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.100     7.233 r  test_spec_red_pitaya_adc/sAdc1DataQIn[8]_i_1/O
                         net (fo=1, routed)           0.000     7.233    test_spec_red_pitaya_adc/sAdc1DataQIn[8]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.751     6.109    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y12         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/C
                         clock pessimism              0.000     6.109    
                         clock uncertainty            0.166     6.275    
    SLICE_X36Y12         FDCE (Hold_fdce_C_D)         0.270     6.545    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.545    
                         arrival time                           7.233    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ADC_DATA_IN1[1]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.036ns (26.604%)  route 2.858ns (73.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 f  ADC_DATA_IN1[1] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.936     4.336 f  ADC_DATA_IN1_IBUF[1]_inst/O
                         net (fo=1, routed)           2.858     7.193    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[1]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.100     7.293 r  test_spec_red_pitaya_adc/sAdc0DataIIn[1]_i_1/O
                         net (fo=1, routed)           0.000     7.293    test_spec_red_pitaya_adc/sAdc0DataIIn[1]_i_1_n_0
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.735     6.093    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/C
                         clock pessimism              0.000     6.093    
                         clock uncertainty            0.166     6.259    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.269     6.528    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.528    
                         arrival time                           7.293    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[6]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.923ns (23.387%)  route 3.023ns (76.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 f  ADC_DATA_IN2[6] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[6]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 f  ADC_DATA_IN2_IBUF[6]_inst/O
                         net (fo=1, routed)           3.023     7.246    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[6]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.100     7.346 r  test_spec_red_pitaya_adc/sAdc1DataQIn[6]_i_1/O
                         net (fo=1, routed)           0.000     7.346    test_spec_red_pitaya_adc/sAdc1DataQIn[6]_i_1_n_0
    SLICE_X36Y11         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.752     6.110    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y11         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/C
                         clock pessimism              0.000     6.110    
                         clock uncertainty            0.166     6.276    
    SLICE_X36Y11         FDCE (Hold_fdce_C_D)         0.269     6.545    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.545    
                         arrival time                           7.346    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[4]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.941ns (23.430%)  route 3.076ns (76.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V20                                               0.000     3.400 f  ADC_DATA_IN2[4] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[4]
    V20                  IBUF (Prop_ibuf_I_O)         0.841     4.241 f  ADC_DATA_IN2_IBUF[4]_inst/O
                         net (fo=1, routed)           3.076     7.317    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[4]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.100     7.417 r  test_spec_red_pitaya_adc/sAdc1DataQIn[4]_i_1/O
                         net (fo=1, routed)           0.000     7.417    test_spec_red_pitaya_adc/sAdc1DataQIn[4]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.747     6.105    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[4]/C
                         clock pessimism              0.000     6.105    
                         clock uncertainty            0.166     6.271    
    SLICE_X36Y16         FDCE (Hold_fdce_C_D)         0.270     6.541    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.541    
                         arrival time                           7.417    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[5]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.943ns (23.070%)  route 3.145ns (76.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W20                                               0.000     3.400 f  ADC_DATA_IN2[5] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[5]
    W20                  IBUF (Prop_ibuf_I_O)         0.843     4.243 f  ADC_DATA_IN2_IBUF[5]_inst/O
                         net (fo=1, routed)           3.145     7.388    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[5]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.100     7.488 r  test_spec_red_pitaya_adc/sAdc1DataQIn[5]_i_1/O
                         net (fo=1, routed)           0.000     7.488    test_spec_red_pitaya_adc/sAdc1DataQIn[5]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.747     6.105    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/C
                         clock pessimism              0.000     6.105    
                         clock uncertainty            0.166     6.271    
    SLICE_X36Y16         FDCE (Hold_fdce_C_D)         0.270     6.541    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.541    
                         arrival time                           7.488    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 ADC_DATA_IN1[3]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.984ns (24.223%)  route 3.077ns (75.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 f  ADC_DATA_IN1[3] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[3]
    V12                  IBUF (Prop_ibuf_I_O)         0.884     4.284 f  ADC_DATA_IN1_IBUF[3]_inst/O
                         net (fo=1, routed)           3.077     7.361    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[3]
    SLICE_X33Y25         LUT1 (Prop_lut1_I0_O)        0.100     7.461 r  test_spec_red_pitaya_adc/sAdc0DataIIn[3]_i_1/O
                         net (fo=1, routed)           0.000     7.461    test_spec_red_pitaya_adc/sAdc0DataIIn[3]_i_1_n_0
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.657     6.015    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/C
                         clock pessimism              0.000     6.015    
                         clock uncertainty            0.166     6.181    
    SLICE_X33Y25         FDCE (Hold_fdce_C_D)         0.269     6.450    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.450    
                         arrival time                           7.461    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[2]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.916ns (21.976%)  route 3.254ns (78.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 f  ADC_DATA_IN2[2] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[2]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 f  ADC_DATA_IN2_IBUF[2]_inst/O
                         net (fo=1, routed)           3.254     7.470    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[2]
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.100     7.570 r  test_spec_red_pitaya_adc/sAdc1DataQIn[2]_i_1/O
                         net (fo=1, routed)           0.000     7.570    test_spec_red_pitaya_adc/sAdc1DataQIn[2]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.751     6.109    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y12         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/C
                         clock pessimism              0.000     6.109    
                         clock uncertainty            0.166     6.275    
    SLICE_X36Y12         FDCE (Hold_fdce_C_D)         0.269     6.544    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           7.570    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 ADC_DATA_IN1[6]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.963ns (22.816%)  route 3.256ns (77.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T15                                               0.000     3.400 f  ADC_DATA_IN1[6] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[6]
    T15                  IBUF (Prop_ibuf_I_O)         0.863     4.263 f  ADC_DATA_IN1_IBUF[6]_inst/O
                         net (fo=1, routed)           3.256     7.519    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[6]
    SLICE_X33Y26         LUT1 (Prop_lut1_I0_O)        0.100     7.619 r  test_spec_red_pitaya_adc/sAdc0DataIIn[6]_i_1/O
                         net (fo=1, routed)           0.000     7.619    test_spec_red_pitaya_adc/sAdc0DataIIn[6]_i_1_n_0
    SLICE_X33Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.166     6.183    
    SLICE_X33Y26         FDCE (Hold_fdce_C_D)         0.269     6.452    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.452    
                         arrival time                           7.619    
  -------------------------------------------------------------------
                         slack                                  1.167    





---------------------------------------------------------------------------------------------------
From Clock:  dsp_clk_mmcm
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.019ns (23.588%)  route 3.301ns (76.412%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 13.413 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.752     8.846    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.321     9.167 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.062    10.229    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/WE
    SLICE_X34Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.498    13.413    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/WCLK
    SLICE_X34Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMA/CLK
                         clock pessimism              0.134    13.548    
                         clock uncertainty           -0.261    13.287    
    SLICE_X34Y13         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.546    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.019ns (23.588%)  route 3.301ns (76.412%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 13.413 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.752     8.846    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.321     9.167 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.062    10.229    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/WE
    SLICE_X34Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.498    13.413    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/WCLK
    SLICE_X34Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.134    13.548    
                         clock uncertainty           -0.261    13.287    
    SLICE_X34Y13         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.546    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.019ns (23.588%)  route 3.301ns (76.412%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 13.413 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.752     8.846    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.321     9.167 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.062    10.229    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/WE
    SLICE_X34Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.498    13.413    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/WCLK
    SLICE_X34Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMC/CLK
                         clock pessimism              0.134    13.548    
                         clock uncertainty           -0.261    13.287    
    SLICE_X34Y13         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.546    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.019ns (23.588%)  route 3.301ns (76.412%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 13.413 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.752     8.846    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.321     9.167 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.062    10.229    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/WE
    SLICE_X34Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.498    13.413    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/WCLK
    SLICE_X34Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMD/CLK
                         clock pessimism              0.134    13.548    
                         clock uncertainty           -0.261    13.287    
    SLICE_X34Y13         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.546    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.018ns (24.041%)  route 3.216ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 13.415 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.748     8.842    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.320     9.162 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_320_383_0_2_i_1/O
                         net (fo=32, routed)          0.982    10.144    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/WE
    SLICE_X32Y11         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.500    13.415    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/WCLK
    SLICE_X32Y11         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMA/CLK
                         clock pessimism              0.134    13.550    
                         clock uncertainty           -0.261    13.289    
    SLICE_X32Y11         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.554    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.018ns (24.041%)  route 3.216ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 13.415 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.748     8.842    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.320     9.162 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_320_383_0_2_i_1/O
                         net (fo=32, routed)          0.982    10.144    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/WE
    SLICE_X32Y11         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.500    13.415    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/WCLK
    SLICE_X32Y11         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMB/CLK
                         clock pessimism              0.134    13.550    
                         clock uncertainty           -0.261    13.289    
    SLICE_X32Y11         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.554    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.018ns (24.041%)  route 3.216ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 13.415 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.748     8.842    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.320     9.162 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_320_383_0_2_i_1/O
                         net (fo=32, routed)          0.982    10.144    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/WE
    SLICE_X32Y11         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.500    13.415    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/WCLK
    SLICE_X32Y11         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMC/CLK
                         clock pessimism              0.134    13.550    
                         clock uncertainty           -0.261    13.289    
    SLICE_X32Y11         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.554    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.018ns (24.041%)  route 3.216ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 13.415 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.748     8.842    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.320     9.162 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_320_383_0_2_i_1/O
                         net (fo=32, routed)          0.982    10.144    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/WE
    SLICE_X32Y11         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.500    13.415    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/WCLK
    SLICE_X32Y11         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMD/CLK
                         clock pessimism              0.134    13.550    
                         clock uncertainty           -0.261    13.289    
    SLICE_X32Y11         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.554    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.020ns (23.795%)  route 3.267ns (76.205%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 13.488 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.589     8.683    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.322     9.005 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_384_447_0_2_i_1/O
                         net (fo=32, routed)          1.191    10.196    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/WE
    SLICE_X38Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.573    13.488    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/WCLK
    SLICE_X38Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/RAMA/CLK
                         clock pessimism              0.134    13.623    
                         clock uncertainty           -0.261    13.362    
    SLICE_X38Y13         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    12.626    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.020ns (23.795%)  route 3.267ns (76.205%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 13.488 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.118     8.094 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.589     8.683    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.322     9.005 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_384_447_0_2_i_1/O
                         net (fo=32, routed)          1.191    10.196    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/WE
    SLICE_X38Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.573    13.488    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/WCLK
    SLICE_X38Y13         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/RAMB/CLK
                         clock pessimism              0.134    13.623    
                         clock uncertainty           -0.261    13.362    
    SLICE_X38Y13         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    12.626    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  2.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.341ns (34.032%)  route 0.661ns (65.968%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.177     2.689    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X26Y23         LUT5 (Prop_lut5_I2_O)        0.107     2.796 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     2.796    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X26Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X26Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X26Y23         FDPE (Hold_fdpe_C_D)         0.092     2.541    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.341ns (30.342%)  route 0.783ns (69.658%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.177     2.689    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X26Y23         LUT5 (Prop_lut5_I2_O)        0.107     2.796 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.122     2.918    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X26Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X26Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X26Y23         FDPE (Hold_fdpe_C_D)         0.070     2.519    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.341ns (26.583%)  route 0.942ns (73.417%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.240     2.752    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I1_O)        0.107     2.859 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_448_511_0_2_i_1/O
                         net (fo=32, routed)          0.218     3.077    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/WE
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/WCLK
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMA/CLK
                         clock pessimism             -0.189     2.193    
                         clock uncertainty            0.261     2.454    
    SLICE_X28Y19         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.501    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.341ns (26.583%)  route 0.942ns (73.417%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.240     2.752    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I1_O)        0.107     2.859 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_448_511_0_2_i_1/O
                         net (fo=32, routed)          0.218     3.077    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/WE
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/WCLK
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMB/CLK
                         clock pessimism             -0.189     2.193    
                         clock uncertainty            0.261     2.454    
    SLICE_X28Y19         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.501    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.341ns (26.583%)  route 0.942ns (73.417%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.240     2.752    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I1_O)        0.107     2.859 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_448_511_0_2_i_1/O
                         net (fo=32, routed)          0.218     3.077    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/WE
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/WCLK
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMC/CLK
                         clock pessimism             -0.189     2.193    
                         clock uncertainty            0.261     2.454    
    SLICE_X28Y19         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.501    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.341ns (26.583%)  route 0.942ns (73.417%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.240     2.752    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I1_O)        0.107     2.859 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_448_511_0_2_i_1/O
                         net (fo=32, routed)          0.218     3.077    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/WE
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/WCLK
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMD/CLK
                         clock pessimism             -0.189     2.193    
                         clock uncertainty            0.261     2.454    
    SLICE_X28Y19         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.501    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.341ns (25.936%)  route 0.974ns (74.064%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.240     2.752    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.107     2.859 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_0_63_0_2_i_1/O
                         net (fo=32, routed)          0.250     3.109    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WE
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.820     2.380    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.189     2.190    
                         clock uncertainty            0.261     2.451    
    SLICE_X30Y27         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.498    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.341ns (25.936%)  route 0.974ns (74.064%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.240     2.752    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.107     2.859 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_0_63_0_2_i_1/O
                         net (fo=32, routed)          0.250     3.109    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WE
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.820     2.380    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.189     2.190    
                         clock uncertainty            0.261     2.451    
    SLICE_X30Y27         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.498    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.341ns (25.936%)  route 0.974ns (74.064%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.240     2.752    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.107     2.859 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_0_63_0_2_i_1/O
                         net (fo=32, routed)          0.250     3.109    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WE
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.820     2.380    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.189     2.190    
                         clock uncertainty            0.261     2.451    
    SLICE_X30Y27         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.498    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.341ns (25.936%)  route 0.974ns (74.064%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT5 (Prop_lut5_I1_O)        0.048     2.512 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.240     2.752    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.107     2.859 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_0_63_0_2_i_1/O
                         net (fo=32, routed)          0.250     3.109    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WE
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.820     2.380    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.189     2.190    
                         clock uncertainty            0.261     2.451    
    SLICE_X30Y27         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.498    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_125_mmcm
  To Clock:  dsp_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.710ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.097%)  route 0.601ns (58.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.601     1.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X31Y18         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.270     7.730    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.142ns  (logic 0.456ns (39.923%)  route 0.686ns (60.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.686     1.142    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X25Y18         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)       -0.095     7.905    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.564%)  route 0.462ns (52.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.462     0.881    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X22Y18         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y18         FDRE (Setup_fdre_C_D)       -0.266     7.734    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.882ns  (logic 0.419ns (47.525%)  route 0.463ns (52.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.463     0.882    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X27Y19         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y19         FDRE (Setup_fdre_C_D)       -0.265     7.735    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.722%)  route 0.459ns (52.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.878    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X27Y19         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y19         FDRE (Setup_fdre_C_D)       -0.265     7.735    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.859%)  route 0.584ns (56.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.584     1.040    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X27Y20         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y20         FDRE (Setup_fdre_C_D)       -0.093     7.907    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.943ns  (logic 0.456ns (48.362%)  route 0.487ns (51.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.487     0.943    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X27Y19         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y19         FDRE (Setup_fdre_C_D)       -0.093     7.907    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.932%)  route 0.439ns (49.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.439     0.895    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X27Y19         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y19         FDRE (Setup_fdre_C_D)       -0.095     7.905    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.854%)  route 0.441ns (49.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.441     0.897    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X22Y18         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y18         FDRE (Setup_fdre_C_D)       -0.093     7.907    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  7.010    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_125_mmcm
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.537%)  route 0.945ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.945     7.416    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y20         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y20         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.486    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.537%)  route 0.945ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.945     7.416    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y20         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y20         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.486    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.537%)  route 0.945ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.945     7.416    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y20         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y20         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.486    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.537%)  route 0.945ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.945     7.416    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y20         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y20         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.486    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.537%)  route 0.945ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.945     7.416    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y20         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y20         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.486    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.537%)  route 0.945ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.945     7.416    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y20         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y20         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.486    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.537%)  route 0.945ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.945     7.416    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y20         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y20         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.486    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.537%)  route 0.945ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 13.402 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.945     7.416    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y20         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.487    13.402    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y20         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.558    13.960    
                         clock uncertainty           -0.069    13.891    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    13.486    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.456ns (33.461%)  route 0.907ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 13.401 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.907     7.377    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y21         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.486    13.401    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.558    13.959    
                         clock uncertainty           -0.069    13.890    
    SLICE_X23Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.485    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.456ns (33.461%)  route 0.907ns (66.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 13.401 - 8.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.656     6.014    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.456     6.470 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.907     7.377    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y21         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.486    13.401    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.558    13.959    
                         clock uncertainty           -0.069    13.890    
    SLICE_X23Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.485    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  6.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.356%)  route 0.227ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     1.825    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.227     2.193    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y21         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.539     1.842    
    SLICE_X26Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.750    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.356%)  route 0.227ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     1.825    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.227     2.193    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y21         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.539     1.842    
    SLICE_X26Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.750    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.356%)  route 0.227ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     1.825    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.227     2.193    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y21         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.539     1.842    
    SLICE_X26Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.750    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.356%)  route 0.227ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     1.825    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.227     2.193    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y21         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.539     1.842    
    SLICE_X26Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.750    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.408%)  route 0.197ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     1.825    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     2.150    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X26Y23         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X26Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.539     1.839    
    SLICE_X26Y23         FDPE (Remov_fdpe_C_PRE)     -0.149     1.690    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.408%)  route 0.197ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.552     1.825    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     2.150    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X26Y23         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X26Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.539     1.839    
    SLICE_X26Y23         FDPE (Remov_fdpe_C_PRE)     -0.149     1.690    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.632%)  route 0.221ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.954 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.221     2.176    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y24         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.520     1.857    
    SLICE_X27Y24         FDCE (Remov_fdce_C_CLR)     -0.146     1.711    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.632%)  route 0.221ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.954 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.221     2.176    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y24         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.520     1.857    
    SLICE_X27Y24         FDPE (Remov_fdpe_C_PRE)     -0.149     1.708    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.632%)  route 0.221ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.954 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.221     2.176    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y24         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.520     1.857    
    SLICE_X27Y24         FDPE (Remov_fdpe_C_PRE)     -0.149     1.708    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.632%)  route 0.221ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.954 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.221     2.176    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y24         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.520     1.857    
    SLICE_X27Y24         FDPE (Remov_fdpe_C_PRE)     -0.149     1.708    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dsp_clk_mmcm
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.704ns (18.563%)  route 3.088ns (81.437%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.601     9.702    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y11         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.575    13.490    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y11         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/C
                         clock pessimism              0.134    13.625    
                         clock uncertainty           -0.261    13.364    
    SLICE_X36Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.704ns (18.856%)  route 3.030ns (81.144%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 13.488 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.542     9.643    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y14         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.573    13.488    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y14         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/C
                         clock pessimism              0.134    13.623    
                         clock uncertainty           -0.261    13.362    
    SLICE_X36Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.957    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.704ns (18.856%)  route 3.030ns (81.144%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 13.488 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.542     9.643    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y14         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.573    13.488    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y14         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/C
                         clock pessimism              0.134    13.623    
                         clock uncertainty           -0.261    13.362    
    SLICE_X36Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.957    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.704ns (19.172%)  route 2.968ns (80.828%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 13.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.481     9.581    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y19         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.567    13.482    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/C
                         clock pessimism              0.134    13.617    
                         clock uncertainty           -0.261    13.356    
    SLICE_X36Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.951    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.704ns (19.279%)  route 2.948ns (80.721%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 13.489 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.460     9.561    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y12         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.574    13.489    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y12         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/C
                         clock pessimism              0.134    13.624    
                         clock uncertainty           -0.261    13.363    
    SLICE_X36Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.704ns (19.279%)  route 2.948ns (80.721%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 13.489 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.460     9.561    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y12         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.574    13.489    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y12         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/C
                         clock pessimism              0.134    13.624    
                         clock uncertainty           -0.261    13.363    
    SLICE_X36Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.704ns (19.584%)  route 2.891ns (80.416%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 13.476 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.404     9.504    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y25         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.561    13.476    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/C
                         clock pessimism              0.134    13.611    
                         clock uncertainty           -0.261    13.350    
    SLICE_X36Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.945    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.704ns (19.584%)  route 2.891ns (80.416%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 13.476 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.404     9.504    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y25         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.561    13.476    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/C
                         clock pessimism              0.134    13.611    
                         clock uncertainty           -0.261    13.350    
    SLICE_X36Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.945    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.704ns (19.584%)  route 2.891ns (80.416%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 13.476 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.404     9.504    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y25         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.561    13.476    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/C
                         clock pessimism              0.134    13.611    
                         clock uncertainty           -0.261    13.350    
    SLICE_X36Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.945    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.704ns (20.945%)  route 2.657ns (79.055%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 13.401 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.660     5.909    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y21         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.456     6.365 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.643     7.008    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X19Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.132 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.844     7.976    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.100 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.170     9.270    test_spec_red_pitaya_adc/AR[0]
    SLICE_X35Y25         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.486    13.401    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/C
                         clock pessimism              0.134    13.536    
                         clock uncertainty           -0.261    13.275    
    SLICE_X35Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.870    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  3.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.717%)  route 0.833ns (78.283%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.349     2.858    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y26         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[0]/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X26Y26         FDCE (Remov_fdce_C_CLR)     -0.092     2.357    test_spec_red_pitaya_adc/sAdcClkCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.717%)  route 0.833ns (78.283%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.349     2.858    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y26         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[1]/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X26Y26         FDCE (Remov_fdce_C_CLR)     -0.092     2.357    test_spec_red_pitaya_adc/sAdcClkCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.717%)  route 0.833ns (78.283%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.349     2.858    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y26         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[2]/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X26Y26         FDCE (Remov_fdce_C_CLR)     -0.092     2.357    test_spec_red_pitaya_adc/sAdcClkCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.717%)  route 0.833ns (78.283%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.349     2.858    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y26         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[3]/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X26Y26         FDCE (Remov_fdce_C_CLR)     -0.092     2.357    test_spec_red_pitaya_adc/sAdcClkCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.717%)  route 0.833ns (78.283%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.349     2.858    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y26         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[4]/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X26Y26         FDCE (Remov_fdce_C_CLR)     -0.092     2.357    test_spec_red_pitaya_adc/sAdcClkCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcDataValidIn_reg/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.717%)  route 0.833ns (78.283%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.349     2.858    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y26         FDCE                                         f  test_spec_red_pitaya_adc/sAdcDataValidIn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y26         FDCE                                         r  test_spec_red_pitaya_adc/sAdcDataValidIn_reg/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X26Y26         FDCE (Remov_fdce_C_CLR)     -0.092     2.357    test_spec_red_pitaya_adc/sAdcDataValidIn_reg
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.231ns (20.089%)  route 0.919ns (79.911%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.435     2.944    test_spec_red_pitaya_adc/AR[0]
    SLICE_X33Y25         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X33Y25         FDCE (Remov_fdce_C_CLR)     -0.092     2.356    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.231ns (20.089%)  route 0.919ns (79.911%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.435     2.944    test_spec_red_pitaya_adc/AR[0]
    SLICE_X33Y25         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X33Y25         FDCE (Remov_fdce_C_CLR)     -0.092     2.356    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.231ns (20.089%)  route 0.919ns (79.911%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.435     2.944    test_spec_red_pitaya_adc/AR[0]
    SLICE_X33Y25         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y25         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X33Y25         FDCE (Remov_fdce_C_CLR)     -0.092     2.356    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.231ns (19.034%)  route 0.983ns (80.966%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.553     1.794    test_spec_reg_cntrl/out
    SLICE_X18Y21         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141     1.935 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.098     2.033    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X19Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.078 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.386     2.464    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X26Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.509 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.499     3.008    test_spec_red_pitaya_adc/AR[0]
    SLICE_X36Y16         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.854     2.414    test_spec_red_pitaya_adc/CLK
    SLICE_X36Y16         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/C
                         clock pessimism             -0.189     2.224    
                         clock uncertainty            0.261     2.485    
    SLICE_X36Y16         FDCE (Remov_fdce_C_CLR)     -0.092     2.393    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.642ns (9.959%)  route 5.804ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.285     9.475    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X25Y31         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.485    12.677    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X25Y31         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][19]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.248    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][19]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.642ns (9.959%)  route 5.804ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.285     9.475    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X25Y31         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.485    12.677    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X25Y31         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][20]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.248    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][20]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.642ns (9.959%)  route 5.804ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.285     9.475    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X25Y31         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.485    12.677    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X25Y31         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][21]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.248    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][21]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.642ns (9.959%)  route 5.804ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.285     9.475    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X25Y31         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.485    12.677    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X25Y31         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][22]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.248    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][22]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.642ns (9.959%)  route 5.804ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.285     9.475    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X25Y31         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.485    12.677    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X25Y31         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][19]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.248    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][19]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.642ns (9.959%)  route 5.804ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.285     9.475    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X25Y31         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.485    12.677    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X25Y31         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][20]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.248    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][20]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.642ns (9.959%)  route 5.804ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.285     9.475    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X25Y31         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.485    12.677    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X25Y31         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][22]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.248    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][22]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.642ns (9.959%)  route 5.804ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.285     9.475    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X25Y31         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.485    12.677    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X25Y31         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][23]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X25Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.248    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][23]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.642ns (9.914%)  route 5.834ns (90.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.315     9.505    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X21Y30         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.488    12.680    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X21Y30         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][12]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X21Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_sample_cnt][12]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.642ns (9.914%)  route 5.834ns (90.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.721     3.029    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.518     3.547 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.519     4.066    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.190 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         5.315     9.505    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X21Y30         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        1.488    12.680    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X21Y30         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][12]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X21Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][12]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  2.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/pBusSynchroniser.vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.420%)  route 0.257ns (64.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.556     0.896    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X7Y21          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.038 f  red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.257     1.295    test_spec_acc_cnt/axil_rst[0]
    SLICE_X5Y21          FDCE                                         f  test_spec_acc_cnt/pBusSynchroniser.vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.841     1.211    test_spec_acc_cnt/CLK
    SLICE_X5Y21          FDCE                                         r  test_spec_acc_cnt/pBusSynchroniser.vBusValidTmp_reg/C
                         clock pessimism             -0.262     0.949    
    SLICE_X5Y21          FDCE (Remov_fdce_C_CLR)     -0.092     0.857    test_spec_acc_cnt/pBusSynchroniser.vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.420%)  route 0.257ns (64.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.556     0.896    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X7Y21          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.038 f  red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.257     1.295    test_spec_acc_cnt/axil_rst[0]
    SLICE_X5Y21          FDCE                                         f  test_spec_acc_cnt/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.841     1.211    test_spec_acc_cnt/CLK
    SLICE_X5Y21          FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
                         clock pessimism             -0.262     0.949    
    SLICE_X5Y21          FDCE (Remov_fdce_C_CLR)     -0.092     0.857    test_spec_acc_cnt/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.241%)  route 0.324ns (60.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.581     0.922    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.163     1.249    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.294 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         0.161     1.454    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[5]_1
    SLICE_X2Y39          FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.867    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.241%)  route 0.324ns (60.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.581     0.922    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.163     1.249    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.294 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         0.161     1.454    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[5]_1
    SLICE_X2Y39          FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[1]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.867    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.241%)  route 0.324ns (60.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.581     0.922    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.163     1.249    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.294 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         0.161     1.454    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[5]_1
    SLICE_X2Y39          FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[2]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.867    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.241%)  route 0.324ns (60.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.581     0.922    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.163     1.249    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.294 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         0.161     1.454    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[5]_1
    SLICE_X2Y39          FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X2Y39          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.867    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.696%)  route 0.376ns (64.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.581     0.922    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.163     1.249    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.294 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         0.213     1.507    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X2Y38          FDCE                                         f  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X2Y38          FDCE                                         r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X2Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.867    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.696%)  route 0.376ns (64.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.581     0.922    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.163     1.249    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.294 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         0.213     1.507    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X2Y38          FDCE                                         f  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X2Y38          FDCE                                         r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X2Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.867    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.696%)  route 0.376ns (64.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.581     0.922    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.163     1.249    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.294 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         0.213     1.507    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X2Y38          FDCE                                         f  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X2Y38          FDCE                                         r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X2Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.867    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.696%)  route 0.376ns (64.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.581     0.922    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y39          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.163     1.249    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.294 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=772, routed)         0.213     1.507    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X2Y38          FDCE                                         f  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1689, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X2Y38          FDCE                                         r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X2Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.867    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.640    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dsp_clk_mmcm
  To Clock:  dsp_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.456ns (15.715%)  route 2.446ns (84.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          2.446     8.802    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y26         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.484    13.300    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y26         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.548    13.848    
                         clock uncertainty           -0.069    13.779    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    13.374    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.456ns (15.715%)  route 2.446ns (84.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          2.446     8.802    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y26         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.484    13.300    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y26         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.548    13.848    
                         clock uncertainty           -0.069    13.779    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    13.374    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.456ns (16.778%)  route 2.262ns (83.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          2.262     8.618    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y24         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.482    13.298    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y24         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.548    13.846    
                         clock uncertainty           -0.069    13.777    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405    13.372    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          2.256     8.613    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y12         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.495    13.311    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y12         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
                         clock pessimism              0.548    13.859    
                         clock uncertainty           -0.069    13.790    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405    13.385    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.456ns (16.812%)  route 2.256ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          2.256     8.613    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y12         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.495    13.311    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y12         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                         clock pessimism              0.548    13.859    
                         clock uncertainty           -0.069    13.790    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405    13.385    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.456ns (18.842%)  route 1.964ns (81.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.964     8.320    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X35Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.485    13.301    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.548    13.849    
                         clock uncertainty           -0.069    13.780    
    SLICE_X35Y23         FDCE (Recov_fdce_C_CLR)     -0.405    13.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.456ns (19.262%)  route 1.911ns (80.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 13.305 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.911     8.267    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X27Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.489    13.305    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.548    13.853    
                         clock uncertainty           -0.069    13.784    
    SLICE_X27Y18         FDCE (Recov_fdce_C_CLR)     -0.405    13.379    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.456ns (19.312%)  route 1.905ns (80.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.905     8.261    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X35Y13         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.495    13.311    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y13         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism              0.548    13.859    
                         clock uncertainty           -0.069    13.790    
    SLICE_X35Y13         FDCE (Recov_fdce_C_CLR)     -0.405    13.385    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.456ns (19.612%)  route 1.869ns (80.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 13.309 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.869     8.225    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X31Y15         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.493    13.309    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y15         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/C
                         clock pessimism              0.548    13.857    
                         clock uncertainty           -0.069    13.788    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.405    13.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.456ns (19.612%)  route 1.869ns (80.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 13.309 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.651     5.900    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.456     6.356 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.869     8.225    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X31Y15         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        1.493    13.309    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y15         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/C
                         clock pessimism              0.548    13.857    
                         clock uncertainty           -0.069    13.788    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.405    13.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  5.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.012%)  route 0.272ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.551     1.792    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDPE (Prop_fdpe_C_Q)         0.128     1.920 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.272     2.192    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.813     2.336    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.515     1.821    
    SLICE_X23Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.675    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.012%)  route 0.272ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.551     1.792    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDPE (Prop_fdpe_C_Q)         0.128     1.920 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.272     2.192    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.813     2.336    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.515     1.821    
    SLICE_X23Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.675    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.012%)  route 0.272ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.551     1.792    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDPE (Prop_fdpe_C_Q)         0.128     1.920 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.272     2.192    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y23         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.813     2.336    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.515     1.821    
    SLICE_X23Y23         FDPE (Remov_fdpe_C_PRE)     -0.149     1.672    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.543%)  route 0.371ns (72.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.548     1.789    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.930 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.371     2.301    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y22         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.818     2.341    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism             -0.515     1.826    
    SLICE_X29Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.734    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.434%)  route 0.517ns (78.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.548     1.789    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.930 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.517     2.447    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X29Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.822     2.345    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.515     1.830    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.434%)  route 0.517ns (78.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.548     1.789    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.930 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.517     2.447    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X29Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.822     2.345    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.515     1.830    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.434%)  route 0.517ns (78.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.548     1.789    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.930 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.517     2.447    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X29Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.822     2.345    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism             -0.515     1.830    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.434%)  route 0.517ns (78.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.548     1.789    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.930 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.517     2.447    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X29Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.822     2.345    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.515     1.830    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.434%)  route 0.517ns (78.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.548     1.789    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.930 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.517     2.447    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X29Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.822     2.345    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.515     1.830    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.434%)  route 0.517ns (78.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.548     1.789    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y23         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.930 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.517     2.447    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7485, routed)        0.822     2.345    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism             -0.515     1.830    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.709    





