// Generated by CIRCT 42e53322a
module add8u_1DK(	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:2:3
  input  [7:0] A,	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:2:27
               B,	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:2:39
  output [8:0] O	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:2:52
);

  wire n_95 = B[2] & A[3] & A[2] & B[3];	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:5:10, :6:10, :11:10, :12:10, :17:11
  wire _GEN = A[4] ^ B[4];	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:7:10, :13:10, :18:11
  wire _GEN_0 = A[4] & B[4];	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:7:10, :13:10, :19:11
  wire _GEN_1 = A[5] & B[5];	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:8:10, :14:10, :21:11
  wire _GEN_2 = _GEN_1 | B[5] & _GEN_0 | A[5] & _GEN_0;	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:8:10, :14:10, :19:11, :21:11, :22:11, :23:11, :24:11
  wire _GEN_3 = A[6] & B[6];	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:9:10, :15:11, :26:11
  wire _GEN_4 = _GEN_3 | B[6] & _GEN_2 | A[6] & _GEN_2;	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:9:10, :15:11, :24:11, :26:11, :27:11, :28:11, :29:11
  wire _GEN_5 = A[7] & B[7];	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:10:10, :16:11, :31:11
  wire _GEN_6 = _GEN & n_95;	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:17:11, :18:11, :35:11
  wire _GEN_7 = _GEN_1 | B[5] | A[5];	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:8:10, :14:10, :21:11, :38:11
  wire _GEN_8 = _GEN_3 | B[6] & _GEN_7 | A[6] & _GEN_7;	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:9:10, :15:11, :26:11, :38:11, :40:11, :41:11, :42:11
  assign O =
    {(_GEN_5 | B[7] & _GEN_4 | A[7] & _GEN_4) & ~_GEN_6
       | (_GEN_5 | B[7] & _GEN_8 | A[7] & _GEN_8) & _GEN_6,
     (A[7] ^ B[7] ^ _GEN_4) & ~_GEN_6 | (A[7] ^ B[7] ^ _GEN_8) & _GEN_6,
     (A[6] ^ B[6] ^ _GEN_2) & ~_GEN_6 | (A[6] ^ B[6] ^ _GEN_7) & _GEN_6,
     (A[5] ^ B[5] ^ _GEN_0) & ~_GEN_6 | (A[5] ^ ~(B[5])) & _GEN_6,
     _GEN & ~n_95 | ~_GEN_6 & n_95,
     2'h3,
     B[1],
     A[3]};	// /tmp/tmp.Zc1JR5UZZH/28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.cleaned.mlir:3:15, :8:10, :9:10, :10:10, :14:10, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :24:11, :25:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :56:11, :57:11, :58:11, :60:11, :61:11, :62:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:5
endmodule

