{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601078115157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601078115157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 20:55:15 2020 " "Processing started: Fri Sep 25 20:55:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601078115157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601078115157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor_4bits -c adder_subtractor_4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor_4bits -c adder_subtractor_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601078115157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601078115612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601078115612 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adder.vhd " "Can't analyze file -- file adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1601078126311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-Behavioral " "Found design unit 1: display_7seg-Behavioral" {  } { { "display_7seg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/display_7seg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601078126785 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/display_7seg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601078126785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601078126785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601078126787 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/reg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601078126787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601078126787 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "subtractor.vhd " "Can't analyze file -- file subtractor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1601078126789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_4bits-ppl_type " "Found design unit 1: adder_subtractor_4bits-ppl_type" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601078126791 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_4bits " "Found entity 1: adder_subtractor_4bits" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601078126791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601078126791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_subtractor_4bits " "Elaborating entity \"adder_subtractor_4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601078126859 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "disp adder_subtractor_4bits.vhd(28) " "VHDL Signal Declaration warning at adder_subtractor_4bits.vhd(28): used implicit default value for signal \"disp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601078126862 "|adder_subtractor_4bits"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[0\] GND " "Pin \"disp\[0\]\" is stuck at GND" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601078127328 "|adder_subtractor_4bits|disp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[1\] GND " "Pin \"disp\[1\]\" is stuck at GND" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601078127328 "|adder_subtractor_4bits|disp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[2\] GND " "Pin \"disp\[2\]\" is stuck at GND" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601078127328 "|adder_subtractor_4bits|disp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[3\] GND " "Pin \"disp\[3\]\" is stuck at GND" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601078127328 "|adder_subtractor_4bits|disp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[4\] GND " "Pin \"disp\[4\]\" is stuck at GND" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601078127328 "|adder_subtractor_4bits|disp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[5\] GND " "Pin \"disp\[5\]\" is stuck at GND" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601078127328 "|adder_subtractor_4bits|disp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[6\] GND " "Pin \"disp\[6\]\" is stuck at GND" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601078127328 "|adder_subtractor_4bits|disp[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601078127328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601078127504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601078127504 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en1 " "No output dependent on input pin \"en1\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|en1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en2 " "No output dependent on input pin \"en2\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|en2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nums\[0\] " "No output dependent on input pin \"nums\[0\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|nums[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nums\[1\] " "No output dependent on input pin \"nums\[1\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|nums[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nums\[2\] " "No output dependent on input pin \"nums\[2\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|nums[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nums\[3\] " "No output dependent on input pin \"nums\[3\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|nums[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ope " "No output dependent on input pin \"ope\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|ope"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "show_res " "No output dependent on input pin \"show_res\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|show_res"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num1\[3\] " "No output dependent on input pin \"num1\[3\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|num1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num1\[2\] " "No output dependent on input pin \"num1\[2\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|num1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num1\[1\] " "No output dependent on input pin \"num1\[1\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|num1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num1\[0\] " "No output dependent on input pin \"num1\[0\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|num1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num2\[3\] " "No output dependent on input pin \"num2\[3\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|num2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num2\[2\] " "No output dependent on input pin \"num2\[2\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|num2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num2\[1\] " "No output dependent on input pin \"num2\[1\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|num2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num2\[0\] " "No output dependent on input pin \"num2\[0\]\"" {  } { { "adder_subtractor_4bits.vhd" "" { Text "E:/Faculdade/8Sem/Arquitetura 2/Projetos/Quartus/adder_subtractor_4bits/adder_subtractor_4bits.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601078127562 "|adder_subtractor_4bits|num2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601078127562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601078127563 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601078127563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601078127563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601078127608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 20:55:27 2020 " "Processing ended: Fri Sep 25 20:55:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601078127608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601078127608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601078127608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601078127608 ""}
