vhdl xil_defaultlib  \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/sim/bd_ebcc_psr0_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/sim/bd_ebcc_psr_aclk_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/sim/bd_ebcc_psr_aclk1_0.vhd" \
"../../../bd/design_2/ip/design_2_rst_200M_0/sim/design_2_rst_200M_0.vhd" \
"../../../bd/design_2/ip/design_2_rst_300MHz_0/sim/design_2_rst_300MHz_0.vhd" \

nosort
