* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Feb 25 2020 07:08:20

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  D:/Desktop/CSE 140L/CSE140L_3/lab3-s2wu/CS140L_3/CS140L_3_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  D:/Desktop/CSE 140L/CSE140L_3/lab3-s2wu/CS140L_3/CS140L_3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/Desktop/CSE 140L/CSE140L_3/lab3-s2wu/CS140L_3/CS140L_3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  D:/Desktop/CSE 140L/CSE140L_3/lab3-s2wu/CS140L_3/CS140L_3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 392/1280
Used Logic Tile: 66/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: latticehx1k_pll_inst_PLLOUTCORE_i 
Clock Driver: latticehx1k_pll_inst.PLLOUTCORE_derived_clock_RNIALC1 (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 168
Fanout to Tile: 55


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 8 0 0 0 0 0   
13|   0 0 0 8 5 2 6 8 0 0 0 0   
12|   0 0 0 8 8 1 4 8 1 0 1 0   
11|   0 1 0 8 7 8 7 7 8 0 2 0   
10|   0 0 0 7 8 8 8 8 3 0 0 0   
 9|   0 0 0 5 7 8 5 8 8 0 1 0   
 8|   1 0 0 7 8 8 8 7 8 0 0 0   
 7|   0 0 0 6 8 8 8 8 8 0 0 0   
 6|   0 2 0 8 8 4 7 8 7 0 0 0   
 5|   0 1 0 8 7 5 6 8 5 0 0 0   
 4|   0 0 0 7 5 0 0 1 1 0 0 0   
 3|   0 0 0 0 0 1 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.94

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0 14  0  0  0  0  0    
13|     0  0  0 11 10  6  7 14  0  0  0  0    
12|     0  0  0 21  8  1  8 16  2  0  2  0    
11|     0  1  0 15 13 13 14 11  8  0  3  0    
10|     0  0  0  8 19 22 17 15  7  0  0  0    
 9|     0  0  0 12 21 19 10 16 22  0  2  0    
 8|     1  0  0 21 22 16 20 15  8  0  0  0    
 7|     0  0  0 13 12 14 19 15 14  0  0  0    
 6|     0  4  0 15 11 11 11 20 14  0  0  0    
 5|     0  3  0 14 13 11  7 22  9  0  0  0    
 4|     0  0  0  7 19  0  0  2  1  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 11.88

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0 23  0  0  0  0  0    
13|     0  0  0 29 18  8 16 25  0  0  0  0    
12|     0  0  0 27  8  1 16 24  2  0  2  0    
11|     0  1  0 27 20 28 25 27 11  0  4  0    
10|     0  0  0 20 25 29 29 26  9  0  0  0    
 9|     0  0  0 18 25 25 19 29 25  0  2  0    
 8|     1  0  0 22 30 28 29 28  8  0  0  0    
 7|     0  0  0 18 28 27 26 21 26  0  0  0    
 6|     0  4  0 28 26 15 23 27 16  0  0  0    
 5|     0  3  0 26 25 11 22 31 10  0  0  0    
 4|     0  0  0 17 19  0  0  2  1  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 18.78

***** Run Time Info *****
Run Time:  1
