{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 24 19:48:57 2018 " "Info: Processing started: Mon Dec 24 19:48:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microwave -c Microwave --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microwave -c Microwave --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "FireConstant.qip " "Warning: Tcl Script File FireConstant.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE FireConstant.qip " "Info: set_global_assignment -name QIP_FILE FireConstant.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "Constant_4bit.qip " "Warning: Tcl Script File Constant_4bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Constant_4bit.qip " "Info: set_global_assignment -name QIP_FILE Constant_4bit.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file scanner.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scanner " "Info: Found entity 1: Scanner" {  } { { "Scanner.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Scanner.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger " "Info: Found entity 1: Trigger" {  } { { "Trigger.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Trigger.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to2encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4to2encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to2Encoder " "Info: Found entity 1: 4to2Encoder" {  } { { "4to2Encoder.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/4to2Encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyencoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KeyEncoder " "Info: Found entity 1: KeyEncoder" {  } { { "KeyEncoder.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/KeyEncoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixkeyboard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file matrixkeyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixKeyBoard " "Info: Found entity 1: MatrixKeyBoard" {  } { { "MatrixKeyBoard.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/MatrixKeyBoard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainstatusmachine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mainstatusmachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MainStatusMachine " "Info: Found entity 1: MainStatusMachine" {  } { { "MainStatusMachine.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/MainStatusMachine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainstatusjudge.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mainstatusjudge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MainStatusJudge " "Info: Found entity 1: MainStatusJudge" {  } { { "MainStatusJudge.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/MainStatusJudge.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m25counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file m25counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M25Counter " "Info: Found entity 1: M25Counter" {  } { { "M25Counter.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/M25Counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blinker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Blinker " "Info: Found entity 1: Blinker" {  } { { "Blinker.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Blinker.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdigit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsDigit " "Info: Found entity 1: IsDigit" {  } { { "IsDigit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/IsDigit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firestatus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firestatus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireStatus " "Info: Found entity 1: FireStatus" {  } { { "FireStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/FireStatus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fire_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fire_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fire_Mux " "Info: Found entity 1: Fire_Mux" {  } { { "Fire_Mux.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Fire_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fire_constant.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fire_constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fire_Constant " "Info: Found entity 1: Fire_Constant" {  } { { "Fire_Constant.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Fire_Constant.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file zero4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zero4bit " "Info: Found entity 1: Zero4bit" {  } { { "Zero4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Zero4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alessthanb4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alessthanb4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALessThanB4bit " "Info: Found entity 1: ALessThanB4bit" {  } { { "ALessThanB4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/ALessThanB4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file one4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 One4bit " "Info: Found entity 1: One4bit" {  } { { "One4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/One4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firevaluelimit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firevaluelimit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireValueLimit " "Info: Found entity 1: FireValueLimit" {  } { { "FireValueLimit.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/FireValueLimit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firestatuscontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firestatuscontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireStatusControl " "Info: Found entity 1: FireStatusControl" {  } { { "FireStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/FireStatusControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitdff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitDff " "Info: Found entity 1: 4bitDff" {  } { { "4bitDff.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/4bitDff.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firedencontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firedencontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireDENControl " "Info: Found entity 1: FireDENControl" {  } { { "FireDENControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/FireDENControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4ch4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4ch4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4Ch4Bit " "Info: Found entity 1: mux4Ch4Bit" {  } { { "mux4Ch4Bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/mux4Ch4Bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firesourceselector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firesourceselector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireSourceSelector " "Info: Found entity 1: FireSourceSelector" {  } { { "FireSourceSelector.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/FireSourceSelector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firestatus_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firestatus_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireStatus_test " "Info: Found entity 1: FireStatus_test" {  } { { "FireStatus_test.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/FireStatus_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timestatus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timestatus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeStatus " "Info: Found entity 1: TimeStatus" {  } { { "TimeStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/TimeStatus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file three4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Three4bit " "Info: Found entity 1: Three4bit" {  } { { "Three4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Three4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timestatuscontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timestatuscontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeStatusControl " "Info: Found entity 1: TimeStatusControl" {  } { { "TimeStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/TimeStatusControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timedencontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timedencontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeDENControl " "Info: Found entity 1: TimeDENControl" {  } { { "TimeDENControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/TimeDENControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timesourceselector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timesourceselector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeSourceSelector " "Info: Found entity 1: TimeSourceSelector" {  } { { "TimeSourceSelector.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/TimeSourceSelector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timevaluelimit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timevaluelimit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeValueLimit " "Info: Found entity 1: TimeValueLimit" {  } { { "TimeValueLimit.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/TimeValueLimit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2ch16bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2ch16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2Ch16Bits " "Info: Found entity 1: MUX2Ch16Bits" {  } { { "MUX2Ch16Bits.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/MUX2Ch16Bits.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alessorequalb16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alessorequalb16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALessOrEqualB16bit " "Info: Found entity 1: ALessOrEqualB16bit" {  } { { "ALessOrEqualB16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/ALessOrEqualB16bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timestatus_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timestatus_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimeStatus_test " "Info: Found entity 1: TimeStatus_test" {  } { { "TimeStatus_test.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/TimeStatus_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m10countdown.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m10countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 M10Countdown " "Info: Found entity 1: M10Countdown" {  } { { "M10Countdown.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/M10Countdown.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m6countdown.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m6countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 M6Countdown " "Info: Found entity 1: M6Countdown" {  } { { "M6Countdown.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/M6Countdown.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file countdown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CountDown " "Info: Found entity 1: CountDown" {  } { { "CountDown.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/CountDown.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file compare4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare4bit " "Info: Found entity 1: Compare4bit" {  } { { "Compare4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Compare4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ten4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ten4bit " "Info: Found entity 1: Ten4bit" {  } { { "Ten4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Ten4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nine4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nine4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nine4bit " "Info: Found entity 1: Nine4bit" {  } { { "Nine4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Nine4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file five4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five4bit " "Info: Found entity 1: Five4bit" {  } { { "Five4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Five4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowntimer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file countdowntimer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CountDownTimer " "Info: Found entity 1: CountDownTimer" {  } { { "CountDownTimer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/CountDownTimer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file equal4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equal4bit " "Info: Found entity 1: Equal4bit" {  } { { "Equal4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Equal4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal3bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file equal3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equal3bit " "Info: Found entity 1: Equal3bit" {  } { { "Equal3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Equal3bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four3bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file four3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four3bit " "Info: Found entity 1: Four3bit" {  } { { "Four3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Four3bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowncontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file countdowncontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CountDownControl " "Info: Found entity 1: CountDownControl" {  } { { "CountDownControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/CountDownControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8ch16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8ch16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8ch16bit " "Info: Found entity 1: MUX8ch16bit" {  } { { "MUX8ch16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/MUX8ch16bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stunumber.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stunumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 StuNumber " "Info: Found entity 1: StuNumber" {  } { { "StuNumber.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/StuNumber.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8ch4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8ch4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8ch4bit " "Info: Found entity 1: MUX8ch4bit" {  } { { "MUX8ch4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/MUX8ch4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayer_number.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayer_number.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Displayer_Number " "Info: Found entity 1: Displayer_Number" {  } { { "Displayer_Number.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Displayer_Number.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2ch4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2ch4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2ch4bit " "Info: Found entity 1: MUX2ch4bit" {  } { { "MUX2ch4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/MUX2ch4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numberflashcontroler.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file numberflashcontroler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NumberFlashControler " "Info: Found entity 1: NumberFlashControler" {  } { { "NumberFlashControler.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/NumberFlashControler.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opendoor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file opendoor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OpenDoor " "Info: Found entity 1: OpenDoor" {  } { { "OpenDoor.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/OpenDoor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seven4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven4bit " "Info: Found entity 1: Seven4bit" {  } { { "Seven4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Seven4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eight4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eight4bit " "Info: Found entity 1: Eight4bit" {  } { { "Eight4bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Eight4bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firelitdecoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firelitdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireLitDecoder " "Info: Found entity 1: FireLitDecoder" {  } { { "FireLitDecoder.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/FireLitDecoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five3bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file five3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five3bit " "Info: Found entity 1: Five3bit" {  } { { "Five3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Five3bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firelit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file firelit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FireLit " "Info: Found entity 1: FireLit" {  } { { "FireLit.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/FireLit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ddlight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDLight " "Info: Found entity 1: DDLight" {  } { { "DDLight.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/DDLight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Displayer " "Info: Found entity 1: Displayer" {  } { { "Displayer.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Displayer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefabstatus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prefabstatus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PrefabStatus " "Info: Found entity 1: PrefabStatus" {  } { { "PrefabStatus.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microwave.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microwave.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Microwave " "Info: Found entity 1: Microwave" {  } { { "Microwave.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Microwave.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram10w8bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram10w8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM10w8bit " "Info: Found entity 1: RAM10w8bit" {  } { { "RAM10w8bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/RAM10w8bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram10w16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram10w16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM10w16bit " "Info: Found entity 1: RAM10w16bit" {  } { { "RAM10w16bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/RAM10w16bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefabstatuscontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prefabstatuscontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PrefabStatusControl " "Info: Found entity 1: PrefabStatusControl" {  } { { "PrefabStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two3bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file two3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Two3bit " "Info: Found entity 1: Two3bit" {  } { { "Two3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Two3bit.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefabram_en.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prefabram_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PrefabRAM_EN " "Info: Found entity 1: PrefabRAM_EN" {  } { { "PrefabRAM_EN.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabRAM_EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefabstatusjudge.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prefabstatusjudge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PrefabStatusJudge " "Info: Found entity 1: PrefabStatusJudge" {  } { { "PrefabStatusJudge.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusJudge.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PrefabStatusControl " "Info: Elaborating entity \"PrefabStatusControl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst6 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst6\"" {  } { { "PrefabStatusControl.bdf" "inst6" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusControl.bdf" { { -24 368 488 160 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst6 " "Info: Elaborated megafunction instantiation \"74161:inst6\"" {  } { { "PrefabStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusControl.bdf" { { -24 368 488 160 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst6\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst6\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst6\|f74161:sub 74161:inst6 " "Info: Elaborated megafunction instantiation \"74161:inst6\|f74161:sub\", which is child of megafunction instantiation \"74161:inst6\"" {  } { { "74161.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "PrefabStatusControl.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusControl.bdf" { { -24 368 488 160 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrefabStatusJudge PrefabStatusJudge:inst4 " "Info: Elaborating entity \"PrefabStatusJudge\" for hierarchy \"PrefabStatusJudge:inst4\"" {  } { { "PrefabStatusControl.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusControl.bdf" { { 192 328 520 288 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsDigit PrefabStatusJudge:inst4\|IsDigit:inst15 " "Info: Elaborating entity \"IsDigit\" for hierarchy \"PrefabStatusJudge:inst4\|IsDigit:inst15\"" {  } { { "PrefabStatusJudge.bdf" "inst15" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusJudge.bdf" { { 568 493 621 664 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare PrefabStatusJudge:inst4\|IsDigit:inst15\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"PrefabStatusJudge:inst4\|IsDigit:inst15\|lpm_compare:lpm_compare_component\"" {  } { { "IsDigit.v" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/IsDigit.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabStatusJudge:inst4\|IsDigit:inst15\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"PrefabStatusJudge:inst4\|IsDigit:inst15\|lpm_compare:lpm_compare_component\"" {  } { { "IsDigit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/IsDigit.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PrefabStatusJudge:inst4\|IsDigit:inst15\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"PrefabStatusJudge:inst4\|IsDigit:inst15\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "IsDigit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/IsDigit.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0bj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_0bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0bj " "Info: Found entity 1: cmpr_0bj" {  } { { "db/cmpr_0bj.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/db/cmpr_0bj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0bj PrefabStatusJudge:inst4\|IsDigit:inst15\|lpm_compare:lpm_compare_component\|cmpr_0bj:auto_generated " "Info: Elaborating entity \"cmpr_0bj\" for hierarchy \"PrefabStatusJudge:inst4\|IsDigit:inst15\|lpm_compare:lpm_compare_component\|cmpr_0bj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 PrefabStatusJudge:inst4\|74138:inst8 " "Info: Elaborating entity \"74138\" for hierarchy \"PrefabStatusJudge:inst4\|74138:inst8\"" {  } { { "PrefabStatusJudge.bdf" "inst8" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusJudge.bdf" { { -160 488 608 0 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabStatusJudge:inst4\|74138:inst8 " "Info: Elaborated megafunction instantiation \"PrefabStatusJudge:inst4\|74138:inst8\"" {  } { { "PrefabStatusJudge.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusJudge.bdf" { { -160 488 608 0 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 PrefabStatusJudge:inst4\|74154:inst " "Info: Elaborating entity \"74154\" for hierarchy \"PrefabStatusJudge:inst4\|74154:inst\"" {  } { { "PrefabStatusJudge.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusJudge.bdf" { { 240 496 616 528 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabStatusJudge:inst4\|74154:inst " "Info: Elaborated megafunction instantiation \"PrefabStatusJudge:inst4\|74154:inst\"" {  } { { "PrefabStatusJudge.bdf" "" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusJudge.bdf" { { 240 496 616 528 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrefabRAM_EN PrefabRAM_EN:inst " "Info: Elaborating entity \"PrefabRAM_EN\" for hierarchy \"PrefabRAM_EN:inst\"" {  } { { "PrefabStatusControl.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabStatusControl.bdf" { { 392 288 536 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equal3bit PrefabRAM_EN:inst\|Equal3bit:inst " "Info: Elaborating entity \"Equal3bit\" for hierarchy \"PrefabRAM_EN:inst\|Equal3bit:inst\"" {  } { { "PrefabRAM_EN.bdf" "inst" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabRAM_EN.bdf" { { 32 280 408 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare PrefabRAM_EN:inst\|Equal3bit:inst\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"PrefabRAM_EN:inst\|Equal3bit:inst\|lpm_compare:lpm_compare_component\"" {  } { { "Equal3bit.v" "lpm_compare_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Equal3bit.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabRAM_EN:inst\|Equal3bit:inst\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"PrefabRAM_EN:inst\|Equal3bit:inst\|lpm_compare:lpm_compare_component\"" {  } { { "Equal3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Equal3bit.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PrefabRAM_EN:inst\|Equal3bit:inst\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"PrefabRAM_EN:inst\|Equal3bit:inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Equal3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Equal3bit.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_hkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkg " "Info: Found entity 1: cmpr_hkg" {  } { { "db/cmpr_hkg.tdf" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/db/cmpr_hkg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hkg PrefabRAM_EN:inst\|Equal3bit:inst\|lpm_compare:lpm_compare_component\|cmpr_hkg:auto_generated " "Info: Elaborating entity \"cmpr_hkg\" for hierarchy \"PrefabRAM_EN:inst\|Equal3bit:inst\|lpm_compare:lpm_compare_component\|cmpr_hkg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two3bit PrefabRAM_EN:inst\|Two3bit:inst2 " "Info: Elaborating entity \"Two3bit\" for hierarchy \"PrefabRAM_EN:inst\|Two3bit:inst2\"" {  } { { "PrefabRAM_EN.bdf" "inst2" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabRAM_EN.bdf" { { 112 216 280 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component\"" {  } { { "Two3bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Two3bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component\"" {  } { { "Two3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Two3bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"PrefabRAM_EN:inst\|Two3bit:inst2\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Info: Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Two3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Two3bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four3bit PrefabRAM_EN:inst\|Four3bit:inst4 " "Info: Elaborating entity \"Four3bit\" for hierarchy \"PrefabRAM_EN:inst\|Four3bit:inst4\"" {  } { { "PrefabRAM_EN.bdf" "inst4" { Schematic "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/PrefabRAM_EN.bdf" { { 272 216 280 320 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant PrefabRAM_EN:inst\|Four3bit:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"PrefabRAM_EN:inst\|Four3bit:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "Four3bit.v" "lpm_constant_component" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Four3bit.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PrefabRAM_EN:inst\|Four3bit:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"PrefabRAM_EN:inst\|Four3bit:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "Four3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Four3bit.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PrefabRAM_EN:inst\|Four3bit:inst4\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"PrefabRAM_EN:inst\|Four3bit:inst4\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 4 " "Info: Parameter \"lpm_cvalue\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Four3bit.v" "" { Text "D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave/Four3bit.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 24 19:48:59 2018 " "Info: Processing ended: Mon Dec 24 19:48:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
