/* Bridge Top with AHB Slave and APB Controller */


module bridge_top ( input hclk, hresetn, hwrite, hreadyin,
							input [1:0] htrans,
							input [31:0] hwdata , haddr, prdata,
							output hreadyout, penable, pwrite,
							output [1:0] hresp,
							output [31:0] hrdata, paddr, pwdata,
							output [2:0] pselx );
							


wire [31:0] hwdata_1, hwdata_2, haddr_1, haddr_2 ;
wire [2:0] tempselx;
wire valid, hwrite_reg ;


ahb_slave_interface ahb_DUT ( .hclk(hclk) , .hresetn(hresetn) , .hreadyin(hreadyin) , .hwrite(hwrite) , .htrans(htrans) , 
										.hwdata(hwdata) , .haddr(haddr) , .prdata(prdata) , .valid(valid) , .hwrite_reg(hwrite_reg) ,
										.haddr_1(haddr_1) , .haddr_2(haddr_2) , .hwdata_1(hwdata_1) , .hwdata_2(hwdata_2) ,
										.tempselx(tempselx) , .hresp(hresp) , .hrdata(hrdata)  );

apb_controller apb_DUT		 ( .hclk(hclk) , .hresetn(hresetn) , .hwrite_reg(hwrite_reg) , .hwrite(hwrite) , .valid(valid) ,
										.haddr(haddr) , .haddr_1(haddr_1) , .haddr_2(haddr_2) , .hwdata(hwdata), .hwdata_1(hwdata_1) ,
										.hwdata_2(hwdata_2) , .prdata(prdata) , .tempselx(tempselx) , .paddr(paddr) , .pwdata(pwdata), 
										.pwrite(pwrite) , .penable(penable), .hreadyout(hreadyout),	.pselx(pselx));
										
endmodule
 							