INTSTYLE=ise
INFILE=F:\Verilog\clock\clock.ncd
OUTFILE=F:\Verilog\clock\clock.bit
FAMILY=Spartan3E
PART=xc3s100e-4cp132
WORKINGDIR=F:\Verilog\clock
LICENSE=WebPack
USER_INFO=__0_0_0
