#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Mar 27 15:00:09 2018
# Process ID: 10167
# Current directory: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1
# Command line: vivado -log posit_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source posit_adder.tcl
# Log file: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1/posit_adder.vds
# Journal file: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source posit_adder.tcl -notrace
Command: synth_design -top posit_adder -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10479 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSR_right_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LOD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LOD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LZD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LZD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSR_left_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module add_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module sub_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module data_extract [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module add_mantovf [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1289.312 ; gain = 83.246 ; free physical = 2042 ; free virtual = 15688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'posit_adder' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v:11]
	Parameter N bound to: 8 - type: integer 
	Parameter Bs bound to: 3 - type: integer 
	Parameter es bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_extract' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter Bs bound to: 3 - type: integer 
	Parameter es bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD_N' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD__parameterized1' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LOD__parameterized1' (1#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LOD__parameterized0' (1#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LOD' (1#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LOD_N' (2#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
INFO: [Synth 8-638] synthesizing module 'LZD_N' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LZD' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LZD__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LZD__parameterized1' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LZD__parameterized1' (3#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LZD__parameterized0' (3#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LZD' (3#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
INFO: [Synth 8-256] done synthesizing module 'LZD_N' (4#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
INFO: [Synth 8-638] synthesizing module 'DSR_left_N_S' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DSR_left_N_S' (5#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
INFO: [Synth 8-256] done synthesizing module 'data_extract' (6#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
INFO: [Synth 8-638] synthesizing module 'sub_N' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_N' (7#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
INFO: [Synth 8-638] synthesizing module 'add_N' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_N' (8#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
INFO: [Synth 8-638] synthesizing module 'sub_N__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_N__parameterized0' (8#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
INFO: [Synth 8-638] synthesizing module 'DSR_right_N_S' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DSR_right_N_S' (9#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
INFO: [Synth 8-638] synthesizing module 'add_N__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_N__parameterized0' (9#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
INFO: [Synth 8-638] synthesizing module 'sub_N__parameterized1' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_N__parameterized1' (9#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
INFO: [Synth 8-638] synthesizing module 'add_mantovf' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_mantovf' (10#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
INFO: [Synth 8-638] synthesizing module 'DSR_right_N_S__parameterized0' [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DSR_right_N_S__parameterized0' (10#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
INFO: [Synth 8-256] done synthesizing module 'posit_adder' (11#1) [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v:11]
WARNING: [Synth 8-3331] design data_extract has unconnected port in[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.578 ; gain = 109.512 ; free physical = 2057 ; free virtual = 15703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.578 ; gain = 109.512 ; free physical = 2058 ; free virtual = 15704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.574 ; gain = 117.508 ; free physical = 2058 ; free virtual = 15704
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.578 ; gain = 125.512 ; free physical = 2028 ; free virtual = 15676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module posit_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module LOD__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LZD__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LZD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module DSR_left_N_S 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module data_extract 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module sub_N 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module add_N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module sub_N__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module DSR_right_N_S 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module add_N__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module sub_N__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module add_mantovf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module DSR_right_N_S__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1511.918 ; gain = 305.852 ; free physical = 1853 ; free virtual = 15517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1855 ; free virtual = 15519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1856 ; free virtual = 15520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1851 ; free virtual = 15515
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1851 ; free virtual = 15515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1851 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1851 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1851 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1851 ; free virtual = 15515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     3|
|3     |LUT2   |    24|
|4     |LUT3   |    38|
|5     |LUT4   |    21|
|6     |LUT5   |    43|
|7     |LUT6   |   102|
|8     |IBUF   |    17|
|9     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |   265|
|2     |  uut_add_m1   |add_N__parameterized0 |     1|
|3     |  uut_sub_diff |sub_N__parameterized0 |   215|
|4     |  uut_sub_m2   |sub_N__parameterized1 |    13|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1851 ; free virtual = 15515
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.922 ; gain = 305.855 ; free physical = 1853 ; free virtual = 15517
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.926 ; gain = 305.855 ; free physical = 1853 ; free virtual = 15517
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

46 Infos, 21 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1608.641 ; gain = 421.152 ; free physical = 1820 ; free virtual = 15494
INFO: [Common 17-1381] The checkpoint '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1/posit_adder.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1632.664 ; gain = 0.000 ; free physical = 1819 ; free virtual = 15493
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 15:00:56 2018...
