;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-128
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 240, 60
	CMP @13, 0
	SUB 71, <-33
	ADD #12, 100
	SUB -2, @12
	SLT 240, 60
	MOV -1, <-20
	JMN <-127, 100
	SPL 0, <-3
	DJN 321, <80
	SUB @121, 106
	SUB @0, @2
	CMP -207, <-128
	CMP -207, <-128
	SLT -1, 1
	ADD #12, 100
	SUB @0, @2
	ADD -2, @12
	SLT 1, 301
	SUB @0, @2
	SUB #0, -0
	SUB #0, -0
	ADD 130, 9
	DJN 321, <80
	SUB -0, 170
	SUB -0, 170
	ADD 300, 90
	SUB <10, -10
	SUB #0, -0
	SUB <-0, 900
	SUB 71, <-33
	SUB 0, -2
	ADD 130, 9
	ADD @121, 106
	ADD 210, 60
	ADD 10, 2
	SLT 20, @12
	ADD 10, 2
	SLT 20, @12
	SLT 20, @12
	CMP @13, 0
	CMP -207, <-128
	SPL 0, <-2
	SLT 20, @12
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-20
	ADD 240, 60
