
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-kron-1656.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3728891 heartbeat IPC: 2.68176 cumulative IPC: 2.68176 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7471675 heartbeat IPC: 2.67181 cumulative IPC: 2.67678 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 11234449 heartbeat IPC: 2.65761 cumulative IPC: 2.67036 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15015724 heartbeat IPC: 2.64461 cumulative IPC: 2.66387 (Simulation time: 0 hr 2 min 41 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 15015724 (Simulation time: 0 hr 2 min 41 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 324035162 heartbeat IPC: 0.0323604 cumulative IPC: 0.0323604 (Simulation time: 0 hr 18 min 20 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 641223955 heartbeat IPC: 0.031527 cumulative IPC: 0.0319383 (Simulation time: 0 hr 34 min 22 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 953320156 heartbeat IPC: 0.0320414 cumulative IPC: 0.0319726 (Simulation time: 0 hr 50 min 10 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 1273484056 heartbeat IPC: 0.031234 cumulative IPC: 0.0317847 (Simulation time: 1 hr 6 min 21 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 1591228028 heartbeat IPC: 0.0314719 cumulative IPC: 0.0317216 (Simulation time: 1 hr 22 min 23 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 1908051319 heartbeat IPC: 0.0315633 cumulative IPC: 0.0316951 (Simulation time: 1 hr 38 min 24 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 2219706929 heartbeat IPC: 0.0320867 cumulative IPC: 0.0317505 (Simulation time: 1 hr 54 min 1 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 2530293993 heartbeat IPC: 0.0321971 cumulative IPC: 0.0318056 (Simulation time: 2 hr 9 min 32 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 2839851097 heartbeat IPC: 0.0323042 cumulative IPC: 0.0318603 (Simulation time: 2 hr 24 min 43 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 3150768865 heartbeat IPC: 0.0321628 cumulative IPC: 0.0318903 (Simulation time: 2 hr 40 min 9 sec) 
Finished CPU 0 instructions: 100000002 cycles: 3135753142 cumulative IPC: 0.0318903 (Simulation time: 2 hr 40 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0318903 instructions: 100000002 cycles: 3135753142
cpu0_DTLB TOTAL     ACCESS:   37113492  HIT:   20171363  MISS:   16942129
cpu0_DTLB LOAD      ACCESS:   36141704  HIT:   19242675  MISS:   16899029
cpu0_DTLB RFO       ACCESS:     971788  HIT:     928688  MISS:      43100
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.2315 cycles
cpu0_DTLB MSHR FULL EVENTS: 2358 MSHR MERGE EVENTS: 57603
cpu0_ITLB TOTAL     ACCESS:    2408563  HIT:    2408563  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2408563  HIT:    2408563  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   16942129  HIT:     241027  MISS:   16701102
cpu0_STLB LOAD      ACCESS:   16899029  HIT:     200262  MISS:   16698767
cpu0_STLB RFO       ACCESS:      43100  HIT:      40765  MISS:       2335
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.33397 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   52586050  HIT:   33895488  MISS:   18690562
cpu0_L1D LOAD      ACCESS:   34831787  HIT:   16338095  MISS:   18493692
cpu0_L1D RFO       ACCESS:    1053996  HIT:    1014537  MISS:      39459
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   16700267  HIT:   16542856  MISS:     157411
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 161.888 cycles
cpu0_L1D MSHR FULL EVENTS: 3247 MSHR MERGE EVENTS: 614634
cpu0_L2C TOTAL     ACCESS:   18769043  HIT:     926619  MISS:   17842424
cpu0_L2C LOAD      ACCESS:   18493691  HIT:     691092  MISS:   17802599
cpu0_L2C RFO       ACCESS:      39459  HIT:       4490  MISS:      34969
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      78481  HIT:      78481  MISS:          0
cpu0_L2C TRANSLATION ACCESS:     157412  HIT:     152556  MISS:       4856
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 159.06 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   20717733  HIT:    2747389  MISS:   15095035
LLC LOAD      ACCESS:   17802599  HIT:    2742433  MISS:   15060166
LLC RFO       ACCESS:      34969  HIT:        206  MISS:      34763
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2875309  HIT:          0  MISS:    2875309
LLC TRANSLATION ACCESS:       4856  HIT:       4750  MISS:        106
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 164.188 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 21207226
blocks filled to llc = 3807156
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      41559  ROW_BUFFER_MISS:   15053476
 DBUS AVG_CONGESTED_CYCLE:     3.4909
 WQ ROW_BUFFER_HIT:      66245  ROW_BUFFER_MISS:       2317  FULL:          0

Summary: DRAM events
Added_to_RQ : 15095035
Added_to_WQ : 68562
 DBUS congested total cycle: 2612886
 DBUS delay total cycle: 2481046691

CPU 0 Branch Prediction Accuracy: 96.3012% MPKI: 6.82195 Average ROB Occupancy at Mispredict: 330.719
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.82195
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

