Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 27 15:49:14 2024
| Host         : DESKTOP-BT3RTOA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/nolabel_line30/nolabel_line30/output_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/nolabel_line31/nolabel_line30/output_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line47/nolabel_line37/nolabel_line39/output_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.390        0.000                      0                  263        0.261        0.000                      0                  263        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.390        0.000                      0                  263        0.261        0.000                      0                  263        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line37/nolabel_line39/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.890ns (22.130%)  route 3.132ns (77.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.627     5.148    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X64Y18         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.749    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_9__1/O
                         net (fo=1, routed)           0.638     7.511    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_9__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_4__1/O
                         net (fo=1, routed)           0.304     7.939    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_4__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.063 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1/O
                         net (fo=32, routed)          1.107     9.170    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1_n_0
    SLICE_X64Y23         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.845    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X64Y23         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[28]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line37/nolabel_line39/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.890ns (22.130%)  route 3.132ns (77.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.627     5.148    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X64Y18         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.749    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_9__1/O
                         net (fo=1, routed)           0.638     7.511    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_9__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_4__1/O
                         net (fo=1, routed)           0.304     7.939    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_4__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.063 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1/O
                         net (fo=32, routed)          1.107     9.170    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1_n_0
    SLICE_X64Y23         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.845    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X64Y23         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[29]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line37/nolabel_line39/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.890ns (22.130%)  route 3.132ns (77.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.627     5.148    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X64Y18         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.749    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_9__1/O
                         net (fo=1, routed)           0.638     7.511    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_9__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_4__1/O
                         net (fo=1, routed)           0.304     7.939    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_4__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.063 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1/O
                         net (fo=32, routed)          1.107     9.170    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1_n_0
    SLICE_X64Y23         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.845    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X64Y23         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[30]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line37/nolabel_line39/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.890ns (22.130%)  route 3.132ns (77.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.627     5.148    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X64Y18         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]/Q
                         net (fo=3, routed)           1.083     6.749    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[11]
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_9__1/O
                         net (fo=1, routed)           0.638     7.511    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_9__1_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_4__1/O
                         net (fo=1, routed)           0.304     7.939    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_4__1_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.063 r  nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1/O
                         net (fo=32, routed)          1.107     9.170    nolabel_line47/nolabel_line37/nolabel_line39/count[0]_i_1__1_n_0
    SLICE_X64Y23         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.845    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X64Y23         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/count_reg[31]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.828ns (20.222%)  route 3.266ns (79.778%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.138    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y24         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  nolabel_line47/nolabel_line36/count_reg[15]/Q
                         net (fo=3, routed)           1.016     6.610    nolabel_line47/nolabel_line36/count_reg[15]
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.734 r  nolabel_line47/nolabel_line36/count[0]_i_8__2/O
                         net (fo=1, routed)           0.605     7.340    nolabel_line47/nolabel_line36/count[0]_i_8__2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.464 r  nolabel_line47/nolabel_line36/count[0]_i_4__2/O
                         net (fo=1, routed)           0.307     7.771    nolabel_line47/nolabel_line36/count[0]_i_4__2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.895 r  nolabel_line47/nolabel_line36/count[0]_i_1__2/O
                         net (fo=32, routed)          1.338     9.233    nolabel_line47/nolabel_line36/count[0]_i_1__2_n_0
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.845    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    nolabel_line47/nolabel_line36/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.828ns (20.222%)  route 3.266ns (79.778%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.138    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y24         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  nolabel_line47/nolabel_line36/count_reg[15]/Q
                         net (fo=3, routed)           1.016     6.610    nolabel_line47/nolabel_line36/count_reg[15]
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.734 r  nolabel_line47/nolabel_line36/count[0]_i_8__2/O
                         net (fo=1, routed)           0.605     7.340    nolabel_line47/nolabel_line36/count[0]_i_8__2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.464 r  nolabel_line47/nolabel_line36/count[0]_i_4__2/O
                         net (fo=1, routed)           0.307     7.771    nolabel_line47/nolabel_line36/count[0]_i_4__2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.895 r  nolabel_line47/nolabel_line36/count[0]_i_1__2/O
                         net (fo=32, routed)          1.338     9.233    nolabel_line47/nolabel_line36/count[0]_i_1__2_n_0
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.845    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    nolabel_line47/nolabel_line36/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.828ns (20.222%)  route 3.266ns (79.778%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.138    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y24         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  nolabel_line47/nolabel_line36/count_reg[15]/Q
                         net (fo=3, routed)           1.016     6.610    nolabel_line47/nolabel_line36/count_reg[15]
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.734 r  nolabel_line47/nolabel_line36/count[0]_i_8__2/O
                         net (fo=1, routed)           0.605     7.340    nolabel_line47/nolabel_line36/count[0]_i_8__2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.464 r  nolabel_line47/nolabel_line36/count[0]_i_4__2/O
                         net (fo=1, routed)           0.307     7.771    nolabel_line47/nolabel_line36/count[0]_i_4__2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.895 r  nolabel_line47/nolabel_line36/count[0]_i_1__2/O
                         net (fo=32, routed)          1.338     9.233    nolabel_line47/nolabel_line36/count[0]_i_1__2_n_0
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.845    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    nolabel_line47/nolabel_line36/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.828ns (20.222%)  route 3.266ns (79.778%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.138    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y24         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  nolabel_line47/nolabel_line36/count_reg[15]/Q
                         net (fo=3, routed)           1.016     6.610    nolabel_line47/nolabel_line36/count_reg[15]
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.734 r  nolabel_line47/nolabel_line36/count[0]_i_8__2/O
                         net (fo=1, routed)           0.605     7.340    nolabel_line47/nolabel_line36/count[0]_i_8__2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.464 r  nolabel_line47/nolabel_line36/count[0]_i_4__2/O
                         net (fo=1, routed)           0.307     7.771    nolabel_line47/nolabel_line36/count[0]_i_4__2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.895 r  nolabel_line47/nolabel_line36/count[0]_i_1__2/O
                         net (fo=32, routed)          1.338     9.233    nolabel_line47/nolabel_line36/count[0]_i_1__2_n_0
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.845    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[27]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    nolabel_line47/nolabel_line36/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 nolabel_line44/nolabel_line31/nolabel_line30/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line44/nolabel_line31/nolabel_line30/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.704ns (17.538%)  route 3.310ns (82.462%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.619     5.140    nolabel_line44/nolabel_line31/nolabel_line30/CLK
    SLICE_X58Y23         FDRE                                         r  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[22]/Q
                         net (fo=3, routed)           1.043     6.639    nolabel_line44/nolabel_line31/nolabel_line30/count_reg[22]
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.763 r  nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_7__2/O
                         net (fo=1, routed)           0.912     7.675    nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_7__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.799 r  nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_1__0/O
                         net (fo=32, routed)          1.355     9.154    nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_1__0_n_0
    SLICE_X58Y25         FDRE                                         r  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    14.842    nolabel_line44/nolabel_line31/nolabel_line30/CLK
    SLICE_X58Y25         FDRE                                         r  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[28]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    nolabel_line44/nolabel_line31/nolabel_line30/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 nolabel_line44/nolabel_line31/nolabel_line30/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line44/nolabel_line31/nolabel_line30/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.704ns (17.538%)  route 3.310ns (82.462%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.619     5.140    nolabel_line44/nolabel_line31/nolabel_line30/CLK
    SLICE_X58Y23         FDRE                                         r  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[22]/Q
                         net (fo=3, routed)           1.043     6.639    nolabel_line44/nolabel_line31/nolabel_line30/count_reg[22]
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.763 r  nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_7__2/O
                         net (fo=1, routed)           0.912     7.675    nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_7__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.799 r  nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_1__0/O
                         net (fo=32, routed)          1.355     9.154    nolabel_line44/nolabel_line31/nolabel_line30/count[0]_i_1__0_n_0
    SLICE_X58Y25         FDRE                                         r  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    14.842    nolabel_line44/nolabel_line31/nolabel_line30/CLK
    SLICE_X58Y25         FDRE                                         r  nolabel_line44/nolabel_line31/nolabel_line30/count_reg[29]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    nolabel_line44/nolabel_line31/nolabel_line30/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.467    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y28         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line47/nolabel_line36/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.725    nolabel_line47/nolabel_line36/count_reg[31]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  nolabel_line47/nolabel_line36/count_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.833    nolabel_line47/nolabel_line36/count_reg[28]_i_1__2_n_4
    SLICE_X59Y28         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y28         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[31]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    nolabel_line47/nolabel_line36/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.467    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line47/nolabel_line36/count_reg[7]/Q
                         net (fo=3, routed)           0.118     1.726    nolabel_line47/nolabel_line36/count_reg[7]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  nolabel_line47/nolabel_line36/count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.834    nolabel_line47/nolabel_line36/count_reg[4]_i_1__2_n_4
    SLICE_X59Y22         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     1.978    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[7]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    nolabel_line47/nolabel_line36/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line44/nolabel_line30/nolabel_line30/output_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line44/nolabel_line30/nolabel_line30/output_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.468    nolabel_line44/nolabel_line30/nolabel_line30/CLK
    SLICE_X63Y22         FDRE                                         r  nolabel_line44/nolabel_line30/nolabel_line30/output_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line44/nolabel_line30/nolabel_line30/output_clock_reg/Q
                         net (fo=4, routed)           0.168     1.777    nolabel_line44/nolabel_line30/nolabel_line30/clock
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.822 r  nolabel_line44/nolabel_line30/nolabel_line30/output_clock_i_1/O
                         net (fo=1, routed)           0.000     1.822    nolabel_line44/nolabel_line30/nolabel_line30/output_clock_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  nolabel_line44/nolabel_line30/nolabel_line30/output_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.853     1.980    nolabel_line44/nolabel_line30/nolabel_line30/CLK
    SLICE_X63Y22         FDRE                                         r  nolabel_line44/nolabel_line30/nolabel_line30/output_clock_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.091     1.559    nolabel_line44/nolabel_line30/nolabel_line30/output_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line37/nolabel_line39/output_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line37/nolabel_line39/output_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.470    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X65Y19         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/output_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line47/nolabel_line37/nolabel_line39/output_clock_reg/Q
                         net (fo=4, routed)           0.168     1.779    nolabel_line47/nolabel_line37/nolabel_line39/count_reg[2]_0
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  nolabel_line47/nolabel_line37/nolabel_line39/output_clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.824    nolabel_line47/nolabel_line37/nolabel_line39/output_clock_i_1__1_n_0
    SLICE_X65Y19         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/output_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     1.983    nolabel_line47/nolabel_line37/nolabel_line39/CLK
    SLICE_X65Y19         FDRE                                         r  nolabel_line47/nolabel_line37/nolabel_line39/output_clock_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.091     1.561    nolabel_line47/nolabel_line37/nolabel_line39/output_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.467    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y21         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line47/nolabel_line36/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.728    nolabel_line47/nolabel_line36/count_reg[3]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line47/nolabel_line36/count_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line47/nolabel_line36/count_reg[0]_i_2__2_n_4
    SLICE_X59Y21         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y21         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    nolabel_line47/nolabel_line36/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.581     1.464    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y24         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line47/nolabel_line36/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.725    nolabel_line47/nolabel_line36/count_reg[15]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  nolabel_line47/nolabel_line36/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.833    nolabel_line47/nolabel_line36/count_reg[12]_i_1__2_n_4
    SLICE_X59Y24         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.848     1.975    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y24         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    nolabel_line47/nolabel_line36/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.467    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line47/nolabel_line36/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.728    nolabel_line47/nolabel_line36/count_reg[27]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line47/nolabel_line36/count_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line47/nolabel_line36/count_reg[24]_i_1__2_n_4
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     1.978    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y27         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[27]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    nolabel_line47/nolabel_line36/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.582     1.465    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y23         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line47/nolabel_line36/count_reg[11]/Q
                         net (fo=3, routed)           0.120     1.726    nolabel_line47/nolabel_line36/count_reg[11]
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  nolabel_line47/nolabel_line36/count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.834    nolabel_line47/nolabel_line36/count_reg[8]_i_1__2_n_4
    SLICE_X59Y23         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.849     1.976    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y23         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[11]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    nolabel_line47/nolabel_line36/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.581     1.464    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y25         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line47/nolabel_line36/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.725    nolabel_line47/nolabel_line36/count_reg[19]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  nolabel_line47/nolabel_line36/count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.833    nolabel_line47/nolabel_line36/count_reg[16]_i_1__2_n_4
    SLICE_X59Y25         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.848     1.975    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y25         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[19]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    nolabel_line47/nolabel_line36/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line47/nolabel_line36/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/nolabel_line36/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.467    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line47/nolabel_line36/count_reg[4]/Q
                         net (fo=3, routed)           0.115     1.723    nolabel_line47/nolabel_line36/count_reg[4]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  nolabel_line47/nolabel_line36/count_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.838    nolabel_line47/nolabel_line36/count_reg[4]_i_1__2_n_7
    SLICE_X59Y22         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     1.978    nolabel_line47/nolabel_line36/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line47/nolabel_line36/count_reg[4]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    nolabel_line47/nolabel_line36/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   nolabel_line44/nolabel_line30/LEDout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   nolabel_line44/nolabel_line30/LEDout_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line44/nolabel_line31/LEDout_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line44/nolabel_line31/nolabel_line30/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line44/nolabel_line31/nolabel_line30/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line44/nolabel_line31/nolabel_line30/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line44/nolabel_line31/nolabel_line30/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line44/nolabel_line31/nolabel_line30/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   nolabel_line44/nolabel_line31/nolabel_line30/output_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line44/nolabel_line31/rightGateStarted_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   nolabel_line44/nolabel_line30/LEDout_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line44/nolabel_line31/LEDout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   nolabel_line44/nolabel_line30/LEDout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   nolabel_line44/nolabel_line30/LEDout_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   nolabel_line44/nolabel_line30/nolabel_line30/count_reg[5]/C



