// Seed: 1797711547
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output uwire id_2,
    input wire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input wire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    output wor id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri id_15,
    output wor id_16,
    output tri1 id_17
);
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    output wand id_3
);
  wire id_5;
  module_0(
      id_3,
      id_2,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3
  );
endmodule
