+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                    TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                   TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iarmed_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
