<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Understanding the ASIC Design Flow - Abdelhameed Mahmoud</title>
    <meta name="description" content="A comprehensive guide to ASIC design flow from RTL to GDSII. Learn the complete process of designing custom integrated circuits.">
    
    <!-- Tailwind CSS -->
    <script src="https://cdn.tailwindcss.com"></script>
    
    <!-- Google Fonts -->
    <link href="https://fonts.googleapis.com/css2?family=Playfair+Display:wght@400;600;700&family=Inter:wght@300;400;500;600;700&family=JetBrains+Mono:wght@400;500&display=swap" rel="stylesheet">
    
    <!-- Animation Libraries -->
    <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/echarts/5.4.3/echarts.min.js"></script>
    
    <!-- Custom Styles -->
    <style>
        :root {
            --primary-navy: #1a1a2e;
            --primary-copper: #e67e22;
            --accent-gray: #f8f9fa;
            --text-charcoal: #2c3e50;
        }
        
        body {
            font-family: 'Inter', sans-serif;
            background-color: var(--accent-gray);
            color: var(--text-charcoal);
            line-height: 1.7;
        }
        
        .font-display {
            font-family: 'Playfair Display', serif;
        }
        
        .font-mono {
            font-family: 'JetBrains Mono', monospace;
        }
        
        .nav-link {
            position: relative;
            transition: color 0.3s ease;
        }
        
        .nav-link::after {
            content: '';
            position: absolute;
            bottom: -5px;
            left: 0;
            width: 0;
            height: 2px;
            background: var(--primary-copper);
            transition: width 0.3s ease;
        }
        
        .nav-link:hover::after {
            width: 100%;
        }
        
        .blog-header {
            background: linear-gradient(135deg, var(--primary-navy) 0%, #16213e 100%);
            position: relative;
            overflow: hidden;
        }
        
        .blog-header::before {
            content: '';
            position: absolute;
            top: 0;
            left: 0;
            right: 0;
            bottom: 0;
            background-image: url('resources/hero-bg.png');
            background-size: cover;
            background-position: center;
            opacity: 0.1;
            z-index: 1;
        }
        
        .blog-content {
            position: relative;
            z-index: 2;
        }
        
        .gradient-text {
            background: linear-gradient(135deg, var(--primary-copper) 0%, #f39c12 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }
        
        .btn-primary {
            background: linear-gradient(135deg, var(--primary-copper) 0%, #f39c12 100%);
            transition: all 0.3s ease;
        }
        
        .btn-primary:hover {
            transform: translateY(-2px);
            box-shadow: 0 10px 25px rgba(230, 126, 34, 0.3);
        }
        
        .article-content h2 {
            font-family: 'Playfair Display', serif;
            font-size: 2rem;
            font-weight: 600;
            color: var(--primary-navy);
            margin: 2rem 0 1rem 0;
            padding-bottom: 0.5rem;
            border-bottom: 3px solid var(--primary-copper);
        }
        
        .article-content h3 {
            font-family: 'Playfair Display', serif;
            font-size: 1.5rem;
            font-weight: 600;
            color: var(--primary-navy);
            margin: 1.5rem 0 0.75rem 0;
        }
        
        .article-content p {
            margin-bottom: 1.5rem;
            font-size: 1.125rem;
            line-height: 1.8;
        }
        
        .article-content ul, .article-content ol {
            margin-bottom: 1.5rem;
            padding-left: 2rem;
        }
        
        .article-content li {
            margin-bottom: 0.5rem;
            font-size: 1.125rem;
        }
        
        .article-content code {
            background: #f1f5f9;
            padding: 0.25rem 0.5rem;
            border-radius: 0.375rem;
            font-family: 'JetBrains Mono', monospace;
            font-size: 0.9rem;
            color: #dc2626;
        }
        
        .article-content pre {
            background: #1e293b;
            color: #e2e8f0;
            padding: 1.5rem;
            border-radius: 0.75rem;
            overflow-x: auto;
            margin: 1.5rem 0;
        }
        
        .article-content blockquote {
            border-left: 4px solid var(--primary-copper);
            background: #f8fafc;
            padding: 1.5rem;
            margin: 1.5rem 0;
            font-style: italic;
            border-radius: 0 0.5rem 0.5rem 0;
        }
        
        .step-card {
            background: white;
            border-radius: 1rem;
            padding: 2rem;
            box-shadow: 0 4px 6px -1px rgba(0, 0, 0, 0.1);
            border-left: 4px solid var(--primary-copper);
            margin-bottom: 2rem;
            transition: all 0.3s ease;
        }
        
        .step-card:hover {
            transform: translateY(-4px);
            box-shadow: 0 20px 25px -5px rgba(0, 0, 0, 0.1);
        }
        
        .step-number {
            background: linear-gradient(135deg, var(--primary-copper) 0%, #f39c12 100%);
            color: white;
            width: 3rem;
            height: 3rem;
            border-radius: 50%;
            display: flex;
            align-items: center;
            justify-content: center;
            font-weight: bold;
            font-size: 1.25rem;
            margin-bottom: 1rem;
        }
        
        .timeline {
            position: relative;
            padding-left: 2rem;
        }
        
        .timeline::before {
            content: '';
            position: absolute;
            left: 1rem;
            top: 0;
            bottom: 0;
            width: 2px;
            background: linear-gradient(to bottom, var(--primary-copper), #f39c12);
        }
        
        .timeline-item {
            position: relative;
            margin-bottom: 3rem;
        }
        
        .timeline-item::before {
            content: '';
            position: absolute;
            left: -2.75rem;
            top: 0.5rem;
            width: 1rem;
            height: 1rem;
            background: var(--primary-copper);
            border-radius: 50%;
            border: 3px solid white;
            box-shadow: 0 0 0 3px var(--primary-copper);
        }
        
        .section-reveal {
            opacity: 0;
            transform: translateY(30px);
            transition: all 0.6s ease;
        }
        
        .section-reveal.revealed {
            opacity: 1;
            transform: translateY(0);
        }
        
        .share-buttons {
            display: flex;
            gap: 1rem;
            margin-top: 2rem;
        }
        
        .share-btn {
            padding: 0.5rem 1rem;
            border-radius: 0.5rem;
            text-decoration: none;
            font-weight: 500;
            transition: all 0.3s ease;
            display: flex;
            align-items: center;
            gap: 0.5rem;
        }
        
        .share-btn:hover {
            transform: translateY(-2px);
        }
        
        .share-twitter {
            background: #1da1f2;
            color: white;
        }
        
        .share-linkedin {
            background: #0077b5;
            color: white;
        }
        
        .share-facebook {
            background: #4267b2;
            color: white;
        }
    </style>
</head>
<body>
    <!-- Navigation -->
    <nav class="fixed top-0 w-full bg-white/90 backdrop-blur-sm z-50 border-b border-gray-200">
        <div class="max-w-7xl mx-auto px-4 sm:px-6 lg:px-8">
            <div class="flex justify-between items-center h-16">
                <div class="flex items-center space-x-3">
                    <img src="resources/profile.png" alt="Profile" class="w-10 h-10 rounded-full">
                    <span class="font-display font-semibold text-xl text-gray-900">Abdelhameed Mahmoud</span>
                </div>
                
                <div class="hidden md:flex space-x-8">
                    <a href="index.html" class="nav-link text-gray-700 hover:text-orange-600 font-medium">Home</a>
                    <a href="index.html#projects" class="nav-link text-gray-700 hover:text-orange-600 font-medium">Projects</a>
                    <a href="index.html#skills" class="nav-link text-gray-700 hover:text-orange-600 font-medium">Skills</a>
                    <a href="index.html#blog" class="nav-link text-orange-600 font-medium">Blog</a>
                    <a href="index.html#contact" class="nav-link text-gray-700 hover:text-orange-600 font-medium">Contact</a>
                </div>
                
                <button class="md:hidden p-2" id="mobile-menu-btn">
                    <svg class="w-6 h-6" fill="none" stroke="currentColor" viewBox="0 0 24 24">
                        <path stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M4 6h16M4 12h16M4 18h16"></path>
                    </svg>
                </button>
            </div>
        </div>
    </nav>

    <!-- Blog Header -->
    <section class="blog-header pt-24 pb-16">
        <div class="blog-content max-w-4xl mx-auto px-4 sm:px-6 lg:px-8 text-white">
            <div class="text-center">
                <div class="mb-6">
                    <span class="inline-block px-4 py-2 bg-orange-500/20 text-orange-300 rounded-full text-sm font-medium mb-4">
                        Technical Guide
                    </span>
                </div>
                
                <h1 class="font-display text-4xl lg:text-6xl font-bold mb-6">
                    Understanding the <span class="gradient-text">ASIC Design Flow</span>
                </h1>
                
                <p class="text-xl lg:text-2xl text-gray-300 max-w-3xl mx-auto mb-8">
                    A comprehensive guide to the complete RTL-to-GDSII process, from initial specification to final tape-out
                </p>
                
                <div class="flex flex-wrap items-center justify-center gap-6 text-sm">
                    <div class="flex items-center">
                        <svg class="w-5 h-5 mr-2" fill="none" stroke="currentColor" viewBox="0 0 24 24">
                            <path stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M8 7V3m8 4V3m-9 8h10M5 21h14a2 2 0 002-2V7a2 2 0 00-2-2H5a2 2 0 00-2 2v12a2 2 0 002 2z"></path>
                        </svg>
                        <span>December 15, 2024</span>
                    </div>
                    <div class="flex items-center">
                        <svg class="w-5 h-5 mr-2" fill="none" stroke="currentColor" viewBox="0 0 24 24">
                            <path stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M12 8v4l3 3m6-3a9 9 0 11-18 0 9 9 0 0118 0z"></path>
                        </svg>
                        <span>15 min read</span>
                    </div>
                    <div class="flex items-center">
                        <svg class="w-5 h-5 mr-2" fill="none" stroke="currentColor" viewBox="0 0 24 24">
                            <path stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M15 12a3 3 0 11-6 0 3 3 0 016 0z"></path>
                            <path stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M2.458 12C3.732 7.943 7.523 5 12 5c4.478 0 8.268 2.943 9.542 7-1.274 4.057-5.064 7-9.542 7-4.477 0-8.268-2.943-9.542-7z"></path>
                        </svg>
                        <span>2,847 views</span>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Article Content -->
    <article class="py-16">
        <div class="max-w-4xl mx-auto px-4 sm:px-6 lg:px-8">
            <div class="grid lg:grid-cols-4 gap-12">
                <!-- Table of Contents -->
                <div class="lg:col-span-1">
                    <div class="sticky top-24 bg-white rounded-xl p-6 shadow-lg">
                        <h3 class="font-display text-lg font-semibold mb-4 text-gray-900">Table of Contents</h3>
                        <nav class="space-y-2">
                            <a href="#introduction" class="block text-sm text-gray-600 hover:text-orange-600 transition-colors py-1">Introduction</a>
                            <a href="#specification" class="block text-sm text-gray-600 hover:text-orange-600 transition-colors py-1">1. Specification</a>
                            <a href="#rtl-design" class="block text-sm text-gray-600 hover:text-orange-600 transition-colors py-1">2. RTL Design</a>
                            <a href="#verification" class="block text-sm text-gray-600 hover:text-orange-600 transition-colors py-1">3. Verification</a>
                            <a href="#synthesis" class="block text-sm text-gray-600 hover:text-orange-600 transition-colors py-1">4. Synthesis</a>
                            <a href="#physical-design" class="block text-sm text-gray-600 hover:text-orange-600 transition-colors py-1">5. Physical Design</a>
                            <a href="#tapeout" class="block text-sm text-gray-600 hover:text-orange-600 transition-colors py-1">6. Tape-out</a>
                            <a href="#conclusion" class="block text-sm text-gray-600 hover:text-orange-600 transition-colors py-1">Conclusion</a>
                        </nav>
                    </div>
                </div>

                <!-- Main Content -->
                <div class="lg:col-span-3">
                    <div class="article-content bg-white rounded-xl p-8 shadow-lg">
                        <!-- Introduction -->
                        <section id="introduction" class="section-reveal">
                            <p class="text-xl text-gray-600 mb-8 leading-relaxed">
                                The Application-Specific Integrated Circuit (ASIC) design flow is a complex, multi-stage process that transforms a high-level concept into a manufacturable silicon chip. This comprehensive guide walks through each stage of the RTL-to-GDSII journey, providing insights into modern design methodologies and best practices.
                            </p>

                            <div class="bg-blue-50 border-l-4 border-blue-500 p-6 mb-8 rounded-r-lg">
                                <div class="flex">
                                    <div class="flex-shrink-0">
                                        <svg class="h-5 w-5 text-blue-500" fill="currentColor" viewBox="0 0 20 20">
                                            <path fill-rule="evenodd" d="M8.257 3.099c.765-1.36 2.722-1.36 3.486 0l5.58 9.92c.75 1.334-.213 2.98-1.742 2.98H4.42c-1.53 0-2.493-1.646-1.743-2.98l5.58-9.92zM11 13a1 1 0 11-2 0 1 1 0 012 0zm-1-8a1 1 0 00-1 1v3a1 1 0 002 0V6a1 1 0 00-1-1z" clip-rule="evenodd"/>
                                        </svg>
                                    </div>
                                    <div class="ml-3">
                                        <p class="text-sm text-blue-700">
                                            <strong>Prerequisites:</strong> Basic understanding of digital logic design, HDL programming (Verilog/VHDL), and computer architecture concepts.
                                        </p>
                                    </div>
                                </div>
                            </div>
                        </section>

                        <!-- Step 1: Specification -->
                        <section id="specification" class="section-reveal">
                            <div class="step-card">
                                <div class="step-number">1</div>
                                <h2>Specification and Architecture</h2>
                                
                                <p>Every successful ASIC project begins with a clear, comprehensive specification. This phase defines what the chip will do, its performance requirements, power constraints, and physical limitations.</p>

                                <h3>Key Specification Elements:</h3>
                                <ul>
                                    <li><strong>Functional Requirements:</strong> What the chip must accomplish</li>
                                    <li><strong>Performance Targets:</strong> Clock frequency, throughput, latency</li>
                                    <li><strong>Power Constraints:</strong> Total power consumption, power domains</li>
                                    <li><strong>Physical Constraints:</strong> Die size, package type, I/O count</li>
                                    <li><strong>Technology Node:</strong> Process technology selection (e.g., 28nm, 16nm, 7nm)</li>
                                    <li><strong>Cost Targets:</strong> Manufacturing and development budget</li>
                                </ul>

                                <blockquote>
                                    "A well-defined specification is the foundation of a successful ASIC project. Spending extra time here saves months of rework later in the flow."
                                </blockquote>

                                <p>The specification document serves as the contract between design teams, management, and customers. It should be detailed enough to guide implementation decisions but flexible enough to accommodate necessary changes during development.</p>
                            </div>
                        </section>

                        <!-- Step 2: RTL Design -->
                        <section id="rtl-design" class="section-reveal">
                            <div class="step-card">
                                <div class="step-number">2</div>
                                <h2>RTL Design and Implementation</h2>
                                
                                <p>Register Transfer Level (RTL) design is where the functional specification gets translated into hardware description language (HDL) code. This is the creative heart of the design process.</p>

                                <h3>RTL Design Best Practices:</h3>
                                <ul>
                                    <li><strong>Synchronous Design:</strong> Use clocked logic for predictable timing</li>
                                    <li><strong>Modular Architecture:</strong> Break complex designs into manageable blocks</li>
                                    <li><strong>Parameterization:</strong> Make modules configurable and reusable</li>
                                    <li><strong>Clock Domain Crossing:</strong> Handle CDC properly with synchronizers</li>
                                    <li><strong>Reset Strategy:</strong> Implement proper reset domains and sequences</li>
                                </ul>

                                <pre><code>// Example: Parameterized FIFO module
module fifo #(
    parameter DATA_WIDTH = 32,
    parameter DEPTH = 16
)(
    input wire clk,
    input wire rst_n,
    input wire wr_en,
    input wire rd_en,
    input wire [DATA_WIDTH-1:0] data_in,
    output wire [DATA_WIDTH-1:0] data_out,
    output wire full,
    output wire empty
);
    // Implementation here
endmodule</code></pre>

                                <p>Modern RTL design often involves high-level synthesis (HLS) tools that can generate RTL from C/C++ or SystemC descriptions, though hand-coded RTL remains common for performance-critical applications.</p>
                            </div>
                        </section>

                        <!-- Step 3: Verification -->
                        <section id="verification" class="section-reveal">
                            <div class="step-card">
                                <div class="step-number">3</div>
                                <h2>Functional Verification</h2>
                                
                                <p>Verification is often the most time-consuming phase of ASIC development, typically consuming 60-70% of the total project timeline. It ensures the RTL implementation matches the specification.</p>

                                <h3>Verification Methodologies:</h3>
                                <ul>
                                    <li><strong>Directed Testing:</strong> Specific test cases targeting known scenarios</li>
                                    <li><strong>Constrained Random Testing:</strong> Automated generation of random but valid stimuli</li>
                                    <li><strong>Assertion-Based Verification:</strong> Formal properties checking design behavior</li>
                                    <li><strong>Coverage-Driven Verification:</strong> Measuring verification completeness</li>
                                    <li><strong>Formal Verification:</strong> Mathematical proof of design correctness</li>
                                </ul>

                                <p>Modern verification environments use SystemVerilog with UVM (Universal Verification Methodology) to create reusable, scalable testbenches. These environments can include:</p>

                                <ul>
                                    <li>Scoreboards for checking correct behavior</li>
                                    <li>Functional coverage models</li>
                                    <li>Protocol-specific verification IP</li>
                                    <li>Power-aware verification</li>
                                </ul>

                                <blockquote>
                                    "Verification is not about proving your design works—it's about finding all the ways it can fail."
                                </blockquote>
                            </div>
                        </section>

                        <!-- Step 4: Synthesis -->
                        <section id="synthesis" class="section-reveal">
                            <div class="step-card">
                                <div class="step-number">4</div>
                                <h2>Logic Synthesis</h2>
                                
                                <p>Logic synthesis transforms the RTL description into a gate-level netlist using standard cells from the technology library. This is where the design meets the manufacturing constraints.</p>

                                <h3>Synthesis Process:</h3>
                                <ul>
                                    <li><strong>Translation:</strong> Convert RTL to generic logic gates</li>
                                    <li><strong>Optimization:</strong> Minimize area, power, and timing</li>
                                    <li><strong>Mapping:</strong> Map to specific standard cells</li>
                                    <li><strong>Constraint Application:</strong> Apply timing and power constraints</li>
                                </ul>

                                <h3>Synthesis Constraints:</h3>
                                <pre><code># Example SDC constraints
create_clock -period 10 [get_ports clk]
set_input_delay -max 2 -clock clk [get_ports data_in]
set_output_delay -max 1.5 -clock clk [get_ports data_out]
set_false_path -from [get_ports async_rst] -to [all_registers]</code></pre>

                                <p>The synthesis tool generates reports showing:</p>
                                <ul>
                                    <li>Timing analysis results</li>
                                    <li>Area utilization</li>
                                    <li>Power consumption estimates</li>
                                    <li>Constraint violations</li>
                                </ul>

                                <p>If timing or area targets aren't met, the design may need RTL modifications or constraint adjustments.</p>
                            </div>
                        </section>

                        <!-- Step 5: Physical Design -->
                        <section id="physical-design" class="section-reveal">
                            <div class="step-card">
                                <div class="step-number">5</div>
                                <h2>Physical Design Implementation</h2>
                                
                                <p>Physical design transforms the logical netlist into a physical layout that can be manufactured. This involves floorplanning, placement, routing, and timing closure.</p>

                                <div class="timeline">
                                    <div class="timeline-item">
                                        <h3>Floorplanning</h3>
                                        <p>Define the chip's physical structure, including core area, I/O placement, and power grid. Good floorplanning is crucial for routability and performance.</p>
                                    </div>
                                    
                                    <div class="timeline-item">
                                        <h3>Placement</h3>
                                        <p>Position standard cells within the core area while minimizing wirelength and congestion. Modern placers use sophisticated algorithms to optimize timing and power.</p>
                                    </div>
                                    
                                    <div class="timeline-item">
                                        <h3>Clock Tree Synthesis (CTS)</h3>
                                        <p>Build the clock distribution network to minimize skew and meet timing requirements. This is critical for high-performance designs.</p>
                                    </div>
                                    
                                    <div class="timeline-item">
                                        <h3>Routing</h3>
                                        <p>Connect all the placed cells using metal layers. Routing must satisfy design rules while minimizing delay and crosstalk.</p>
                                    </div>
                                </div>

                                <h3>Physical Verification:</h3>
                                <ul>
                                    <li><strong>DRC (Design Rule Check):</strong> Verify layout meets manufacturing rules</li>
                                    <li><strong>LVS (Layout vs Schematic):</strong> Ensure layout matches netlist</li>
                                    <li><strong>ERC (Electrical Rule Check):</strong> Check for electrical violations</li>
                                    <li><strong>Antenna Check:</strong> Prevent plasma damage during manufacturing</li>
                                </ul>
                            </div>
                        </section>

                        <!-- Step 6: Tape-out -->
                        <section id="tapeout" class="section-reveal">
                            <div class="step-card">
                                <div class="step-number">6</div>
                                <h2>Tape-out and Manufacturing</h2>
                                
                                <p>Tape-out is the final step where the completed design is sent to the foundry for manufacturing. This involves generating all necessary files and documentation.</p>

                                <h3>Deliverables to Foundry:</h3>
                                <ul>
                                    <li><strong>GDSII/OASIS:</strong> Final layout database</li>
                                    <li><strong>Documentation:</strong> Design specifications and test plans</li>
                                    <li><strong>Test Patterns:</strong> Manufacturing test vectors</li>
                                    <li><strong>Process Information:</strong> Technology-specific data</li>
                                </ul>

                                <h3>Post-Tape-out Activities:</h3>
                                <ul>
                                    <li><strong>Mask Generation:</strong> Create photomasks for lithography</li>
                                    <li><strong>Wafer Fabrication:</strong> Multi-month manufacturing process</li>
                                    <li><strong>Packaging:</strong> Die attach, wire bonding, and encapsulation</li>
                                    <li><strong>Testing:</strong> Functional and parametric testing</li>
                                </ul>

                                <blockquote>
                                    "Tape-out is both the end of the design phase and the beginning of the validation phase. The real test comes when silicon returns."
                                </blockquote>
                            </div>
                        </section>

                        <!-- Conclusion -->
                        <section id="conclusion" class="section-reveal">
                            <div class="step-card">
                                <h2>Conclusion and Future Trends</h2>
                                
                                <p>The ASIC design flow continues to evolve with advancing technology nodes and increasing design complexity. Key trends shaping the future include:</p>

                                <h3>Emerging Trends:</h3>
                                <ul>
                                    <li><strong>AI/ML Integration:</strong> Machine learning for optimization and verification</li>
                                    <li><strong>Chiplets and Heterogeneous Integration:</strong> Modular design approaches</li>
                                    <li><strong>Cloud-Based EDA:</strong> Scalable design infrastructure</li>
                                    <li><strong>Open Source EDA:</strong> Democratization of design tools</li>
                                    <li><strong>Advanced Nodes:</strong> 3nm, 2nm, and beyond</li>
                                </ul>

                                <p>Success in ASIC design requires mastering not just the technical aspects of each flow stage, but also understanding the trade-offs between performance, power, area, and time-to-market. As the industry continues to push the boundaries of what's possible, the fundamental principles of systematic design methodology remain as important as ever.</p>

                                <div class="bg-gradient-to-r from-orange-50 to-yellow-50 border border-orange-200 rounded-lg p-6 mt-8">
                                    <h3 class="font-semibold text-orange-900 mb-2">Key Takeaways:</h3>
                                    <ul class="text-orange-800 space-y-1">
                                        <li>• Start with a solid specification and architecture</li>
                                        <li>• Invest heavily in verification and validation</li>
                                        <li>• Consider physical implementation early in the flow</li>
                                        <li>• Plan for manufacturing and test from the beginning</li>
                                        <li>• Stay current with evolving tools and methodologies</li>
                                    </ul>
                                </div>
                            </div>
                        </section>

                        <!-- Author Bio -->
                        <div class="bg-gray-50 rounded-xl p-8 mt-12 section-reveal">
                            <div class="flex items-start space-x-6">
                                <img src="resources/profile.png" alt="Abdelhameed Mahmoud" class="w-20 h-20 rounded-full">
                                <div>
                                    <h3 class="font-display text-xl font-semibold text-gray-900 mb-2">About the Author</h3>
                                    <p class="text-gray-600 mb-4">
                                        Abdelhameed Mahmoud is an Electronics Engineer specializing in digital IC design and ASIC implementation. 
                                        With extensive experience in RTL-to-GDSII flows, he has worked on multiple successful tape-outs across 
                                        various technology nodes from 65nm to 7nm.
                                    </p>
                                    <div class="flex space-x-4">
                                        <a href="index.html" class="text-orange-600 hover:text-orange-700 font-medium">View Portfolio</a>
                                        <a href="index.html#contact" class="text-orange-600 hover:text-orange-700 font-medium">Get in Touch</a>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <!-- Share Buttons -->
                        <div class="share-buttons section-reveal">
                            <h3 class="font-semibold text-gray-900 mb-4">Share this article:</h3>
                            <a href="https://twitter.com/intent/tweet?text=Understanding%20the%20ASIC%20Design%20Flow%20-%20A%20comprehensive%20guide%20to%20RTL-to-GDSII&url=https://yourdomain.com/blog-asic.html" 
                               class="share-btn share-twitter" target="_blank" rel="noopener">
                                <svg class="w-4 h-4" fill="currentColor" viewBox="0 0 24 24">
                                    <path d="M23.953 4.57a10 10 0 01-2.825.775 4.958 4.958 0 002.163-2.723c-.951.555-2.005.959-3.127 1.184a4.92 4.92 0 00-8.384 4.482C7.69 8.095 4.067 6.13 1.64 3.162a4.822 4.822 0 00-.666 2.475c0 1.71.87 3.213 2.188 4.096a4.904 4.904 0 01-2.228-.616v.06a4.923 4.923 0 003.946 4.827 4.996 4.996 0 01-2.212.085 4.936 4.936 0 004.604 3.417 9.867 9.867 0 01-6.102 2.105c-.39 0-.779-.023-1.17-.067a13.995 13.995 0 007.557 2.209c9.053 0 13.998-7.496 13.998-13.985 0-.21 0-.42-.015-.63A9.935 9.935 0 0024 4.59z"/>
                                </svg>
                                Twitter
                            </a>
                            <a href="https://www.linkedin.com/sharing/share-offsite/?url=https://yourdomain.com/blog-asic.html" 
                               class="share-btn share-linkedin" target="_blank" rel="noopener">
                                <svg class="w-4 h-4" fill="currentColor" viewBox="0 0 24 24">
                                    <path d="M20.447 20.452h-3.554v-5.569c0-1.328-.027-3.037-1.852-3.037-1.853 0-2.136 1.445-2.136 2.939v5.667H9.351V9h3.414v1.561h.046c.477-.9 1.637-1.85 3.37-1.85 3.601 0 4.267 2.37 4.267 5.455v6.286zM5.337 7.433c-1.144 0-2.063-.926-2.063-2.065 0-1.138.92-2.063 2.063-2.063 1.14 0 2.064.925 2.064 2.063 0 1.139-.925 2.065-2.064 2.065zm1.782 13.019H3.555V9h3.564v11.452zM22.225 0H1.771C.792 0 0 .774 0 1.729v20.542C0 23.227.792 24 1.771 24h20.451C23.2 24 24 23.227 24 22.271V1.729C24 .774 23.2 0 22.222 0h.003z"/>
                                </svg>
                                LinkedIn
                            </a>
                            <a href="https://www.facebook.com/sharer/sharer.php?u=https://yourdomain.com/blog-asic.html" 
                               class="share-btn share-facebook" target="_blank" rel="noopener">
                                <svg class="w-4 h-4" fill="currentColor" viewBox="0 0 24 24">
                                    <path d="M24 12.073c0-6.627-5.373-12-12-12s-12 5.373-12 12c0 5.99 4.388 10.954 10.125 11.854v-8.385H7.078v-3.47h3.047V9.43c0-3.007 1.792-4.669 4.533-4.669 1.312 0 2.686.235 2.686.235v2.953H15.83c-1.491 0-1.956.925-1.956 1.874v2.25h3.328l-.532 3.47h-2.796v8.385C19.612 23.027 24 18.062 24 12.073z"/>
                                </svg>
                                Facebook
                            </a>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </article>

    <!-- Related Articles -->
    <section class="py-16 bg-gray-50">
        <div class="max-w-7xl mx-auto px-4 sm:px-6 lg:px-8">
            <div class="text-center mb-12">
                <h2 class="font-display text-3xl font-bold text-gray-900 mb-4">Related Articles</h2>
                <p class="text-xl text-gray-600">More insights on hardware design and ASIC development</p>
            </div>
            
            <div class="grid md:grid-cols-2 lg:grid-cols-3 gap-8">
                <article class="bg-white rounded-xl p-6 shadow-lg hover:shadow-xl transition-shadow">
                    <div class="flex items-center mb-4">
                        <div class="w-12 h-12 bg-green-100 rounded-full flex items-center justify-center mr-4">
                            <span class="text-green-600 font-bold text-lg">RISC</span>
                        </div>
                        <div>
                            <h3 class="font-display text-lg font-semibold text-gray-900">RISC-V Architecture</h3>
                            <p class="text-gray-600 text-sm">Open-source processor design</p>
                        </div>
                    </div>
                    <p class="text-gray-600 mb-4">
                        Deep dive into RISC-V architecture, instruction set, and implementation strategies for custom processor design.
                    </p>
                    <a href="blog-riscv.html" class="text-orange-600 font-semibold hover:text-orange-700">Read More →</a>
                </article>
                
                <article class="bg-white rounded-xl p-6 shadow-lg hover:shadow-xl transition-shadow">
                    <div class="flex items-center mb-4">
                        <div class="w-12 h-12 bg-purple-100 rounded-full flex items-center justify-center mr-4">
                            <span class="text-purple-600 font-bold text-lg">DFT</span>
                        </div>
                        <div>
                            <h3 class="font-display text-lg font-semibold text-gray-900">Design for Testability</h3>
                            <p class="text-gray-600 text-sm">Testing strategies for complex designs</p>
                        </div>
                    </div>
                    <p class="text-gray-600 mb-4">
                        Essential DFT techniques including scan chains, BIST, and JTAG for ensuring testability and reliability.
                    </p>
                    <a href="blog-DFT.html" class="text-orange-600 font-semibold hover:text-orange-700">Read More →</a>
                </article>
                
                <article class="bg-white rounded-xl p-6 shadow-lg hover:shadow-xl transition-shadow">
                    <div class="flex items-center mb-4">
                        <div class="w-12 h-12 bg-red-100 rounded-full flex items-center justify-center mr-4">
                            <span class="text-red-600 font-bold text-lg">VLSI</span>
                        </div>
                        <div>
                            <h3 class="font-display text-lg font-semibold text-gray-900">VLSI Design</h3>
                            <p class="text-gray-600 text-sm">Very Large Scale Integration techniques</p>
                        </div>
                    </div>
                    <p class="text-gray-600 mb-4">
                        Advanced VLSI design methodologies, floorplanning strategies, and optimization techniques.
                    </p>
                    <a href="blog-vlsi.html" class="text-orange-600 font-semibold hover:text-orange-700">Read More →</a>
                </article>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer class="bg-gray-900 text-white py-12">
        <div class="max-w-7xl mx-auto px-4 sm:px-6 lg:px-8">
            <div class="text-center">
                <div class="flex items-center justify-center space-x-3 mb-6">
                    <img src="resources/profile.png" alt="Profile" class="w-12 h-12 rounded-full">
                    <span class="font-display text-2xl font-semibold">Abdelhameed Mahmoud</span>
                </div>
                
                <p class="text-gray-400 mb-6 max-w-2xl mx-auto">
                    Electronics Engineer passionate about creating innovative hardware solutions and pushing the boundaries of digital design.
                </p>
                
                <div class="border-t border-gray-800 pt-8">
                    <p class="text-gray-400 text-sm">
                        © 2024 Abdelhameed Mahmoud. All rights reserved. Built with modern web technologies and optimized for performance.
                    </p>
                </div>
            </div>
        </div>
    </footer>

    <!-- JavaScript -->
    <script>
        // Mobile menu functionality
        document.getElementById('mobile-menu-btn').addEventListener('click', function() {
            // Toggle mobile menu (implement as needed)
            console.log('Mobile menu toggled');
        });

        // Smooth scrolling for table of contents
        document.querySelectorAll('nav a[href^="#"]').forEach(anchor => {
            anchor.addEventListener('click', function (e) {
                e.preventDefault();
                const target = document.querySelector(this.getAttribute('href'));
                if (target) {
                    target.scrollIntoView({
                        behavior: 'smooth',
                        block: 'start'
                    });
                }
            });
        });

        // Scroll reveal animation
        const observerOptions = {
            threshold: 0.1,
            rootMargin: '0px 0px -50px 0px'
        };

        const observer = new IntersectionObserver(function(entries) {
            entries.forEach(entry => {
                if (entry.isIntersecting) {
                    entry.target.classList.add('revealed');
                }
            });
        }, observerOptions);

        document.querySelectorAll('.section-reveal').forEach(el => {
            observer.observe(el);
        });

        // Progress indicator
        window.addEventListener('scroll', function() {
            const scrolled = (window.scrollY / (document.documentElement.scrollHeight - window.innerHeight)) * 100;
            document.documentElement.style.setProperty('--scroll-progress', scrolled + '%');
        });
    </script>
</body>
</html>