# TMS320F28377D PIE Channel Mapping

#### 3.4.5 PIE Channel Mapping

Table 3-2 shows the PIE group and channel assignments for each peripheral interrupt. Each row is a group, and each column is a channel within that group. When multiple interrupts are pending, the lowest-numbered channel is the lowest-numbered group is serviced first. Thus, the interrupts at the top of the table have the highest priority, and the interrupts at the bottom have the lowest priority.

Table 3-2. PIE Channel Mapping

<table><tr><td/><td>INTx. 1</td><td>INTx.2</td><td>INTx.3</td><td>INTx.4</td><td>INTx.5</td><td>INTx.6</td><td>INTx.7</td><td>INTx.8</td><td>INTx.9</td><td>INTx.10</td><td>INTx.11</td><td>INTx.12</td><td>INTx.13</td><td>INTx. 14</td><td>INTx. 15</td><td>INTx.16</td></tr><tr><td>INT1.y</td><td>ADCA1</td><td>ADCB1</td><td>ADCC1</td><td>XINT1</td><td>XINT2</td><td>ADCD1</td><td>TIMERO</td><td>WAKE</td><td>-</td><td>-</td><td>-</td><td>-</td><td>IPC0</td><td>IPC1</td><td>IPC2</td><td>IPC3</td></tr><tr><td>INT2.y</td><td>EPWM1_ TZ</td><td>EPWM2_ TZ</td><td>EPWM3_ TZ</td><td>EPWM4_ TZ</td><td>EPWM5_ TZ</td><td>EPWM6_ TZ</td><td>EPWM7_ TZ</td><td>EPWM8_ TZ</td><td>EPWM9_ TZ</td><td>EPWM10 TZ</td><td>EPWM11_ TZ</td><td>EPWM12 TZ</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>INT3.y</td><td>EPWM1</td><td>EPWM2</td><td>EPWM3</td><td>EPWM4</td><td>EPWM5</td><td>EPWM6</td><td>EPWM7</td><td>EPWM8</td><td>EPWM9</td><td>EPWM10</td><td>EPWM11</td><td>EPWM12</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>INT4.y</td><td>ECAP1</td><td>ECAP2</td><td>ECAP3</td><td>ECAP4</td><td>ECAP5</td><td>ECAP6</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>INT5.y</td><td>EQEP1</td><td>EQEP2</td><td>EQEP3</td><td>-</td><td>CLB1</td><td>CLB2</td><td>CLB3</td><td>CLB4</td><td>SD1</td><td>SD2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>INT6.y</td><td>SPIA_RX</td><td>SPIA_TX</td><td>SPIB_RX</td><td>SPIB_TX</td><td>MCBSPA_ RX</td><td>MCBSPA TX</td><td>MCBSPB_ RX</td><td>MCBSPB_ TX</td><td>SPIC_RX</td><td>SPIC_TX</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>INT7.y</td><td>DMA_CH1</td><td>DMA_CH2</td><td>DMA_CH3</td><td>DMA_CH4</td><td>DMA_CH5</td><td>DMA_CH6</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>INT8.y</td><td>I2CA</td><td>I2CA_ FIFO</td><td>I2CB</td><td>I2CB FIFO</td><td>SCIC_RX</td><td>SCIC_TX</td><td>SCID_RX</td><td>SCID_TX</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>UPPA (CPU1 only)</td><td>-</td></tr><tr><td>INT9.y</td><td>SCIA_RX</td><td>SCIA_TX</td><td>SCIB_RX</td><td>SCIB_TX</td><td>CANA_0</td><td>CANA_1</td><td>CANB_0</td><td>CANB_1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>USBA (CPU1 only)</td><td>-</td></tr><tr><td>INT10.y</td><td>ADCA EVT</td><td>ADCA2</td><td>ADCA3</td><td>ADCA4</td><td>ADCB_EVT</td><td>ADCB2</td><td>ADCB3</td><td>ADCB4</td><td>ADCC_EVT</td><td>ADCC2</td><td>ADCC3</td><td>ADCC4</td><td>ADCD_EVT</td><td>ADCD2</td><td>ADCD3</td><td>ADCD4</td></tr><tr><td>INT11.y</td><td>CLA1_1</td><td>CLA1_2</td><td>CLA1_3</td><td>CLA1_4</td><td>CLA1_5</td><td>CLA1_6</td><td>CLA1_7</td><td>CLA1_8</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>INT12.y</td><td>XINT3</td><td>XINT4</td><td>XINT5</td><td>-</td><td>-</td><td>VCU</td><td>FPU_OVER FLOW</td><td>FPU UNDER FLOW</td><td>EMIF ERROR</td><td>RAM_COR RECTABLE _ERROR</td><td>FLASH_CO RRECTABL E_ERROR</td><td>RAM_ACCE SS_VIOLAT ION</td><td>SYS_PLL SLIP</td><td>AUX_PLL_ SLIP</td><td>CLA OVER FLOW</td><td>CLA UNDER FLOW</td></tr><tr><td colspan="17">Note: Cells marked "-" are Reserved</td></tr></table>

