Model {
  Name			  "sampleModel57"
  System {
    Name		    "sampleModel57"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "5"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Delay
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [2, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      2
      InputPortMap	      "u0,p1"
      DelayLengthSource	      "Input port"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      SourceType	      "Lead or Lag Compensator"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ZeroZ		      "0.75"
      ICPrevOutput	      "0.0"
      ICPrevInput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      4
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [2]
      Position		      [510, 30, 570, 90]
      ZOrder		      5
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Step
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      6
      Time		      "[37.000000]"
      Before		      "[-492760464.971043]"
      After		      "[438500569.319730]"
      SampleTime	      "0"
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      Branch {
	ZOrder			1
	DstBlock		"cfblk3"
	DstPort			1
      }
      Branch {
	ZOrder			6
	Points			[-320, 0]
	DstBlock		"cfblk1"
	DstPort			1
      }
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 315, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			4
	Points			[75, 0; 0, 35; 165, 0]
	DstBlock		"cfblk4"
	DstPort			2
      }
      Branch {
	ZOrder			8
	Points			[0, 35; -240, 0]
	DstBlock		"cfblk1"
	DstPort			2
      }
    }
  }
}
