-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Sun Jul 17 15:20:48 2022

COMPONENT Identifica3Individuos
	PORT
	(
		L1		:	 IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		L2		:	 IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		L3		:	 IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		C_L1		:	 IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		C_L2		:	 IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		C_L3		:	 IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		D1		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		D2		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		D3		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		C_D1		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		C_D2		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		C_D3		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		Xa		:	 OUT STD_LOGIC;
		Xb		:	 OUT STD_LOGIC;
		Xc		:	 OUT STD_LOGIC
	);
END COMPONENT;