841b8b12f3135b6c06440a5a17dd67f578f86f06
Add single stepping mode
diff --git a/rtl/riscv_id_stage.sv b/rtl/riscv_id_stage.sv
index 6a39600..a5b9853 100644
--- a/rtl/riscv_id_stage.sv
+++ b/rtl/riscv_id_stage.sv
@@ -211,7 +211,11 @@ module riscv_id_stage
     output logic [5:0]  exc_cause_o,
 
     // Debug Signal
+    output logic        debug_mode_o,
     input  logic        debug_req_i,
+    input  logic        dsingle_step_i,
+    input  logic        debreakm_i,
+    input  logic        debreaku_i,
 
     // Forward Signals
     input  logic [5:0]  regfile_waddr_wb_i,
@@ -1195,8 +1199,11 @@ module riscv_id_stage
     .exc_kill_o                     ( exc_kill               ),
 
     // Debug Signal
+    .debug_mode_o                   ( debug_mode_o           ),
     .debug_req_i                    ( debug_req_i            ),
-
+    .dsingle_step_i                 ( dsingle_step_i         ),
+    .debreakm_i                     ( debreakm_i             ),
+    .debreaku_i                     ( debreaku_i             ),
 
     // CSR Controller Signals
     .csr_save_cause_o               ( csr_save_cause_o       ),