#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[1925].in[3] (.names)                                            0.586     5.989
[1925].out[0] (.names)                                           0.235     6.224
n_n3913.in[0] (.names)                                           0.100     6.324
n_n3913.out[0] (.names)                                          0.235     6.559
n_n4040.D[0] (.latch)                                            0.000     6.559
data arrival time                                                          6.559

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.559
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.582


#Path 2
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[1165].in[3] (.names)                                            0.441     5.843
[1165].out[0] (.names)                                           0.235     6.078
n_n3292.in[0] (.names)                                           0.100     6.178
n_n3292.out[0] (.names)                                          0.235     6.413
n_n4080.D[0] (.latch)                                            0.000     6.413
data arrival time                                                          6.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.437


#Path 3
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[1069].in[2] (.names)                                            0.441     5.843
[1069].out[0] (.names)                                           0.235     6.078
n_n3592.in[1] (.names)                                           0.100     6.178
n_n3592.out[0] (.names)                                          0.235     6.413
n_n3959.D[0] (.latch)                                            0.000     6.413
data arrival time                                                          6.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.437


#Path 4
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[1391].in[3] (.names)                                            0.441     5.843
[1391].out[0] (.names)                                           0.235     6.078
n_n3817.in[0] (.names)                                           0.100     6.178
n_n3817.out[0] (.names)                                          0.235     6.413
n_n3818.D[0] (.latch)                                            0.000     6.413
data arrival time                                                          6.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.437


#Path 5
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[1771].in[3] (.names)                                            0.441     5.843
[1771].out[0] (.names)                                           0.235     6.078
n_n3235.in[0] (.names)                                           0.100     6.178
n_n3235.out[0] (.names)                                          0.235     6.413
n_n3995.D[0] (.latch)                                            0.000     6.413
data arrival time                                                          6.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.437


#Path 6
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[2262].in[2] (.names)                                            0.441     5.843
[2262].out[0] (.names)                                           0.235     6.078
n_n3444.in[1] (.names)                                           0.100     6.178
n_n3444.out[0] (.names)                                          0.235     6.413
n_n3574.D[0] (.latch)                                            0.000     6.413
data arrival time                                                          6.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.437


#Path 7
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[2240].in[3] (.names)                                            0.441     5.843
[2240].out[0] (.names)                                           0.235     6.078
n_n3725.in[0] (.names)                                           0.100     6.178
n_n3725.out[0] (.names)                                          0.235     6.413
n_n3726.D[0] (.latch)                                            0.000     6.413
data arrival time                                                          6.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.437


#Path 8
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[947].in[2] (.names)                                             0.100     5.502
[947].out[0] (.names)                                            0.235     5.737
[1280].in[1] (.names)                                            0.100     5.837
[1280].out[0] (.names)                                           0.235     6.072
n_n3184.in[1] (.names)                                           0.100     6.172
n_n3184.out[0] (.names)                                          0.235     6.407
n_n3766.D[0] (.latch)                                            0.000     6.407
data arrival time                                                          6.407

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.407
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.431


#Path 9
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[982].in[2] (.names)                                             0.100     5.502
[982].out[0] (.names)                                            0.235     5.737
[1538].in[1] (.names)                                            0.100     5.837
[1538].out[0] (.names)                                           0.235     6.072
n_n3466.in[3] (.names)                                           0.100     6.172
n_n3466.out[0] (.names)                                          0.235     6.407
n_n3483.D[0] (.latch)                                            0.000     6.407
data arrival time                                                          6.407

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.407
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.431


#Path 10
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[947].in[2] (.names)                                             0.100     5.502
[947].out[0] (.names)                                            0.235     5.737
[1042].in[0] (.names)                                            0.100     5.837
[1042].out[0] (.names)                                           0.235     6.072
n_n3009.in[1] (.names)                                           0.100     6.172
n_n3009.out[0] (.names)                                          0.235     6.407
n_n4275.D[0] (.latch)                                            0.000     6.407
data arrival time                                                          6.407

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.407
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.431


#Path 11
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[946].in[2] (.names)                                             0.390     5.792
[946].out[0] (.names)                                            0.235     6.027
n_n3813.in[2] (.names)                                           0.100     6.127
n_n3813.out[0] (.names)                                          0.235     6.362
n_n3814.D[0] (.latch)                                            0.000     6.362
data arrival time                                                          6.362

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.362
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.385


#Path 12
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.341     1.586
n_n3595.out[0] (.names)                                          0.235     1.821
n_n4039.in[3] (.names)                                           0.100     1.921
n_n4039.out[0] (.names)                                          0.235     2.156
n_n4038.in[2] (.names)                                           0.332     2.488
n_n4038.out[0] (.names)                                          0.235     2.723
[899].in[1] (.names)                                             0.342     3.065
[899].out[0] (.names)                                            0.235     3.300
n_n3786.in[2] (.names)                                           0.489     3.789
n_n3786.out[0] (.names)                                          0.235     4.024
[1137].in[2] (.names)                                            0.100     4.124
[1137].out[0] (.names)                                           0.235     4.359
n_n135.in[3] (.names)                                            0.483     4.843
n_n135.out[0] (.names)                                           0.235     5.078
[6386].in[2] (.names)                                            0.465     5.542
[6386].out[0] (.names)                                           0.235     5.777
n_n132.in[2] (.names)                                            0.342     6.120
n_n132.out[0] (.names)                                           0.235     6.355
n_n4093.D[0] (.latch)                                            0.000     6.355
data arrival time                                                          6.355

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.378


#Path 13
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.341     1.586
n_n3595.out[0] (.names)                                          0.235     1.821
n_n4039.in[3] (.names)                                           0.100     1.921
n_n4039.out[0] (.names)                                          0.235     2.156
n_n4038.in[2] (.names)                                           0.332     2.488
n_n4038.out[0] (.names)                                          0.235     2.723
[899].in[1] (.names)                                             0.342     3.065
[899].out[0] (.names)                                            0.235     3.300
n_n3785.in[2] (.names)                                           0.489     3.789
n_n3785.out[0] (.names)                                          0.235     4.024
[2060].in[1] (.names)                                            0.462     4.487
[2060].out[0] (.names)                                           0.235     4.722
[6290].in[1] (.names)                                            0.100     4.822
[6290].out[0] (.names)                                           0.235     5.057
[1492].in[3] (.names)                                            0.341     5.398
[1492].out[0] (.names)                                           0.235     5.633
n_n3199.in[1] (.names)                                           0.458     6.091
n_n3199.out[0] (.names)                                          0.235     6.326
n_n3709.D[0] (.latch)                                            0.000     6.326
data arrival time                                                          6.326

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.326
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.350


#Path 14
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[1752].in[3] (.names)                                            0.339     5.741
[1752].out[0] (.names)                                           0.235     5.976
n_n3987.in[0] (.names)                                           0.100     6.076
n_n3987.out[0] (.names)                                          0.235     6.311
n_n3988.D[0] (.latch)                                            0.000     6.311
data arrival time                                                          6.311

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.335


#Path 15
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[947].in[2] (.names)                                             0.100     5.502
[947].out[0] (.names)                                            0.235     5.737
n_n3217.in[3] (.names)                                           0.317     6.054
n_n3217.out[0] (.names)                                          0.235     6.289
n_n3724.D[0] (.latch)                                            0.000     6.289
data arrival time                                                          6.289

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.289
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.312


#Path 16
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[947].in[2] (.names)                                             0.100     5.502
[947].out[0] (.names)                                            0.235     5.737
n_n3026.in[1] (.names)                                           0.317     6.054
n_n3026.out[0] (.names)                                          0.235     6.289
n_n4227.D[0] (.latch)                                            0.000     6.289
data arrival time                                                          6.289

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.289
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.312


#Path 17
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.341     1.586
n_n3595.out[0] (.names)                                          0.235     1.821
n_n4039.in[3] (.names)                                           0.100     1.921
n_n4039.out[0] (.names)                                          0.235     2.156
n_n3622.in[2] (.names)                                           0.332     2.488
n_n3622.out[0] (.names)                                          0.235     2.723
n_n4078.in[3] (.names)                                           0.100     2.823
n_n4078.out[0] (.names)                                          0.235     3.058
n_n3888.in[3] (.names)                                           0.464     3.522
n_n3888.out[0] (.names)                                          0.235     3.757
[1136].in[3] (.names)                                            0.100     3.857
[1136].out[0] (.names)                                           0.235     4.092
[1063].in[2] (.names)                                            1.278     5.369
[1063].out[0] (.names)                                           0.235     5.604
[6376].in[2] (.names)                                            0.100     5.704
[6376].out[0] (.names)                                           0.235     5.939
n_n128.in[1] (.names)                                            0.100     6.039
n_n128.out[0] (.names)                                           0.235     6.274
n_n3831.D[0] (.latch)                                            0.000     6.274
data arrival time                                                          6.274

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.274
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.298


#Path 18
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[982].in[2] (.names)                                             0.100     5.502
[982].out[0] (.names)                                            0.235     5.737
n_n4011.in[1] (.names)                                           0.100     5.837
n_n4011.out[0] (.names)                                          0.235     6.072
n_n4012.D[0] (.latch)                                            0.000     6.072
data arrival time                                                          6.072

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.096


#Path 19
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[6255].in[0] (.names)                                            0.100     5.167
[6255].out[0] (.names)                                           0.235     5.402
[982].in[2] (.names)                                             0.100     5.502
[982].out[0] (.names)                                            0.235     5.737
n_n3907.in[2] (.names)                                           0.100     5.837
n_n3907.out[0] (.names)                                          0.235     6.072
n_n4334.D[0] (.latch)                                            0.000     6.072
data arrival time                                                          6.072

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.096


#Path 20
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[1015].in[3] (.names)                                            0.879     4.832
[1015].out[0] (.names)                                           0.235     5.067
[1208].in[0] (.names)                                            0.341     5.408
[1208].out[0] (.names)                                           0.235     5.643
n_n3140.in[3] (.names)                                           0.100     5.743
n_n3140.out[0] (.names)                                          0.235     5.978
n_n4026.D[0] (.latch)                                            0.000     5.978
data arrival time                                                          5.978

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.002


#Path 21
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.341     1.586
n_n3595.out[0] (.names)                                          0.235     1.821
n_n4039.in[3] (.names)                                           0.100     1.921
n_n4039.out[0] (.names)                                          0.235     2.156
n_n4038.in[2] (.names)                                           0.332     2.488
n_n4038.out[0] (.names)                                          0.235     2.723
[899].in[1] (.names)                                             0.342     3.065
[899].out[0] (.names)                                            0.235     3.300
n_n3785.in[2] (.names)                                           0.489     3.789
n_n3785.out[0] (.names)                                          0.235     4.024
[2060].in[1] (.names)                                            0.462     4.487
[2060].out[0] (.names)                                           0.235     4.722
[6290].in[1] (.names)                                            0.100     4.822
[6290].out[0] (.names)                                           0.235     5.057
[1971].in[3] (.names)                                            0.341     5.398
[1971].out[0] (.names)                                           0.235     5.633
n_n124.in[2] (.names)                                            0.100     5.733
n_n124.out[0] (.names)                                           0.235     5.968
n_n3707.D[0] (.latch)                                            0.000     5.968
data arrival time                                                          5.968

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.992


#Path 22
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
[1022].in[2] (.names)                                            0.100     4.920
[1022].out[0] (.names)                                           0.235     5.155
n_n129.in[3] (.names)                                            0.458     5.613
n_n129.out[0] (.names)                                           0.235     5.848
n_n3833.D[0] (.latch)                                            0.000     5.848
data arrival time                                                          5.848

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.848
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.871


#Path 23
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
n_n3582.in[1] (.names)                                           0.582     5.402
n_n3582.out[0] (.names)                                          0.235     5.637
n_n3583.D[0] (.latch)                                            0.000     5.637
data arrival time                                                          5.637

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.637
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.661


#Path 24
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
n_n3512.in[1] (.names)                                           0.582     5.402
n_n3512.out[0] (.names)                                          0.235     5.637
n_n3514.D[0] (.latch)                                            0.000     5.637
data arrival time                                                          5.637

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.637
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.661


#Path 25
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.341     1.586
n_n3595.out[0] (.names)                                          0.235     1.821
n_n4039.in[3] (.names)                                           0.100     1.921
n_n4039.out[0] (.names)                                          0.235     2.156
n_n4038.in[2] (.names)                                           0.332     2.488
n_n4038.out[0] (.names)                                          0.235     2.723
[899].in[1] (.names)                                             0.342     3.065
[899].out[0] (.names)                                            0.235     3.300
n_n3785.in[2] (.names)                                           0.489     3.789
n_n3785.out[0] (.names)                                          0.235     4.024
[2060].in[1] (.names)                                            0.462     4.487
[2060].out[0] (.names)                                           0.235     4.722
[6290].in[1] (.names)                                            0.100     4.822
[6290].out[0] (.names)                                           0.235     5.057
n_n3377.in[3] (.names)                                           0.341     5.398
n_n3377.out[0] (.names)                                          0.235     5.633
n_n3198.D[0] (.latch)                                            0.000     5.633
data arrival time                                                          5.633

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.657


#Path 26
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
[2264].in[3] (.names)                                            0.342     4.296
[2264].out[0] (.names)                                           0.235     4.531
[936].in[1] (.names)                                             0.486     5.017
[936].out[0] (.names)                                            0.235     5.252
n_n3070.in[3] (.names)                                           0.100     5.352
n_n3070.out[0] (.names)                                          0.235     5.587
n_n3851.D[0] (.latch)                                            0.000     5.587
data arrival time                                                          5.587

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.587
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.610


#Path 27
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
n_n4276.in[1] (.names)                                           0.438     5.258
n_n4276.out[0] (.names)                                          0.235     5.493
n_n4279.D[0] (.latch)                                            0.000     5.493
data arrival time                                                          5.493

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.493
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.516


#Path 28
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
n_n3375.in[1] (.names)                                           0.438     5.258
n_n3375.out[0] (.names)                                          0.235     5.493
n_n3376.D[0] (.latch)                                            0.000     5.493
data arrival time                                                          5.493

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.493
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.516


#Path 29
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
n_n3821.in[1] (.names)                                           0.438     5.258
n_n3821.out[0] (.names)                                          0.235     5.493
n_n3823.D[0] (.latch)                                            0.000     5.493
data arrival time                                                          5.493

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.493
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.516


#Path 30
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
n_n3964.in[1] (.names)                                           0.438     5.258
n_n3964.out[0] (.names)                                          0.235     5.493
n_n3966.D[0] (.latch)                                            0.000     5.493
data arrival time                                                          5.493

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.493
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.516


#Path 31
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
n_n3206.in[1] (.names)                                           0.437     5.257
n_n3206.out[0] (.names)                                          0.235     5.492
n_n3207.D[0] (.latch)                                            0.000     5.492
data arrival time                                                          5.492

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.492
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.515


#Path 32
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3852.in[2] (.names)                                           0.100     3.718
n_n3852.out[0] (.names)                                          0.235     3.953
n_n3830.in[2] (.names)                                           0.631     4.585
n_n3830.out[0] (.names)                                          0.235     4.820
[1041].in[2] (.names)                                            0.100     4.920
[1041].out[0] (.names)                                           0.235     5.155
n_n3866.in[2] (.names)                                           0.100     5.255
n_n3866.out[0] (.names)                                          0.235     5.490
n_n4067.D[0] (.latch)                                            0.000     5.490
data arrival time                                                          5.490

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.513


#Path 33
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3563.in[2] (.names)                                           0.100     3.718
n_n3563.out[0] (.names)                                          0.235     3.953
n_n3788.in[2] (.names)                                           0.100     4.053
n_n3788.out[0] (.names)                                          0.235     4.288
nak3_17.in[1] (.names)                                           0.342     4.631
nak3_17.out[0] (.names)                                          0.235     4.866
n_n127.in[2] (.names)                                            0.338     5.204
n_n127.out[0] (.names)                                           0.235     5.439
nsr3_17.D[0] (.latch)                                            0.000     5.439
data arrival time                                                          5.439

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.439
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.462


#Path 34
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
[1079].in[3] (.names)                                            0.100     1.009
[1079].out[0] (.names)                                           0.235     1.244
n_n4256.in[1] (.names)                                           0.560     1.804
n_n4256.out[0] (.names)                                          0.235     2.039
n_n4254.in[1] (.names)                                           0.339     2.378
n_n4254.out[0] (.names)                                          0.235     2.613
[901].in[3] (.names)                                             0.100     2.713
[901].out[0] (.names)                                            0.235     2.948
n_n3240.in[2] (.names)                                           0.100     3.048
n_n3240.out[0] (.names)                                          0.235     3.283
[905].in[2] (.names)                                             0.100     3.383
[905].out[0] (.names)                                            0.235     3.618
n_n3563.in[2] (.names)                                           0.100     3.718
n_n3563.out[0] (.names)                                          0.235     3.953
[6252].in[3] (.names)                                            0.478     4.431
[6252].out[0] (.names)                                           0.235     4.666
n_n4140.in[3] (.names)                                           0.483     5.150
n_n4140.out[0] (.names)                                          0.235     5.385
n_n4142.D[0] (.latch)                                            0.000     5.385
data arrival time                                                          5.385

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.385
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 35
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
[1898].in[0] (.names)                                            0.477     4.102
[1898].out[0] (.names)                                           0.235     4.337
[914].in[2] (.names)                                             0.100     4.437
[914].out[0] (.names)                                            0.235     4.672
[1708].in[3] (.names)                                            0.100     4.772
[1708].out[0] (.names)                                           0.235     5.007
n_n3271.in[1] (.names)                                           0.100     5.107
n_n3271.out[0] (.names)                                          0.235     5.342
n_n4233.D[0] (.latch)                                            0.000     5.342
data arrival time                                                          5.342

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.366


#Path 36
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
[1898].in[0] (.names)                                            0.477     4.102
[1898].out[0] (.names)                                           0.235     4.337
[914].in[2] (.names)                                             0.100     4.437
[914].out[0] (.names)                                            0.235     4.672
[1213].in[3] (.names)                                            0.100     4.772
[1213].out[0] (.names)                                           0.235     5.007
n_n3526.in[1] (.names)                                           0.100     5.107
n_n3526.out[0] (.names)                                          0.235     5.342
n_n3841.D[0] (.latch)                                            0.000     5.342
data arrival time                                                          5.342

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.366


#Path 37
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
[1898].in[0] (.names)                                            0.477     4.102
[1898].out[0] (.names)                                           0.235     4.337
[914].in[2] (.names)                                             0.100     4.437
[914].out[0] (.names)                                            0.235     4.672
[1885].in[3] (.names)                                            0.100     4.772
[1885].out[0] (.names)                                           0.235     5.007
n_n3241.in[1] (.names)                                           0.100     5.107
n_n3241.out[0] (.names)                                          0.235     5.342
n_n3242.D[0] (.latch)                                            0.000     5.342
data arrival time                                                          5.342

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.366


#Path 38
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
[1898].in[0] (.names)                                            0.477     4.102
[1898].out[0] (.names)                                           0.235     4.337
[1648].in[2] (.names)                                            0.339     4.676
[1648].out[0] (.names)                                           0.235     4.911
n_n3972.in[1] (.names)                                           0.100     5.011
n_n3972.out[0] (.names)                                          0.235     5.246
n_n4145.D[0] (.latch)                                            0.000     5.246
data arrival time                                                          5.246

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.246
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.270


#Path 39
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
[1898].in[0] (.names)                                            0.477     4.102
[1898].out[0] (.names)                                           0.235     4.337
[1613].in[2] (.names)                                            0.339     4.676
[1613].out[0] (.names)                                           0.235     4.911
n_n4121.in[1] (.names)                                           0.100     5.011
n_n4121.out[0] (.names)                                          0.235     5.246
n_n4122.D[0] (.latch)                                            0.000     5.246
data arrival time                                                          5.246

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.246
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.270


#Path 40
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
[1898].in[0] (.names)                                            0.477     4.102
[1898].out[0] (.names)                                           0.235     4.337
[1260].in[2] (.names)                                            0.337     4.674
[1260].out[0] (.names)                                           0.235     4.909
n_n4094.in[1] (.names)                                           0.100     5.009
n_n4094.out[0] (.names)                                          0.235     5.244
n_n4095.D[0] (.latch)                                            0.000     5.244
data arrival time                                                          5.244

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.244
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.268


#Path 41
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
n_n4158.in[0] (.names)                                           0.487     4.112
n_n4158.out[0] (.names)                                          0.235     4.347
n_n3459.in[1] (.names)                                           0.630     4.977
n_n3459.out[0] (.names)                                          0.235     5.212
n_n3898.D[0] (.latch)                                            0.000     5.212
data arrival time                                                          5.212

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.212
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.236


#Path 42
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
n_n3226.in[1] (.names)                                           1.235     4.861
n_n3226.out[0] (.names)                                          0.235     5.096
n_n3916.D[0] (.latch)                                            0.000     5.096
data arrival time                                                          5.096

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.096
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.120


#Path 43
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
[1552].in[2] (.names)                                            0.606     3.896
[1552].out[0] (.names)                                           0.235     4.131
n_n4228.in[1] (.names)                                           0.479     4.610
n_n4228.out[0] (.names)                                          0.235     4.845
n_n4229.D[0] (.latch)                                            0.000     4.845
data arrival time                                                          4.845

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.845
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.869


#Path 44
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6296].in[1] (.names)                                            0.440     1.829
[6296].out[0] (.names)                                           0.235     2.064
n_n4019.in[3] (.names)                                           0.340     2.404
n_n4019.out[0] (.names)                                          0.235     2.639
[1122].in[0] (.names)                                            0.100     2.739
[1122].out[0] (.names)                                           0.235     2.974
n_n4073.in[2] (.names)                                           1.624     4.598
n_n4073.out[0] (.names)                                          0.235     4.833
n_n4074.D[0] (.latch)                                            0.000     4.833
data arrival time                                                          4.833

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.856


#Path 45
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
n_n4158.in[0] (.names)                                           0.487     4.112
n_n4158.out[0] (.names)                                          0.235     4.347
n_n4156.in[1] (.names)                                           0.100     4.447
n_n4156.out[0] (.names)                                          0.235     4.682
n_n4157.D[0] (.latch)                                            0.000     4.682
data arrival time                                                          4.682

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.682
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.706


#Path 46
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
n_n4158.in[0] (.names)                                           0.487     4.112
n_n4158.out[0] (.names)                                          0.235     4.347
n_n3302.in[1] (.names)                                           0.100     4.447
n_n3302.out[0] (.names)                                          0.235     4.682
n_n4288.D[0] (.latch)                                            0.000     4.682
data arrival time                                                          4.682

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.682
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.706


#Path 47
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
n_n4015.in[1] (.names)                                           0.480     3.436
n_n4015.out[0] (.names)                                          0.235     3.671
n_n3518.in[0] (.names)                                           0.633     4.304
n_n3518.out[0] (.names)                                          0.235     4.539
n_n4316.D[0] (.latch)                                            0.000     4.539
data arrival time                                                          4.539

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.563


#Path 48
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
n_n4345.in[2] (.names)                                           0.100     3.391
n_n4345.out[0] (.names)                                          0.235     3.626
n_n3147.in[1] (.names)                                           0.625     4.250
n_n3147.out[0] (.names)                                          0.235     4.485
n_n3458.D[0] (.latch)                                            0.000     4.485
data arrival time                                                          4.485

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.485
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.509


#Path 49
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
[1509].in[2] (.names)                                            0.606     3.896
[1509].out[0] (.names)                                           0.235     4.131
n_n3308.in[1] (.names)                                           0.100     4.231
n_n3308.out[0] (.names)                                          0.235     4.466
n_n4351.D[0] (.latch)                                            0.000     4.466
data arrival time                                                          4.466

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.466
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 50
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
[2049].in[1] (.names)                                            0.100     3.056
[2049].out[0] (.names)                                           0.235     3.291
[1487].in[2] (.names)                                            0.606     3.896
[1487].out[0] (.names)                                           0.235     4.131
n_n3058.in[1] (.names)                                           0.100     4.231
n_n3058.out[0] (.names)                                          0.235     4.466
n_n3085.D[0] (.latch)                                            0.000     4.466
data arrival time                                                          4.466

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.466
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 51
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
n_n4015.in[1] (.names)                                           0.480     3.436
n_n4015.out[0] (.names)                                          0.235     3.671
n_n3148.in[0] (.names)                                           0.100     3.771
n_n3148.out[0] (.names)                                          0.235     4.006
n_n3495.D[0] (.latch)                                            0.000     4.006
data arrival time                                                          4.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.029


#Path 52
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
[6275].in[1] (.names)                                            0.486     1.874
[6275].out[0] (.names)                                           0.235     2.109
n_n3362.in[3] (.names)                                           0.611     2.721
n_n3362.out[0] (.names)                                          0.235     2.956
n_n4015.in[1] (.names)                                           0.480     3.436
n_n4015.out[0] (.names)                                          0.235     3.671
n_n3017.in[1] (.names)                                           0.100     3.771
n_n3017.out[0] (.names)                                          0.235     4.006
n_n3657.D[0] (.latch)                                            0.000     4.006
data arrival time                                                          4.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.029


#Path 53
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.794     0.961
n_n3900.out[0] (.names)                                          0.235     1.196
n_n3899.in[2] (.names)                                           0.100     1.296
n_n3899.out[0] (.names)                                          0.235     1.531
n_n3870.in[2] (.names)                                           0.100     1.631
n_n3870.out[0] (.names)                                          0.235     1.866
n_n3869.in[2] (.names)                                           0.342     2.208
n_n3869.out[0] (.names)                                          0.235     2.443
n_n3205.in[2] (.names)                                           0.100     2.543
n_n3205.out[0] (.names)                                          0.235     2.778
[1062].in[3] (.names)                                            0.100     2.878
[1062].out[0] (.names)                                           0.235     3.113
n_n3585.in[3] (.names)                                           0.629     3.742
n_n3585.out[0] (.names)                                          0.235     3.977
n_n4324.D[0] (.latch)                                            0.000     3.977
data arrival time                                                          3.977

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.977
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.001


#Path 54
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.580     2.495
n_n4259.out[0] (.names)                                          0.235     2.730
[1078].in[2] (.names)                                            0.100     2.830
[1078].out[0] (.names)                                           0.235     3.065
n_n3110.in[2] (.names)                                           0.478     3.543
n_n3110.out[0] (.names)                                          0.235     3.778
n_n3111.D[0] (.latch)                                            0.000     3.778
data arrival time                                                          3.778

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.778
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.801


#Path 55
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3500.in[2] (.names)                                           0.486     1.874
n_n3500.out[0] (.names)                                          0.235     2.109
[1006].in[2] (.names)                                            0.575     2.685
[1006].out[0] (.names)                                           0.235     2.920
n_n4028.in[0] (.names)                                           0.557     3.476
n_n4028.out[0] (.names)                                          0.235     3.711
n_n4029.D[0] (.latch)                                            0.000     3.711
data arrival time                                                          3.711

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.735


#Path 56
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3500.in[2] (.names)                                           0.486     1.874
n_n3500.out[0] (.names)                                          0.235     2.109
[1006].in[2] (.names)                                            0.575     2.685
[1006].out[0] (.names)                                           0.235     2.920
n_n121.in[0] (.names)                                            0.557     3.476
n_n121.out[0] (.names)                                           0.235     3.711
n_n3954.D[0] (.latch)                                            0.000     3.711
data arrival time                                                          3.711

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.735


#Path 57
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3500.in[2] (.names)                                           0.486     1.874
n_n3500.out[0] (.names)                                          0.235     2.109
[1006].in[2] (.names)                                            0.575     2.685
[1006].out[0] (.names)                                           0.235     2.920
n_n3579.in[0] (.names)                                           0.557     3.476
n_n3579.out[0] (.names)                                          0.235     3.711
n_n3955.D[0] (.latch)                                            0.000     3.711
data arrival time                                                          3.711

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.735


#Path 58
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3500.in[2] (.names)                                           0.486     1.874
n_n3500.out[0] (.names)                                          0.235     2.109
[1006].in[2] (.names)                                            0.575     2.685
[1006].out[0] (.names)                                           0.235     2.920
n_n3680.in[0] (.names)                                           0.438     3.358
n_n3680.out[0] (.names)                                          0.235     3.593
n_n3845.D[0] (.latch)                                            0.000     3.593
data arrival time                                                          3.593

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.593
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.617


#Path 59
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1191].in[2] (.names)                                            2.212     2.378
[1191].out[0] (.names)                                           0.235     2.613
n_n3538.in[2] (.names)                                           0.729     3.342
n_n3538.out[0] (.names)                                          0.235     3.577
n_n3931.D[0] (.latch)                                            0.000     3.577
data arrival time                                                          3.577

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3931.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.601


#Path 60
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.575     0.575
nrq3_2.out[0] (.names)                                           0.235     0.810
[1155].in[3] (.names)                                            0.625     1.434
[1155].out[0] (.names)                                           0.235     1.669
[1776].in[2] (.names)                                            0.749     2.418
[1776].out[0] (.names)                                           0.235     2.653
n_n3508.in[2] (.names)                                           0.629     3.282
n_n3508.out[0] (.names)                                          0.235     3.517
n_n3919.D[0] (.latch)                                            0.000     3.517
data arrival time                                                          3.517

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.541


#Path 61
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3500.in[2] (.names)                                           0.486     1.874
n_n3500.out[0] (.names)                                          0.235     2.109
[1006].in[2] (.names)                                            0.575     2.685
[1006].out[0] (.names)                                           0.235     2.920
n_n3693.in[0] (.names)                                           0.312     3.231
n_n3693.out[0] (.names)                                          0.235     3.466
n_n4099.D[0] (.latch)                                            0.000     3.466
data arrival time                                                          3.466

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.466
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.490


#Path 62
Startpoint: n_n4142.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3936.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
n_n4142.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pv11_1_1_.in[1] (.names)                                         1.073     1.240
pv11_1_1_.out[0] (.names)                                        0.235     1.475
n_n3935.in[0] (.names)                                           1.738     3.212
n_n3935.out[0] (.names)                                          0.235     3.447
n_n3936.D[0] (.latch)                                            0.000     3.447
data arrival time                                                          3.447

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3936.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.447
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.471


#Path 63
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3978.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[999].in[2] (.names)                                             1.887     2.053
[999].out[0] (.names)                                            0.235     2.288
n_n3123.in[1] (.names)                                           0.921     3.210
n_n3123.out[0] (.names)                                          0.235     3.445
n_n3978.D[0] (.latch)                                            0.000     3.445
data arrival time                                                          3.445

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3978.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.468


#Path 64
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.575     0.575
nrq3_2.out[0] (.names)                                           0.235     0.810
[1155].in[3] (.names)                                            0.625     1.434
[1155].out[0] (.names)                                           0.235     1.669
[2023].in[2] (.names)                                            0.749     2.418
[2023].out[0] (.names)                                           0.235     2.653
n_n3181.in[2] (.names)                                           0.479     3.132
n_n3181.out[0] (.names)                                          0.235     3.367
n_n3858.D[0] (.latch)                                            0.000     3.367
data arrival time                                                          3.367

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.367
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.391


#Path 65
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3500.in[2] (.names)                                           0.486     1.874
n_n3500.out[0] (.names)                                          0.235     2.109
[1630].in[3] (.names)                                            0.654     2.764
[1630].out[0] (.names)                                           0.235     2.999
n_n3540.in[1] (.names)                                           0.100     3.099
n_n3540.out[0] (.names)                                          0.235     3.334
n_n4052.D[0] (.latch)                                            0.000     3.334
data arrival time                                                          3.334

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.357


#Path 66
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3451.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[999].in[2] (.names)                                             1.887     2.053
[999].out[0] (.names)                                            0.235     2.288
n_n3450.in[1] (.names)                                           0.772     3.061
n_n3450.out[0] (.names)                                          0.235     3.296
n_n3451.D[0] (.latch)                                            0.000     3.296
data arrival time                                                          3.296

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3451.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.319


#Path 67
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3974.in[1] (.names)                                           0.340     1.729
n_n3974.out[0] (.names)                                          0.235     1.964
[1128].in[1] (.names)                                            0.342     2.306
[1128].out[0] (.names)                                           0.235     2.541
n_n3168.in[2] (.names)                                           0.488     3.029
n_n3168.out[0] (.names)                                          0.235     3.264
n_n4222.D[0] (.latch)                                            0.000     3.264
data arrival time                                                          3.264

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.288


#Path 68
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3500.in[2] (.names)                                           0.486     1.874
n_n3500.out[0] (.names)                                          0.235     2.109
[2007].in[3] (.names)                                            0.576     2.686
[2007].out[0] (.names)                                           0.235     2.921
n_n3296.in[1] (.names)                                           0.100     3.021
n_n3296.out[0] (.names)                                          0.235     3.256
n_n4381.D[0] (.latch)                                            0.000     3.256
data arrival time                                                          3.256

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.256
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.279


#Path 69
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3500.in[2] (.names)                                           0.486     1.874
n_n3500.out[0] (.names)                                          0.235     2.109
[1006].in[2] (.names)                                            0.575     2.685
[1006].out[0] (.names)                                           0.235     2.920
n_n3104.in[0] (.names)                                           0.100     3.020
n_n3104.out[0] (.names)                                          0.235     3.255
n_n3865.D[0] (.latch)                                            0.000     3.255
data arrival time                                                          3.255

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.255
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.278


#Path 70
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4330.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[997].in[1] (.names)                                             1.915     2.081
[997].out[0] (.names)                                            0.235     2.316
n_n3021.in[1] (.names)                                           0.685     3.001
n_n3021.out[0] (.names)                                          0.235     3.236
n_n4330.D[0] (.latch)                                            0.000     3.236
data arrival time                                                          3.236

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4330.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.260


#Path 71
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[997].in[1] (.names)                                             1.915     2.081
[997].out[0] (.names)                                            0.235     2.316
n_n3490.in[1] (.names)                                           0.685     3.001
n_n3490.out[0] (.names)                                          0.235     3.236
n_n4224.D[0] (.latch)                                            0.000     3.236
data arrival time                                                          3.236

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4224.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.260


#Path 72
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4270.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[997].in[1] (.names)                                             1.915     2.081
[997].out[0] (.names)                                            0.235     2.316
n_n4081.in[1] (.names)                                           0.685     3.001
n_n4081.out[0] (.names)                                          0.235     3.236
n_n4270.D[0] (.latch)                                            0.000     3.236
data arrival time                                                          3.236

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4270.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.260


#Path 73
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[916].in[0] (.names)                                             0.982     0.982
[916].out[0] (.names)                                            0.235     1.217
[1363].in[1] (.names)                                            0.721     1.938
[1363].out[0] (.names)                                           0.235     2.173
[1362].in[3] (.names)                                            0.100     2.273
[1362].out[0] (.names)                                           0.235     2.508
n_n3552.in[3] (.names)                                           0.481     2.989
n_n3552.out[0] (.names)                                          0.235     3.224
n_n3934.D[0] (.latch)                                            0.000     3.224
data arrival time                                                          3.224

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.224
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.248


#Path 74
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n4126.in[1] (.names)                                           0.486     1.874
n_n4126.out[0] (.names)                                          0.235     2.109
[934].in[1] (.names)                                             0.100     2.209
[934].out[0] (.names)                                            0.235     2.444
n_n3166.in[2] (.names)                                           0.488     2.932
n_n3166.out[0] (.names)                                          0.235     3.167
n_n3475.D[0] (.latch)                                            0.000     3.167
data arrival time                                                          3.167

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.167
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.191


#Path 75
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n4126.in[1] (.names)                                           0.486     1.874
n_n4126.out[0] (.names)                                          0.235     2.109
[934].in[1] (.names)                                             0.100     2.209
[934].out[0] (.names)                                            0.235     2.444
n_n3382.in[2] (.names)                                           0.488     2.932
n_n3382.out[0] (.names)                                          0.235     3.167
n_n4366.D[0] (.latch)                                            0.000     3.167
data arrival time                                                          3.167

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.167
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.191


#Path 76
Startpoint: n_n3845.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
n_n3845.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[3] (.names)                                             0.594     0.761
[984].out[0] (.names)                                            0.235     0.996
n_n4357.in[3] (.names)                                           0.310     1.305
n_n4357.out[0] (.names)                                          0.235     1.540
[6349].in[1] (.names)                                            0.488     2.028
[6349].out[0] (.names)                                           0.235     2.263
[1477].in[2] (.names)                                            0.311     2.574
[1477].out[0] (.names)                                           0.235     2.809
n_n130.in[1] (.names)                                            0.100     2.909
n_n130.out[0] (.names)                                           0.235     3.144
n_n4045.D[0] (.latch)                                            0.000     3.144
data arrival time                                                          3.144

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.167


#Path 77
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4383.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1843].in[1] (.names)                                            1.915     2.081
[1843].out[0] (.names)                                           0.235     2.316
n_n3022.in[2] (.names)                                           0.586     2.903
n_n3022.out[0] (.names)                                          0.235     3.138
n_n4383.D[0] (.latch)                                            0.000     3.138
data arrival time                                                          3.138

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.161


#Path 78
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
[1075].in[3] (.names)                                            0.100     2.014
[1075].out[0] (.names)                                           0.235     2.249
n_n3236.in[2] (.names)                                           0.638     2.887
n_n3236.out[0] (.names)                                          0.235     3.122
n_n3237.D[0] (.latch)                                            0.000     3.122
data arrival time                                                          3.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.146


#Path 79
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3974.in[1] (.names)                                           0.340     1.729
n_n3974.out[0] (.names)                                          0.235     1.964
n_n3519.in[2] (.names)                                           0.920     2.884
n_n3519.out[0] (.names)                                          0.235     3.119
n_n3976.D[0] (.latch)                                            0.000     3.119
data arrival time                                                          3.119

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.119
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.142


#Path 80
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4182.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[997].in[1] (.names)                                             1.915     2.081
[997].out[0] (.names)                                            0.235     2.316
n_n3015.in[1] (.names)                                           0.560     2.876
n_n3015.out[0] (.names)                                          0.235     3.111
n_n4182.D[0] (.latch)                                            0.000     3.111
data arrival time                                                          3.111

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4182.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.111
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.134


#Path 81
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4159.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[997].in[1] (.names)                                             1.915     2.081
[997].out[0] (.names)                                            0.235     2.316
n_n3229.in[1] (.names)                                           0.560     2.876
n_n3229.out[0] (.names)                                          0.235     3.111
n_n4159.D[0] (.latch)                                            0.000     3.111
data arrival time                                                          3.111

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.111
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.134


#Path 82
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4160.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[997].in[1] (.names)                                             1.915     2.081
[997].out[0] (.names)                                            0.235     2.316
n_n3016.in[1] (.names)                                           0.560     2.876
n_n3016.out[0] (.names)                                          0.235     3.111
n_n4160.D[0] (.latch)                                            0.000     3.111
data arrival time                                                          3.111

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.111
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.134


#Path 83
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4251.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[997].in[1] (.names)                                             1.915     2.081
[997].out[0] (.names)                                            0.235     2.316
n_n3049.in[1] (.names)                                           0.536     2.852
n_n3049.out[0] (.names)                                          0.235     3.087
n_n4251.D[0] (.latch)                                            0.000     3.087
data arrival time                                                          3.087

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4251.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.087
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.111


#Path 84
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n4126.in[1] (.names)                                           0.486     1.874
n_n4126.out[0] (.names)                                          0.235     2.109
n_n4046.in[2] (.names)                                           0.713     2.823
n_n4046.out[0] (.names)                                          0.235     3.058
n_n4047.D[0] (.latch)                                            0.000     3.058
data arrival time                                                          3.058

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.081


#Path 85
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n4126.in[1] (.names)                                           0.486     1.874
n_n4126.out[0] (.names)                                          0.235     2.109
n_n3632.in[2] (.names)                                           0.713     2.823
n_n3632.out[0] (.names)                                          0.235     3.058
n_n3769.D[0] (.latch)                                            0.000     3.058
data arrival time                                                          3.058

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.081


#Path 86
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3854.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1574].in[2] (.names)                                            2.279     2.446
[1574].out[0] (.names)                                           0.235     2.681
n_n3853.in[2] (.names)                                           0.100     2.781
n_n3853.out[0] (.names)                                          0.235     3.016
n_n3854.D[0] (.latch)                                            0.000     3.016
data arrival time                                                          3.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3854.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.039


#Path 87
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4062.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[1271].in[2] (.names)                                            1.887     2.053
[1271].out[0] (.names)                                           0.235     2.288
n_n3122.in[2] (.names)                                           0.487     2.775
n_n3122.out[0] (.names)                                          0.235     3.010
n_n4062.D[0] (.latch)                                            0.000     3.010
data arrival time                                                          3.010

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4062.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.034


#Path 88
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3328.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[999].in[2] (.names)                                             1.887     2.053
[999].out[0] (.names)                                            0.235     2.288
n_n3327.in[1] (.names)                                           0.487     2.775
n_n3327.out[0] (.names)                                          0.235     3.010
n_n3328.D[0] (.latch)                                            0.000     3.010
data arrival time                                                          3.010

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3328.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.034


#Path 89
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.575     0.575
nrq3_2.out[0] (.names)                                           0.235     0.810
[1155].in[3] (.names)                                            0.625     1.434
[1155].out[0] (.names)                                           0.235     1.669
[1780].in[2] (.names)                                            0.769     2.438
[1780].out[0] (.names)                                           0.235     2.673
n_n3837.in[2] (.names)                                           0.100     2.773
n_n3837.out[0] (.names)                                          0.235     3.008
n_n3886.D[0] (.latch)                                            0.000     3.008
data arrival time                                                          3.008

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.032


#Path 90
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3572.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.575     0.575
nrq1_3.out[0] (.names)                                           0.235     0.810
[1267].in[3] (.names)                                            1.606     2.416
[1267].out[0] (.names)                                           0.235     2.651
n_n3571.in[3] (.names)                                           0.100     2.751
n_n3571.out[0] (.names)                                          0.235     2.986
n_n3572.D[0] (.latch)                                            0.000     2.986
data arrival time                                                          2.986

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3572.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.986
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.009


#Path 91
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3173.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.575     0.575
nrq1_3.out[0] (.names)                                           0.235     0.810
[1919].in[3] (.names)                                            1.606     2.416
[1919].out[0] (.names)                                           0.235     2.651
n_n3172.in[2] (.names)                                           0.100     2.751
n_n3172.out[0] (.names)                                          0.235     2.986
n_n3173.D[0] (.latch)                                            0.000     2.986
data arrival time                                                          2.986

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3173.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.986
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.009


#Path 92
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3061.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.575     0.575
nrq1_3.out[0] (.names)                                           0.235     0.810
[1786].in[3] (.names)                                            1.606     2.416
[1786].out[0] (.names)                                           0.235     2.651
n_n3060.in[2] (.names)                                           0.100     2.751
n_n3060.out[0] (.names)                                          0.235     2.986
n_n3061.D[0] (.latch)                                            0.000     2.986
data arrival time                                                          2.986

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3061.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.986
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.009


#Path 93
Startpoint: n_n3845.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
n_n3845.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[3] (.names)                                             0.594     0.761
[984].out[0] (.names)                                            0.235     0.996
n_n4357.in[3] (.names)                                           0.310     1.305
n_n4357.out[0] (.names)                                          0.235     1.540
[6349].in[1] (.names)                                            0.488     2.028
[6349].out[0] (.names)                                           0.235     2.263
n_n3355.in[3] (.names)                                           0.480     2.743
n_n3355.out[0] (.names)                                          0.235     2.978
n_n3557.D[0] (.latch)                                            0.000     2.978
data arrival time                                                          2.978

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.002


#Path 94
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3974.in[1] (.names)                                           0.340     1.729
n_n3974.out[0] (.names)                                          0.235     1.964
n_n3018.in[2] (.names)                                           0.773     2.737
n_n3018.out[0] (.names)                                          0.235     2.972
n_n3688.D[0] (.latch)                                            0.000     2.972
data arrival time                                                          2.972

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.972
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.996


#Path 95
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3974.in[1] (.names)                                           0.340     1.729
n_n3974.out[0] (.names)                                          0.235     1.964
n_n3607.in[2] (.names)                                           0.773     2.737
n_n3607.out[0] (.names)                                          0.235     2.972
n_n3608.D[0] (.latch)                                            0.000     2.972
data arrival time                                                          2.972

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.972
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.996


#Path 96
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n4126.in[1] (.names)                                           0.486     1.874
n_n4126.out[0] (.names)                                          0.235     2.109
n_n3289.in[2] (.names)                                           0.599     2.709
n_n3289.out[0] (.names)                                          0.235     2.944
n_n3901.D[0] (.latch)                                            0.000     2.944
data arrival time                                                          2.944

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.944
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.967


#Path 97
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n4126.in[1] (.names)                                           0.486     1.874
n_n4126.out[0] (.names)                                          0.235     2.109
n_n4124.in[2] (.names)                                           0.599     2.709
n_n4124.out[0] (.names)                                          0.235     2.944
n_n4125.D[0] (.latch)                                            0.000     2.944
data arrival time                                                          2.944

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.944
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.967


#Path 98
Startpoint: n_n3845.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
n_n3845.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[3] (.names)                                             0.594     0.761
[984].out[0] (.names)                                            0.235     0.996
n_n4357.in[3] (.names)                                           0.310     1.305
n_n4357.out[0] (.names)                                          0.235     1.540
[6349].in[1] (.names)                                            0.488     2.028
[6349].out[0] (.names)                                           0.235     2.263
[1565].in[3] (.names)                                            0.100     2.363
[1565].out[0] (.names)                                           0.235     2.598
n_n131.in[0] (.names)                                            0.100     2.698
n_n131.out[0] (.names)                                           0.235     2.933
n_n4057.D[0] (.latch)                                            0.000     2.933
data arrival time                                                          2.933

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.933
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.957


#Path 99
Startpoint: n_n3845.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
n_n3845.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[3] (.names)                                             0.594     0.761
[984].out[0] (.names)                                            0.235     0.996
n_n4357.in[3] (.names)                                           0.310     1.305
n_n4357.out[0] (.names)                                          0.235     1.540
[6349].in[1] (.names)                                            0.488     2.028
[6349].out[0] (.names)                                           0.235     2.263
[1068].in[3] (.names)                                            0.100     2.363
[1068].out[0] (.names)                                           0.235     2.598
n_n3473.in[2] (.names)                                           0.100     2.698
n_n3473.out[0] (.names)                                          0.235     2.933
n_n4056.D[0] (.latch)                                            0.000     2.933
data arrival time                                                          2.933

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.933
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.957


#Path 100
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.652     0.819
[6265].out[0] (.names)                                           0.235     1.054
n_n4367.in[2] (.names)                                           0.100     1.154
n_n4367.out[0] (.names)                                          0.235     1.389
n_n3974.in[1] (.names)                                           0.340     1.729
n_n3974.out[0] (.names)                                          0.235     1.964
[1128].in[1] (.names)                                            0.342     2.306
[1128].out[0] (.names)                                           0.235     2.541
n_n3309.in[2] (.names)                                           0.100     2.641
n_n3309.out[0] (.names)                                          0.235     2.876
n_n4392.D[0] (.latch)                                            0.000     2.876
data arrival time                                                          2.876

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.876
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.900


#End of timing report
