Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Aug  6 16:28:03 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             629 |          285 |
| No           | No                    | Yes                    |              12 |            7 |
| No           | Yes                   | No                     |              38 |           11 |
| Yes          | No                    | No                     |              54 |           23 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |              22 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------+------------------------------+------------------+----------------+--------------+
|         Clock Signal         |            Enable Signal            |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------------+------------------------------+------------------+----------------+--------------+
|  seg_clk/counter_reg[15]_0   |                                     | rst_IBUF                     |                1 |              2 |         2.00 |
|  clk_60hz_BUFG               | game/active_x[3]_i_1_n_0            |                              |                1 |              4 |         4.00 |
|  clk_60hz_BUFG               | game/FSM_onehot_gm_state[4]_i_1_n_0 | rst_IBUF                     |                3 |              6 |         2.00 |
| ~vga_clk/counter_reg[1]_0[0] |                                     | rst_IBUF                     |                6 |             10 |         1.67 |
| ~vga_clk/counter_reg[1]_0[0] | dsply/v_count[9]_i_1_n_0            | rst_IBUF                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG               |                                     |                              |                6 |             14 |         2.33 |
|  clk_60hz_BUFG               | game/shape_map[15]_i_1_n_0          |                              |                7 |             15 |         2.14 |
|  clk_60hz_BUFG               | game/gm_score[15]_i_2_n_0           | game/gm_score[15]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG               |                                     | seg_clk/counter[16]_i_1_n_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG               |                                     | game_clk/counter[20]_i_1_n_0 |                6 |             21 |         3.50 |
|  clk_60hz_BUFG               | game/active_y[4]_i_1_n_0            |                              |               15 |             35 |         2.33 |
|  clk_60hz_BUFG               |                                     |                              |              279 |            615 |         2.20 |
+------------------------------+-------------------------------------+------------------------------+------------------+----------------+--------------+


