{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554369589971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554369589986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:19:49 2019 " "Processing started: Thu Apr 04 11:19:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554369589986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369589986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off real_time_clock_board -c real_time_clock_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off real_time_clock_board -c real_time_clock_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369589986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554369591739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554369591739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_time_clock_board.v 6 6 " "Found 6 design units, including 6 entities, in source file real_time_clock_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 real_time_clock_board " "Found entity 1: real_time_clock_board" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369610133 ""} { "Info" "ISGN_ENTITY_NAME" "2 setTime " "Found entity 2: setTime" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369610133 ""} { "Info" "ISGN_ENTITY_NAME" "3 delay " "Found entity 3: delay" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369610133 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_modulo_k " "Found entity 4: counter_modulo_k" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369610133 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_mod_M " "Found entity 5: counter_mod_M" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369610133 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_hex_10 " "Found entity 6: decoder_hex_10" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369610133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369610133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "real_time_clock_board " "Elaborating entity \"real_time_clock_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554369610297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setTime setTime:e1 " "Elaborating entity \"setTime\" for hierarchy \"setTime:e1\"" {  } { { "real_time_clock_board.v" "e1" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369610302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 real_time_clock_board.v(42) " "Verilog HDL assignment warning at real_time_clock_board.v(42): truncated value with size 32 to match size of target (4)" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554369610304 "|real_time_clock_board|setTime:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 real_time_clock_board.v(43) " "Verilog HDL assignment warning at real_time_clock_board.v(43): truncated value with size 32 to match size of target (4)" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554369610304 "|real_time_clock_board|setTime:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:ex1 " "Elaborating entity \"delay\" for hierarchy \"delay:ex1\"" {  } { { "real_time_clock_board.v" "ex1" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369610309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_M delay:ex1\|counter_mod_M:count0 " "Elaborating entity \"counter_mod_M\" for hierarchy \"delay:ex1\|counter_mod_M:count0\"" {  } { { "real_time_clock_board.v" "count0" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369610312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_M delay:ex1\|counter_mod_M:count1 " "Elaborating entity \"counter_mod_M\" for hierarchy \"delay:ex1\|counter_mod_M:count1\"" {  } { { "real_time_clock_board.v" "count1" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369610316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k counter_modulo_k:ex2 " "Elaborating entity \"counter_modulo_k\" for hierarchy \"counter_modulo_k:ex2\"" {  } { { "real_time_clock_board.v" "ex2" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369610320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k counter_modulo_k:ex5 " "Elaborating entity \"counter_modulo_k\" for hierarchy \"counter_modulo_k:ex5\"" {  } { { "real_time_clock_board.v" "ex5" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369610326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 real_time_clock_board.v(78) " "Verilog HDL assignment warning at real_time_clock_board.v(78): truncated value with size 4 to match size of target (3)" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554369610327 "|real_time_clock_board|counter_modulo_k:ex5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_hex_10 decoder_hex_10:ex8 " "Elaborating entity \"decoder_hex_10\" for hierarchy \"decoder_hex_10:ex8\"" {  } { { "real_time_clock_board.v" "ex8" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369610332 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610364 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610364 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610364 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610366 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610366 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554369610366 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554369610366 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setTime:e1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setTime:e1\|Mod0\"" {  } { { "real_time_clock_board.v" "Mod0" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554369610936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setTime:e1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setTime:e1\|Div0\"" {  } { { "real_time_clock_board.v" "Div0" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554369610936 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554369610936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "setTime:e1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"setTime:e1\|lpm_divide:Mod0\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369611073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "setTime:e1\|lpm_divide:Mod0 " "Instantiated megafunction \"setTime:e1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554369611073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554369611073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554369611073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554369611073 ""}  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554369611073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369611163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369611163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369611214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369611214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369611273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369611273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "setTime:e1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"setTime:e1\|lpm_divide:Div0\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369611305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "setTime:e1\|lpm_divide:Div0 " "Instantiated megafunction \"setTime:e1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554369611305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554369611305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554369611305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554369611305 ""}  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554369611305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369611424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369611424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369611475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369611475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554369611565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369611565 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554369611863 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex2\|Q\[0\] counter_modulo_k:ex2\|Q\[0\]~_emulated counter_modulo_k:ex2\|Q\[0\]~1 " "Register \"counter_modulo_k:ex2\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex2\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex2\|Q\[0\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex2|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex2\|Q\[1\] counter_modulo_k:ex2\|Q\[1\]~_emulated counter_modulo_k:ex2\|Q\[1\]~5 " "Register \"counter_modulo_k:ex2\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex2\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex2\|Q\[1\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex2|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex2\|Q\[2\] counter_modulo_k:ex2\|Q\[2\]~_emulated counter_modulo_k:ex2\|Q\[2\]~9 " "Register \"counter_modulo_k:ex2\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex2\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex2\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex2|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex2\|Q\[3\] counter_modulo_k:ex2\|Q\[3\]~_emulated counter_modulo_k:ex2\|Q\[3\]~13 " "Register \"counter_modulo_k:ex2\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex2\|Q\[3\]~_emulated\" and latch \"counter_modulo_k:ex2\|Q\[3\]~13\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex2|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex3\|Q\[0\] counter_modulo_k:ex3\|Q\[0\]~_emulated counter_modulo_k:ex3\|Q\[0\]~1 " "Register \"counter_modulo_k:ex3\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex3\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex3\|Q\[0\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex3|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex3\|Q\[1\] counter_modulo_k:ex3\|Q\[1\]~_emulated counter_modulo_k:ex3\|Q\[1\]~5 " "Register \"counter_modulo_k:ex3\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex3\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex3\|Q\[1\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex3|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex3\|Q\[2\] counter_modulo_k:ex3\|Q\[2\]~_emulated counter_modulo_k:ex3\|Q\[2\]~9 " "Register \"counter_modulo_k:ex3\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex3\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex3\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex3|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex3\|Q\[3\] counter_modulo_k:ex3\|Q\[3\]~_emulated counter_modulo_k:ex3\|Q\[3\]~13 " "Register \"counter_modulo_k:ex3\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex3\|Q\[3\]~_emulated\" and latch \"counter_modulo_k:ex3\|Q\[3\]~13\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex3|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex4\|Q\[0\] counter_modulo_k:ex4\|Q\[0\]~_emulated counter_modulo_k:ex4\|Q\[0\]~1 " "Register \"counter_modulo_k:ex4\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex4\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex4\|Q\[0\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex4|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex4\|Q\[1\] counter_modulo_k:ex4\|Q\[1\]~_emulated counter_modulo_k:ex4\|Q\[1\]~5 " "Register \"counter_modulo_k:ex4\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex4\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex4\|Q\[1\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex4|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex4\|Q\[2\] counter_modulo_k:ex4\|Q\[2\]~_emulated counter_modulo_k:ex4\|Q\[2\]~9 " "Register \"counter_modulo_k:ex4\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex4\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex4\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex4|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex4\|Q\[3\] counter_modulo_k:ex4\|Q\[3\]~_emulated counter_modulo_k:ex4\|Q\[3\]~13 " "Register \"counter_modulo_k:ex4\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex4\|Q\[3\]~_emulated\" and latch \"counter_modulo_k:ex4\|Q\[3\]~13\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex4|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex5\|Q\[1\] counter_modulo_k:ex5\|Q\[1\]~_emulated counter_modulo_k:ex5\|Q\[1\]~1 " "Register \"counter_modulo_k:ex5\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex5\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex5\|Q\[1\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex5|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex5\|Q\[0\] counter_modulo_k:ex5\|Q\[0\]~_emulated counter_modulo_k:ex5\|Q\[0\]~5 " "Register \"counter_modulo_k:ex5\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex5\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex5\|Q\[0\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex5|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex5\|Q\[2\] counter_modulo_k:ex5\|Q\[2\]~_emulated counter_modulo_k:ex5\|Q\[2\]~9 " "Register \"counter_modulo_k:ex5\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex5\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex5\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex5|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex6\|Q\[0\] counter_modulo_k:ex6\|Q\[0\]~_emulated counter_modulo_k:ex6\|Q\[0\]~1 " "Register \"counter_modulo_k:ex6\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex6\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex6\|Q\[0\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex6|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex6\|Q\[1\] counter_modulo_k:ex6\|Q\[1\]~_emulated counter_modulo_k:ex6\|Q\[1\]~5 " "Register \"counter_modulo_k:ex6\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex6\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex6\|Q\[1\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex6|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex6\|Q\[2\] counter_modulo_k:ex6\|Q\[2\]~_emulated counter_modulo_k:ex6\|Q\[2\]~9 " "Register \"counter_modulo_k:ex6\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex6\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex6\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex6|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex6\|Q\[3\] counter_modulo_k:ex6\|Q\[3\]~_emulated counter_modulo_k:ex6\|Q\[3\]~13 " "Register \"counter_modulo_k:ex6\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex6\|Q\[3\]~_emulated\" and latch \"counter_modulo_k:ex6\|Q\[3\]~13\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex6|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex7\|Q\[1\] counter_modulo_k:ex7\|Q\[1\]~_emulated counter_modulo_k:ex7\|Q\[1\]~1 " "Register \"counter_modulo_k:ex7\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex7\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex7\|Q\[1\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex7|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex7\|Q\[0\] counter_modulo_k:ex7\|Q\[0\]~_emulated counter_modulo_k:ex7\|Q\[0\]~5 " "Register \"counter_modulo_k:ex7\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex7\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex7\|Q\[0\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex7|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex7\|Q\[2\] counter_modulo_k:ex7\|Q\[2\]~_emulated counter_modulo_k:ex7\|Q\[2\]~9 " "Register \"counter_modulo_k:ex7\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex7\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex7\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554369611882 "|real_time_clock_board|counter_modulo_k:ex7|Q[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1554369611882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554369612135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554369612728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554369612728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554369612840 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554369612840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554369612840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554369612840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554369612867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:20:12 2019 " "Processing ended: Thu Apr 04 11:20:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554369612867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554369612867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554369612867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554369612867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554369614756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554369614771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:20:14 2019 " "Processing started: Thu Apr 04 11:20:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554369614771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554369614771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off real_time_clock_board -c real_time_clock_board " "Command: quartus_fit --read_settings_files=off --write_settings_files=off real_time_clock_board -c real_time_clock_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554369614772 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1554369615172 ""}
{ "Info" "0" "" "Project  = real_time_clock_board" {  } {  } 0 0 "Project  = real_time_clock_board" 0 0 "Fitter" 0 0 1554369615173 ""}
{ "Info" "0" "" "Revision = real_time_clock_board" {  } {  } 0 0 "Revision = real_time_clock_board" 0 0 "Fitter" 0 0 1554369615173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554369615390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554369615390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "real_time_clock_board 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"real_time_clock_board\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554369615407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554369615506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554369615506 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554369616122 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554369616183 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554369617206 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1554369633763 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 19 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 19 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1554369633977 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1554369633977 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554369633978 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554369633985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554369633985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554369633987 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554369633988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554369633988 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554369633988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554369633989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554369633989 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554369633989 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554369634138 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1554369634138 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554369634150 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1554369646198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "real_time_clock_board.sdc " "Synopsys Design Constraints File file not found: 'real_time_clock_board.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554369646199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554369646200 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[0\]~2  from: datac  to: combout " "Cell: ex2\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[1\]~6  from: datac  to: combout " "Cell: ex2\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[2\]~10  from: datac  to: combout " "Cell: ex2\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[3\]~14  from: datac  to: combout " "Cell: ex2\|Q\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[0\]~2  from: datac  to: combout " "Cell: ex3\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[1\]~6  from: datac  to: combout " "Cell: ex3\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[2\]~10  from: datac  to: combout " "Cell: ex3\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[3\]~14  from: datac  to: combout " "Cell: ex3\|Q\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[0\]~2  from: datac  to: combout " "Cell: ex4\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[1\]~6  from: datac  to: combout " "Cell: ex4\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[2\]~10  from: datac  to: combout " "Cell: ex4\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[3\]~14  from: datac  to: combout " "Cell: ex4\|Q\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[0\]~6  from: datac  to: combout " "Cell: ex5\|Q\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[1\]~2  from: datac  to: combout " "Cell: ex5\|Q\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[2\]~10  from: datac  to: combout " "Cell: ex5\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[0\]~2  from: datac  to: combout " "Cell: ex6\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[1\]~6  from: datac  to: combout " "Cell: ex6\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[2\]~10  from: datac  to: combout " "Cell: ex6\|Q\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[3\]~14  from: datac  to: combout " "Cell: ex6\|Q\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369646204 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1554369646204 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554369646207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554369646208 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554369646209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554369646219 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1554369646441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554369650419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554369655530 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554369658999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554369658999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554369660886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "D:/Projects/SW/ps6/zad3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554369671522 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554369671522 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1554369692025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554369699306 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554369699306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554369699311 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.76 " "Total time spent on timing analysis during the Fitter is 1.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554369702069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554369702123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554369703061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554369703061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554369703975 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554369709947 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1554369710393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/SW/ps6/zad3/output_files/real_time_clock_board.fit.smsg " "Generated suppressed messages file D:/Projects/SW/ps6/zad3/output_files/real_time_clock_board.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554369710536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 201 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6295 " "Peak virtual memory: 6295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554369711314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:21:51 2019 " "Processing ended: Thu Apr 04 11:21:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554369711314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554369711314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554369711314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554369711314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554369712963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554369712979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:21:52 2019 " "Processing started: Thu Apr 04 11:21:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554369712979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554369712979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off real_time_clock_board -c real_time_clock_board " "Command: quartus_asm --read_settings_files=off --write_settings_files=off real_time_clock_board -c real_time_clock_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554369712979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1554369714591 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554369722965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554369723550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:22:03 2019 " "Processing ended: Thu Apr 04 11:22:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554369723550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554369723550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554369723550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554369723550 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554369724292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554369725428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554369725442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:22:04 2019 " "Processing started: Thu Apr 04 11:22:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554369725442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369725442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta real_time_clock_board -c real_time_clock_board " "Command: quartus_sta real_time_clock_board -c real_time_clock_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369725442 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1554369725829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369727831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369727832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369727925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369727925 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728699 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "real_time_clock_board.sdc " "Synopsys Design Constraints File file not found: 'real_time_clock_board.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728750 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554369728752 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:ex1\|counter_mod_M:count1\|Q\[0\] delay:ex1\|counter_mod_M:count1\|Q\[0\] " "create_clock -period 1.000 -name delay:ex1\|counter_mod_M:count1\|Q\[0\] delay:ex1\|counter_mod_M:count1\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554369728752 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554369728752 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554369728752 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554369728752 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728752 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[0\]~2  from: datad  to: combout " "Cell: ex2\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[1\]~6  from: dataa  to: combout " "Cell: ex2\|Q\[1\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[2\]~10  from: datad  to: combout " "Cell: ex2\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[3\]~14  from: datad  to: combout " "Cell: ex2\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[0\]~2  from: datac  to: combout " "Cell: ex3\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[1\]~6  from: datac  to: combout " "Cell: ex3\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[2\]~10  from: datad  to: combout " "Cell: ex3\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[3\]~14  from: datad  to: combout " "Cell: ex3\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[0\]~2  from: datad  to: combout " "Cell: ex4\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[1\]~6  from: datac  to: combout " "Cell: ex4\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[2\]~10  from: datad  to: combout " "Cell: ex4\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[3\]~14  from: datad  to: combout " "Cell: ex4\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[0\]~6  from: datad  to: combout " "Cell: ex5\|Q\[0\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[1\]~2  from: datac  to: combout " "Cell: ex5\|Q\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[2\]~10  from: datad  to: combout " "Cell: ex5\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[0\]~2  from: datab  to: combout " "Cell: ex6\|Q\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[1\]~6  from: datad  to: combout " "Cell: ex6\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[2\]~10  from: datad  to: combout " "Cell: ex6\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[3\]~14  from: datad  to: combout " "Cell: ex6\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369728755 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728755 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728762 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1554369728763 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554369728788 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554369728830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.271 " "Worst-case setup slack is -8.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.271             -58.863 KEY\[1\]  " "   -8.271             -58.863 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.108             -31.826 KEY\[2\]  " "   -7.108             -31.826 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.991             -14.916 KEY\[3\]  " "   -4.991             -14.916 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.746             -14.982 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -3.746             -14.982 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.605             -88.009 CLOCK_50  " "   -3.605             -88.009 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.459 " "Worst-case hold slack is -2.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.459             -14.213 KEY\[2\]  " "   -2.459             -14.213 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.912             -11.220 KEY\[1\]  " "   -1.912             -11.220 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164              -2.246 KEY\[3\]  " "   -1.164              -2.246 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 CLOCK_50  " "    0.393               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "    0.738               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.999 " "Worst-case recovery slack is -4.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.999             -14.991 KEY\[3\]  " "   -4.999             -14.991 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.560             -34.638 KEY\[1\]  " "   -4.560             -34.638 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.340             -30.043 KEY\[2\]  " "   -4.340             -30.043 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.365              -9.452 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -2.365              -9.452 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.069 " "Worst-case removal slack is 1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "    1.069               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.368               0.000 KEY\[2\]  " "    1.368               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.619               0.000 KEY\[1\]  " "    1.619               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.758               0.000 KEY\[3\]  " "    1.758               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.338 " "Worst-case minimum pulse width slack is -1.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.338             -23.182 KEY\[2\]  " "   -1.338             -23.182 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012             -28.493 KEY\[1\]  " "   -1.012             -28.493 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960             -12.200 KEY\[3\]  " "   -0.960             -12.200 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441             -18.511 CLOCK_50  " "   -0.441             -18.511 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.416 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -0.394              -2.416 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369728869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728869 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554369728891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369728937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730704 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[0\]~2  from: datad  to: combout " "Cell: ex2\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[1\]~6  from: dataa  to: combout " "Cell: ex2\|Q\[1\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[2\]~10  from: datad  to: combout " "Cell: ex2\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[3\]~14  from: datad  to: combout " "Cell: ex2\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[0\]~2  from: datac  to: combout " "Cell: ex3\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[1\]~6  from: datac  to: combout " "Cell: ex3\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[2\]~10  from: datad  to: combout " "Cell: ex3\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[3\]~14  from: datad  to: combout " "Cell: ex3\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[0\]~2  from: datad  to: combout " "Cell: ex4\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[1\]~6  from: datac  to: combout " "Cell: ex4\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[2\]~10  from: datad  to: combout " "Cell: ex4\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[3\]~14  from: datad  to: combout " "Cell: ex4\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[0\]~6  from: datad  to: combout " "Cell: ex5\|Q\[0\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[1\]~2  from: datac  to: combout " "Cell: ex5\|Q\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[2\]~10  from: datad  to: combout " "Cell: ex5\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[0\]~2  from: datab  to: combout " "Cell: ex6\|Q\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[1\]~6  from: datad  to: combout " "Cell: ex6\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[2\]~10  from: datad  to: combout " "Cell: ex6\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[3\]~14  from: datad  to: combout " "Cell: ex6\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369730814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554369730841 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.021 " "Worst-case setup slack is -8.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.021             -56.732 KEY\[1\]  " "   -8.021             -56.732 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.784             -30.550 KEY\[2\]  " "   -6.784             -30.550 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.939             -14.748 KEY\[3\]  " "   -4.939             -14.748 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.873             -15.149 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -3.873             -15.149 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.712             -85.905 CLOCK_50  " "   -3.712             -85.905 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.373 " "Worst-case hold slack is -2.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.373             -13.502 KEY\[2\]  " "   -2.373             -13.502 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831             -10.769 KEY\[1\]  " "   -1.831             -10.769 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.182              -2.284 KEY\[3\]  " "   -1.182              -2.284 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 CLOCK_50  " "    0.391               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "    0.854               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.793 " "Worst-case recovery slack is -4.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.793             -14.374 KEY\[3\]  " "   -4.793             -14.374 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.388             -32.938 KEY\[1\]  " "   -4.388             -32.938 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.115             -28.478 KEY\[2\]  " "   -4.115             -28.478 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366              -9.454 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -2.366              -9.454 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.078 " "Worst-case removal slack is 1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "    1.078               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.166               0.000 KEY\[2\]  " "    1.166               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390               0.000 KEY\[1\]  " "    1.390               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.534               0.000 KEY\[3\]  " "    1.534               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.299 " "Worst-case minimum pulse width slack is -1.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.299             -22.878 KEY\[2\]  " "   -1.299             -22.878 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043             -28.953 KEY\[1\]  " "   -1.043             -28.953 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953             -12.864 KEY\[3\]  " "   -0.953             -12.864 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449             -20.329 CLOCK_50  " "   -0.449             -20.329 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.440 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -0.394              -2.440 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369730873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369730873 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554369730893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369731110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732652 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[0\]~2  from: datad  to: combout " "Cell: ex2\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[1\]~6  from: dataa  to: combout " "Cell: ex2\|Q\[1\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[2\]~10  from: datad  to: combout " "Cell: ex2\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[3\]~14  from: datad  to: combout " "Cell: ex2\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[0\]~2  from: datac  to: combout " "Cell: ex3\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[1\]~6  from: datac  to: combout " "Cell: ex3\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[2\]~10  from: datad  to: combout " "Cell: ex3\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[3\]~14  from: datad  to: combout " "Cell: ex3\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[0\]~2  from: datad  to: combout " "Cell: ex4\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[1\]~6  from: datac  to: combout " "Cell: ex4\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[2\]~10  from: datad  to: combout " "Cell: ex4\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[3\]~14  from: datad  to: combout " "Cell: ex4\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[0\]~6  from: datad  to: combout " "Cell: ex5\|Q\[0\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[1\]~2  from: datac  to: combout " "Cell: ex5\|Q\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[2\]~10  from: datad  to: combout " "Cell: ex5\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[0\]~2  from: datab  to: combout " "Cell: ex6\|Q\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[1\]~6  from: datad  to: combout " "Cell: ex6\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[2\]~10  from: datad  to: combout " "Cell: ex6\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[3\]~14  from: datad  to: combout " "Cell: ex6\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369732747 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554369732758 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.629 " "Worst-case setup slack is -5.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.629             -41.557 KEY\[1\]  " "   -5.629             -41.557 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.038             -21.845 KEY\[2\]  " "   -5.038             -21.845 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.560             -10.666 KEY\[3\]  " "   -3.560             -10.666 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.373              -9.058 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -2.373              -9.058 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.346             -37.868 CLOCK_50  " "   -2.346             -37.868 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.455 " "Worst-case hold slack is -1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455              -8.887 KEY\[2\]  " "   -1.455              -8.887 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207              -7.657 KEY\[1\]  " "   -1.207              -7.657 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760              -1.661 KEY\[3\]  " "   -0.760              -1.661 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "    0.088               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 CLOCK_50  " "    0.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.941 " "Worst-case recovery slack is -3.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.941             -11.821 KEY\[3\]  " "   -3.941             -11.821 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.619             -28.108 KEY\[1\]  " "   -3.619             -28.108 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.590             -24.512 KEY\[2\]  " "   -3.590             -24.512 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598              -6.390 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -1.598              -6.390 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "    0.324               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 KEY\[2\]  " "    0.875               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 KEY\[1\]  " "    1.026               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 KEY\[3\]  " "    1.168               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.879 " "Worst-case minimum pulse width slack is -0.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879             -14.113 KEY\[2\]  " "   -0.879             -14.113 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -8.176 KEY\[3\]  " "   -0.665              -8.176 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649             -17.853 KEY\[1\]  " "   -0.649             -17.853 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -3.464 CLOCK_50  " "   -0.462              -3.464 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.126 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -0.033              -0.126 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369732793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369732793 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554369732816 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[0\]~2  from: datad  to: combout " "Cell: ex2\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[1\]~6  from: dataa  to: combout " "Cell: ex2\|Q\[1\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[2\]~10  from: datad  to: combout " "Cell: ex2\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex2\|Q\[3\]~14  from: datad  to: combout " "Cell: ex2\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[0\]~2  from: datac  to: combout " "Cell: ex3\|Q\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[1\]~6  from: datac  to: combout " "Cell: ex3\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[2\]~10  from: datad  to: combout " "Cell: ex3\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex3\|Q\[3\]~14  from: datad  to: combout " "Cell: ex3\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[0\]~2  from: datad  to: combout " "Cell: ex4\|Q\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[1\]~6  from: datac  to: combout " "Cell: ex4\|Q\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[2\]~10  from: datad  to: combout " "Cell: ex4\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex4\|Q\[3\]~14  from: datad  to: combout " "Cell: ex4\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[0\]~6  from: datad  to: combout " "Cell: ex5\|Q\[0\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[1\]~2  from: datac  to: combout " "Cell: ex5\|Q\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex5\|Q\[2\]~10  from: datad  to: combout " "Cell: ex5\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[0\]~2  from: datab  to: combout " "Cell: ex6\|Q\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[1\]~6  from: datad  to: combout " "Cell: ex6\|Q\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[2\]~10  from: datad  to: combout " "Cell: ex6\|Q\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ex6\|Q\[3\]~14  from: datad  to: combout " "Cell: ex6\|Q\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554369733042 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369733042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369733047 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554369733052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369733052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.071 " "Worst-case setup slack is -5.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.071             -37.160 KEY\[1\]  " "   -5.071             -37.160 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.494             -19.668 KEY\[2\]  " "   -4.494             -19.668 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.173              -9.510 KEY\[3\]  " "   -3.173              -9.510 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.302              -8.898 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -2.302              -8.898 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927             -32.412 CLOCK_50  " "   -1.927             -32.412 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369733057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.362 " "Worst-case hold slack is -1.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.362              -8.277 KEY\[2\]  " "   -1.362              -8.277 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.109              -7.072 KEY\[1\]  " "   -1.109              -7.072 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -1.712 KEY\[3\]  " "   -0.766              -1.712 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "    0.172               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 CLOCK_50  " "    0.202               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369733066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.469 " "Worst-case recovery slack is -3.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.469             -10.405 KEY\[3\]  " "   -3.469             -10.405 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -24.776 KEY\[1\]  " "   -3.210             -24.776 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.135             -21.462 KEY\[2\]  " "   -3.135             -21.462 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.595              -6.376 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -1.595              -6.376 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369733073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.347 " "Worst-case removal slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "    0.347               0.000 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 KEY\[2\]  " "    0.678               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 KEY\[1\]  " "    0.808               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 KEY\[3\]  " "    0.916               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369733081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.841 " "Worst-case minimum pulse width slack is -0.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841             -13.230 KEY\[2\]  " "   -0.841             -13.230 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646             -16.807 KEY\[1\]  " "   -0.646             -16.807 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.638              -7.728 KEY\[3\]  " "   -0.638              -7.728 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453              -3.412 CLOCK_50  " "   -0.453              -3.412 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.024 delay:ex1\|counter_mod_M:count1\|Q\[0\]  " "   -0.007              -0.024 delay:ex1\|counter_mod_M:count1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554369733085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369733085 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369735623 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369735630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5132 " "Peak virtual memory: 5132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554369735726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:22:15 2019 " "Processing ended: Thu Apr 04 11:22:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554369735726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554369735726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554369735726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369735726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554369737242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554369737256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:22:17 2019 " "Processing started: Thu Apr 04 11:22:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554369737256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554369737256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off real_time_clock_board -c real_time_clock_board " "Command: quartus_eda --read_settings_files=off --write_settings_files=off real_time_clock_board -c real_time_clock_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554369737257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1554369739897 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1554369739983 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "real_time_clock_board.vo D:/Projects/SW/ps6/zad3/simulation/modelsim/ simulation " "Generated file real_time_clock_board.vo in folder \"D:/Projects/SW/ps6/zad3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554369740275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554369740368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:22:20 2019 " "Processing ended: Thu Apr 04 11:22:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554369740368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554369740368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554369740368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554369740368 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 267 s " "Quartus Prime Full Compilation was successful. 0 errors, 267 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554369741124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554370343560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554370343575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:32:23 2019 " "Processing started: Thu Apr 04 11:32:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554370343575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554370343575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp real_time_clock_board -c real_time_clock_board --netlist_type=sgate " "Command: quartus_npp real_time_clock_board -c real_time_clock_board --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554370343575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1554370343980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554370344026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:32:24 2019 " "Processing ended: Thu Apr 04 11:32:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554370344026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554370344026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554370344026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554370344026 ""}
