arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.22                 	     	0.00           	4852        	1        	0.00          	-1          	-1          	29768      	-1      	-1         	1      	2     	-1          	-1      	aed1b2472   	success   	10804      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	3                          	3                                 	56                         	48                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.20                 	     	0.00           	4952        	1        	0.00          	-1          	-1          	29640      	-1      	-1         	1      	2     	-1          	-1      	aed1b2472   	success   	10912      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	5                	1                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	1                                	3                          	3                                 	73                         	60                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	3.92                 	     	0.22           	53144       	2        	1.01          	-1          	-1          	52728      	-1      	-1         	155    	5     	-1          	-1      	aed1b2472   	success   	23704      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.04     	22                   	0.19      	1.10064       	-11.3943            	-1.10064            	8             	62               	14                                    	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.15                     	64                         	13                               	48                         	55                                	1792                       	824                      	1.16775            	-14.6949 	-1.16775 	0        	0        	158426.                     	704.117                        	0.01                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	4.05                 	     	0.25           	53292       	2        	1.08          	-1          	-1          	52800      	-1      	-1         	155    	5     	-1          	-1      	aed1b2472   	success   	23896      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.04     	29                   	0.17      	1.12405       	-11.8425            	-1.12405            	8             	83               	18                                    	9.10809e+06           	8.35357e+06          	137721.                          	612.093                             	0.27                     	75                         	9                                	58                         	78                                	4126                       	1834                     	1.43734            	-14.0834 	-1.43734 	-2.72102 	-0.21284 	165917.                     	737.409                        	0.01                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.28                 	     	0.00           	5368        	1        	0.01          	-1          	-1          	29760      	-1      	-1         	1      	2     	0           	0       	aed1b2472   	success   	16980      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	3                          	3                                 	56                         	48                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.28                 	     	0.01           	5392        	1        	0.00          	-1          	-1          	29704      	-1      	-1         	1      	2     	0           	0       	aed1b2472   	success   	16976      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	5                	1                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	1                                	3                          	3                                 	73                         	60                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	9.80                 	     	0.09           	16732       	2        	0.13          	-1          	-1          	34064      	-1      	-1         	33     	311   	15          	0       	aed1b2472   	success   	57880      	311               	156                	972                	1128                 	1                 	954                 	515                   	28          	28           	784              	memory                   	auto       	0.29     	7729                 	1.38      	3.68616       	-4070.11            	-3.68616            	40            	13458            	30                                    	4.25198e+07           	9.9985e+06           	2.03169e+06                      	2591.44                             	5.85                     	12621                      	24                               	2922                       	3354                              	4805862                    	1711800                  	3.984              	-4708.19 	-3.984   	-9.97696 	-0.29768 	2.55406e+06                 	3257.73                        	0.58                	15             	939            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	6.79                 	     	0.09           	16684       	2        	0.09          	-1          	-1          	34076      	-1      	-1         	33     	311   	15          	0       	aed1b2472   	success   	54356      	311               	156                	972                	1128                 	1                 	954                 	515                   	28          	28           	784              	memory                   	auto       	0.30     	7788                 	1.37      	3.93713       	-3206.62            	-3.93713            	40            	13594            	27                                    	4.25198e+07           	9.9985e+06           	2.07480e+06                      	2646.43                             	2.90                     	12455                      	20                               	3199                       	3738                              	4724342                    	1630295                  	5.84235            	-3619.66 	-5.84235 	-1919.92 	-4.43233 	2.60581e+06                 	3323.74                        	0.62                	14             	940            
