awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gkmikros/Dropbox/CE435/lab4/lab4_verilog/lab4_verilong/lab4_verilong.srcs/sources_1/imports/lab4_verilog/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gkmikros/Dropbox/CE435/lab4/lab4_verilog/lab4_verilong/lab4_verilong.srcs/sim_1/new/top_level_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB1
INFO: [VRFC 10-2458] undeclared symbol wrote_data, assumed default net type wire [/home/gkmikros/Dropbox/CE435/lab4/lab4_verilog/lab4_verilong/lab4_verilong.srcs/sim_1/new/top_level_tb.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gkmikros/Dropbox/CE435/lab4/lab4_verilog/lab4_verilong/lab4_verilong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
