

================================================================
== Vitis HLS Report for 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1'
================================================================
* Date:           Wed Sep  4 19:39:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.473 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1928|     1928|  6.362 us|  6.362 us|  1928|  1928|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop1  |     1926|     1926|         8|          1|          1|  1920|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col_V = alloca i32 1"   --->   Operation 11 'alloca' 'col_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i184_2_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184_2"   --->   Operation 12 'read' 'conv7_i184_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty"   --->   Operation 13 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv7_i184_1_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184_1"   --->   Operation 14 'read' 'conv7_i184_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_57 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_101"   --->   Operation 15 'read' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv7_i184_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184"   --->   Operation 16 'read' 'conv7_i184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_58 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_100"   --->   Operation 17 'read' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read14 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 18 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv7_i184_2_cast = sext i26 %conv7_i184_2_read"   --->   Operation 19 'sext' 'conv7_i184_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv7_i184_1_cast = sext i26 %conv7_i184_1_read"   --->   Operation 20 'sext' 'conv7_i184_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv7_i184_cast = sext i26 %conv7_i184_read"   --->   Operation 21 'sext' 'conv7_i184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data1, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %col_V"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body141"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%col_V_3 = load i11 %col_V"   --->   Operation 26 'load' 'col_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.94ns)   --->   "%icmp_ln377 = icmp_eq  i11 %col_V_3, i11 %p_read14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377]   --->   Operation 27 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%col_V_4 = add i11 %col_V_3, i11 1"   --->   Operation 28 'add' 'col_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %for.body141.split, void %for.inc193.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377]   --->   Operation 29 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln377 = store i11 %col_V_4, i11 %col_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377]   --->   Operation 30 'store' 'store_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 31 [1/1] (1.20ns)   --->   "%tmp_V = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %impop_data1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln859 = trunc i30 %tmp_V"   --->   Operation 32 'trunc' 'trunc_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 10, i32 19"   --->   Operation 33 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 20, i32 29"   --->   Operation 34 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln859, i6 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i16 %shl_ln"   --->   Operation 36 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.87ns)   --->   "%value_V = sub i18 %zext_ln859, i18 %tmp_58"   --->   Operation 37 'sub' 'value_V' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i18 %value_V"   --->   Operation 38 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317"   --->   Operation 39 'mul' 'r_V_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln859_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_13, i6 0"   --->   Operation 40 'bitconcatenate' 'shl_ln859_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln859_1 = zext i16 %shl_ln859_1"   --->   Operation 41 'zext' 'zext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.87ns)   --->   "%value_V_1 = sub i18 %zext_ln859_1, i18 %tmp_57"   --->   Operation 42 'sub' 'value_V_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i18 %value_V_1"   --->   Operation 43 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1"   --->   Operation 44 'mul' 'r_V_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln859_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_15, i6 0"   --->   Operation 45 'bitconcatenate' 'shl_ln859_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln859_2 = zext i16 %shl_ln859_2"   --->   Operation 46 'zext' 'zext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.87ns)   --->   "%value_V_2 = sub i18 %zext_ln859_2, i18 %tmp"   --->   Operation 47 'sub' 'value_V_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1317_2 = sext i18 %value_V_2"   --->   Operation 48 'sext' 'sext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2"   --->   Operation 49 'mul' 'r_V_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 50 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317"   --->   Operation 50 'mul' 'r_V_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1"   --->   Operation 51 'mul' 'r_V_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2"   --->   Operation 52 'mul' 'r_V_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 53 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317"   --->   Operation 53 'mul' 'r_V_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1"   --->   Operation 54 'mul' 'r_V_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2"   --->   Operation 55 'mul' 'r_V_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.41>
ST_6 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317"   --->   Operation 56 'mul' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_13, i32 12, i32 43"   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_s, i16 0"   --->   Operation 58 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i48 %shl_ln5"   --->   Operation 59 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_s, i6 0"   --->   Operation 60 'bitconcatenate' 'shl_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i38 %shl_ln1319_1"   --->   Operation 61 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.09ns)   --->   "%r_V_14 = sub i49 %sext_ln1319, i49 %sext_ln1319_1"   --->   Operation 62 'sub' 'r_V_14' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%finalmul_V = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_14, i32 24, i32 48"   --->   Operation 63 'partselect' 'finalmul_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_14, i32 48"   --->   Operation 64 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.32ns)   --->   "%dstval_V = select i1 %tmp_59, i25 0, i25 %finalmul_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:400]   --->   Operation 65 'select' 'dstval_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V, i32 10, i32 24" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 66 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i25 %dstval_V"   --->   Operation 67 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1"   --->   Operation 68 'mul' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_16, i32 12, i32 43"   --->   Operation 69 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_14, i16 0"   --->   Operation 70 'bitconcatenate' 'shl_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i48 %shl_ln1319_2"   --->   Operation 71 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1319_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_14, i6 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i38 %shl_ln1319_3"   --->   Operation 73 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.09ns)   --->   "%r_V_17 = sub i49 %sext_ln1319_2, i49 %sext_ln1319_3"   --->   Operation 74 'sub' 'r_V_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%finalmul_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_17, i32 24, i32 48"   --->   Operation 75 'partselect' 'finalmul_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_17, i32 48"   --->   Operation 76 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.32ns)   --->   "%dstval_V_2 = select i1 %tmp_61, i25 0, i25 %finalmul_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:400]   --->   Operation 77 'select' 'dstval_V_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V_2, i32 10, i32 24" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 78 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln260_5 = trunc i25 %dstval_V_2"   --->   Operation 79 'trunc' 'trunc_ln260_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2"   --->   Operation 80 'mul' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_19, i32 12, i32 43"   --->   Operation 81 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1319_4 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_16, i16 0"   --->   Operation 82 'bitconcatenate' 'shl_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i48 %shl_ln1319_4"   --->   Operation 83 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1319_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_16, i6 0"   --->   Operation 84 'bitconcatenate' 'shl_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i38 %shl_ln1319_5"   --->   Operation 85 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.09ns)   --->   "%r_V_20 = sub i49 %sext_ln1319_4, i49 %sext_ln1319_5"   --->   Operation 86 'sub' 'r_V_20' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%finalmul_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_20, i32 24, i32 48"   --->   Operation 87 'partselect' 'finalmul_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_20, i32 48"   --->   Operation 88 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.32ns)   --->   "%dstval_V_3 = select i1 %tmp_63, i25 0, i25 %finalmul_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:400]   --->   Operation 89 'select' 'dstval_V_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V_3, i32 10, i32 24" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 90 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln260_6 = trunc i25 %dstval_V_3"   --->   Operation 91 'trunc' 'trunc_ln260_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 92 [1/1] (1.07ns)   --->   "%icmp_ln44 = icmp_sgt  i15 %tmp_60, i15 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 92 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.40ns)   --->   "%select_ln260 = select i1 %icmp_ln44, i10 1023, i10 %trunc_ln260"   --->   Operation 93 'select' 'select_ln260' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (1.07ns)   --->   "%icmp_ln44_1 = icmp_sgt  i15 %tmp_62, i15 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 94 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.40ns)   --->   "%select_ln260_3 = select i1 %icmp_ln44_1, i10 1023, i10 %trunc_ln260_5"   --->   Operation 95 'select' 'select_ln260_3' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.07ns)   --->   "%icmp_ln44_2 = icmp_sgt  i15 %tmp_64, i15 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 96 'icmp' 'icmp_ln44_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.40ns)   --->   "%select_ln260_4 = select i1 %icmp_ln44_2, i10 1023, i10 %trunc_ln260_6"   --->   Operation 97 'select' 'select_ln260_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln380 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:380]   --->   Operation 98 'specpipeline' 'specpipeline_ln380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln379 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:379]   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:362]   --->   Operation 100 'specloopname' 'specloopname_ln362' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln260_4, i10 %select_ln260_3, i10 %select_ln260"   --->   Operation 101 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %ltm_in_data242, i30 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln377 = br void %for.body141" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377]   --->   Operation 103 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ impop_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty_100]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i184]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_101]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i184_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i184_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ltm_in_data242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_V                   (alloca           ) [ 010000000]
conv7_i184_2_read       (read             ) [ 000000000]
tmp                     (read             ) [ 011100000]
conv7_i184_1_read       (read             ) [ 000000000]
tmp_57                  (read             ) [ 011100000]
conv7_i184_read         (read             ) [ 000000000]
tmp_58                  (read             ) [ 011100000]
p_read14                (read             ) [ 000000000]
conv7_i184_2_cast       (sext             ) [ 011111100]
conv7_i184_1_cast       (sext             ) [ 011111100]
conv7_i184_cast         (sext             ) [ 011111100]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
store_ln0               (store            ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
col_V_3                 (load             ) [ 000000000]
icmp_ln377              (icmp             ) [ 011111110]
col_V_4                 (add              ) [ 000000000]
br_ln377                (br               ) [ 000000000]
store_ln377             (store            ) [ 000000000]
tmp_V                   (read             ) [ 000000000]
trunc_ln859             (trunc            ) [ 010100000]
tmp_13                  (partselect       ) [ 010100000]
tmp_15                  (partselect       ) [ 010100000]
shl_ln                  (bitconcatenate   ) [ 000000000]
zext_ln859              (zext             ) [ 000000000]
value_V                 (sub              ) [ 000000000]
sext_ln1317             (sext             ) [ 010011100]
shl_ln859_1             (bitconcatenate   ) [ 000000000]
zext_ln859_1            (zext             ) [ 000000000]
value_V_1               (sub              ) [ 000000000]
sext_ln1317_1           (sext             ) [ 010011100]
shl_ln859_2             (bitconcatenate   ) [ 000000000]
zext_ln859_2            (zext             ) [ 000000000]
value_V_2               (sub              ) [ 000000000]
sext_ln1317_2           (sext             ) [ 010011100]
r_V_13                  (mul              ) [ 000000000]
tmp_s                   (partselect       ) [ 000000000]
shl_ln5                 (bitconcatenate   ) [ 000000000]
sext_ln1319             (sext             ) [ 000000000]
shl_ln1319_1            (bitconcatenate   ) [ 000000000]
sext_ln1319_1           (sext             ) [ 000000000]
r_V_14                  (sub              ) [ 000000000]
finalmul_V              (partselect       ) [ 000000000]
tmp_59                  (bitselect        ) [ 000000000]
dstval_V                (select           ) [ 000000000]
tmp_60                  (partselect       ) [ 010000010]
trunc_ln260             (trunc            ) [ 010000010]
r_V_16                  (mul              ) [ 000000000]
tmp_14                  (partselect       ) [ 000000000]
shl_ln1319_2            (bitconcatenate   ) [ 000000000]
sext_ln1319_2           (sext             ) [ 000000000]
shl_ln1319_3            (bitconcatenate   ) [ 000000000]
sext_ln1319_3           (sext             ) [ 000000000]
r_V_17                  (sub              ) [ 000000000]
finalmul_V_1            (partselect       ) [ 000000000]
tmp_61                  (bitselect        ) [ 000000000]
dstval_V_2              (select           ) [ 000000000]
tmp_62                  (partselect       ) [ 010000010]
trunc_ln260_5           (trunc            ) [ 010000010]
r_V_19                  (mul              ) [ 000000000]
tmp_16                  (partselect       ) [ 000000000]
shl_ln1319_4            (bitconcatenate   ) [ 000000000]
sext_ln1319_4           (sext             ) [ 000000000]
shl_ln1319_5            (bitconcatenate   ) [ 000000000]
sext_ln1319_5           (sext             ) [ 000000000]
r_V_20                  (sub              ) [ 000000000]
finalmul_V_2            (partselect       ) [ 000000000]
tmp_63                  (bitselect        ) [ 000000000]
dstval_V_3              (select           ) [ 000000000]
tmp_64                  (partselect       ) [ 010000010]
trunc_ln260_6           (trunc            ) [ 010000010]
icmp_ln44               (icmp             ) [ 000000000]
select_ln260            (select           ) [ 010000001]
icmp_ln44_1             (icmp             ) [ 000000000]
select_ln260_3          (select           ) [ 010000001]
icmp_ln44_2             (icmp             ) [ 000000000]
select_ln260_4          (select           ) [ 010000001]
specpipeline_ln380      (specpipeline     ) [ 000000000]
speclooptripcount_ln379 (speclooptripcount) [ 000000000]
specloopname_ln362      (specloopname     ) [ 000000000]
p_Result_s              (bitconcatenate   ) [ 000000000]
write_ln174             (write            ) [ 000000000]
br_ln377                (br               ) [ 000000000]
ret_ln0                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="impop_data1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="impop_data1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_100">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_100"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv7_i184">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i184"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_101">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_101"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv7_i184_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i184_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv7_i184_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i184_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ltm_in_data242">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_data242"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="col_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv7_i184_2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="26" slack="0"/>
<pin id="104" dir="0" index="1" bw="26" slack="0"/>
<pin id="105" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i184_2_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="18" slack="0"/>
<pin id="110" dir="0" index="1" bw="18" slack="0"/>
<pin id="111" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv7_i184_1_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="26" slack="0"/>
<pin id="116" dir="0" index="1" bw="26" slack="0"/>
<pin id="117" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i184_1_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_57_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="18" slack="0"/>
<pin id="122" dir="0" index="1" bw="18" slack="0"/>
<pin id="123" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv7_i184_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="26" slack="0"/>
<pin id="128" dir="0" index="1" bw="26" slack="0"/>
<pin id="129" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i184_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_58_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="18" slack="0"/>
<pin id="135" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_58/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read14_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="0"/>
<pin id="141" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_V_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="30" slack="0"/>
<pin id="146" dir="0" index="1" bw="30" slack="0"/>
<pin id="147" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln174_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="30" slack="0"/>
<pin id="153" dir="0" index="2" bw="30" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv7_i184_2_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="26" slack="0"/>
<pin id="159" dir="1" index="1" bw="44" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i184_2_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="conv7_i184_1_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="26" slack="0"/>
<pin id="163" dir="1" index="1" bw="44" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i184_1_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="conv7_i184_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="26" slack="0"/>
<pin id="167" dir="1" index="1" bw="44" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i184_cast/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="11" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="col_V_3_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_V_3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln377_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="11" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln377/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="col_V_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V_4/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln377_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="11" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln859_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="30" slack="0"/>
<pin id="196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln859/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_13_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="30" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_15_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="30" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shl_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="1"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln859_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="value_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="18" slack="2"/>
<pin id="232" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="value_V/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln1317_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shl_ln859_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="1"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln859_1/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln859_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="value_V_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="18" slack="2"/>
<pin id="252" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="value_V_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1317_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln859_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln859_2/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln859_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="value_V_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="18" slack="2"/>
<pin id="272" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="value_V_2/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln1317_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="18" slack="0"/>
<pin id="276" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_2/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="44" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="48" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln1319_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="48" slack="0"/>
<pin id="297" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln1319_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="38" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_1/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sext_ln1319_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="38" slack="0"/>
<pin id="309" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_1/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="r_V_14_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="48" slack="0"/>
<pin id="313" dir="0" index="1" bw="38" slack="0"/>
<pin id="314" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="finalmul_V_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="25" slack="0"/>
<pin id="319" dir="0" index="1" bw="49" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="finalmul_V/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_59_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="49" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="dstval_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="25" slack="0"/>
<pin id="339" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dstval_V/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_60_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="15" slack="0"/>
<pin id="345" dir="0" index="1" bw="25" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln260_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="25" slack="0"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_14_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="44" slack="0"/>
<pin id="360" dir="0" index="2" bw="5" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln1319_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="48" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_2/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln1319_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="48" slack="0"/>
<pin id="376" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_2/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln1319_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="38" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_3/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln1319_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="38" slack="0"/>
<pin id="388" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_3/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="r_V_17_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="48" slack="0"/>
<pin id="392" dir="0" index="1" bw="38" slack="0"/>
<pin id="393" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_17/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="finalmul_V_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="25" slack="0"/>
<pin id="398" dir="0" index="1" bw="49" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="finalmul_V_1/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_61_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="49" slack="0"/>
<pin id="409" dir="0" index="2" bw="7" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="dstval_V_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="25" slack="0"/>
<pin id="418" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dstval_V_2/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_62_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="15" slack="0"/>
<pin id="424" dir="0" index="1" bw="25" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln260_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="25" slack="0"/>
<pin id="434" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260_5/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_16_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="44" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln1319_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="48" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_4/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln1319_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="48" slack="0"/>
<pin id="455" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_4/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="shl_ln1319_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="38" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_5/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln1319_5_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="38" slack="0"/>
<pin id="467" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_5/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="r_V_20_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="48" slack="0"/>
<pin id="471" dir="0" index="1" bw="38" slack="0"/>
<pin id="472" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_20/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="finalmul_V_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="25" slack="0"/>
<pin id="477" dir="0" index="1" bw="49" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="0" index="3" bw="7" slack="0"/>
<pin id="480" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="finalmul_V_2/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_63_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="49" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="dstval_V_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="25" slack="0"/>
<pin id="497" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dstval_V_3/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_64_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="15" slack="0"/>
<pin id="503" dir="0" index="1" bw="25" slack="0"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln260_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="25" slack="0"/>
<pin id="513" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260_6/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln44_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="15" slack="1"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln260_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="10" slack="1"/>
<pin id="524" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln44_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="15" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln260_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="10" slack="1"/>
<pin id="536" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_3/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln44_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="15" slack="1"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_2/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln260_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="10" slack="1"/>
<pin id="548" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_4/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Result_s_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="30" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="1"/>
<pin id="554" dir="0" index="2" bw="10" slack="1"/>
<pin id="555" dir="0" index="3" bw="10" slack="1"/>
<pin id="556" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="559" class="1007" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="26" slack="2"/>
<pin id="561" dir="0" index="1" bw="18" slack="0"/>
<pin id="562" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/3 "/>
</bind>
</comp>

<comp id="565" class="1007" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="26" slack="2"/>
<pin id="567" dir="0" index="1" bw="18" slack="0"/>
<pin id="568" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/3 "/>
</bind>
</comp>

<comp id="571" class="1007" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="26" slack="2"/>
<pin id="573" dir="0" index="1" bw="18" slack="0"/>
<pin id="574" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/3 "/>
</bind>
</comp>

<comp id="577" class="1005" name="col_V_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="0"/>
<pin id="579" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="18" slack="2"/>
<pin id="586" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_57_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="18" slack="2"/>
<pin id="591" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_58_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="18" slack="2"/>
<pin id="596" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="599" class="1005" name="conv7_i184_2_cast_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="44" slack="2"/>
<pin id="601" dir="1" index="1" bw="44" slack="2"/>
</pin_list>
<bind>
<opset="conv7_i184_2_cast "/>
</bind>
</comp>

<comp id="604" class="1005" name="conv7_i184_1_cast_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="44" slack="2"/>
<pin id="606" dir="1" index="1" bw="44" slack="2"/>
</pin_list>
<bind>
<opset="conv7_i184_1_cast "/>
</bind>
</comp>

<comp id="609" class="1005" name="conv7_i184_cast_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="44" slack="2"/>
<pin id="611" dir="1" index="1" bw="44" slack="2"/>
</pin_list>
<bind>
<opset="conv7_i184_cast "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln377_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="6"/>
<pin id="616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln377 "/>
</bind>
</comp>

<comp id="618" class="1005" name="trunc_ln859_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="1"/>
<pin id="620" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln859 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_13_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="1"/>
<pin id="625" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_15_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="1"/>
<pin id="630" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="633" class="1005" name="sext_ln1317_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="44" slack="1"/>
<pin id="635" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317 "/>
</bind>
</comp>

<comp id="638" class="1005" name="sext_ln1317_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="44" slack="1"/>
<pin id="640" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="sext_ln1317_2_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="44" slack="1"/>
<pin id="645" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317_2 "/>
</bind>
</comp>

<comp id="648" class="1005" name="tmp_60_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="15" slack="1"/>
<pin id="650" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="653" class="1005" name="trunc_ln260_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="1"/>
<pin id="655" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln260 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_62_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="15" slack="1"/>
<pin id="660" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="663" class="1005" name="trunc_ln260_5_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="1"/>
<pin id="665" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln260_5 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_64_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="15" slack="1"/>
<pin id="670" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="673" class="1005" name="trunc_ln260_6_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="1"/>
<pin id="675" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln260_6 "/>
</bind>
</comp>

<comp id="678" class="1005" name="select_ln260_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="1"/>
<pin id="680" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln260 "/>
</bind>
</comp>

<comp id="683" class="1005" name="select_ln260_3_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="1"/>
<pin id="685" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln260_3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="select_ln260_4_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="1"/>
<pin id="690" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln260_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="96" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="102" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="114" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="126" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="138" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="144" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="144" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="144" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="292"><net_src comp="62" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="278" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="66" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="278" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="295" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="311" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="72" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="76" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="317" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="335" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="70" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="335" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="357" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="357" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="374" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="411"><net_src comp="74" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="390" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="396" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="414" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="414" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="58" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="436" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="66" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="436" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="453" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="68" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="70" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="72" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="469" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="72" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="475" pin="4"/><net_sink comp="493" pin=2"/></net>

<net id="507"><net_src comp="78" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="493" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="70" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="493" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="80" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="80" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="82" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="80" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="557"><net_src comp="94" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="551" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="563"><net_src comp="234" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="564"><net_src comp="559" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="569"><net_src comp="254" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="570"><net_src comp="565" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="575"><net_src comp="274" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="576"><net_src comp="571" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="580"><net_src comp="98" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="587"><net_src comp="108" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="592"><net_src comp="120" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="597"><net_src comp="132" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="602"><net_src comp="157" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="607"><net_src comp="161" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="612"><net_src comp="165" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="617"><net_src comp="177" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="194" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="626"><net_src comp="198" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="631"><net_src comp="208" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="636"><net_src comp="234" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="641"><net_src comp="254" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="646"><net_src comp="274" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="651"><net_src comp="343" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="656"><net_src comp="353" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="661"><net_src comp="422" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="666"><net_src comp="432" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="671"><net_src comp="501" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="676"><net_src comp="511" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="681"><net_src comp="520" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="551" pin=3"/></net>

<net id="686"><net_src comp="532" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="691"><net_src comp="544" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="551" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ltm_in_data242 | {8 }
 - Input state : 
	Port: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 : p_read1 | {1 }
	Port: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 : impop_data1 | {2 }
	Port: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 : empty_100 | {1 }
	Port: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 : conv7_i184 | {1 }
	Port: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 : empty_101 | {1 }
	Port: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 : conv7_i184_1 | {1 }
	Port: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 : empty | {1 }
	Port: AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1 : conv7_i184_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		col_V_3 : 1
		icmp_ln377 : 2
		col_V_4 : 2
		br_ln377 : 3
		store_ln377 : 3
	State 2
	State 3
		zext_ln859 : 1
		value_V : 2
		sext_ln1317 : 3
		r_V_13 : 4
		zext_ln859_1 : 1
		value_V_1 : 2
		sext_ln1317_1 : 3
		r_V_16 : 4
		zext_ln859_2 : 1
		value_V_2 : 2
		sext_ln1317_2 : 3
		r_V_19 : 4
	State 4
	State 5
	State 6
		tmp_s : 1
		shl_ln5 : 2
		sext_ln1319 : 3
		shl_ln1319_1 : 2
		sext_ln1319_1 : 3
		r_V_14 : 4
		finalmul_V : 5
		tmp_59 : 5
		dstval_V : 6
		tmp_60 : 7
		trunc_ln260 : 7
		tmp_14 : 1
		shl_ln1319_2 : 2
		sext_ln1319_2 : 3
		shl_ln1319_3 : 2
		sext_ln1319_3 : 3
		r_V_17 : 4
		finalmul_V_1 : 5
		tmp_61 : 5
		dstval_V_2 : 6
		tmp_62 : 7
		trunc_ln260_5 : 7
		tmp_16 : 1
		shl_ln1319_4 : 2
		sext_ln1319_4 : 3
		shl_ln1319_5 : 2
		sext_ln1319_5 : 3
		r_V_20 : 4
		finalmul_V_2 : 5
		tmp_63 : 5
		dstval_V_3 : 6
		tmp_64 : 7
		trunc_ln260_6 : 7
	State 7
		select_ln260 : 1
		select_ln260_3 : 1
		select_ln260_4 : 1
	State 8
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         value_V_fu_229        |    0    |    0    |    25   |
|          |        value_V_1_fu_249       |    0    |    0    |    25   |
|    sub   |        value_V_2_fu_269       |    0    |    0    |    25   |
|          |         r_V_14_fu_311         |    0    |    0    |    55   |
|          |         r_V_17_fu_390         |    0    |    0    |    55   |
|          |         r_V_20_fu_469         |    0    |    0    |    55   |
|----------|-------------------------------|---------|---------|---------|
|          |        dstval_V_fu_335        |    0    |    0    |    25   |
|          |       dstval_V_2_fu_414       |    0    |    0    |    25   |
|  select  |       dstval_V_3_fu_493       |    0    |    0    |    25   |
|          |      select_ln260_fu_520      |    0    |    0    |    10   |
|          |     select_ln260_3_fu_532     |    0    |    0    |    10   |
|          |     select_ln260_4_fu_544     |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln377_fu_177       |    0    |    0    |    11   |
|   icmp   |        icmp_ln44_fu_515       |    0    |    0    |    12   |
|          |       icmp_ln44_1_fu_527      |    0    |    0    |    12   |
|          |       icmp_ln44_2_fu_539      |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|    add   |         col_V_4_fu_183        |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_559          |    1    |    0    |    0    |
|    mul   |           grp_fu_565          |    1    |    0    |    0    |
|          |           grp_fu_571          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | conv7_i184_2_read_read_fu_102 |    0    |    0    |    0    |
|          |        tmp_read_fu_108        |    0    |    0    |    0    |
|          | conv7_i184_1_read_read_fu_114 |    0    |    0    |    0    |
|   read   |       tmp_57_read_fu_120      |    0    |    0    |    0    |
|          |  conv7_i184_read_read_fu_126  |    0    |    0    |    0    |
|          |       tmp_58_read_fu_132      |    0    |    0    |    0    |
|          |      p_read14_read_fu_138     |    0    |    0    |    0    |
|          |       tmp_V_read_fu_144       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln174_write_fu_150   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    conv7_i184_2_cast_fu_157   |    0    |    0    |    0    |
|          |    conv7_i184_1_cast_fu_161   |    0    |    0    |    0    |
|          |     conv7_i184_cast_fu_165    |    0    |    0    |    0    |
|          |       sext_ln1317_fu_234      |    0    |    0    |    0    |
|          |      sext_ln1317_1_fu_254     |    0    |    0    |    0    |
|   sext   |      sext_ln1317_2_fu_274     |    0    |    0    |    0    |
|          |       sext_ln1319_fu_295      |    0    |    0    |    0    |
|          |      sext_ln1319_1_fu_307     |    0    |    0    |    0    |
|          |      sext_ln1319_2_fu_374     |    0    |    0    |    0    |
|          |      sext_ln1319_3_fu_386     |    0    |    0    |    0    |
|          |      sext_ln1319_4_fu_453     |    0    |    0    |    0    |
|          |      sext_ln1319_5_fu_465     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln859_fu_194      |    0    |    0    |    0    |
|   trunc  |       trunc_ln260_fu_353      |    0    |    0    |    0    |
|          |      trunc_ln260_5_fu_432     |    0    |    0    |    0    |
|          |      trunc_ln260_6_fu_511     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_13_fu_198         |    0    |    0    |    0    |
|          |         tmp_15_fu_208         |    0    |    0    |    0    |
|          |          tmp_s_fu_278         |    0    |    0    |    0    |
|          |       finalmul_V_fu_317       |    0    |    0    |    0    |
|          |         tmp_60_fu_343         |    0    |    0    |    0    |
|partselect|         tmp_14_fu_357         |    0    |    0    |    0    |
|          |      finalmul_V_1_fu_396      |    0    |    0    |    0    |
|          |         tmp_62_fu_422         |    0    |    0    |    0    |
|          |         tmp_16_fu_436         |    0    |    0    |    0    |
|          |      finalmul_V_2_fu_475      |    0    |    0    |    0    |
|          |         tmp_64_fu_501         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_218         |    0    |    0    |    0    |
|          |       shl_ln859_1_fu_238      |    0    |    0    |    0    |
|          |       shl_ln859_2_fu_258      |    0    |    0    |    0    |
|          |         shl_ln5_fu_287        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln1319_1_fu_299      |    0    |    0    |    0    |
|          |      shl_ln1319_2_fu_366      |    0    |    0    |    0    |
|          |      shl_ln1319_3_fu_378      |    0    |    0    |    0    |
|          |      shl_ln1319_4_fu_445      |    0    |    0    |    0    |
|          |      shl_ln1319_5_fu_457      |    0    |    0    |    0    |
|          |       p_Result_s_fu_551       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln859_fu_225       |    0    |    0    |    0    |
|   zext   |      zext_ln859_1_fu_245      |    0    |    0    |    0    |
|          |      zext_ln859_2_fu_265      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_59_fu_327         |    0    |    0    |    0    |
| bitselect|         tmp_61_fu_406         |    0    |    0    |    0    |
|          |         tmp_63_fu_485         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |   410   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      col_V_reg_577      |   11   |
|conv7_i184_1_cast_reg_604|   44   |
|conv7_i184_2_cast_reg_599|   44   |
| conv7_i184_cast_reg_609 |   44   |
|    icmp_ln377_reg_614   |    1   |
|  select_ln260_3_reg_683 |   10   |
|  select_ln260_4_reg_688 |   10   |
|   select_ln260_reg_678  |   10   |
|  sext_ln1317_1_reg_638  |   44   |
|  sext_ln1317_2_reg_643  |   44   |
|   sext_ln1317_reg_633   |   44   |
|      tmp_13_reg_623     |   10   |
|      tmp_15_reg_628     |   10   |
|      tmp_57_reg_589     |   18   |
|      tmp_58_reg_594     |   18   |
|      tmp_60_reg_648     |   15   |
|      tmp_62_reg_658     |   15   |
|      tmp_64_reg_668     |   15   |
|       tmp_reg_584       |   18   |
|  trunc_ln260_5_reg_663  |   10   |
|  trunc_ln260_6_reg_673  |   10   |
|   trunc_ln260_reg_653   |   10   |
|   trunc_ln859_reg_618   |   10   |
+-------------------------+--------+
|          Total          |   465  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_559 |  p1  |   2  |  18  |   36   ||    9    |
| grp_fu_565 |  p1  |   2  |  18  |   36   ||    9    |
| grp_fu_571 |  p1  |   2  |  18  |   36   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   108  ||  1.281  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   410  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   465  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   465  |   437  |
+-----------+--------+--------+--------+--------+
