INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_duc_top glbl -prj duc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s duc 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_duc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc_ama_addmuladdeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_ama_addmuladdeOg_DSP48_3
INFO: [VRFC 10-311] analyzing module duc_ama_addmuladdeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc_ama_submuladddEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_ama_submuladddEe_DSP48_2
INFO: [VRFC 10-311] analyzing module duc_ama_submuladddEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc_am_submul_16scud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_am_submul_16scud_DSP48_1
INFO: [VRFC 10-311] analyzing module duc_am_submul_16scud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_c_rom
INFO: [VRFC 10-311] analyzing module duc_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc_c_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_c_2_rom
INFO: [VRFC 10-311] analyzing module duc_c_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc_mul_mul_18s_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_mul_mul_18s_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module duc_mul_mul_18s_1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc_shift_reg_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_shift_reg_p_ram
INFO: [VRFC 10-311] analyzing module duc_shift_reg_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/duc_shift_reg_p_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_shift_reg_p_2_ram
INFO: [VRFC 10-311] analyzing module duc_shift_reg_p_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/imf2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imf2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/imf2_c_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imf2_c_1_rom
INFO: [VRFC 10-311] analyzing module imf2_c_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/imf2_shift_reg_p_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imf2_shift_reg_p_1_ram
INFO: [VRFC 10-311] analyzing module imf2_shift_reg_p_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/imf3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imf3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/imf3_c_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imf3_c_5_0_rom
INFO: [VRFC 10-311] analyzing module imf3_c_5_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/imf3_c_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imf3_c_5_1_rom
INFO: [VRFC 10-311] analyzing module imf3_c_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/imf3_shift_reg_p0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imf3_shift_reg_p0_ram
INFO: [VRFC 10-311] analyzing module imf3_shift_reg_p0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/mixer_dds_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer_dds_table_rom
INFO: [VRFC 10-311] analyzing module mixer_dds_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab1/duc_prj/solution1/sim/verilog/mixer_DI_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer_DI_cache_ram
INFO: [VRFC 10-311] analyzing module mixer_DI_cache
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.duc_c_rom
Compiling module xil_defaultlib.duc_c(DataWidth=18,AddressRange=...
Compiling module xil_defaultlib.duc_shift_reg_p_ram
Compiling module xil_defaultlib.duc_shift_reg_p(DataWidth=38,Add...
Compiling module xil_defaultlib.duc_c_2_rom
Compiling module xil_defaultlib.duc_c_2(DataWidth=18,AddressRang...
Compiling module xil_defaultlib.duc_shift_reg_p_2_ram
Compiling module xil_defaultlib.duc_shift_reg_p_2(DataWidth=38,A...
Compiling module xil_defaultlib.imf3_c_5_0_rom
Compiling module xil_defaultlib.imf3_c_5_0(DataWidth=18,AddressR...
Compiling module xil_defaultlib.imf3_shift_reg_p0_ram
Compiling module xil_defaultlib.imf3_shift_reg_p0(DataWidth=38,A...
Compiling module xil_defaultlib.imf3_c_5_1_rom
Compiling module xil_defaultlib.imf3_c_5_1(DataWidth=1,AddressRa...
Compiling module xil_defaultlib.duc_mul_mul_18s_1bkb_DSP48_0
Compiling module xil_defaultlib.duc_mul_mul_18s_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.imf3
Compiling module xil_defaultlib.imf2_c_1_rom
Compiling module xil_defaultlib.imf2_c_1(DataWidth=18,AddressRan...
Compiling module xil_defaultlib.imf2_shift_reg_p_1_ram
Compiling module xil_defaultlib.imf2_shift_reg_p_1(DataWidth=38,...
Compiling module xil_defaultlib.imf2
Compiling module xil_defaultlib.mixer_DI_cache_ram
Compiling module xil_defaultlib.mixer_DI_cache(DataWidth=18,Addr...
Compiling module xil_defaultlib.mixer_dds_table_rom
Compiling module xil_defaultlib.mixer_dds_table(DataWidth=16,Add...
Compiling module xil_defaultlib.duc_am_submul_16scud_DSP48_1
Compiling module xil_defaultlib.duc_am_submul_16scud(ID=1,NUM_ST...
Compiling module xil_defaultlib.duc_ama_submuladddEe_DSP48_2
Compiling module xil_defaultlib.duc_ama_submuladddEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.duc_ama_addmuladdeOg_DSP48_3
Compiling module xil_defaultlib.duc_ama_addmuladdeOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.mixer
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.apatb_duc_top
Compiling module work.glbl
Built simulation snapshot duc
