$date
  Sun Feb  4 15:12:58 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module d_flipflop_tb $end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ q $end
$var reg 1 % qnot $end
$scope module dut $end
$var reg 1 & d $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 1 ) q $end
$var reg 1 * qnot $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
U%
0&
0'
0(
U)
U*
#10000000
1#
0$
1%
1(
0)
1*
#20000000
0#
0(
#30000000
1!
1&
#40000000
1"
1$
0%
1'
1)
0*
#50000000
0"
0'
