set ::env(PROJECT_NAME) ecpu_alu
set ::env(DESIGN_TOP) alu
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/ecpu_alu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/ecpu_alu/rtl/alu.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
