Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Tue Dec  2 22:40:18 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_project_fpga_impl_1.twr e155_project_fpga_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 99.7155%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 1 Start or End Points      |           Type           
-------------------------------------------------------------------
to_light                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         1
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_shifter1/led_string1/single_led/state_i2/D              
                                         |   10.484 ns 
{led_shifter1/led_string1/led_num__i5/SR   led_shifter1/led_string1/led_num__i6/SR}              
                                         |   10.734 ns 
led_shifter1/led_string1/led_num__i9/SR  |   10.734 ns 
{led_shifter1/led_string1/led_num__i7/SR   led_shifter1/led_string1/led_num__i8/SR}              
                                         |   10.734 ns 
led_shifter1/led_string1/led_num__i0/SR  |   10.734 ns 
{led_shifter1/led_string1/led_num__i1/SR   led_shifter1/led_string1/led_num__i2/SR}              
                                         |   10.734 ns 
{led_shifter1/led_string1/led_num__i3/SR   led_shifter1/led_string1/led_num__i4/SR}              
                                         |   10.734 ns 
led_shifter1/led_string1/led_num__i0/SP  |   11.065 ns 
{led_shifter1/led_string1/led_num__i1/SP   led_shifter1/led_string1/led_num__i2/SP}              
                                         |   11.065 ns 
{led_shifter1/led_string1/led_num__i3/SP   led_shifter1/led_string1/led_num__i4/SP}              
                                         |   11.065 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_shifter1/led_string1/single_led/rgb_count__i2/Q  (SLICE_R17C4B)
Path End         : led_shifter1/led_string1/single_led/state_i2/D  (SLICE_R16C6D)
Source Clock     : clk (F)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 71.8% (route), 28.2% (logic)
Clock Skew       : 1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.484 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                  4.177  64      
{led_shifter1/led_string1/single_led/rgb_count__i1/CK   led_shifter1/led_string1/single_led/rgb_count__i2/CK}
                                                             CLOCK PIN           0.000                  4.177  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/single_led/rgb_count__i2/CK->led_shifter1/led_string1/single_led/rgb_count__i2/Q
                                          SLICE_R17C4B       CLK_TO_Q1_DELAY     1.388                  5.565  2       
led_shifter1/led_string1/single_led/rgb_count[2]
                                                             NET DELAY           2.736                  8.301  2       
led_shifter1/led_string1/single_led/i3_4_lut_adj_7/B->led_shifter1/led_string1/single_led/i3_4_lut_adj_7/Z
                                          SLICE_R17C5A       A0_TO_F0_DELAY      0.476                  8.777  2       
led_shifter1/led_string1/single_led/n8                       NET DELAY           0.304                  9.081  2       
led_shifter1/led_string1/single_led/i4_3_lut/B->led_shifter1/led_string1/single_led/i4_3_lut/Z
                                          SLICE_R17C5A       C1_TO_F1_DELAY      0.449                  9.530  2       
led_shifter1/led_string1/single_led/counter_low/n11
                                                             NET DELAY           2.763                 12.293  2       
led_shifter1/led_string1/single_led/counter_low/i557_4_lut/B->led_shifter1/led_string1/single_led/counter_low/i557_4_lut/Z
                                          SLICE_R17C7A       D0_TO_F0_DELAY      0.449                 12.742  1       
led_shifter1/led_string1/single_led/counter_low/n3
                                                             NET DELAY           2.432                 15.174  1       
led_shifter1/led_string1/single_led/mux_90_Mux_1_i7_4_lut/A->led_shifter1/led_string1/single_led/mux_90_Mux_1_i7_4_lut/Z
                                          SLICE_R16C6D       C0_TO_F0_DELAY      0.476                 15.650  1       
led_shifter1/led_string1/single_led/n195[1]
                                                             NET DELAY           0.000                 15.650  1       
led_shifter1/led_string1/single_led/state_i2/D
                                                             ENDPOINT            0.000                 15.650  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                 26.332  64      
{led_shifter1/led_string1/single_led/state_i2/CK   led_shifter1/led_string1/single_led/state_i1/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(15.649)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.484  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : {led_shifter1/led_string1/led_num__i5/SR   led_shifter1/led_string1/led_num__i6/SR}  (SLICE_R15C3D)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.734 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.736                  9.623  11      
led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/A->led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/Z
                                          SLICE_R15C4D       A1_TO_F1_DELAY      0.449                 10.072  6       
led_shifter1/led_string1/update_bits                         NET DELAY           3.675                 13.747  6       
{led_shifter1/led_string1/led_num__i5/SR   led_shifter1/led_string1/led_num__i6/SR}
                                                             ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
{led_shifter1/led_string1/led_num__i5/CK   led_shifter1/led_string1/led_num__i6/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.734  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : led_shifter1/led_string1/led_num__i9/SR  (SLICE_R15C4B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.734 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.736                  9.623  11      
led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/A->led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/Z
                                          SLICE_R15C4D       A1_TO_F1_DELAY      0.449                 10.072  6       
led_shifter1/led_string1/update_bits                         NET DELAY           3.675                 13.747  6       
led_shifter1/led_string1/led_num__i9/SR                      ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
led_shifter1/led_string1/led_num__i9/CK                      CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.734  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : {led_shifter1/led_string1/led_num__i7/SR   led_shifter1/led_string1/led_num__i8/SR}  (SLICE_R15C4A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.734 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.736                  9.623  11      
led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/A->led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/Z
                                          SLICE_R15C4D       A1_TO_F1_DELAY      0.449                 10.072  6       
led_shifter1/led_string1/update_bits                         NET DELAY           3.675                 13.747  6       
{led_shifter1/led_string1/led_num__i7/SR   led_shifter1/led_string1/led_num__i8/SR}
                                                             ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
{led_shifter1/led_string1/led_num__i7/CK   led_shifter1/led_string1/led_num__i8/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.734  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : led_shifter1/led_string1/led_num__i0/SR  (SLICE_R15C3A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.734 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.736                  9.623  11      
led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/A->led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/Z
                                          SLICE_R15C4D       A1_TO_F1_DELAY      0.449                 10.072  6       
led_shifter1/led_string1/update_bits                         NET DELAY           3.675                 13.747  6       
led_shifter1/led_string1/led_num__i0/SR                      ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
led_shifter1/led_string1/led_num__i0/CK                      CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.734  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : {led_shifter1/led_string1/led_num__i1/SR   led_shifter1/led_string1/led_num__i2/SR}  (SLICE_R15C3B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.734 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.736                  9.623  11      
led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/A->led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/Z
                                          SLICE_R15C4D       A1_TO_F1_DELAY      0.449                 10.072  6       
led_shifter1/led_string1/update_bits                         NET DELAY           3.675                 13.747  6       
{led_shifter1/led_string1/led_num__i1/SR   led_shifter1/led_string1/led_num__i2/SR}
                                                             ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
{led_shifter1/led_string1/led_num__i1/CK   led_shifter1/led_string1/led_num__i2/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.734  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : {led_shifter1/led_string1/led_num__i3/SR   led_shifter1/led_string1/led_num__i4/SR}  (SLICE_R15C3C)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.734 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.736                  9.623  11      
led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/A->led_shifter1/led_string1/i1_2_lut_3_lut_adj_8/Z
                                          SLICE_R15C4D       A1_TO_F1_DELAY      0.449                 10.072  6       
led_shifter1/led_string1/update_bits                         NET DELAY           3.675                 13.747  6       
{led_shifter1/led_string1/led_num__i3/SR   led_shifter1/led_string1/led_num__i4/SR}
                                                             ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
{led_shifter1/led_string1/led_num__i3/CK   led_shifter1/led_string1/led_num__i4/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.529)                 24.481  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.481  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.734  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : led_shifter1/led_string1/led_num__i0/SP  (SLICE_R15C3A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.065 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.670                  9.557  11      
led_shifter1/led_string1/i501_4_lut_3_lut/A->led_shifter1/led_string1/i501_4_lut_3_lut/Z
                                          SLICE_R15C4D       B0_TO_F0_DELAY      0.449                 10.006  6       
led_shifter1/led_string1/n645                                NET DELAY           3.741                 13.747  6       
led_shifter1/led_string1/led_num__i0/SP                      ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
led_shifter1/led_string1/led_num__i0/CK                      CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.198)                 24.812  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.812  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   11.065  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : {led_shifter1/led_string1/led_num__i1/SP   led_shifter1/led_string1/led_num__i2/SP}  (SLICE_R15C3B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.065 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.670                  9.557  11      
led_shifter1/led_string1/i501_4_lut_3_lut/A->led_shifter1/led_string1/i501_4_lut_3_lut/Z
                                          SLICE_R15C4D       B0_TO_F0_DELAY      0.449                 10.006  6       
led_shifter1/led_string1/n645                                NET DELAY           3.741                 13.747  6       
{led_shifter1/led_string1/led_num__i1/SP   led_shifter1/led_string1/led_num__i2/SP}
                                                             ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
{led_shifter1/led_string1/led_num__i1/CK   led_shifter1/led_string1/led_num__i2/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.198)                 24.812  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.812  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   11.065  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/state_i2/Q  (SLICE_R16C5A)
Path End         : {led_shifter1/led_string1/led_num__i3/SP   led_shifter1/led_string1/led_num__i4/SP}  (SLICE_R15C3C)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.065 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           5.499                  5.499  64      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/led_string1/state_i2/CK->led_shifter1/led_string1/state_i2/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                  6.887  11      
led_shifter1/led_string1/single_led/state[2]_2
                                                             NET DELAY           2.670                  9.557  11      
led_shifter1/led_string1/i501_4_lut_3_lut/A->led_shifter1/led_string1/i501_4_lut_3_lut/Z
                                          SLICE_R15C4D       B0_TO_F0_DELAY      0.449                 10.006  6       
led_shifter1/led_string1/n645                                NET DELAY           3.741                 13.747  6       
{led_shifter1/led_string1/led_num__i3/SP   led_shifter1/led_string1/led_num__i4/SP}
                                                             ENDPOINT            0.000                 13.747  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  64      
led_shifter1/counter_for_reset/clk                           NET DELAY           4.177                 25.010  64      
{led_shifter1/led_string1/led_num__i3/CK   led_shifter1/led_string1/led_num__i4/CK}
                                                             CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.198)                 24.812  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.812  
Arrival Time                                                                                        -(13.746)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   11.065  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_shifter1/led_string1/state_i2/D      |    1.743 ns 
led_shifter1/led_string1/single_led/num_high_i1/D              
                                         |    1.743 ns 
led_shifter1/led_string1/single_led/num_high_i3/D              
                                         |    1.743 ns 
led_shifter1/state_i2/D                  |    1.743 ns 
led_shifter1/led_string1/single_led/num_low_i4/D              
                                         |    1.743 ns 
led_shifter1/led_string1/single_led/num_low_i1/D              
                                         |    1.743 ns 
led_shifter1/led_string1/state_i0/D      |    1.743 ns 
led_shifter1/led_string1/single_led/counter_low/count_121__i21/D              
                                         |    1.913 ns 
led_shifter1/led_string1/single_led/counter_low/count_121__i22/D              
                                         |    1.913 ns 
led_shifter1/led_string1/single_led/counter_low/count_121__i23/D              
                                         |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_shifter1/led_string1/single_led/state_i3/Q  (SLICE_R17C6A)
Path End         : led_shifter1/led_string1/state_i2/D  (SLICE_R16C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/single_led/state_i3/CK
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/led_string1/single_led/state_i3/CK->led_shifter1/led_string1/single_led/state_i3/Q
                                          SLICE_R17C6A       CLK_TO_Q1_DELAY  0.779                  3.863  17      
led_shifter1/led_string1/single_led/counter_low/state[2]
                                                             NET DELAY        0.712                  4.575  17      
led_shifter1.led_string1.SLICE_116/D1->led_shifter1.led_string1.SLICE_116/F1
                                          SLICE_R16C5A       D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1.led_string1.next_led$n0                         NET DELAY        0.000                  4.827  1       
led_shifter1/led_string1/state_i2/D                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/state_i2/CK                         CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/single_led/num_high_i1/Q  (SLICE_R21C5B)
Path End         : led_shifter1/led_string1/single_led/num_high_i1/D  (SLICE_R21C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/single_led/num_high_i1/CK
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/led_string1/single_led/num_high_i1/CK->led_shifter1/led_string1/single_led/num_high_i1/Q
                                          SLICE_R21C5B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_shifter1/led_string1/single_led/counter_high/num_high[1]
                                                             NET DELAY        0.712                  4.575  2       
led_shifter1/led_string1/single_led/i436_3_lut/B->led_shifter1/led_string1/single_led/i436_3_lut/Z
                                          SLICE_R21C5B       D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1/led_string1/single_led/n580                     NET DELAY        0.000                  4.827  1       
led_shifter1/led_string1/single_led/num_high_i1/D
                                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/single_led/num_high_i1/CK
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/single_led/state_i1/Q  (SLICE_R16C6D)
Path End         : led_shifter1/led_string1/single_led/num_high_i3/D  (SLICE_R17C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/led_string1/single_led/state_i2/CK   led_shifter1/led_string1/single_led/state_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/led_string1/single_led/state_i1/CK->led_shifter1/led_string1/single_led/state_i1/Q
                                          SLICE_R16C6D       CLK_TO_Q1_DELAY  0.779                  3.863  16      
led_shifter1/led_string1/single_led/counter_low/state[0]
                                                             NET DELAY        0.712                  4.575  16      
SLICE_107/D1->SLICE_107/F1                SLICE_R17C5D       D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1.led_string1.single_led.n958$n1
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/led_string1/single_led/num_high_i3/D
                                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/single_led/num_high_i3/CK
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/counter_for_reset/counted/Q  (SLICE_R14C4D)
Path End         : led_shifter1/state_i2/D  (SLICE_R14C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/counter_for_reset/counted/CK   led_shifter1/state_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/counter_for_reset/counted/CK->led_shifter1/counter_for_reset/counted/Q
                                          SLICE_R14C4D       CLK_TO_Q0_DELAY  0.779                  3.863  3       
led_shifter1/counter_for_reset/reset_done
                                                             NET DELAY        0.712                  4.575  3       
led_shifter1/i21_4_lut/D->led_shifter1/i21_4_lut/Z
                                          SLICE_R14C4D       D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1/nextstate[1]                                    NET DELAY        0.000                  4.827  1       
led_shifter1/state_i2/D                                      ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/counter_for_reset/counted/CK   led_shifter1/state_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/single_led/num_low_i4/Q  (SLICE_R16C8D)
Path End         : led_shifter1/led_string1/single_led/num_low_i4/D  (SLICE_R16C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/single_led/num_low_i4/CK
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/led_string1/single_led/num_low_i4/CK->led_shifter1/led_string1/single_led/num_low_i4/Q
                                          SLICE_R16C8D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_shifter1/led_string1/single_led/counter_low/num_low[4]
                                                             NET DELAY        0.712                  4.575  2       
led_shifter1/led_string1/single_led/i1_3_lut_adj_5/A->led_shifter1/led_string1/single_led/i1_3_lut_adj_5/Z
                                          SLICE_R16C8D       D0_TO_F0_DELAY   0.252                  4.827  1       
led_shifter1/led_string1/single_led/n1523
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/led_string1/single_led/num_low_i4/D
                                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/single_led/num_low_i4/CK
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/single_led/num_low_i1/Q  (SLICE_R16C7A)
Path End         : led_shifter1/led_string1/single_led/num_low_i1/D  (SLICE_R16C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/led_string1/single_led/num_low_i3/CK   led_shifter1/led_string1/single_led/num_low_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/led_string1/single_led/num_low_i1/CK->led_shifter1/led_string1/single_led/num_low_i1/Q
                                          SLICE_R16C7A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_shifter1/led_string1/single_led/counter_low/num_low[1]
                                                             NET DELAY        0.712                  4.575  2       
led_shifter1/led_string1/single_led/i1_3_lut_adj_6/A->led_shifter1/led_string1/single_led/i1_3_lut_adj_6/Z
                                          SLICE_R16C7A       D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1/led_string1/single_led/n1537
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/led_string1/single_led/num_low_i1/D
                                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/led_string1/single_led/num_low_i3/CK   led_shifter1/led_string1/single_led/num_low_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/counter_for_reset/counted/Q  (SLICE_R14C4D)
Path End         : led_shifter1/led_string1/state_i0/D  (SLICE_R14C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/counter_for_reset/counted/CK   led_shifter1/state_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/counter_for_reset/counted/CK->led_shifter1/counter_for_reset/counted/Q
                                          SLICE_R14C4D       CLK_TO_Q0_DELAY  0.779                  3.863  3       
led_shifter1/counter_for_reset/reset_done
                                                             NET DELAY        0.712                  4.575  3       
led_shifter1.led_string1.i1_4_lut/D->led_shifter1.led_string1.i1_4_lut/Z
                                          SLICE_R14C5A       D0_TO_F0_DELAY   0.252                  4.827  1       
led_shifter1/led_string1/nextstate[0]                        NET DELAY        0.000                  4.827  1       
led_shifter1/led_string1/state_i0/D                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/led_string1/state_i0/CK   led_shifter1/led_string1/state_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/single_led/counter_low/count_121__i21/Q  (SLICE_R16C11D)
Path End         : led_shifter1/led_string1/single_led/counter_low/count_121__i21/D  (SLICE_R16C11D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/led_string1/single_led/counter_low/count_121__i21/CK   led_shifter1/led_string1/single_led/counter_low/count_121__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/led_string1/single_led/counter_low/count_121__i21/CK->led_shifter1/led_string1/single_led/counter_low/count_121__i21/Q
                                          SLICE_R16C11D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_shifter1/led_string1/single_led/counter_low/count[21]
                                                             NET DELAY        0.882                  4.745  2       
led_shifter1/led_string1/single_led/counter_low/count_121_add_4_23/C0->led_shifter1/led_string1/single_led/counter_low/count_121_add_4_23/S0
                                          SLICE_R16C11D      C0_TO_F0_DELAY   0.252                  4.997  1       
led_shifter1/led_string1/single_led/counter_low/n101[21]
                                                             NET DELAY        0.000                  4.997  1       
led_shifter1/led_string1/single_led/counter_low/count_121__i21/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/led_string1/single_led/counter_low/count_121__i21/CK   led_shifter1/led_string1/single_led/counter_low/count_121__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/single_led/counter_low/count_121__i22/Q  (SLICE_R16C11D)
Path End         : led_shifter1/led_string1/single_led/counter_low/count_121__i22/D  (SLICE_R16C11D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/led_string1/single_led/counter_low/count_121__i21/CK   led_shifter1/led_string1/single_led/counter_low/count_121__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/led_string1/single_led/counter_low/count_121__i22/CK->led_shifter1/led_string1/single_led/counter_low/count_121__i22/Q
                                          SLICE_R16C11D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_shifter1/led_string1/single_led/counter_low/count[22]
                                                             NET DELAY        0.882                  4.745  2       
led_shifter1/led_string1/single_led/counter_low/count_121_add_4_23/C1->led_shifter1/led_string1/single_led/counter_low/count_121_add_4_23/S1
                                          SLICE_R16C11D      C1_TO_F1_DELAY   0.252                  4.997  1       
led_shifter1/led_string1/single_led/counter_low/n101[22]
                                                             NET DELAY        0.000                  4.997  1       
led_shifter1/led_string1/single_led/counter_low/count_121__i22/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
{led_shifter1/led_string1/single_led/counter_low/count_121__i21/CK   led_shifter1/led_string1/single_led/counter_low/count_121__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/led_string1/single_led/counter_low/count_121__i23/Q  (SLICE_R16C12A)
Path End         : led_shifter1/led_string1/single_led/counter_low/count_121__i23/D  (SLICE_R16C12A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/single_led/counter_low/count_121__i23/CK
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/led_string1/single_led/counter_low/count_121__i23/CK->led_shifter1/led_string1/single_led/counter_low/count_121__i23/Q
                                          SLICE_R16C12A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_shifter1/led_string1/single_led/counter_low/count[23]
                                                             NET DELAY        0.882                  4.745  2       
led_shifter1/led_string1/single_led/counter_low/count_121_add_4_25/C0->led_shifter1/led_string1/single_led/counter_low/count_121_add_4_25/S0
                                          SLICE_R16C12A      C0_TO_F0_DELAY   0.252                  4.997  1       
led_shifter1/led_string1/single_led/counter_low/n101[23]
                                                             NET DELAY        0.000                  4.997  1       
led_shifter1/led_string1/single_led/counter_low/count_121__i23/D
                                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  65      
led_shifter1/counter_for_reset/clk                           NET DELAY        3.084                  3.084  65      
led_shifter1/led_string1/single_led/counter_low/count_121__i23/CK
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



