###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       372112   # Number of WRITE/WRITEP commands
num_reads_done                 =       972408   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       703721   # Number of read row buffer hits
num_read_cmds                  =       972400   # Number of READ/READP commands
num_writes_done                =       372115   # Number of read requests issued
num_write_row_hits             =       311119   # Number of write row buffer hits
num_act_cmds                   =       331289   # Number of ACT commands
num_pre_cmds                   =       331260   # Number of PRE commands
num_ondemand_pres              =       305934   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9545072   # Cyles of rank active rank.0
rank_active_cycles.1           =      9345017   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       454928   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       654983   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1274118   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17104   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7076   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10102   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7219   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1478   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1756   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          907   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          493   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          775   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23495   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           66   # Write cmd latency (cycles)
write_latency[20-39]           =          711   # Write cmd latency (cycles)
write_latency[40-59]           =         1016   # Write cmd latency (cycles)
write_latency[60-79]           =         1820   # Write cmd latency (cycles)
write_latency[80-99]           =         2989   # Write cmd latency (cycles)
write_latency[100-119]         =         4608   # Write cmd latency (cycles)
write_latency[120-139]         =         6908   # Write cmd latency (cycles)
write_latency[140-159]         =         9797   # Write cmd latency (cycles)
write_latency[160-179]         =        12674   # Write cmd latency (cycles)
write_latency[180-199]         =        15325   # Write cmd latency (cycles)
write_latency[200-]            =       316198   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       296036   # Read request latency (cycles)
read_latency[40-59]            =       104689   # Read request latency (cycles)
read_latency[60-79]            =       139576   # Read request latency (cycles)
read_latency[80-99]            =        67157   # Read request latency (cycles)
read_latency[100-119]          =        53386   # Read request latency (cycles)
read_latency[120-139]          =        45928   # Read request latency (cycles)
read_latency[140-159]          =        31394   # Read request latency (cycles)
read_latency[160-179]          =        24372   # Read request latency (cycles)
read_latency[180-199]          =        19606   # Read request latency (cycles)
read_latency[200-]             =       190256   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.85758e+09   # Write energy
read_energy                    =  3.92072e+09   # Read energy
act_energy                     =  9.06407e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.18365e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.14392e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95612e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83129e+09   # Active standby energy rank.1
average_read_latency           =      151.355   # Average read request latency (cycles)
average_interarrival           =      7.43746   # Average request interarrival latency (cycles)
total_energy                   =  1.97095e+10   # Total energy (pJ)
average_power                  =      1970.95   # Average power (mW)
average_bandwidth              =      11.4733   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       392909   # Number of WRITE/WRITEP commands
num_reads_done                 =       991222   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       698778   # Number of read row buffer hits
num_read_cmds                  =       991216   # Number of READ/READP commands
num_writes_done                =       392924   # Number of read requests issued
num_write_row_hits             =       313768   # Number of write row buffer hits
num_act_cmds                   =       373608   # Number of ACT commands
num_pre_cmds                   =       373580   # Number of PRE commands
num_ondemand_pres              =       349133   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9454173   # Cyles of rank active rank.0
rank_active_cycles.1           =      9420908   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       545827   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       579092   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1314894   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16065   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7109   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9927   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7326   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1427   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1860   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          832   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          521   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          746   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23443   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           93   # Write cmd latency (cycles)
write_latency[20-39]           =          849   # Write cmd latency (cycles)
write_latency[40-59]           =         1121   # Write cmd latency (cycles)
write_latency[60-79]           =         1895   # Write cmd latency (cycles)
write_latency[80-99]           =         3069   # Write cmd latency (cycles)
write_latency[100-119]         =         4428   # Write cmd latency (cycles)
write_latency[120-139]         =         6767   # Write cmd latency (cycles)
write_latency[140-159]         =         9704   # Write cmd latency (cycles)
write_latency[160-179]         =        12722   # Write cmd latency (cycles)
write_latency[180-199]         =        15751   # Write cmd latency (cycles)
write_latency[200-]            =       336510   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       277258   # Read request latency (cycles)
read_latency[40-59]            =       101571   # Read request latency (cycles)
read_latency[60-79]            =       144140   # Read request latency (cycles)
read_latency[80-99]            =        69502   # Read request latency (cycles)
read_latency[100-119]          =        54777   # Read request latency (cycles)
read_latency[120-139]          =        48546   # Read request latency (cycles)
read_latency[140-159]          =        33128   # Read request latency (cycles)
read_latency[160-179]          =        25728   # Read request latency (cycles)
read_latency[180-199]          =        21042   # Read request latency (cycles)
read_latency[200-]             =       215524   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.9614e+09   # Write energy
read_energy                    =  3.99658e+09   # Read energy
act_energy                     =  1.02219e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.61997e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.77964e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8994e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87865e+09   # Active standby energy rank.1
average_read_latency           =      160.694   # Average read request latency (cycles)
average_interarrival           =      7.22453   # Average request interarrival latency (cycles)
total_energy                   =  2.00028e+10   # Total energy (pJ)
average_power                  =      2000.28   # Average power (mW)
average_bandwidth              =      11.8114   # Average bandwidth
