# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 374
module \bus_matrix_regs_Brtl
  wire input 4 \we
  wire width 32 input 6 \wdata
  wire input 2 \rst_n
  wire width 32 \reg_pre
  wire width 32 \reg_load
  wire width 32 \reg_int_sts
  wire width 32 \reg_int_en
  wire width 32 \reg_ctrl
  wire width 32 \reg_cmp
  wire width 32 \reg_cap
  wire width 32 output 11 \rdata
  wire output 15 \pwm_en
  wire width 16 output 19 \pre_val
  wire output 18 \pre_en
  wire output 13 \mode
  wire width 32 output 20 \load_val
  wire output 22 \load_cmd
  wire output 23 \intr_o
  wire output 16 \ext_en
  wire output 12 \en
  wire output 14 \dir
  wire width 32 input 7 \current_val
  wire input 3 \cs
  wire input 10 \core_irq
  wire width 32 output 21 \cmp_val
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  wire width 32 input 8 \capture_val
  wire input 9 \capture_stb
  wire output 17 \cap_en
  wire width 6 input 5 \addr
  wire width 32 $auto$rtlil.cc:3457:Mux$365
  wire width 32 $auto$rtlil.cc:3457:Mux$363
  wire width 2 $auto$rtlil.cc:3457:Mux$361
  wire width 32 $auto$rtlil.cc:3457:Mux$359
  wire width 32 $auto$rtlil.cc:3457:Mux$357
  wire width 32 $auto$rtlil.cc:3457:Mux$355
  wire width 32 $auto$rtlil.cc:3457:Mux$353
  wire width 32 $auto$ghdl.cc:827:import_module$165
  wire width 32 $auto$ghdl.cc:827:import_module$163
  wire width 32 $auto$ghdl.cc:827:import_module$160
  wire width 32 $auto$ghdl.cc:827:import_module$158
  wire width 32 $auto$ghdl.cc:827:import_module$156
  wire width 32 $auto$ghdl.cc:827:import_module$154
  wire $auto$ghdl.cc:827:import_module$153
  wire $auto$ghdl.cc:827:import_module$152
  wire $auto$ghdl.cc:827:import_module$151
  wire $auto$ghdl.cc:827:import_module$147
  wire $auto$ghdl.cc:827:import_module$146
  wire $auto$ghdl.cc:827:import_module$145
  wire $auto$ghdl.cc:827:import_module$144
  wire $auto$ghdl.cc:827:import_module$141
  wire $auto$ghdl.cc:827:import_module$140
  wire width 32 $auto$ghdl.cc:827:import_module$139
  wire width 32 $auto$ghdl.cc:827:import_module$138
  wire width 32 $auto$ghdl.cc:827:import_module$137
  wire width 32 $auto$ghdl.cc:827:import_module$136
  wire width 32 $auto$ghdl.cc:827:import_module$135
  wire width 32 $auto$ghdl.cc:827:import_module$134
  wire width 32 $auto$ghdl.cc:827:import_module$133
  wire width 32 $auto$ghdl.cc:827:import_module$132
  wire width 32 $auto$ghdl.cc:827:import_module$131
  wire width 32 $auto$ghdl.cc:827:import_module$130
  wire width 32 $auto$ghdl.cc:827:import_module$129
  wire width 32 $auto$ghdl.cc:827:import_module$128
  wire width 32 $auto$ghdl.cc:827:import_module$127
  wire width 32 $auto$ghdl.cc:827:import_module$126
  wire width 32 $auto$ghdl.cc:827:import_module$117
  wire $auto$ghdl.cc:827:import_module$116
  wire $auto$ghdl.cc:827:import_module$115
  wire $auto$ghdl.cc:827:import_module$114
  wire $auto$ghdl.cc:827:import_module$113
  wire $auto$ghdl.cc:827:import_module$112
  wire $auto$ghdl.cc:827:import_module$111
  wire $auto$ghdl.cc:827:import_module$109
  wire $auto$ghdl.cc:827:import_module$107
  wire $auto$ghdl.cc:827:import_module$106
  wire $auto$ghdl.cc:827:import_module$103
  wire $auto$ghdl.cc:827:import_module$102
  wire $auto$ghdl.cc:827:import_module$100
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$306
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$304
  attribute \init 2'00
  wire width 2 $auto$async2sync.cc:234:execute$302
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$300
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$298
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$296
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$294
  cell $ff \:434
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$306
    connect \D $auto$rtlil.cc:3457:Mux$365
  end
  cell $mux \:433
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$165
    connect \S $auto$ghdl.cc:827:import_module$141
    connect \B \capture_val
    connect \A \reg_cap
  end
  cell $ff \:432
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$304
    connect \D $auto$rtlil.cc:3457:Mux$363
  end
  cell $mux \:431
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$163
    connect \S $auto$ghdl.cc:827:import_module$102
    connect \B $auto$ghdl.cc:827:import_module$139
    connect \A \reg_cmp
  end
  cell $ff \:430
    parameter \WIDTH 2
    connect \Q $auto$async2sync.cc:234:execute$302
    connect \D $auto$rtlil.cc:3457:Mux$361
  end
  cell $ff \:429
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$300
    connect \D $auto$rtlil.cc:3457:Mux$359
  end
  cell $mux \:428
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$160
    connect \S $auto$ghdl.cc:827:import_module$102
    connect \B $auto$ghdl.cc:827:import_module$138
    connect \A \reg_int_en
  end
  cell $ff \:427
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$298
    connect \D $auto$rtlil.cc:3457:Mux$357
  end
  cell $mux \:426
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$158
    connect \S $auto$ghdl.cc:827:import_module$102
    connect \B $auto$ghdl.cc:827:import_module$137
    connect \A \reg_pre
  end
  cell $ff \:425
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$296
    connect \D $auto$rtlil.cc:3457:Mux$355
  end
  cell $mux \:424
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$156
    connect \S $auto$ghdl.cc:827:import_module$102
    connect \B $auto$ghdl.cc:827:import_module$136
    connect \A \reg_load
  end
  cell $ff \:423
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$294
    connect \D $auto$rtlil.cc:3457:Mux$353
  end
  cell $mux \:422
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$154
    connect \S $auto$ghdl.cc:827:import_module$140
    connect \B \wdata
    connect \A \reg_ctrl
  end
  cell $mux \:398
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$153
    connect \S \capture_stb
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$152
  end
  cell $mux \:397
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$152
    connect \S $auto$ghdl.cc:827:import_module$151
    connect \B 1'0
    connect \A \reg_int_sts [1]
  end
  cell $and \:394
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$151
    connect \B $auto$ghdl.cc:827:import_module$144
    connect \A \wdata [1]
  end
  cell $mux \:387
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$147
    connect \S \core_irq
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$146
  end
  cell $mux \:386
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$146
    connect \S $auto$ghdl.cc:827:import_module$145
    connect \B 1'0
    connect \A \reg_int_sts [0]
  end
  cell $and \:383
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$145
    connect \B $auto$ghdl.cc:827:import_module$144
    connect \A \wdata [0]
  end
  cell $and \:381
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$144
    connect \B $auto$ghdl.cc:827:import_module$102
    connect \A $auto$ghdl.cc:827:import_module$114
  end
  cell $and \:374
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$141
    connect \B \capture_stb
    connect \A \reg_ctrl [6]
  end
  cell $and \:369
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$140
    connect \B $auto$ghdl.cc:827:import_module$102
    connect \A $auto$ghdl.cc:827:import_module$109
  end
  cell $mux \:368
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$139
    connect \S $auto$ghdl.cc:827:import_module$109
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$135
  end
  cell $mux \:367
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$138
    connect \S $auto$ghdl.cc:827:import_module$109
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$134
  end
  cell $mux \:366
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$137
    connect \S $auto$ghdl.cc:827:import_module$109
    connect \B \reg_pre
    connect \A $auto$ghdl.cc:827:import_module$133
  end
  cell $mux \:365
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$136
    connect \S $auto$ghdl.cc:827:import_module$109
    connect \B \reg_load
    connect \A $auto$ghdl.cc:827:import_module$132
  end
  cell $mux \:363
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$135
    connect \S $auto$ghdl.cc:827:import_module$103
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$131
  end
  cell $mux \:362
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$134
    connect \S $auto$ghdl.cc:827:import_module$103
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$130
  end
  cell $mux \:361
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$133
    connect \S $auto$ghdl.cc:827:import_module$103
    connect \B \reg_pre
    connect \A $auto$ghdl.cc:827:import_module$129
  end
  cell $mux \:360
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$132
    connect \S $auto$ghdl.cc:827:import_module$103
    connect \B \wdata
    connect \A \reg_load
  end
  cell $mux \:359
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$131
    connect \S $auto$ghdl.cc:827:import_module$112
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$128
  end
  cell $mux \:358
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$130
    connect \S $auto$ghdl.cc:827:import_module$112
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$127
  end
  cell $mux \:357
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$129
    connect \S $auto$ghdl.cc:827:import_module$112
    connect \B \wdata
    connect \A \reg_pre
  end
  cell $mux \:356
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$128
    connect \S $auto$ghdl.cc:827:import_module$115
    connect \B \wdata
    connect \A \reg_cmp
  end
  cell $mux \:355
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$127
    connect \S $auto$ghdl.cc:827:import_module$115
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$126
  end
  cell $mux \:354
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$126
    connect \S $auto$ghdl.cc:827:import_module$113
    connect \B \wdata
    connect \A \reg_int_en
  end
  cell $mux \:336
    parameter \WIDTH 32
    connect \Y \rdata
    connect \S \cs
    connect \B $auto$ghdl.cc:827:import_module$117
    connect \A 0
  end
  cell $pmux \:334
    parameter \WIDTH 32
    parameter \S_WIDTH 8
    connect \Y $auto$ghdl.cc:827:import_module$117
    connect \S { $auto$ghdl.cc:827:import_module$116 $auto$ghdl.cc:827:import_module$115 $auto$ghdl.cc:827:import_module$114 $auto$ghdl.cc:827:import_module$113 $auto$ghdl.cc:827:import_module$112 $auto$ghdl.cc:827:import_module$111 $auto$ghdl.cc:827:import_module$103 $auto$ghdl.cc:827:import_module$109 }
    connect \B { \reg_cap \reg_cmp 30'000000000000000000000000000000 \reg_int_sts [1:0] \reg_int_en \reg_pre \current_val \reg_load \reg_ctrl }
    connect \A 0
  end
  cell $eq \:331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$116
    connect \B 5'11100
    connect \A \addr
  end
  cell $eq \:329
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$115
    connect \B 5'11000
    connect \A \addr
  end
  cell $eq \:327
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$114
    connect \B 5'10100
    connect \A \addr
  end
  cell $eq \:325
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$113
    connect \B 5'10000
    connect \A \addr
  end
  cell $eq \:323
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$112
    connect \B 4'1100
    connect \A \addr
  end
  cell $eq \:321
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$111
    connect \B 4'1000
    connect \A \addr
  end
  cell $logic_not \:317
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$109
    connect \A \addr
  end
  cell $or \:313
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \intr_o
    connect \B $auto$ghdl.cc:827:import_module$107
    connect \A $auto$ghdl.cc:827:import_module$106
  end
  cell $and \:312
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$107
    connect \B \reg_int_en [1]
    connect \A \reg_int_sts [1]
  end
  cell $and \:309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$106
    connect \B \reg_int_en [0]
    connect \A \reg_int_sts [0]
  end
  cell $mux \:306
    parameter \WIDTH 32
    connect \Y \load_val
    connect \S $auto$ghdl.cc:827:import_module$100
    connect \B \wdata
    connect \A \reg_load
  end
  cell $mux \:300
    parameter \WIDTH 1
    connect \Y \load_cmd
    connect \S $auto$ghdl.cc:827:import_module$100
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:299
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$100
    connect \B $auto$ghdl.cc:827:import_module$102
    connect \A $auto$ghdl.cc:827:import_module$103
  end
  cell $eq \:298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$103
    connect \B 3'100
    connect \A \addr
  end
  cell $and \:296
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$102
    connect \B \cs
    connect \A \we
  end
  cell $mux $auto$ff.cc:614:unmap_srst$364
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$365
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$165
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$362
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$363
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$163
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$360
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$361
    connect \S \rst_n
    connect \B { $auto$ghdl.cc:827:import_module$153 $auto$ghdl.cc:827:import_module$147 }
    connect \A 2'00
  end
  cell $mux $auto$ff.cc:614:unmap_srst$358
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$359
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$160
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$356
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$357
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$158
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$354
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$355
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$156
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$352
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$353
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$154
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$307
    parameter \WIDTH 32
    connect \Y \reg_cap
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$306
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$305
    parameter \WIDTH 32
    connect \Y \reg_cmp
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$304
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$303
    parameter \WIDTH 2
    connect \Y \reg_int_sts [1:0]
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$302
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$301
    parameter \WIDTH 32
    connect \Y \reg_int_en
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$300
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$299
    parameter \WIDTH 32
    connect \Y \reg_pre
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$298
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$297
    parameter \WIDTH 32
    connect \Y \reg_load
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$296
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$295
    parameter \WIDTH 32
    connect \Y \reg_ctrl
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$294
    connect \A 0
  end
  connect \cap_en \reg_ctrl [6]
  connect \cmp_val \reg_cmp
  connect \dir \reg_ctrl [3]
  connect \en \reg_ctrl [0]
  connect \ext_en \reg_ctrl [5]
  connect \mode \reg_ctrl [1]
  connect \pre_en \reg_ctrl [2]
  connect \pre_val \reg_pre [15:0]
  connect \pwm_en \reg_ctrl [4]
  connect \reg_int_sts [31:2] 30'000000000000000000000000000000
end
module \bus_matrix_core_Brtl
  wire output 19 \trigger_o
  wire \tick
  wire input 2 \rst_n
  wire output 18 \pwm_o
  wire input 6 \pwm_en
  wire width 16 \prescaler
  wire width 16 input 9 \pre_val
  wire input 8 \pre_en
  wire \op_done
  wire input 4 \mode
  wire width 32 input 10 \load_val
  wire input 12 \load_cmd
  wire output 20 \irq
  wire \ext_tick
  wire \ext_meas_re
  wire input 13 \ext_meas_i
  wire \ext_meas_d
  wire input 7 \ext_en
  wire input 3 \en
  wire input 5 \dir
  wire width 32 output 15 \current_val
  wire width 32 \counter
  wire width 32 input 11 \cmp_val
  wire \clk_tick
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  wire width 32 output 16 \capture_val
  wire output 17 \capture_stb
  wire \capture_re
  wire input 14 \capture_i
  wire \capture_d
  attribute \hdlname "_witness_ anyinit__615"
  wire \_witness_.anyinit__615
  attribute \hdlname "_witness_ anyinit__614"
  wire \_witness_.anyinit__614
  attribute \hdlname "_witness_ anyinit__613"
  wire \_witness_.anyinit__613
  attribute \hdlname "_witness_ anyinit__612"
  wire width 32 \_witness_.anyinit__612
  wire $auto$rtlil.cc:3457:Mux$351
  wire $auto$rtlil.cc:3457:Mux$349
  wire $auto$rtlil.cc:3457:Mux$347
  wire $auto$rtlil.cc:3457:Mux$345
  wire width 16 $auto$rtlil.cc:3457:Mux$343
  wire width 32 $auto$rtlil.cc:3457:Mux$341
  wire $auto$rtlil.cc:3457:Mux$337
  wire $auto$rtlil.cc:3457:Mux$335
  wire width 32 $auto$rtlil.cc:3457:Mux$333
  wire width 32 $auto$ghdl.cc:827:import_module$239
  wire $auto$ghdl.cc:827:import_module$237
  wire $auto$ghdl.cc:827:import_module$236
  wire $auto$ghdl.cc:827:import_module$235
  wire $auto$ghdl.cc:827:import_module$234
  wire $auto$ghdl.cc:827:import_module$233
  wire width 32 $auto$ghdl.cc:827:import_module$230
  wire $auto$ghdl.cc:827:import_module$228
  wire width 32 $auto$ghdl.cc:827:import_module$227
  wire $auto$ghdl.cc:827:import_module$225
  wire width 32 $auto$ghdl.cc:827:import_module$224
  wire $auto$ghdl.cc:827:import_module$222
  wire width 32 $auto$ghdl.cc:827:import_module$221
  wire $auto$ghdl.cc:827:import_module$219
  wire width 32 $auto$ghdl.cc:827:import_module$218
  wire width 32 $auto$ghdl.cc:827:import_module$217
  wire width 32 $auto$ghdl.cc:827:import_module$215
  wire $auto$ghdl.cc:827:import_module$213
  wire width 32 $auto$ghdl.cc:827:import_module$212
  wire width 32 $auto$ghdl.cc:827:import_module$211
  wire $auto$ghdl.cc:827:import_module$208
  wire $auto$ghdl.cc:827:import_module$203
  wire width 16 $auto$ghdl.cc:827:import_module$202
  wire $auto$ghdl.cc:827:import_module$201
  wire width 16 $auto$ghdl.cc:827:import_module$200
  wire $auto$ghdl.cc:827:import_module$199
  wire width 16 $auto$ghdl.cc:827:import_module$198
  wire $auto$ghdl.cc:827:import_module$197
  wire width 16 $auto$ghdl.cc:827:import_module$196
  wire width 16 $auto$ghdl.cc:827:import_module$195
  wire $auto$ghdl.cc:827:import_module$194
  wire $auto$ghdl.cc:827:import_module$193
  wire $auto$ghdl.cc:827:import_module$192
  wire $auto$ghdl.cc:827:import_module$190
  wire $auto$ghdl.cc:827:import_module$188
  wire $auto$ghdl.cc:827:import_module$187
  wire $auto$ghdl.cc:827:import_module$186
  wire $auto$ghdl.cc:827:import_module$185
  wire $auto$ghdl.cc:827:import_module$184
  wire $auto$ghdl.cc:827:import_module$183
  wire $auto$ghdl.cc:827:import_module$182
  wire $auto$ghdl.cc:827:import_module$181
  wire $auto$ghdl.cc:827:import_module$180
  wire $auto$ghdl.cc:827:import_module$179
  wire $auto$ghdl.cc:827:import_module$178
  wire $auto$ghdl.cc:827:import_module$177
  wire $auto$ghdl.cc:827:import_module$176
  wire $auto$ghdl.cc:827:import_module$175
  wire $auto$ghdl.cc:827:import_module$174
  wire $auto$ghdl.cc:827:import_module$173
  wire $auto$ghdl.cc:827:import_module$170
  wire $auto$ghdl.cc:827:import_module$168
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$292
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$290
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$288
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$286
  attribute \init 16'0000000000000000
  wire width 16 $auto$async2sync.cc:234:execute$284
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$282
  cell $ff \:621
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$292
    connect \D $auto$rtlil.cc:3457:Mux$351
  end
  cell $ff \:620
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$290
    connect \D $auto$rtlil.cc:3457:Mux$349
  end
  cell $ff \:619
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$288
    connect \D $auto$rtlil.cc:3457:Mux$347
  end
  cell $ff \:618
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$286
    connect \D $auto$rtlil.cc:3457:Mux$345
  end
  cell $ff \:617
    parameter \WIDTH 16
    connect \Q $auto$async2sync.cc:234:execute$284
    connect \D $auto$rtlil.cc:3457:Mux$343
  end
  cell $ff \:616
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$282
    connect \D $auto$rtlil.cc:3457:Mux$341
  end
  cell $anyinit \:615
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__615
    connect \D $auto$rtlil.cc:3457:Mux$337
  end
  cell $anyinit \:614
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__614
    connect \D $auto$rtlil.cc:3457:Mux$337
  end
  cell $anyinit \:613
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__613
    connect \D $auto$rtlil.cc:3457:Mux$335
  end
  cell $anyinit \:612
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit__612
    connect \D $auto$rtlil.cc:3457:Mux$333
  end
  cell $mux \:611
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$239
    connect \S \capture_re
    connect \B \counter
    connect \A \capture_val
  end
  cell $mux \:609
    parameter \WIDTH 1
    connect \Y \pwm_o
    connect \S \pwm_en
    connect \B $auto$ghdl.cc:827:import_module$237
    connect \A 1'0
  end
  cell $mux \:607
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$237
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$236
    connect \A $auto$ghdl.cc:827:import_module$234
  end
  cell $mux \:606
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$236
    connect \S $auto$ghdl.cc:827:import_module$235
    connect \B 1'1
    connect \A 1'0
  end
  cell $lt \:603
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$235
    connect \B \cmp_val
    connect \A \counter
  end
  cell $mux \:602
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$234
    connect \S $auto$ghdl.cc:827:import_module$233
    connect \B 1'1
    connect \A 1'0
  end
  cell $le \:599
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$233
    connect \B \cmp_val
    connect \A \counter
  end
  cell $mux \:584
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$230
    connect \S \load_cmd
    connect \B \load_val
    connect \A $auto$ghdl.cc:827:import_module$227
  end
  cell $mux \:581
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$228
    connect \S \load_cmd
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$225
  end
  cell $mux \:579
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$227
    connect \S $auto$ghdl.cc:827:import_module$208
    connect \B $auto$ghdl.cc:827:import_module$224
    connect \A \counter
  end
  cell $mux \:576
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$225
    connect \S $auto$ghdl.cc:827:import_module$208
    connect \B $auto$ghdl.cc:827:import_module$222
    connect \A 1'0
  end
  cell $mux \:574
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$224
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$221
    connect \A $auto$ghdl.cc:827:import_module$215
  end
  cell $mux \:572
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$222
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$219
    connect \A $auto$ghdl.cc:827:import_module$213
  end
  cell $mux \:571
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$221
    connect \S $auto$ghdl.cc:827:import_module$183
    connect \B $auto$ghdl.cc:827:import_module$217
    connect \A $auto$ghdl.cc:827:import_module$218
  end
  cell $mux \:567
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$219
    connect \S $auto$ghdl.cc:827:import_module$183
    connect \B 1'1
    connect \A 1'0
  end
  cell $add \:564
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$218
    connect \B 1'1
    connect \A \counter
  end
  cell $mux \:562
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$217
    connect \S \mode
    connect \B 0
    connect \A \load_val
  end
  cell $mux \:559
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$215
    connect \S $auto$ghdl.cc:827:import_module$181
    connect \B $auto$ghdl.cc:827:import_module$211
    connect \A $auto$ghdl.cc:827:import_module$212
  end
  cell $mux \:555
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$213
    connect \S $auto$ghdl.cc:827:import_module$181
    connect \B 1'1
    connect \A 1'0
  end
  cell $sub \:552
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$212
    connect \B 1'1
    connect \A \counter
  end
  cell $mux \:550
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$211
    connect \S \mode
    connect \B \load_val
    connect \A 0
  end
  cell $and \:545
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$208
    connect \B $auto$ghdl.cc:827:import_module$175
    connect \A $auto$ghdl.cc:827:import_module$178
  end
  cell $mux \:538
    parameter \WIDTH 1
    connect \Y \tick
    connect \S \ext_en
    connect \B \ext_tick
    connect \A \clk_tick
  end
  cell $mux \:530
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$203
    connect \S \load_cmd
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$201
  end
  cell $mux \:528
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$202
    connect \S \load_cmd
    connect \B \pre_val
    connect \A $auto$ghdl.cc:827:import_module$200
  end
  cell $mux \:527
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$201
    connect \S $auto$ghdl.cc:827:import_module$193
    connect \B $auto$ghdl.cc:827:import_module$199
    connect \A 1'0
  end
  cell $mux \:525
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$200
    connect \S $auto$ghdl.cc:827:import_module$193
    connect \B $auto$ghdl.cc:827:import_module$198
    connect \A \prescaler
  end
  cell $mux \:524
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$199
    connect \S \pre_en
    connect \B $auto$ghdl.cc:827:import_module$197
    connect \A 1'1
  end
  cell $mux \:522
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$198
    connect \S \pre_en
    connect \B $auto$ghdl.cc:827:import_module$196
    connect \A 16'0000000000000000
  end
  cell $mux \:520
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$197
    connect \S $auto$ghdl.cc:827:import_module$194
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:517
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$196
    connect \S $auto$ghdl.cc:827:import_module$194
    connect \B \pre_val
    connect \A $auto$ghdl.cc:827:import_module$195
  end
  cell $sub \:516
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$195
    connect \B 1'1
    connect \A \prescaler
  end
  cell $logic_not \:514
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$194
    connect \A \prescaler
  end
  cell $and \:512
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$193
    connect \B \en
    connect \A $auto$ghdl.cc:827:import_module$192
  end
  cell $not \:511
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$192
    connect \A \ext_en
  end
  cell $mux \:499
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$190
    connect \S \capture_re
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:487
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$188
    connect \S $auto$ghdl.cc:827:import_module$174
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$187
  end
  cell $mux \:485
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$187
    connect \S $auto$ghdl.cc:827:import_module$179
    connect \B $auto$ghdl.cc:827:import_module$186
    connect \A \op_done
  end
  cell $mux \:484
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$186
    connect \S $auto$ghdl.cc:827:import_module$182
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$185
  end
  cell $mux \:482
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$185
    connect \S $auto$ghdl.cc:827:import_module$184
    connect \B 1'1
    connect \A \op_done
  end
  cell $and \:480
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$184
    connect \B \dir
    connect \A $auto$ghdl.cc:827:import_module$183
  end
  cell $eq \:479
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$183
    connect \B \load_val
    connect \A \counter
  end
  cell $and \:478
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$182
    connect \B $auto$ghdl.cc:827:import_module$180
    connect \A $auto$ghdl.cc:827:import_module$181
  end
  cell $logic_not \:477
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$181
    connect \A \counter
  end
  cell $not \:475
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$180
    connect \A \dir
  end
  cell $and \:474
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$179
    connect \B $auto$ghdl.cc:827:import_module$177
    connect \A $auto$ghdl.cc:827:import_module$178
  end
  cell $not \:473
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$178
    connect \A \op_done
  end
  cell $and \:472
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$177
    connect \B $auto$ghdl.cc:827:import_module$175
    connect \A $auto$ghdl.cc:827:import_module$176
  end
  cell $not \:471
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$176
    connect \A \mode
  end
  cell $and \:470
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$175
    connect \B \en
    connect \A \tick
  end
  cell $or \:469
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$174
    connect \B $auto$ghdl.cc:827:import_module$173
    connect \A \load_cmd
  end
  cell $not \:468
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$173
    connect \A \en
  end
  cell $and \:463
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \capture_re
    connect \B $auto$ghdl.cc:827:import_module$170
    connect \A \capture_i
  end
  cell $not \:462
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$170
    connect \A \capture_d
  end
  cell $and \:461
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ext_tick
    connect \B $auto$ghdl.cc:827:import_module$168
    connect \A \ext_meas_i
  end
  cell $not \:460
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$168
    connect \A \ext_meas_d
  end
  cell $mux $auto$ff.cc:614:unmap_srst$350
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$351
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$188
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$348
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$349
    connect \S \rst_n
    connect \B \capture_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$346
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$347
    connect \S \rst_n
    connect \B \ext_meas_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$344
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$345
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$203
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$342
    parameter \WIDTH 16
    connect \Y $auto$rtlil.cc:3457:Mux$343
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$202
    connect \A 16'0000000000000000
  end
  cell $mux $auto$ff.cc:614:unmap_srst$340
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$341
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$230
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$336
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$337
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$228
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$334
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$335
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$190
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$332
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$333
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$239
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$293
    parameter \WIDTH 1
    connect \Y \op_done
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$292
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$291
    parameter \WIDTH 1
    connect \Y \capture_d
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$290
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$289
    parameter \WIDTH 1
    connect \Y \ext_meas_d
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$288
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$287
    parameter \WIDTH 1
    connect \Y \clk_tick
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$286
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$285
    parameter \WIDTH 16
    connect \Y \prescaler
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$284
    connect \A 16'0000000000000000
  end
  cell $mux $auto$async2sync.cc:243:execute$283
    parameter \WIDTH 32
    connect \Y \counter
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$282
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$281
    parameter \WIDTH 1
    connect \Y \irq
    connect \S \rst_n
    connect \B \_witness_.anyinit__615
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$279
    parameter \WIDTH 1
    connect \Y \trigger_o
    connect \S \rst_n
    connect \B \_witness_.anyinit__614
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$277
    parameter \WIDTH 1
    connect \Y \capture_stb
    connect \S \rst_n
    connect \B \_witness_.anyinit__613
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$275
    parameter \WIDTH 32
    connect \Y \capture_val
    connect \S \rst_n
    connect \B \_witness_.anyinit__612
    connect \A 0
  end
  connect \current_val \counter
  connect \ext_meas_re \ext_tick
end
attribute \top 1
module \bus_matrix_axi
  wire input 8 \wvalid
  wire width 4 input 7 \wstrb
  wire output 17 \wready
  wire \we
  wire width 32 input 6 \wdata
  wire \u_bus_matrix_regs:58
  wire \u_bus_matrix_regs:57
  wire width 32 \u_bus_matrix_regs:56
  wire width 32 \u_bus_matrix_regs:55
  wire width 16 \u_bus_matrix_regs:54
  wire \u_bus_matrix_regs:53
  wire \u_bus_matrix_regs:51
  wire \u_bus_matrix_regs:50
  wire \u_bus_matrix_regs:49
  wire \u_bus_matrix_regs:48
  wire \u_bus_matrix_regs:47
  wire width 32 \u_bus_matrix_regs:46
  wire \u_bus_matrix_core:90
  wire \u_bus_matrix_core:89
  wire \u_bus_matrix_core:88
  wire \u_bus_matrix_core:87
  wire width 32 \u_bus_matrix_core:86
  wire width 32 \u_bus_matrix_core:85
  wire output 25 \trigger_o
  wire output 23 \rvalid
  wire width 2 output 22 \rresp
  wire input 13 \rready
  wire \reg_we
  wire width 32 \reg_wdata
  wire \reg_re
  wire width 32 \reg_rdata_wire
  wire width 32 \reg_rdata
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \reg_addr
  wire width 32 output 21 \rdata
  wire output 24 \pwm_o
  wire \pwm_en
  wire width 16 \pre_val
  wire \pre_en
  wire \mode
  wire width 32 \load_val
  wire \load_cmd
  wire output 26 \irq
  wire input 14 \ext_meas_i
  wire \ext_en
  wire \en
  wire \dir
  wire width 32 \current_val
  wire \cs
  wire \core_irq_pulse
  wire \core_intr
  wire width 32 \cmp_val
  wire width 32 \capture_val
  wire \capture_stb
  wire input 15 \capture_i
  wire output 19 \bvalid
  wire width 2 output 18 \bresp
  wire input 9 \bready
  wire input 5 \awvalid
  wire output 16 \awready
  wire width 3 input 4 \awprot
  wire width 32 input 3 \awaddr
  wire input 12 \arvalid
  wire output 20 \arready
  wire width 3 input 11 \arprot
  wire input 2 \aresetn
  wire width 32 input 10 \araddr
  wire width 6 \addr
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \aclk
  attribute \unused_bits "0"
  wire $auto$ghdl.cc:827:import_module$21
  attribute \unused_bits "0 1 2 3"
  wire width 4 $auto$ghdl.cc:827:import_module$13
  cell \bus_matrix_regs_Brtl \u_bus_matrix_regs
    connect \we \reg_we
    connect \wdata \reg_wdata
    connect \rst_n \aresetn
    connect \rdata \reg_rdata_wire
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \intr_o \irq
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cs \cs
    connect \core_irq \core_irq_pulse
    connect \cmp_val \cmp_val
    connect \clk \aclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \cap_en $auto$ghdl.cc:827:import_module$21
    connect \addr \reg_addr [5:0]
  end
  cell \bus_matrix_core_Brtl \u_bus_matrix_core
    connect \trigger_o \trigger_o
    connect \rst_n \aresetn
    connect \pwm_o \pwm_o
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \irq \core_irq_pulse
    connect \ext_meas_i \ext_meas_i
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cmp_val \cmp_val
    connect \clk \aclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \capture_i \capture_i
  end
  cell \axi4lite_slave_adapter_Brtl_32_32 \u_axi_adapter
    connect \s_axi_wvalid \wvalid
    connect \s_axi_wstrb \wstrb
    connect \s_axi_wready \wready
    connect \s_axi_wdata \wdata
    connect \s_axi_rvalid \rvalid
    connect \s_axi_rresp \rresp
    connect \s_axi_rready \rready
    connect \s_axi_rdata \rdata
    connect \s_axi_bvalid \bvalid
    connect \s_axi_bresp \bresp
    connect \s_axi_bready \bready
    connect \s_axi_awvalid \awvalid
    connect \s_axi_awready \awready
    connect \s_axi_awprot \awprot
    connect \s_axi_awaddr \awaddr
    connect \s_axi_arvalid \arvalid
    connect \s_axi_arready \arready
    connect \s_axi_arprot \arprot
    connect \s_axi_araddr \araddr
    connect \reg_we \reg_we
    connect \reg_wdata \reg_wdata
    connect \reg_re \reg_re
    connect \reg_rdata \reg_rdata_wire
    connect \reg_be $auto$ghdl.cc:827:import_module$13
    connect \reg_addr \reg_addr
    connect \aresetn \aresetn
    connect \aclk \aclk
  end
  cell $or \:44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \cs
    connect \B \reg_re
    connect \A \reg_we
  end
  connect \addr \reg_addr [5:0]
  connect \core_intr \irq
  connect \reg_rdata \reg_rdata_wire
  connect \u_bus_matrix_core:85 \current_val
  connect \u_bus_matrix_core:86 \capture_val
  connect \u_bus_matrix_core:87 \capture_stb
  connect \u_bus_matrix_core:88 \pwm_o
  connect \u_bus_matrix_core:89 \trigger_o
  connect \u_bus_matrix_core:90 \core_irq_pulse
  connect \u_bus_matrix_regs:46 \reg_rdata_wire
  connect \u_bus_matrix_regs:47 \en
  connect \u_bus_matrix_regs:48 \mode
  connect \u_bus_matrix_regs:49 \dir
  connect \u_bus_matrix_regs:50 \pwm_en
  connect \u_bus_matrix_regs:51 \ext_en
  connect \u_bus_matrix_regs:53 \pre_en
  connect \u_bus_matrix_regs:54 \pre_val
  connect \u_bus_matrix_regs:55 \load_val
  connect \u_bus_matrix_regs:56 \cmp_val
  connect \u_bus_matrix_regs:57 \load_cmd
  connect \u_bus_matrix_regs:58 \irq
  connect \we \reg_we
end
module \axi4lite_slave_adapter_Brtl_32_32
  wire \wready_i
  wire input 8 \s_axi_wvalid
  wire width 4 input 7 \s_axi_wstrb
  wire output 16 \s_axi_wready
  wire width 32 input 6 \s_axi_wdata
  wire output 22 \s_axi_rvalid
  wire width 2 output 21 \s_axi_rresp
  wire input 13 \s_axi_rready
  wire width 32 output 20 \s_axi_rdata
  wire output 18 \s_axi_bvalid
  wire width 2 output 17 \s_axi_bresp
  wire input 9 \s_axi_bready
  wire input 5 \s_axi_awvalid
  wire output 15 \s_axi_awready
  wire width 3 input 4 \s_axi_awprot
  wire width 32 input 3 \s_axi_awaddr
  wire input 12 \s_axi_arvalid
  wire output 19 \s_axi_arready
  wire width 3 input 11 \s_axi_arprot
  wire width 32 input 10 \s_axi_araddr
  wire \rvalid_i
  wire output 25 \reg_we
  wire width 32 output 24 \reg_wdata
  wire output 26 \reg_re
  wire width 32 input 14 \reg_rdata
  wire width 4 output 27 \reg_be
  wire width 32 output 23 \reg_addr
  wire width 32 \rdata_reg
  wire \bvalid_i
  wire \awready_i
  wire \aw_en
  wire \arready_i
  wire input 2 \aresetn
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \aclk
  attribute \hdlname "_witness_ anyinit__266"
  wire width 32 \_witness_.anyinit__266
  attribute \hdlname "_witness_ anyinit__264"
  wire \_witness_.anyinit__264
  attribute \hdlname "_witness_ anyinit__263"
  wire \_witness_.anyinit__263
  attribute \hdlname "_witness_ anyinit__262"
  wire \_witness_.anyinit__262
  attribute \hdlname "_witness_ anyinit__261"
  wire \_witness_.anyinit__261
  attribute \hdlname "_witness_ anyinit__260"
  wire \_witness_.anyinit__260
  attribute \hdlname "_witness_ anyinit__259"
  wire \_witness_.anyinit__259
  attribute \hdlname "_witness_ anyinit__258"
  wire width 4 \_witness_.anyinit__258
  attribute \hdlname "_witness_ anyinit__256"
  wire \_witness_.anyinit__256
  attribute \hdlname "_witness_ anyinit__255"
  wire \_witness_.anyinit__255
  attribute \hdlname "_witness_ anyinit__254"
  wire width 32 \_witness_.anyinit__254
  attribute \hdlname "_witness_ anyinit__252"
  wire width 32 \_witness_.anyinit__252
  wire width 32 $auto$rtlil.cc:3457:Mux$331
  wire $auto$rtlil.cc:3457:Mux$329
  wire $auto$rtlil.cc:3457:Mux$327
  wire $auto$rtlil.cc:3457:Mux$325
  wire $auto$rtlil.cc:3457:Mux$323
  wire $auto$rtlil.cc:3457:Mux$321
  wire $auto$rtlil.cc:3457:Mux$319
  wire width 4 $auto$rtlil.cc:3457:Mux$317
  wire $auto$rtlil.cc:3457:Mux$315
  wire $auto$rtlil.cc:3457:Mux$313
  wire width 32 $auto$rtlil.cc:3457:Mux$311
  wire width 32 $auto$rtlil.cc:3457:Mux$309
  wire width 32 $auto$ghdl.cc:827:import_module$96
  wire width 4 $auto$ghdl.cc:827:import_module$88
  wire width 32 $auto$ghdl.cc:827:import_module$84
  wire $auto$ghdl.cc:827:import_module$82
  wire $auto$ghdl.cc:827:import_module$81
  wire width 32 $auto$ghdl.cc:827:import_module$80
  wire width 32 $auto$ghdl.cc:827:import_module$78
  wire $auto$ghdl.cc:827:import_module$75
  wire $auto$ghdl.cc:827:import_module$68
  wire $auto$ghdl.cc:827:import_module$67
  wire $auto$ghdl.cc:827:import_module$66
  wire $auto$ghdl.cc:827:import_module$65
  wire $auto$ghdl.cc:827:import_module$64
  wire $auto$ghdl.cc:827:import_module$63
  wire $auto$ghdl.cc:827:import_module$61
  wire $auto$ghdl.cc:827:import_module$60
  wire $auto$ghdl.cc:827:import_module$59
  wire $auto$ghdl.cc:827:import_module$57
  wire $auto$ghdl.cc:827:import_module$56
  wire $auto$ghdl.cc:827:import_module$54
  wire $auto$ghdl.cc:827:import_module$53
  wire $auto$ghdl.cc:827:import_module$52
  wire $auto$ghdl.cc:827:import_module$51
  wire $auto$ghdl.cc:827:import_module$50
  wire $auto$ghdl.cc:827:import_module$48
  wire $auto$ghdl.cc:827:import_module$47
  wire $auto$ghdl.cc:827:import_module$46
  wire $auto$ghdl.cc:827:import_module$45
  wire $auto$ghdl.cc:827:import_module$44
  wire $auto$ghdl.cc:827:import_module$42
  wire $auto$ghdl.cc:827:import_module$41
  wire $auto$ghdl.cc:827:import_module$40
  wire $auto$ghdl.cc:827:import_module$39
  wire $auto$ghdl.cc:827:import_module$38
  wire $auto$ghdl.cc:827:import_module$37
  wire $auto$ghdl.cc:827:import_module$36
  wire $auto$ghdl.cc:827:import_module$35
  cell $anyinit \:266
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit__266
    connect \D $auto$rtlil.cc:3457:Mux$331
  end
  cell $mux \:265
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$96
    connect \S $auto$ghdl.cc:827:import_module$65
    connect \B \reg_rdata
    connect \A \rdata_reg
  end
  cell $anyinit \:264
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__264
    connect \D $auto$rtlil.cc:3457:Mux$329
  end
  cell $anyinit \:263
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__263
    connect \D $auto$rtlil.cc:3457:Mux$327
  end
  cell $anyinit \:262
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__262
    connect \D $auto$rtlil.cc:3457:Mux$325
  end
  cell $anyinit \:261
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__261
    connect \D $auto$rtlil.cc:3457:Mux$323
  end
  cell $anyinit \:260
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__260
    connect \D $auto$rtlil.cc:3457:Mux$321
  end
  cell $anyinit \:259
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__259
    connect \D $auto$rtlil.cc:3457:Mux$319
  end
  cell $anyinit \:258
    parameter \WIDTH 4
    connect \Q \_witness_.anyinit__258
    connect \D $auto$rtlil.cc:3457:Mux$317
  end
  cell $mux \:257
    parameter \WIDTH 4
    connect \Y $auto$ghdl.cc:827:import_module$88
    connect \S $auto$ghdl.cc:827:import_module$75
    connect \B \s_axi_wstrb
    connect \A \reg_be
  end
  cell $anyinit \:256
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__256
    connect \D $auto$rtlil.cc:3457:Mux$315
  end
  cell $anyinit \:255
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__255
    connect \D $auto$rtlil.cc:3457:Mux$313
  end
  cell $anyinit \:254
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit__254
    connect \D $auto$rtlil.cc:3457:Mux$311
  end
  cell $mux \:253
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$84
    connect \S $auto$ghdl.cc:827:import_module$75
    connect \B \s_axi_wdata
    connect \A \reg_wdata
  end
  cell $anyinit \:252
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit__252
    connect \D $auto$rtlil.cc:3457:Mux$309
  end
  cell $mux \:233
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$82
    connect \S $auto$ghdl.cc:827:import_module$75
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$61
  end
  cell $mux \:230
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$81
    connect \S $auto$ghdl.cc:827:import_module$75
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:226
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$80
    connect \S $auto$ghdl.cc:827:import_module$75
    connect \B \s_axi_awaddr
    connect \A $auto$ghdl.cc:827:import_module$78
  end
  cell $mux \:222
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$78
    connect \S $auto$ghdl.cc:827:import_module$60
    connect \B \s_axi_araddr
    connect \A \reg_addr
  end
  cell $and \:219
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$75
    connect \B $auto$ghdl.cc:827:import_module$38
    connect \A $auto$ghdl.cc:827:import_module$44
  end
  cell $mux \:201
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$68
    connect \S $auto$ghdl.cc:827:import_module$65
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$67
  end
  cell $mux \:199
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$67
    connect \S $auto$ghdl.cc:827:import_module$66
    connect \B 1'0
    connect \A \rvalid_i
  end
  cell $and \:197
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$66
    connect \B \s_axi_rready
    connect \A \rvalid_i
  end
  cell $and \:196
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$65
    connect \B $auto$ghdl.cc:827:import_module$63
    connect \A $auto$ghdl.cc:827:import_module$64
  end
  cell $not \:195
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$64
    connect \A \rvalid_i
  end
  cell $and \:194
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$63
    connect \B \arready_i
    connect \A \s_axi_arvalid
  end
  cell $mux \:185
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$61
    connect \S $auto$ghdl.cc:827:import_module$60
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$60
    connect \B $auto$ghdl.cc:827:import_module$59
    connect \A \s_axi_arvalid
  end
  cell $not \:181
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$59
    connect \A \arready_i
  end
  cell $mux \:172
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$57
    connect \S $auto$ghdl.cc:827:import_module$54
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$56
  end
  cell $mux \:170
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$56
    connect \S $auto$ghdl.cc:827:import_module$39
    connect \B 1'0
    connect \A \bvalid_i
  end
  cell $and \:167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$54
    connect \B $auto$ghdl.cc:827:import_module$52
    connect \A $auto$ghdl.cc:827:import_module$53
  end
  cell $not \:166
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$53
    connect \A \bvalid_i
  end
  cell $and \:165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$52
    connect \B $auto$ghdl.cc:827:import_module$51
    connect \A \s_axi_wvalid
  end
  cell $and \:164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$51
    connect \B $auto$ghdl.cc:827:import_module$50
    connect \A \wready_i
  end
  cell $and \:163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$50
    connect \B \awready_i
    connect \A \s_axi_awvalid
  end
  cell $mux \:154
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$48
    connect \S $auto$ghdl.cc:827:import_module$47
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$47
    connect \B $auto$ghdl.cc:827:import_module$46
    connect \A \aw_en
  end
  cell $and \:150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$46
    connect \B $auto$ghdl.cc:827:import_module$45
    connect \A \s_axi_awvalid
  end
  cell $and \:149
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$45
    connect \B $auto$ghdl.cc:827:import_module$44
    connect \A \s_axi_wvalid
  end
  cell $not \:148
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$44
    connect \A \wready_i
  end
  cell $mux \:133
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$42
    connect \S $auto$ghdl.cc:827:import_module$38
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:130
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$41
    connect \S $auto$ghdl.cc:827:import_module$38
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$40
  end
  cell $mux \:128
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$40
    connect \S $auto$ghdl.cc:827:import_module$39
    connect \B 1'1
    connect \A \aw_en
  end
  cell $and \:126
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$39
    connect \B \s_axi_bready
    connect \A \bvalid_i
  end
  cell $and \:125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$38
    connect \B $auto$ghdl.cc:827:import_module$37
    connect \A \aw_en
  end
  cell $and \:124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$37
    connect \B $auto$ghdl.cc:827:import_module$36
    connect \A \s_axi_wvalid
  end
  cell $and \:123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$36
    connect \B $auto$ghdl.cc:827:import_module$35
    connect \A \s_axi_awvalid
  end
  cell $not \:122
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$35
    connect \A \awready_i
  end
  cell $mux $auto$ff.cc:614:unmap_srst$330
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$331
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$96
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$328
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$329
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$68
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$326
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$327
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$61
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$324
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$325
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$57
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$322
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$323
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$48
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$320
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$321
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$42
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$318
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$319
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$41
    connect \A 1'1
  end
  cell $mux $auto$ff.cc:614:unmap_srst$316
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3457:Mux$317
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$88
    connect \A 4'0000
  end
  cell $mux $auto$ff.cc:614:unmap_srst$314
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$315
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$82
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$312
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$313
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$81
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$310
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$311
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$84
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$308
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$309
    connect \S \aresetn
    connect \B $auto$ghdl.cc:827:import_module$80
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$273
    parameter \WIDTH 32
    connect \Y \rdata_reg
    connect \S \aresetn
    connect \B \_witness_.anyinit__266
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$271
    parameter \WIDTH 1
    connect \Y \rvalid_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__264
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$269
    parameter \WIDTH 1
    connect \Y \arready_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__263
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$267
    parameter \WIDTH 1
    connect \Y \bvalid_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__262
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$265
    parameter \WIDTH 1
    connect \Y \wready_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__261
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$263
    parameter \WIDTH 1
    connect \Y \awready_i
    connect \S \aresetn
    connect \B \_witness_.anyinit__260
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$261
    parameter \WIDTH 1
    connect \Y \aw_en
    connect \S \aresetn
    connect \B \_witness_.anyinit__259
    connect \A 1'1
  end
  cell $mux $auto$async2sync.cc:243:execute$259
    parameter \WIDTH 4
    connect \Y \reg_be
    connect \S \aresetn
    connect \B \_witness_.anyinit__258
    connect \A 4'0000
  end
  cell $mux $auto$async2sync.cc:243:execute$257
    parameter \WIDTH 1
    connect \Y \reg_re
    connect \S \aresetn
    connect \B \_witness_.anyinit__256
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$255
    parameter \WIDTH 1
    connect \Y \reg_we
    connect \S \aresetn
    connect \B \_witness_.anyinit__255
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$253
    parameter \WIDTH 32
    connect \Y \reg_wdata
    connect \S \aresetn
    connect \B \_witness_.anyinit__254
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$251
    parameter \WIDTH 32
    connect \Y \reg_addr
    connect \S \aresetn
    connect \B \_witness_.anyinit__252
    connect \A 0
  end
  connect \s_axi_arready \arready_i
  connect \s_axi_awready \awready_i
  connect \s_axi_bresp 2'00
  connect \s_axi_bvalid \bvalid_i
  connect \s_axi_rdata \rdata_reg
  connect \s_axi_rresp 2'00
  connect \s_axi_rvalid \rvalid_i
  connect \s_axi_wready \wready_i
end
