module test_shifter (
    input clk,  // clock
    input rst,  // reset
    input start,
    output status[2] // 0 = not done; 1 = pass; 2 = fail
    
  ) {
  
  dff test_counter[4](.clk(clk), .rst(rst));
  
  .clk(clk) {
    // The reset conditioner is used to synchronize the reset signal to the FPGA
    // clock. This ensures the entire FPGA comes out of reset at the same time.
    .rst(rst) {
      fsm state = {IDLE, TEST, PASS, FAIL};  
    }    
  }
  shifter shifter;
    
  always {  
    status = 0;
    shifter.a = 0;
    shifter.b = 0;
    shifter.alufn = 6d0;
    
    if(start == 0){ 
      state.d = state.IDLE;
    }
    
    case(state.q) {
      state.IDLE:
        status = 0;
        if(start == 1) {
          state.d = state.TEST;
        }
      state.TEST:
        case(test_counter.q) {
          4b0000:
            shifter.alufn = Inst.SHL;
            shifter.a = 8hFF;
            shifter.b = 8h7;
            
            if(shifter.out != 8h80) {
              state.d = state.FAIL;
            }
          4b0001:
            shifter.alufn = Inst.SHL;
            shifter.a = 8h0;
            shifter.b = 8h7;
            
            if(shifter.out != 8h0) {
              state.d = state.FAIL;
            }
          4b0010:
            shifter.alufn = Inst.SHL;
            shifter.a = 8h35;
            shifter.b = 8h4;
            
            if(shifter.out != 8h50) {
              state.d = state.FAIL;
            }    
                     
          4b0011:
            shifter.alufn = Inst.SHR;
            shifter.a = 8hFF;
            shifter.b = 8h7;
            
            if(shifter.out != 8h1) {
              state.d = state.FAIL;
            }
          4b0100:
            shifter.alufn = Inst.SHR;
            shifter.a = 8h0;
            shifter.b = 8h7;
            
            if(shifter.out != 8h0) {
              state.d = state.FAIL;
            }
          4b0101:
            shifter.alufn = Inst.SHR;
            shifter.a = 8h35;
            shifter.b = 8h4;
            
            if(shifter.out != 8h3) {
              state.d = state.FAIL;
            }
            
          4b0110:
            shifter.alufn = Inst.SRA;
            shifter.a = 8hFF;
            shifter.b = 8h7;
            
            if(shifter.out != 8hFF) {
              state.d = state.FAIL;
            }
          4b0111:
            shifter.alufn = Inst.SRA;
            shifter.a = 8h0;
            shifter.b = 8h7;
            
            if(shifter.out != 8h00) {
              state.d = state.FAIL;
            }
          4b1000:
            shifter.alufn = Inst.SRA;
            shifter.a = 8h35;
            shifter.b = 8h4;
            
            if(shifter.out != 8h03) {
              state.d = state.FAIL;
            }
                                  
          4b1111:
             state.d = state.PASS;            
        }
      state.PASS:
        status = 1;
      state.FAIL:
        status = 2;
    }
    
    test_counter.d = test_counter.q + 1;
  }
}
