{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530535637960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530535637964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 09:47:17 2018 " "Processing started: Mon Jul  2 09:47:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530535637964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530535637964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuitoRegsULA -c circuitoRegsULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuitoRegsULA -c circuitoRegsULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530535637965 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530535638726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoRegsULA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoRegsULA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuitoRegsULA " "Found entity 1: circuitoRegsULA" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535638824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530535638824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuitoRegsULA " "Elaborating entity \"circuitoRegsULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530535639244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bitsNovo.bdf 1 1 " "Using design file reg4bitsNovo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bitsNovo " "Found entity 1: reg4bitsNovo" {  } { { "reg4bitsNovo.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/reg4bitsNovo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bitsNovo reg4bitsNovo:inst91 " "Elaborating entity \"reg4bitsNovo\" for hierarchy \"reg4bitsNovo:inst91\"" {  } { { "circuitoRegsULA.bdf" "inst91" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 112 1208 1336 288 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enable-clear.bdf 1 1 " "Using design file enable-clear.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 enable-clear " "Found entity 1: enable-clear" {  } { { "enable-clear.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/enable-clear.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable-clear reg4bitsNovo:inst91\|enable-clear:inst6 " "Elaborating entity \"enable-clear\" for hierarchy \"reg4bitsNovo:inst91\|enable-clear:inst6\"" {  } { { "reg4bitsNovo.bdf" "inst6" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/reg4bitsNovo.bdf" { { 216 448 600 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.bdf 1 1 " "Using design file ULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639479 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst2 " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst2\"" {  } { { "circuitoRegsULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 352 544 680 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Somador.bdf 1 1 " "Using design file Somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:inst2\|Somador:inst2 " "Elaborating entity \"Somador\" for hierarchy \"ULA:inst2\|Somador:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 64 776 936 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639546 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full-adder.bdf 1 1 " "Using design file full-adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full-adder " "Found entity 1: full-adder" {  } { { "full-adder.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/full-adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full-adder ULA:inst2\|Somador:inst2\|full-adder:inst3 " "Elaborating entity \"full-adder\" for hierarchy \"ULA:inst2\|Somador:inst2\|full-adder:inst3\"" {  } { { "Somador.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 272 384 536 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULA.bdf 1 1 " "Using design file decoderULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULA " "Found entity 1: decoderULA" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULA ULA:inst2\|decoderULA:inst1 " "Elaborating entity \"decoderULA\" for hierarchy \"ULA:inst2\|decoderULA:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 264 -48 96 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639706 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 184 200 248 216 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530535639765 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 104 200 248 136 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530535639765 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 144 200 248 176 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530535639765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Zera.bdf 1 1 " "Using design file Zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera ULA:inst2\|Zera:inst8 " "Elaborating entity \"Zera\" for hierarchy \"ULA:inst2\|Zera:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 64 472 600 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complemento.bdf 1 1 " "Using design file Complemento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento ULA:inst2\|Complemento:inst9 " "Elaborating entity \"Complemento\" for hierarchy \"ULA:inst2\|Complemento:inst9\"" {  } { { "ULA.bdf" "inst9" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 64 232 400 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_um.bdf 1 1 " "Using design file input_um.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_um " "Found entity 1: input_um" {  } { { "input_um.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/input_um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535639969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535639969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_um ULA:inst2\|input_um:inst3 " "Elaborating entity \"input_um\" for hierarchy \"ULA:inst2\|input_um:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 64 64 200 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535639970 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "input_um.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/input_um.bdf" { { 224 304 488 240 "in\[4\]" "" } { 464 304 488 480 "in_one" "" } { 392 304 488 408 "in\[1\]" "" } { 336 304 488 352 "in\[2\]" "" } { 352 304 304 408 "" "" } { 280 304 488 296 "in\[3\]" "" } { 240 304 304 296 "" "" } { 296 304 304 352 "" "" } { 408 304 304 480 "" "" } { 352 264 304 352 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1530535640007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addULA.bdf 1 1 " "Using design file addULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addULA " "Found entity 1: addULA" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/addULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535640034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535640034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addULA addULA:inst21 " "Elaborating entity \"addULA\" for hierarchy \"addULA:inst21\"" {  } { { "circuitoRegsULA.bdf" "inst21" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 528 400 496 640 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULARegs.bdf 1 1 " "Using design file decoderULARegs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULARegs " "Found entity 1: decoderULARegs" {  } { { "decoderULARegs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULARegs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535640089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535640089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULARegs decoderULARegs:inst8 " "Elaborating entity \"decoderULARegs\" for hierarchy \"decoderULARegs:inst8\"" {  } { { "circuitoRegsULA.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -144 1264 1400 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriaRAM.bdf 1 1 " "Using design file memoriaRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535640180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535640180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:inst " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:inst\"" {  } { { "circuitoRegsULA.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 72 632 840 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640181 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num31\[4..0\] num31 " "Bus \"num31\[4..0\]\" found using same base name as \"num31\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640247 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num30\[4..0\] num30 " "Bus \"num30\[4..0\]\" found using same base name as \"num30\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640247 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num24\[4..0\] num24 " "Bus \"num24\[4..0\]\" found using same base name as \"num24\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640247 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num23\[4..0\] num23 " "Bus \"num23\[4..0\]\" found using same base name as \"num23\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640247 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num22\[4..0\] num22 " "Bus \"num22\[4..0\]\" found using same base name as \"num22\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640247 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num21\[4..0\] num21 " "Bus \"num21\[4..0\]\" found using same base name as \"num21\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640247 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num20\[4..0\] num20 " "Bus \"num20\[4..0\]\" found using same base name as \"num20\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640247 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num14\[4..0\] num14 " "Bus \"num14\[4..0\]\" found using same base name as \"num14\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640247 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num13\[4..0\] num13 " "Bus \"num13\[4..0\]\" found using same base name as \"num13\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640248 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num12\[4..0\] num12 " "Bus \"num12\[4..0\]\" found using same base name as \"num12\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640248 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num11\[4..0\] num11 " "Bus \"num11\[4..0\]\" found using same base name as \"num11\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640248 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num10\[4..0\] num10 " "Bus \"num10\[4..0\]\" found using same base name as \"num10\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640248 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num31\[4..0\] num31 " "Bus \"num31\[4..0\]\" found using same base name as \"num31\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530535640248 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num1 " "Converted elements in bus name \"num1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2448 1584 1680 2464 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2624 1584 1680 2640 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1016 2904 3000 1032 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1576 312 408 1592 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2448 1584 1680 2464 "num1\[4..0\]" "" } { 2624 1584 1680 2640 "num1\[4..0\]" "" } { 1016 2904 3000 1032 "num1\[4..0\]" "" } { 1576 312 408 1592 "num1\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640248 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num10 " "Converted elements in bus name \"num10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2160 1128 1224 2176 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2336 1136 1232 2352 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2512 1136 1232 2528 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2672 1144 1240 2688 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1552 1576 1672 1568 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640248 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2160 1128 1224 2176 "num10\[4..0\]" "" } { 2336 1136 1232 2352 "num10\[4..0\]" "" } { 2512 1136 1232 2528 "num10\[4..0\]" "" } { 2672 1144 1240 2688 "num10\[4..0\]" "" } { 1552 1576 1672 1568 "num10\[4..0\]" "" } { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640248 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num11 " "Converted elements in bus name \"num11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1992 1128 1224 2008 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2176 1128 1224 2192 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2352 1136 1232 2368 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2528 1136 1232 2544 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1992 1128 1224 2008 "num11\[4..0\]" "" } { 2176 1128 1224 2192 "num11\[4..0\]" "" } { 2352 1136 1232 2368 "num11\[4..0\]" "" } { 2528 1136 1232 2544 "num11\[4..0\]" "" } { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640249 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num12 " "Converted elements in bus name \"num12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1840 1128 1224 1856 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2008 1128 1224 2024 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2192 1128 1224 2208 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2368 1136 1232 2384 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1840 1128 1224 1856 "num12\[4..0\]" "" } { 2008 1128 1224 2024 "num12\[4..0\]" "" } { 2192 1128 1224 2208 "num12\[4..0\]" "" } { 2368 1136 1232 2384 "num12\[4..0\]" "" } { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640249 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num13 " "Converted elements in bus name \"num13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1680 1128 1224 1696 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1856 1128 1224 1872 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2024 1128 1224 2040 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2208 1128 1224 2224 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640249 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1680 1128 1224 1696 "num13\[4..0\]" "" } { 1856 1128 1224 1872 "num13\[4..0\]" "" } { 2024 1128 1224 2040 "num13\[4..0\]" "" } { 2208 1128 1224 2224 "num13\[4..0\]" "" } { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640249 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num14 " "Converted elements in bus name \"num14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1520 1128 1224 1536 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1696 1128 1224 1712 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1872 1128 1224 1888 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2040 1128 1224 2056 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1520 1128 1224 1536 "num14\[4..0\]" "" } { 1696 1128 1224 1712 "num14\[4..0\]" "" } { 1872 1128 1224 1888 "num14\[4..0\]" "" } { 2040 1128 1224 2056 "num14\[4..0\]" "" } { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640250 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num2 " "Converted elements in bus name \"num2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2288 1576 1672 2304 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2464 1584 1680 2480 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2640 1584 1680 2656 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 864 2904 3000 880 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2288 1576 1672 2304 "num2\[4..0\]" "" } { 2464 1584 1680 2480 "num2\[4..0\]" "" } { 2640 1584 1680 2656 "num2\[4..0\]" "" } { 864 2904 3000 880 "num2\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640250 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num20 " "Converted elements in bus name \"num20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1824 736 832 1840 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2000 736 832 2016 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2168 736 832 2184 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2352 736 832 2368 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640250 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1824 736 832 1840 "num20\[4..0\]" "" } { 2000 736 832 2016 "num20\[4..0\]" "" } { 2168 736 832 2184 "num20\[4..0\]" "" } { 2352 736 832 2368 "num20\[4..0\]" "" } { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640250 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num21 " "Converted elements in bus name \"num21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1664 736 832 1680 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1840 736 832 1856 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2016 736 832 2032 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2184 736 832 2200 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1664 736 832 1680 "num21\[4..0\]" "" } { 1840 736 832 1856 "num21\[4..0\]" "" } { 2016 736 832 2032 "num21\[4..0\]" "" } { 2184 736 832 2200 "num21\[4..0\]" "" } { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640251 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num22 " "Converted elements in bus name \"num22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1520 736 832 1536 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1680 736 832 1696 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1856 736 832 1872 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2032 736 832 2048 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640251 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1520 736 832 1536 "num22\[4..0\]" "" } { 1680 736 832 1696 "num22\[4..0\]" "" } { 1856 736 832 1872 "num22\[4..0\]" "" } { 2032 736 832 2048 "num22\[4..0\]" "" } { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640251 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num23 " "Converted elements in bus name \"num23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2632 312 408 2648 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1536 736 832 1552 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1696 736 832 1712 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1872 736 832 1888 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2632 312 408 2648 "num23\[4..0\]" "" } { 1536 736 832 1552 "num23\[4..0\]" "" } { 1696 736 832 1712 "num23\[4..0\]" "" } { 1872 736 832 1888 "num23\[4..0\]" "" } { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640252 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num24 " "Converted elements in bus name \"num24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2472 312 408 2488 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2648 312 408 2664 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1552 736 832 1568 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1712 736 832 1728 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2472 312 408 2488 "num24\[4..0\]" "" } { 2648 312 408 2664 "num24\[4..0\]" "" } { 1552 736 832 1568 "num24\[4..0\]" "" } { 1712 736 832 1728 "num24\[4..0\]" "" } { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640252 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num3 " "Converted elements in bus name \"num3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2120 1576 1672 2136 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2304 1576 1672 2320 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2480 1584 1680 2496 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2656 1584 1680 2672 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 712 2904 3000 728 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640252 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2120 1576 1672 2136 "num3\[4..0\]" "" } { 2304 1576 1672 2320 "num3\[4..0\]" "" } { 2480 1584 1680 2496 "num3\[4..0\]" "" } { 2656 1584 1680 2672 "num3\[4..0\]" "" } { 712 2904 3000 728 "num3\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640252 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num30 " "Converted elements in bus name \"num30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1688 312 408 1704 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1528 312 408 1544 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1864 312 408 1880 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2040 312 408 2056 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1688 312 408 1704 "num30\[4..0\]" "" } { 1528 312 408 1544 "num30\[4..0\]" "" } { 1864 312 408 1880 "num30\[4..0\]" "" } { 2040 312 408 2056 "num30\[4..0\]" "" } { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640253 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num31 " "Converted elements in bus name \"num31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1544 312 408 1560 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1704 312 408 1720 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1880 312 408 1896 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640253 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1544 312 408 1560 "num31\[4..0\]" "" } { 1704 312 408 1720 "num31\[4..0\]" "" } { 1880 312 408 1896 "num31\[4..0\]" "" } { 112 600 696 128 "num31\[4..0\]" "" } { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530535640253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderRAM.bdf 1 1 " "Using design file decoderRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderRAM " "Found entity 1: decoderRAM" {  } { { "decoderRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535640276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535640276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderRAM memoriaRAM:inst\|decoderRAM:inst99 " "Elaborating entity \"decoderRAM\" for hierarchy \"memoriaRAM:inst\|decoderRAM:inst99\"" {  } { { "memoriaRAM.bdf" "inst99" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 312 -96 40 408 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acessoRAM.bdf 1 1 " "Using design file acessoRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acessoRAM " "Found entity 1: acessoRAM" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535640336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535640336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acessoRAM memoriaRAM:inst\|acessoRAM:inst7 " "Elaborating entity \"acessoRAM\" for hierarchy \"memoriaRAM:inst\|acessoRAM:inst7\"" {  } { { "memoriaRAM.bdf" "inst7" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 96 696 832 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tri4RAMs.bdf 1 1 " "Using design file tri4RAMs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri4RAMs " "Found entity 1: tri4RAMs" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/tri4RAMs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530535640504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530535640504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri4RAMs memoriaRAM:inst\|tri4RAMs:inst116 " "Elaborating entity \"tri4RAMs\" for hierarchy \"memoriaRAM:inst\|tri4RAMs:inst116\"" {  } { { "memoriaRAM.bdf" "inst116" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1656 408 560 1784 "inst116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530535640505 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[4\] inst13\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[4\]\" to the node \"inst13\[4\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[3\] inst13\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[3\]\" to the node \"inst13\[3\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[2\] inst13\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[2\]\" to the node \"inst13\[2\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[1\] inst13\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[1\]\" to the node \"inst13\[1\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[0\] inst13\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[0\]\" to the node \"inst13\[0\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[4\] result\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[4\]\" to the node \"result\[4\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[3\] result\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[3\]\" to the node \"result\[3\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[2\] result\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[2\]\" to the node \"result\[2\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[1\] result\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[1\]\" to the node \"result\[1\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[0\] result\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[0\]\" to the node \"result\[0\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst10\[4\] A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"inst10\[4\]\" to the node \"A\[4\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst10\[3\] A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"inst10\[3\]\" to the node \"A\[3\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst10\[2\] A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"inst10\[2\]\" to the node \"A\[2\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst10\[1\] A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"inst10\[1\]\" to the node \"A\[1\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst10\[0\] A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"inst10\[0\]\" to the node \"A\[0\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[7\] ADD\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[7\]\" to the node \"ADD\[7\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[6\] ADD\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[6\]\" to the node \"ADD\[6\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[5\] ADD\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[5\]\" to the node \"ADD\[5\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[4\] ADD\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[4\]\" to the node \"ADD\[4\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[3\] ADD\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[3\]\" to the node \"ADD\[3\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[2\] ADD\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[2\]\" to the node \"ADD\[2\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[1\] ADD\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[1\]\" to the node \"ADD\[1\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[0\] ADD\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[0\]\" to the node \"ADD\[0\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst9\[4\] B\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"inst9\[4\]\" to the node \"B\[4\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst9\[3\] B\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"inst9\[3\]\" to the node \"B\[3\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst9\[2\] B\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"inst9\[2\]\" to the node \"B\[2\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst9\[1\] B\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"inst9\[1\]\" to the node \"B\[1\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst9\[0\] B\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"inst9\[0\]\" to the node \"B\[0\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[4\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[4\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[4\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[3\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[3\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[3\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[2\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[2\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[2\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[1\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[1\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[1\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[0\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[0\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[0\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[7\] ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[7\]\" to the node \"ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[6\] ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[6\]\" to the node \"ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst18\[5\] ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"inst18\[5\]\" to the node \"ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530535641558 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1530535641558 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[4\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"inst4\[4\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[3\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"inst4\[3\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[2\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"inst4\[2\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[1\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"inst4\[1\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[0\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"inst4\[0\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[4\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[4\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[0\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[0\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[1\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[1\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[2\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[2\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[3\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[3\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[4\] inst101\[4\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[4\]\" to the node \"inst101\[4\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[3\] inst101\[3\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[3\]\" to the node \"inst101\[3\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[2\] inst101\[2\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[2\]\" to the node \"inst101\[2\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[1\] inst101\[1\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[1\]\" to the node \"inst101\[1\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[0\] inst101\[0\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[0\]\" to the node \"inst101\[0\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[4\] ULA:inst2\|input_um:inst3\|inst11 " "Converted the fan-out from the tri-state buffer \"inst10\[4\]\" to the node \"ULA:inst2\|input_um:inst3\|inst11\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[3\] ULA:inst2\|input_um:inst3\|inst9 " "Converted the fan-out from the tri-state buffer \"inst10\[3\]\" to the node \"ULA:inst2\|input_um:inst3\|inst9\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[2\] ULA:inst2\|input_um:inst3\|inst7 " "Converted the fan-out from the tri-state buffer \"inst10\[2\]\" to the node \"ULA:inst2\|input_um:inst3\|inst7\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[1\] ULA:inst2\|input_um:inst3\|inst " "Converted the fan-out from the tri-state buffer \"inst10\[1\]\" to the node \"ULA:inst2\|input_um:inst3\|inst\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[0\] ULA:inst2\|input_um:inst3\|inst4 " "Converted the fan-out from the tri-state buffer \"inst10\[0\]\" to the node \"ULA:inst2\|input_um:inst3\|inst4\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst18\[4\] ULA:inst2\|decoderULA:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"inst18\[4\]\" to the node \"ULA:inst2\|decoderULA:inst1\|inst5\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst18\[3\] ULA:inst2\|decoderULA:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"inst18\[3\]\" to the node \"ULA:inst2\|decoderULA:inst1\|inst2\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst18\[2\] ULA:inst2\|decoderULA:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"inst18\[2\]\" to the node \"ULA:inst2\|decoderULA:inst1\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst18\[1\] ULA:inst2\|decoderULA:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"inst18\[1\]\" to the node \"ULA:inst2\|decoderULA:inst1\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst18\[0\] ULA:inst2\|decoderULA:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"inst18\[0\]\" to the node \"ULA:inst2\|decoderULA:inst1\|inst2\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[4\] ULA:inst2\|Complemento:inst10\|inst3\[4\] " "Converted the fan-out from the tri-state buffer \"inst9\[4\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[3\] ULA:inst2\|Complemento:inst10\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"inst9\[3\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[2\] ULA:inst2\|Complemento:inst10\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"inst9\[2\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[1\] ULA:inst2\|Complemento:inst10\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"inst9\[1\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[0\] ULA:inst2\|Complemento:inst10\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"inst9\[0\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530535641561 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530535641561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530535643442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530535643442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "957 " "Implemented 957 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530535643657 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530535643657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "880 " "Implemented 880 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530535643657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530535643657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530535643710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 09:47:23 2018 " "Processing ended: Mon Jul  2 09:47:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530535643710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530535643710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530535643710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530535643710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530535645509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530535645512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 09:47:25 2018 " "Processing started: Mon Jul  2 09:47:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530535645512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530535645512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off circuitoRegsULA -c circuitoRegsULA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off circuitoRegsULA -c circuitoRegsULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530535645513 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530535645545 ""}
{ "Info" "0" "" "Project  = circuitoRegsULA" {  } {  } 0 0 "Project  = circuitoRegsULA" 0 0 "Fitter" 0 0 1530535645547 ""}
{ "Info" "0" "" "Revision = circuitoRegsULA" {  } {  } 0 0 "Revision = circuitoRegsULA" 0 0 "Fitter" 0 0 1530535645547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530535645766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "circuitoRegsULA EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"circuitoRegsULA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530535645780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530535645811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530535645811 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530535646031 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530535646046 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530535646435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530535646435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530535646435 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530535646435 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 1577 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530535646445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 1578 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530535646445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 1579 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530535646445 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530535646445 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 77 " "No exact pin location assignment(s) for 77 pins of 77 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX1[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 48 1656 1832 64 "HEX1" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX1[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 48 1656 1832 64 "HEX1" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX1[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 48 1656 1832 64 "HEX1" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX1[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 48 1656 1832 64 "HEX1" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX1[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 48 1656 1832 64 "HEX1" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX2[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 64 1656 1832 80 "HEX2" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX2[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 64 1656 1832 80 "HEX2" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX2[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 64 1656 1832 80 "HEX2" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX2[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 64 1656 1832 80 "HEX2" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX2[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 64 1656 1832 80 "HEX2" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX3[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 80 1656 1832 96 "HEX3" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX3[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 80 1656 1832 96 "HEX3" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX3[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 80 1656 1832 96 "HEX3" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX3[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 80 1656 1832 96 "HEX3" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX3[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 80 1656 1832 96 "HEX3" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[4\] " "Pin HEX4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX4[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 96 1656 1832 112 "HEX4" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[3\] " "Pin HEX4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX4[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 96 1656 1832 112 "HEX4" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[2\] " "Pin HEX4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX4[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 96 1656 1832 112 "HEX4" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[1\] " "Pin HEX4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX4[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 96 1656 1832 112 "HEX4" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[0\] " "Pin HEX4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { HEX4[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 96 1656 1832 112 "HEX4" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { Z } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 232 1448 1624 248 "Z" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Pin result\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { result[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 184 1448 1624 200 "result" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Pin result\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { result[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 184 1448 1624 200 "result" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Pin result\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { result[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 184 1448 1624 200 "result" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Pin result\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { result[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 184 1448 1624 200 "result" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Pin result\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { result[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 184 1448 1624 200 "result" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { A[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 576 200 376 592 "A" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { A[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 576 200 376 592 "A" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { A[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 576 200 376 592 "A" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { A[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 576 200 376 592 "A" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { A[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 576 200 376 592 "A" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD\[7\] " "Pin ADD\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ADD[7] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 424 208 384 440 "ADD" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD\[6\] " "Pin ADD\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ADD[6] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 424 208 384 440 "ADD" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD\[5\] " "Pin ADD\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ADD[5] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 424 208 384 440 "ADD" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD\[4\] " "Pin ADD\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ADD[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 424 208 384 440 "ADD" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD\[3\] " "Pin ADD\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ADD[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 424 208 384 440 "ADD" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD\[2\] " "Pin ADD\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ADD[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 424 208 384 440 "ADD" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD\[1\] " "Pin ADD\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ADD[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 424 208 384 440 "ADD" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD\[0\] " "Pin ADD\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ADD[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 424 208 384 440 "ADD" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { B[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 608 200 376 624 "B" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { B[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 608 200 376 624 "B" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { B[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 608 200 376 624 "B" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { B[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 608 200 376 624 "B" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { B[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 608 200 376 624 "B" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { instr[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 568 -176 -8 584 "instr" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_ULA " "Pin load_ULA not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { load_ULA } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 504 -288 -120 520 "load_ULA" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { load_ULA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { instr[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 568 -176 -8 584 "instr" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { instr[7] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 568 -176 -8 584 "instr" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { instr[6] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 568 -176 -8 584 "instr" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { instr[5] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 568 -176 -8 584 "instr" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { instr[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 568 -176 -8 584 "instr" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { instr[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 568 -176 -8 584 "instr" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { instr[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 568 -176 -8 584 "instr" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { PC[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 352 -208 -40 368 "PC" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { PC[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 352 -208 -40 368 "PC" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { PC[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 352 -208 -40 368 "PC" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { PC[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 352 -208 -40 368 "PC" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { PC[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 352 -208 -40 368 "PC" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "movAc " "Pin movAc not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { movAc } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 160 -232 -64 176 "movAc" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { movAc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enF " "Pin enF not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { enF } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 56 -160 8 72 "enF" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { enF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Pin clear not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clear } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 120 -160 8 136 "clear" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clk } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 456 -208 -40 472 "clk" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enA " "Pin enA not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { enA } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -40 -160 8 -24 "enA" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { enA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BAR\[2\] " "Pin DATA_BAR\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { DATA_BAR[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 384 -208 -24 400 "DATA_BAR" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA_BAR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BAR\[1\] " "Pin DATA_BAR\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { DATA_BAR[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 384 -208 -24 400 "DATA_BAR" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA_BAR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BAR\[0\] " "Pin DATA_BAR\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { DATA_BAR[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 384 -208 -24 400 "DATA_BAR" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA_BAR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldam " "Pin ldam not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ldam } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 280 -152 16 296 "ldam" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ldam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stac " "Pin stac not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { stac } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 256 -152 16 272 "stac" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stac } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldab " "Pin ldab not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ldab } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 224 -152 16 240 "ldab" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ldab } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[4\] " "Pin switches\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { switches[4] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -144 -112 56 -128 "switches" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switches[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R/W " "Pin R/W not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { R/W } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 88 -160 8 104 "R/W" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R/W } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enB " "Pin enB not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { enB } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -8 -160 8 8 "enB" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { enB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[3\] " "Pin switches\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { switches[3] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -144 -112 56 -128 "switches" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switches[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[2\] " "Pin switches\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { switches[2] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -144 -112 56 -128 "switches" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switches[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[0\] " "Pin switches\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { switches[0] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -144 -112 56 -128 "switches" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switches[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[1\] " "Pin switches\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { switches[1] } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -144 -112 56 -128 "switches" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switches[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enAc " "Pin enAc not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { enAc } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 24 -160 8 40 "enAc" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { enAc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530535646514 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1530535646514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "circuitoRegsULA.sdc " "Synopsys Design Constraints File file not found: 'circuitoRegsULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530535646724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530535646725 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530535646738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530535646832 ""}  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clk } } } { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 456 -208 -40 472 "clk" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530535646832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530535646976 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530535646978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530535646978 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530535646981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530535646982 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530535646984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530535646984 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530535646985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530535646987 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530535646988 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530535646988 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 3.3V 32 44 0 " "Number of I/O pins in group: 76 (unused VREF, 3.3V VCCIO, 32 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1530535646990 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1530535646990 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530535646990 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530535646992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530535646992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530535646992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530535646992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530535646992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530535646992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530535646992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530535646992 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1530535646992 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530535646992 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530535647029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530535648056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530535648476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530535648490 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530535650877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530535650877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530535651069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530535652537 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530535652537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530535654271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530535654274 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530535654274 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530535654305 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530535654313 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD\[7\] 0 " "Pin \"ADD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD\[6\] 0 " "Pin \"ADD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD\[5\] 0 " "Pin \"ADD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD\[4\] 0 " "Pin \"ADD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD\[3\] 0 " "Pin \"ADD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD\[2\] 0 " "Pin \"ADD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD\[1\] 0 " "Pin \"ADD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD\[0\] 0 " "Pin \"ADD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[4\] 0 " "Pin \"B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530535654349 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1530535654349 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530535654820 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530535654882 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530535655375 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530535655693 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1530535655757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530535656437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 09:47:36 2018 " "Processing ended: Mon Jul  2 09:47:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530535656437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530535656437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530535656437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530535656437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530535658621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530535658624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 09:47:38 2018 " "Processing started: Mon Jul  2 09:47:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530535658624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530535658624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off circuitoRegsULA -c circuitoRegsULA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off circuitoRegsULA -c circuitoRegsULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530535658625 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530535659579 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530535659627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530535660206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 09:47:40 2018 " "Processing ended: Mon Jul  2 09:47:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530535660206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530535660206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530535660206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530535660206 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530535660360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530535661683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530535661686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 09:47:41 2018 " "Processing started: Mon Jul  2 09:47:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530535661686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530535661686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta circuitoRegsULA -c circuitoRegsULA " "Command: quartus_sta circuitoRegsULA -c circuitoRegsULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530535661686 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530535661721 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530535661917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530535661951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530535661951 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "circuitoRegsULA.sdc " "Synopsys Design Constraints File file not found: 'circuitoRegsULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530535662144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530535662145 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662151 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662151 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530535662158 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1530535662186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530535662206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.459 " "Worst-case setup slack is -8.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.459     -1385.435 clk  " "   -8.459     -1385.435 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530535662215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530535662226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530535662236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530535662244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -217.925 clk  " "   -1.631      -217.925 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530535662253 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530535662359 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1530535662361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530535662407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.518 " "Worst-case setup slack is -2.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.518      -403.946 clk  " "   -2.518      -403.946 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530535662417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530535662431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530535662442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530535662454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -178.380 clk  " "   -1.380      -178.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530535662466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530535662466 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530535662569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530535662649 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530535662655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530535662814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 09:47:42 2018 " "Processing ended: Mon Jul  2 09:47:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530535662814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530535662814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530535662814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530535662814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530535664899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530535664903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 09:47:44 2018 " "Processing started: Mon Jul  2 09:47:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530535664903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530535664903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off circuitoRegsULA -c circuitoRegsULA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off circuitoRegsULA -c circuitoRegsULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530535664903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "circuitoRegsULA.vo /net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/simulation/modelsim/ simulation " "Generated file circuitoRegsULA.vo in folder \"/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530535665534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530535665624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 09:47:45 2018 " "Processing ended: Mon Jul  2 09:47:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530535665624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530535665624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530535665624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530535665624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 200 s " "Quartus II Full Compilation was successful. 0 errors, 200 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530535665791 ""}
