; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_hwmgr.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon }
%union.anon = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.pp_hwmgr_func = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pp_table_func = type { ptr, ptr, ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.PP_TemperatureRange = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.pp_hwmgr = type { ptr, i32, i32, i32, i8, i8, i8, %struct.mutex, %struct.mutex, i32, ptr, ptr, ptr, i32, ptr, i8, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, ptr, %struct.phm_platform_descriptor, ptr, ptr, ptr, i8, i32, %struct.phm_dynamic_state_info, ptr, ptr, ptr, i32, %struct.pp_thermal_controller_info, i8, i32, i8, i32, %struct.phm_microcode_version_info, i32, ptr, ptr, ptr, ptr, ptr, i32, i8, i8, i32, i32, i32, i32, i8, i32, i32, i32, [6 x i32], [6 x i32], i8 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.list_head = type { ptr, ptr }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.phm_platform_descriptor = type { [7 x i32], i32, %struct.PP_Clocks, %struct.PP_Clocks, i32, i32, i32, i32, i32, i32, i16, i32, i32, i32, i32, i32, i16, i32, i8, i16, i32, i32, i32, i32, i8 }
%struct.PP_Clocks = type { i32, i32, i32, i32, i32, i32 }
%struct.phm_dynamic_state_info = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.phm_clock_and_voltage_limits, %struct.phm_clock_and_voltage_limits, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.phm_clock_and_voltage_limits = type { i32, i32, i32, i16, i16, i16, i16 }
%struct.pp_thermal_controller_info = type { i8, i8, i8, i8, %struct.pp_fan_info, %struct.pp_advance_fan_control_parameters }
%struct.pp_fan_info = type { i8, i8, i32, i32 }
%struct.pp_advance_fan_control_parameters = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i8, i8, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i32, i32, i16, i16, i16 }
%struct.phm_microcode_version_info = type { i32, i32, i32, i32 }
%struct.vega10_hwmgr = type { %struct.vega10_dpm_table, %struct.vega10_dpm_table, %struct.vega10_registry_data, %struct.vega10_vbios_boot_state, %struct.vega10_mclk_latency_table, %struct.vega10_leakage_voltage, i32, %struct.pp_atomfwctrl_voltage_table, i32, %struct.pp_atomfwctrl_voltage_table, i32, %struct.pp_atomfwctrl_voltage_table, i32, i32, %struct.vega10_bacos, %struct.vega10_odn_dpm_table, %struct.vega10_odn_fan_table, i8, i8, i8, i8, i32, i32, %struct.vega10_display_timing, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.vega10_dpmlevel_enable_mask, i8, i8, i8, i32, [30 x %struct.smu_features], %struct.vega10_smc_state_table, i32, i32, i32, [4 x i8] }
%struct.vega10_dpm_table = type { %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_single_dpm_table, %struct.vega10_pcie_table }
%struct.vega10_single_dpm_table = type { i32, %struct.vega10_dpm_state, [8 x %struct.vega10_dpm_level] }
%struct.vega10_dpm_state = type { i32, i32, i32, i32 }
%struct.vega10_dpm_level = type { i8, i32, i32 }
%struct.vega10_pcie_table = type { i16, [2 x i8], [2 x i8], [2 x i32] }
%struct.vega10_registry_data = type { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8 }
%struct.vega10_vbios_boot_state = type { i8, i16, i16, i16, i16, i32, i32, i32, i32 }
%struct.vega10_mclk_latency_table = type { i32, [8 x %struct.vega10_mclk_latency_entries] }
%struct.vega10_mclk_latency_entries = type { i32, i32 }
%struct.vega10_leakage_voltage = type { i16, [8 x i16], [8 x i16] }
%struct.pp_atomfwctrl_voltage_table = type { i32, i32, i32, i8, i8, i8, i8, i8, [32 x %struct.pp_atomfwctrl_voltage_table_entry] }
%struct.pp_atomfwctrl_voltage_table_entry = type { i16, i32 }
%struct.vega10_bacos = type { i32 }
%struct.vega10_odn_dpm_table = type { %struct.vega10_odn_clock_voltage_dependency_table, %struct.vega10_odn_clock_voltage_dependency_table, %struct.vega10_odn_clock_voltage_dependency_table, %struct.vega10_odn_vddc_lookup_table, i32, i32 }
%struct.vega10_odn_clock_voltage_dependency_table = type { i32, [8 x %struct.phm_ppt_v1_clock_voltage_dependency_record] }
%struct.phm_ppt_v1_clock_voltage_dependency_record = type { i32, i8, i8, i8, i16, i16, i16, i16, i16, i8, i8, i8, i32 }
%struct.vega10_odn_vddc_lookup_table = type { i32, [8 x %struct.phm_ppt_v1_voltage_lookup_record] }
%struct.phm_ppt_v1_voltage_lookup_record = type { i16, i16, i16, i16, i16 }
%struct.vega10_odn_fan_table = type { i32, i32, i32, i32 }
%struct.vega10_display_timing = type { i32, i32 }
%struct.vega10_dpmlevel_enable_mask = type { i32, i32, i32, i32, i32, i32 }
%struct.smu_features = type { i8, i8, i32, i32 }
%struct.vega10_smc_state_table = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, %struct.PPTable_t, %struct.Watermarks_t, %struct.AvfsTable_t, %struct.AvfsFuseOverride_t }
%struct.PPTable_t = type { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i8, i8, i8, i8, i8, [3 x i8], i32, i32, i8, i8, i8, i8, i8, i8, [2 x i8], i8, i8, i8, i8, [8 x i8], i8, i8, i8, i8, i8, i8, [2 x i8], [8 x %struct.PllSetting_t], [8 x i8], [8 x i8], [8 x i8], [8 x i8], [8 x i8], [8 x i8], [8 x i8], [8 x i8], [8 x i8], [4 x [8 x %struct.DisplayClockTable_t]], [4 x %struct.QuadraticInt_t], i8, i8, i8, i8, i8, i8, i8, i8, i16, i16, i32, i8, i8, i8, i8, [4 x i8], [4 x %struct.PllSetting_t], [4 x i8], i8, [3 x i8], i16, i16, [8 x i8], [8 x i8], [4 x i8], [2 x i8], [2 x i8], [2 x i8], [2 x i8], i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i16, i16, i16, i16, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, [2 x i8], %struct.GbVdroopTable_t, %struct.GbVdroopTable_t, %struct.QuadraticInt_t, %struct.QuadraticInt_t, [8 x i8], [3 x i32], i16, i16, i16, i16, i32, i8, i8, i8, i8, i16, i16, %struct.PllSetting_t, [8 x i8], %struct.GbVdroopTable_t, %struct.QuadraticInt_t, [8 x i32], [3 x i32] }
%struct.DisplayClockTable_t = type { i16, i16 }
%struct.PllSetting_t = type { i32, i32, i16, i8, i8 }
%struct.GbVdroopTable_t = type { i32, i32, i32, i8, i8, i8, i8 }
%struct.QuadraticInt_t = type { i32, i32, i32, i8, i8, i8, i8 }
%struct.Watermarks_t = type { [2 x [4 x %struct.WatermarkRowGeneric_t]], [7 x i32] }
%struct.WatermarkRowGeneric_t = type { i16, i16, i16, i16, i8, [3 x i8] }
%struct.AvfsTable_t = type { [8 x float], [8 x float], [8 x float], [8 x float], float, [7 x i32] }
%struct.AvfsFuseOverride_t = type { i8, i8, [2 x i8], i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [7 x i32] }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.99, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.81, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.91, ptr, i32, ptr, i8, i32 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.anon.81 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.91 = type { i32, ptr }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.spinlock = type { %union.anon.2 }
%union.anon.2 = type { %struct.raw_spinlock }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.98], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.98 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.95] }
%struct.anon.95 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.99 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.atomic64_t = type { i64 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.110, i32, i32, i32, i32 }
%union.anon.110 = type { %struct.anon.112 }
%struct.anon.112 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.phm_ppt_v2_information = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.phm_clock_and_voltage_limits, %struct.phm_clock_and_voltage_limits, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i8, i8, i8 }
%struct.phm_tdp_table = type { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i16, i16, i32 }
%struct.pci_dev = type <{ %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i16, i16, i16, i16, i32, i8, i8, i16, ptr, ptr, ptr, i32, i8, i8, i8, i8, i8, i8, i16, ptr, ptr, i64, %struct.device_dma_parameters, i32, i8, i8, i24, [2 x i8], i32, i32, ptr, i8, i8, i16, i8, [3 x i8], i32, %struct.device, i32, i32, [17 x %struct.resource], i8, [5 x i8], i16, %struct.atomic_t, [16 x i32], %struct.hlist_head, i32, [17 x ptr], [17 x ptr], i8, i8, [2 x i8], ptr, %struct.raw_spinlock, %struct.pci_vpd, i16, i8, i8, %union.anon.80, i16, i8, i8, i16, [2 x i8], i32, i8, i8, i16, i16, i16, i32, i32, ptr, i32, [7 x i8], i8 }>
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.pci_vpd = type { %struct.mutex, i32, i8 }
%union.anon.80 = type { ptr }
%struct.phm_ppt_v1_clock_voltage_dependency_table = type { i32, [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record] }
%struct.phm_ppt_v1_voltage_lookup_table = type { i32, [0 x %struct.phm_ppt_v1_voltage_lookup_record] }
%struct.phm_ppt_v1_mm_clock_voltage_dependency_table = type { i32, [0 x %struct.phm_ppt_v1_mm_clock_voltage_dependency_record] }
%struct.phm_ppt_v1_mm_clock_voltage_dependency_record = type { i32, i32, i32, i32, i32, i8, i16, i16, i16, i8 }
%struct.amdgpu_rlc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pp_power_state = type { i32, %struct.PP_StateLinkedList, %struct.PP_StateLinkedList, %struct.PP_StateClassificationBlock, %struct.PP_StateValidationBlock, %struct.PP_StatePcieBlock, %struct.PP_StateDisplayBlock, %struct.PP_StateMemroyBlock, %struct.PP_TemperatureRange, %struct.PP_StateSoftwareAlgorithmBlock, %struct.PP_UVD_CLOCKS, %struct.pp_hw_power_state }
%struct.PP_StateLinkedList = type { ptr, ptr }
%struct.PP_StateClassificationBlock = type { i32, i32, i32, i8, i8 }
%struct.PP_StateValidationBlock = type { i8, i8, i8 }
%struct.PP_StatePcieBlock = type { i32 }
%struct.PP_StateDisplayBlock = type { i8, i8, i32, i32, i32, i8 }
%struct.PP_StateMemroyBlock = type { i8, i8, [3 x i8] }
%struct.PP_StateSoftwareAlgorithmBlock = type { i8, i8 }
%struct.PP_UVD_CLOCKS = type { i32, i32 }
%struct.pp_hw_power_state = type { i32 }
%struct.vega10_power_state = type { i32, %struct.vega10_uvd_clocks, %struct.vega10_vce_clocks, i16, i8, i32, [2 x %struct.vega10_performance_level] }
%struct.vega10_uvd_clocks = type { i32, i32 }
%struct.vega10_vce_clocks = type { i32, i32 }
%struct.vega10_performance_level = type { i32, i32, i32 }
%struct.pp_atomfwctrl_clock_dividers_soc15 = type { i32, i32, i32, i32, i16, i8, i8, [2 x i32] }
%struct.pp_atomfwctrl_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8 }
%struct.phm_ppt_v1_pcie_table = type { i32, [0 x %struct.phm_ppt_v1_pcie_record] }
%struct.phm_ppt_v1_pcie_record = type { i8, i8, i16, i16, i32 }
%struct.phm_set_power_state_input = type { ptr, ptr }
%struct.amd_pp_simple_clock_info = type { i32, i32, i32 }
%struct.PHM_PerformanceLevel = type { i32, i32, i32, i32, i32, i32 }
%struct.pp_clock_levels_with_latency = type { i32, [16 x %struct.pp_clock_with_latency] }
%struct.pp_clock_with_latency = type { i32, i32 }
%struct.pp_clock_levels_with_voltage = type { i32, [16 x %struct.pp_clock_with_voltage] }
%struct.pp_clock_with_voltage = type { i32, i32 }
%struct.pp_display_clock_request = type { i32, i32 }
%struct.pp_atomfwctrl_avfs_parameters = type { i32, i32, i32, i32, i32, i16, i16, i16, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i16, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.pp_atomfwctrl_gpio_parameters = type { i8, i8, i8, i8, i8, i8, i8, i8 }
%struct.phm_fuses_default = type { i64, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct._ATOM_Vega10_POWERPLAYTABLE = type <{ %struct.atom_common_table_header, i8, i16, i32, i32, i16, i32, i32, i32, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i8, i8, i8, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 }>
%struct.atom_common_table_header = type { i16, i8, i8 }
%struct._ATOM_Vega10_State = type <{ i8, i8, i8, i8, i8, i8, i16, i32, i16 }>
%struct._ATOM_Vega10_SOCCLK_Dependency_Table = type { i8, i8, [1 x %struct._ATOM_Vega10_CLK_Dependency_Record] }
%struct._ATOM_Vega10_CLK_Dependency_Record = type <{ i32, i8 }>
%struct._ATOM_Vega10_GFXCLK_Dependency_Table = type { i8, i8, [0 x %struct._ATOM_Vega10_GFXCLK_Dependency_Record] }
%struct._ATOM_Vega10_GFXCLK_Dependency_Record = type <{ i32, i8, i16, i16 }>
%struct._ATOM_Vega10_MCLK_Dependency_Table = type { i8, i8, [1 x %struct._ATOM_Vega10_MCLK_Dependency_Record] }
%struct._ATOM_Vega10_MCLK_Dependency_Record = type <{ i32, i8, i8, i8 }>
%struct._ATOM_Vega10_GFXCLK_Dependency_Record_V2 = type <{ i32, i8, i16, i16, i8, [3 x i8] }>

@vega10_enable_disable_vce_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"_rs.lock\00", [23 x i8] zeroinitializer }, align 32
@__func__.vega10_enable_disable_vce_dpm = private unnamed_addr constant [30 x i8] c"vega10_enable_disable_vce_dpm\00", align 1
@vega10_enable_disable_vce_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_disable_vce_dpm, ptr @.str.2, i32 3754, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"\014amdgpu: [powerplay] %s\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [64 x i8], [32 x i8] } { [64 x i8] c"drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c\00", [32 x i8] zeroinitializer }, align 32
@vega10_enable_disable_vce_dpm._entry_ptr = internal global ptr @vega10_enable_disable_vce_dpm._entry, section ".printk_index", align 4
@.str.3 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Attempt to Enable/Disable DPM VCE Failed!\00", [54 x i8] zeroinitializer }, align 32
@vega10_hwmgr_funcs = internal constant { %struct.pp_hwmgr_func, [76 x i8] } { %struct.pp_hwmgr_func { ptr @vega10_hwmgr_backend_init, ptr @vega10_hwmgr_backend_fini, ptr @vega10_setup_asic_task, ptr @vega10_get_power_state_size, ptr @vega10_apply_state_adjust_rules, ptr null, ptr @vega10_dpm_force_dpm_level, ptr @vega10_enable_dpm_tasks, ptr @vega10_disable_dpm_tasks, ptr @vega10_patch_boot_state, ptr @vega10_get_pp_table_entry, ptr @vega10_get_number_of_powerplay_table_entries, ptr null, ptr @vega10_power_gate_vce, ptr @vega10_power_gate_uvd, ptr null, ptr @vega10_dpm_get_mclk, ptr @vega10_dpm_get_sclk, ptr @vega10_set_power_state_tasks, ptr @vega10_notify_smc_display_config_after_ps_adjustment, ptr null, ptr @vega10_display_configuration_changed_task, ptr null, ptr null, ptr null, ptr null, ptr @vega10_thermal_stop_thermal_controller, ptr @vega10_fan_ctrl_get_fan_speed_info, ptr @vega10_set_fan_control_mode, ptr @vega10_get_fan_control_mode, ptr @vega10_fan_ctrl_set_fan_speed_pwm, ptr @vega10_fan_ctrl_get_fan_speed_pwm, ptr @vega10_fan_ctrl_set_fan_speed_rpm, ptr @vega10_fan_ctrl_get_fan_speed_rpm, ptr @vega10_fan_ctrl_reset_fan_speed_to_default, ptr @vega10_thermal_ctrl_uninitialize_thermal_controller, ptr @smu9_register_irq_handlers, ptr @vega10_check_smc_update_required_for_display_configuration, ptr @vega10_check_states_equal, ptr null, ptr null, ptr @vega10_get_dal_power_level, ptr @vega10_get_performance_level, ptr null, ptr null, ptr @vega10_get_clock_by_type_with_latency, ptr @vega10_get_clock_by_type_with_voltage, ptr @vega10_set_watermarks_for_clocks_ranges, ptr @vega10_display_clock_voltage_request, ptr null, ptr @vega10_power_off_asic, ptr @vega10_force_clock_level, ptr @vega10_print_clock_levels, ptr null, ptr @vega10_get_sclk_od, ptr @vega10_set_sclk_od, ptr @vega10_get_mclk_od, ptr @vega10_set_mclk_od, ptr @vega10_read_sensor, ptr @vega10_avfs_enable, ptr @vega10_thermal_disable_alert, ptr null, ptr null, ptr @vega10_start_thermal_controller, ptr @vega10_notify_cac_buffer_info, ptr null, ptr @vega10_get_thermal_temperature_range, ptr @vega10_get_power_profile_mode, ptr @vega10_set_power_profile_mode, ptr @vega10_odn_edit_dpm_table, ptr null, ptr @vega10_set_power_limit, ptr null, ptr null, ptr null, ptr @vega10_enable_mgpu_fan_boost, ptr null, ptr null, ptr null, ptr null, ptr @smu9_baco_get_capability, ptr @smu9_baco_get_state, ptr @vega10_baco_set_state, ptr @vega10_get_ppfeature_status, ptr @vega10_set_ppfeature_status, ptr @vega10_set_mp1_state, ptr null, ptr null, ptr null, ptr null, ptr @vega10_disable_power_features_for_compute_performance, ptr null, ptr null }, [76 x i8] zeroinitializer }, align 32
@vega10_pptable_funcs = external dso_local constant %struct.pp_table_func, align 4
@vega10_hwmgr_backend_init._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_hwmgr_backend_init = private unnamed_addr constant [26 x i8] c"vega10_hwmgr_backend_init\00", align 1
@vega10_hwmgr_backend_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_hwmgr_backend_init, ptr @.str.2, i32 859, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_hwmgr_backend_init._entry_ptr = internal global ptr @vega10_hwmgr_backend_init._entry, section ".printk_index", align 4
@.str.4 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"VDDCR_SOC is not SVID2!\00", [40 x i8] zeroinitializer }, align 32
@vega10_hwmgr_backend_init._rs.5 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_hwmgr_backend_init._entry.6 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_hwmgr_backend_init, ptr @.str.2, i32 938, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_hwmgr_backend_init._entry_ptr.7 = internal global ptr @vega10_hwmgr_backend_init._entry.6, section ".printk_index", align 4
@.str.8 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Mem Channel Index Exceeded maximum!\00", [60 x i8] zeroinitializer }, align 32
@kmalloc_caches = external dso_local local_unnamed_addr global [4 x [14 x ptr]], align 4
@vega10_sort_lookup_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_sort_lookup_table = private unnamed_addr constant [25 x i8] c"vega10_sort_lookup_table\00", align 1
@vega10_sort_lookup_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_sort_lookup_table, ptr @.str.2, i32 718, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_sort_lookup_table._entry_ptr = internal global ptr @vega10_sort_lookup_table._entry, section ".printk_index", align 4
@.str.9 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"Lookup table is empty\00", [42 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_set_private_data_based_on_pptable = private unnamed_addr constant [41 x i8] c"vega10_set_private_data_based_on_pptable\00", align 1
@vega10_set_private_data_based_on_pptable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_private_data_based_on_pptable, ptr @.str.2, i32 777, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._entry_ptr = internal global ptr @vega10_set_private_data_based_on_pptable._entry, section ".printk_index", align 4
@.str.10 = internal constant { [65 x i8], [63 x i8] } { [65 x i8] c"VDD dependency on SCLK table is missing. This table is mandatory\00", [63 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._rs.11 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._entry.12 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_private_data_based_on_pptable, ptr @.str.2, i32 779, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._entry_ptr.13 = internal global ptr @vega10_set_private_data_based_on_pptable._entry.12, section ".printk_index", align 4
@.str.14 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"VDD dependency on SCLK table is empty. This table is mandatory\00", [33 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._rs.15 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._entry.16 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_private_data_based_on_pptable, ptr @.str.2, i32 782, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._entry_ptr.17 = internal global ptr @vega10_set_private_data_based_on_pptable._entry.16, section ".printk_index", align 4
@.str.18 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"VDD dependency on MCLK table is missing.  This table is mandatory\00", [62 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._rs.19 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._entry.20 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_private_data_based_on_pptable, ptr @.str.2, i32 784, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_private_data_based_on_pptable._entry_ptr.21 = internal global ptr @vega10_set_private_data_based_on_pptable._entry.20, section ".printk_index", align 4
@.str.22 = internal constant { [64 x i8], [32 x i8] } { [64 x i8] c"VDD dependency on MCLK table is empty.  This table is mandatory\00", [32 x i8] zeroinitializer }, align 32
@__func__.vega10_setup_asic_task = private unnamed_addr constant [23 x i8] c"vega10_setup_asic_task\00", align 1
@vega10_setup_asic_task._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_asic_task, ptr @.str.2, i32 991, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_asic_task._entry_ptr = internal global ptr @vega10_setup_asic_task._entry, section ".printk_index", align 4
@vega10_setup_asic_task._entry.25 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_asic_task, ptr @.str.2, i32 995, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_asic_task._entry_ptr.26 = internal global ptr @vega10_setup_asic_task._entry.25, section ".printk_index", align 4
@vega10_apply_state_adjust_rules._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.28, ptr @.str.29, ptr @.str.2, i32 3263, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [65 x i8], [63 x i8] } { [65 x i8] c"\016amdgpu: [powerplay] VI should always have 2 performance levels\00", [63 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"vega10_apply_state_adjust_rules\00", [32 x i8] zeroinitializer }, align 32
@vega10_apply_state_adjust_rules._entry_ptr = internal global ptr @vega10_apply_state_adjust_rules._entry, section ".printk_index", align 4
@vega10_apply_state_adjust_rules._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_apply_state_adjust_rules._entry.30 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.29, ptr @.str.2, i32 3294, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_apply_state_adjust_rules._entry_ptr.31 = internal global ptr @vega10_apply_state_adjust_rules._entry.30, section ".printk_index", align 4
@.str.32 = internal constant { [69 x i8], [59 x i8] } { [69 x i8] c"percent sclk value must range from 1% to 100%, setting default value\00", [59 x i8] zeroinitializer }, align 32
@cast_phw_vega10_power_state._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.cast_phw_vega10_power_state = private unnamed_addr constant [28 x i8] c"cast_phw_vega10_power_state\00", align 1
@cast_phw_vega10_power_state._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.cast_phw_vega10_power_state, ptr @.str.2, i32 101, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@cast_phw_vega10_power_state._entry_ptr = internal global ptr @cast_phw_vega10_power_state._entry, section ".printk_index", align 4
@.str.33 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"Invalid Powerstate Type!\00", [39 x i8] zeroinitializer }, align 32
@__func__.vega10_force_dpm_highest = private unnamed_addr constant [25 x i8] c"vega10_force_dpm_highest\00", align 1
@vega10_force_dpm_highest._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_dpm_highest, ptr @.str.2, i32 4105, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_dpm_highest._entry_ptr = internal global ptr @vega10_force_dpm_highest._entry, section ".printk_index", align 4
@vega10_force_dpm_highest._entry.36 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_dpm_highest, ptr @.str.2, i32 4109, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_dpm_highest._entry_ptr.37 = internal global ptr @vega10_force_dpm_highest._entry.36, section ".printk_index", align 4
@vega10_find_highest_dpm_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.39, ptr @.str.40, ptr @.str.2, i32 3568, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"\016amdgpu: [powerplay] DPM Table Has Too Many Entries!\00", [42 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"vega10_find_highest_dpm_level\00", [34 x i8] zeroinitializer }, align 32
@vega10_find_highest_dpm_level._entry_ptr = internal global ptr @vega10_find_highest_dpm_level._entry, section ".printk_index", align 4
@__func__.vega10_force_dpm_lowest = private unnamed_addr constant [24 x i8] c"vega10_force_dpm_lowest\00", align 1
@vega10_force_dpm_lowest._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_dpm_lowest, ptr @.str.2, i32 4127, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_dpm_lowest._entry_ptr = internal global ptr @vega10_force_dpm_lowest._entry, section ".printk_index", align 4
@vega10_force_dpm_lowest._entry.42 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_dpm_lowest, ptr @.str.2, i32 4131, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_dpm_lowest._entry_ptr.43 = internal global ptr @vega10_force_dpm_lowest._entry.42, section ".printk_index", align 4
@__func__.vega10_unforce_dpm_levels = private unnamed_addr constant [26 x i8] c"vega10_unforce_dpm_levels\00", align 1
@vega10_unforce_dpm_levels._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_unforce_dpm_levels, ptr @.str.2, i32 4152, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_unforce_dpm_levels._entry_ptr = internal global ptr @vega10_unforce_dpm_levels._entry, section ".printk_index", align 4
@vega10_unforce_dpm_levels._entry.46 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_unforce_dpm_levels, ptr @.str.2, i32 4156, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_unforce_dpm_levels._entry_ptr.47 = internal global ptr @vega10_unforce_dpm_levels._entry.46, section ".printk_index", align 4
@vega10_enable_dpm_tasks._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_enable_dpm_tasks = private unnamed_addr constant [24 x i8] c"vega10_enable_dpm_tasks\00", align 1
@vega10_enable_dpm_tasks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3026, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr = internal global ptr @vega10_enable_dpm_tasks._entry, section ".printk_index", align 4
@.str.49 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to construct voltage tables!\00", [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.50 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.51 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3033, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.52 = internal global ptr @vega10_enable_dpm_tasks._entry.51, section ".printk_index", align 4
@.str.53 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to initialize SMC table!\00", [32 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.54 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.55 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3041, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.56 = internal global ptr @vega10_enable_dpm_tasks._entry.55, section ".printk_index", align 4
@.str.57 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"Failed to enable thermal protection!\00", [59 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.58 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.59 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3047, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.60 = internal global ptr @vega10_enable_dpm_tasks._entry.59, section ".printk_index", align 4
@.str.61 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Failed to enable VR hot feature!\00", [63 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.62 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.63 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3052, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.64 = internal global ptr @vega10_enable_dpm_tasks._entry.63, section ".printk_index", align 4
@.str.65 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Failed to enable deep sleep master switch!\00", [53 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.66 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.67 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3058, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.68 = internal global ptr @vega10_enable_dpm_tasks._entry.67, section ".printk_index", align 4
@.str.69 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"Failed to start DPM!\00", [43 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.70 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.71 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3065, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.72 = internal global ptr @vega10_enable_dpm_tasks._entry.71, section ".printk_index", align 4
@.str.73 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"Failed to enable didt config!\00", [34 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.74 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.75 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3071, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.76 = internal global ptr @vega10_enable_dpm_tasks._entry.75, section ".printk_index", align 4
@.str.77 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to enable power containment!\00", [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.78 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.79 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3077, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.80 = internal global ptr @vega10_enable_dpm_tasks._entry.79, section ".printk_index", align 4
@.str.81 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Failed to power control set level!\00", [61 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._rs.82 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry.83 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_dpm_tasks, ptr @.str.2, i32 3082, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_dpm_tasks._entry_ptr.84 = internal global ptr @vega10_enable_dpm_tasks._entry.83, section ".printk_index", align 4
@.str.85 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"Failed to enable ULV!\00", [42 x i8] zeroinitializer }, align 32
@vega10_enable_disable_PCC_limit_feature._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.86, ptr @.str.87, ptr @.str.2, i32 3000, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.86 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"\016amdgpu: [powerplay] GNLD_PCC_LIMIT has been %s \0A\00", [45 x i8] zeroinitializer }, align 32
@.str.87 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"vega10_enable_disable_PCC_limit_feature\00", [56 x i8] zeroinitializer }, align 32
@vega10_enable_disable_PCC_limit_feature._entry_ptr = internal global ptr @vega10_enable_disable_PCC_limit_feature._entry, section ".printk_index", align 4
@.str.88 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"enabled\00", [24 x i8] zeroinitializer }, align 32
@.str.89 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"disabled\00", [23 x i8] zeroinitializer }, align 32
@vega10_enable_disable_PCC_limit_feature._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_disable_PCC_limit_feature._entry.90 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.87, ptr @.str.2, i32 3004, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_disable_PCC_limit_feature._entry_ptr.91 = internal global ptr @vega10_enable_disable_PCC_limit_feature._entry.90, section ".printk_index", align 4
@.str.92 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"Attempt to Enable PCC Limit feature Failed!\00", [52 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_construct_voltage_tables = private unnamed_addr constant [32 x i8] c"vega10_construct_voltage_tables\00", align 1
@vega10_construct_voltage_tables._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_construct_voltage_tables, ptr @.str.2, i32 1174, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry_ptr = internal global ptr @vega10_construct_voltage_tables._entry, section ".printk_index", align 4
@.str.93 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to retrieve MVDDC table!\00", [32 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._rs.94 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry.95 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_construct_voltage_tables, ptr @.str.2, i32 1183, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry_ptr.96 = internal global ptr @vega10_construct_voltage_tables._entry.95, section ".printk_index", align 4
@.str.97 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to retrieve VDDCI_MEM table!\00", [60 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._rs.98 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry.99 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_construct_voltage_tables, ptr @.str.2, i32 1193, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry_ptr.100 = internal global ptr @vega10_construct_voltage_tables._entry.99, section ".printk_index", align 4
@.str.101 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to retrieve VDDCR_SOC table!\00", [60 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._rs.102 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry.103 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_construct_voltage_tables, ptr @.str.2, i32 1199, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry_ptr.104 = internal global ptr @vega10_construct_voltage_tables._entry.103, section ".printk_index", align 4
@.str.105 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"Too many voltage values for VDDC. Trimming to fit state table.\00", [33 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._rs.106 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry.107 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_construct_voltage_tables, ptr @.str.2, i32 1204, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry_ptr.108 = internal global ptr @vega10_construct_voltage_tables._entry.107, section ".printk_index", align 4
@.str.109 = internal constant { [64 x i8], [32 x i8] } { [64 x i8] c"Too many voltage values for VDDCI. Trimming to fit state table.\00", [32 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._rs.110 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry.111 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_construct_voltage_tables, ptr @.str.2, i32 1209, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_construct_voltage_tables._entry_ptr.112 = internal global ptr @vega10_construct_voltage_tables._entry.111, section ".printk_index", align 4
@.str.113 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"Too many voltage values for MVDD. Trimming to fit state table.\00", [33 x i8] zeroinitializer }, align 32
@vega10_get_mvdd_voltage_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_get_mvdd_voltage_table = private unnamed_addr constant [30 x i8] c"vega10_get_mvdd_voltage_table\00", align 1
@vega10_get_mvdd_voltage_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_get_mvdd_voltage_table, ptr @.str.2, i32 1064, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_get_mvdd_voltage_table._entry_ptr = internal global ptr @vega10_get_mvdd_voltage_table._entry, section ".printk_index", align 4
@.str.114 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Voltage Dependency Table empty.\00", [32 x i8] zeroinitializer }, align 32
@vega10_get_mvdd_voltage_table._rs.115 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_get_mvdd_voltage_table._entry.116 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_get_mvdd_voltage_table, ptr @.str.2, i32 1078, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_get_mvdd_voltage_table._entry_ptr.117 = internal global ptr @vega10_get_mvdd_voltage_table._entry.116, section ".printk_index", align 4
@.str.118 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"Failed to trim MVDD Table!\00", [37 x i8] zeroinitializer }, align 32
@vega10_trim_voltage_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_trim_voltage_table = private unnamed_addr constant [26 x i8] c"vega10_trim_voltage_table\00", align 1
@vega10_trim_voltage_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_trim_voltage_table, ptr @.str.2, i32 1021, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_trim_voltage_table._entry_ptr = internal global ptr @vega10_trim_voltage_table._entry, section ".printk_index", align 4
@.str.119 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"Voltage Table empty.\00", [43 x i8] zeroinitializer }, align 32
@vega10_get_vddci_voltage_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_get_vddci_voltage_table = private unnamed_addr constant [31 x i8] c"vega10_get_vddci_voltage_table\00", align 1
@vega10_get_vddci_voltage_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_get_vddci_voltage_table, ptr @.str.2, i32 1091, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_get_vddci_voltage_table._entry_ptr = internal global ptr @vega10_get_vddci_voltage_table._entry, section ".printk_index", align 4
@vega10_get_vddci_voltage_table._rs.120 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_get_vddci_voltage_table._entry.121 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_get_vddci_voltage_table, ptr @.str.2, i32 1104, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_get_vddci_voltage_table._entry_ptr.122 = internal global ptr @vega10_get_vddci_voltage_table._entry.121, section ".printk_index", align 4
@.str.123 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Failed to trim VDDCI table.\00", [36 x i8] zeroinitializer }, align 32
@vega10_get_vdd_voltage_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_get_vdd_voltage_table = private unnamed_addr constant [29 x i8] c"vega10_get_vdd_voltage_table\00", align 1
@vega10_get_vdd_voltage_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_get_vdd_voltage_table, ptr @.str.2, i32 1117, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_get_vdd_voltage_table._entry_ptr = internal global ptr @vega10_get_vdd_voltage_table._entry, section ".printk_index", align 4
@vega10_init_smc_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_init_smc_table = private unnamed_addr constant [22 x i8] c"vega10_init_smc_table\00", align 1
@vega10_init_smc_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2563, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr = internal global ptr @vega10_init_smc_table._entry, section ".printk_index", align 4
@.str.124 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to setup default DPM tables!\00", [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.126 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2606, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.127 = internal global ptr @vega10_init_smc_table._entry.126, section ".printk_index", align 4
@vega10_init_smc_table._rs.129 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.130 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2612, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.131 = internal global ptr @vega10_init_smc_table._entry.130, section ".printk_index", align 4
@.str.132 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Failed to initialize Link Level!\00", [63 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.134 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2617, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.135 = internal global ptr @vega10_init_smc_table._entry.134, section ".printk_index", align 4
@vega10_init_smc_table._rs.137 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.138 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2622, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.139 = internal global ptr @vega10_init_smc_table._entry.138, section ".printk_index", align 4
@.str.140 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"Failed to initialize Graphics Level!\00", [59 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._rs.141 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.142 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2627, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.143 = internal global ptr @vega10_init_smc_table._entry.142, section ".printk_index", align 4
@.str.144 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Failed to initialize Memory Level!\00", [61 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._rs.145 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.146 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2634, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.147 = internal global ptr @vega10_init_smc_table._entry.146, section ".printk_index", align 4
@.str.148 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to initialize Display Level!\00", [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._rs.149 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.150 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2639, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.151 = internal global ptr @vega10_init_smc_table._entry.150, section ".printk_index", align 4
@.str.152 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to initialize VCE Level!\00", [32 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._rs.153 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.154 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2644, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.155 = internal global ptr @vega10_init_smc_table._entry.154, section ".printk_index", align 4
@.str.156 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Failed to initialize UVD Level!\00", [32 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.158 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2650, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.159 = internal global ptr @vega10_init_smc_table._entry.158, section ".printk_index", align 4
@vega10_init_smc_table._entry.162 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2686, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.163 = internal global ptr @vega10_init_smc_table._entry.162, section ".printk_index", align 4
@vega10_init_smc_table._rs.165 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.166 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2691, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.167 = internal global ptr @vega10_init_smc_table._entry.166, section ".printk_index", align 4
@.str.168 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"Failed to initialize GPIO Parameters!\00", [58 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._rs.169 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.170 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2707, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.171 = internal global ptr @vega10_init_smc_table._entry.170, section ".printk_index", align 4
@.str.172 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Failed to upload PPtable!\00", [38 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._rs.173 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry.174 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_init_smc_table, ptr @.str.2, i32 2711, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_init_smc_table._entry_ptr.175 = internal global ptr @vega10_init_smc_table._entry.174, section ".printk_index", align 4
@.str.176 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Attempt to enable AVFS feature Failed!\00", [57 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_setup_default_dpm_tables = private unnamed_addr constant [32 x i8] c"vega10_setup_default_dpm_tables\00", align 1
@vega10_setup_default_dpm_tables._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_default_dpm_tables, ptr @.str.2, i32 1324, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry_ptr = internal global ptr @vega10_setup_default_dpm_tables._entry, section ".printk_index", align 4
@.str.177 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"SOCCLK dependency table is missing. This table is mandatory\00", [36 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._rs.178 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry.179 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_default_dpm_tables, ptr @.str.2, i32 1327, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry_ptr.180 = internal global ptr @vega10_setup_default_dpm_tables._entry.179, section ".printk_index", align 4
@.str.181 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"SOCCLK dependency table is empty. This table is mandatory\00", [38 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._rs.182 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry.183 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_default_dpm_tables, ptr @.str.2, i32 1331, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry_ptr.184 = internal global ptr @vega10_setup_default_dpm_tables._entry.183, section ".printk_index", align 4
@.str.185 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"GFXCLK dependency table is missing. This table is mandatory\00", [36 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._rs.186 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry.187 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_default_dpm_tables, ptr @.str.2, i32 1334, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry_ptr.188 = internal global ptr @vega10_setup_default_dpm_tables._entry.187, section ".printk_index", align 4
@.str.189 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"GFXCLK dependency table is empty. This table is mandatory\00", [38 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._rs.190 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry.191 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_default_dpm_tables, ptr @.str.2, i32 1338, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry_ptr.192 = internal global ptr @vega10_setup_default_dpm_tables._entry.191, section ".printk_index", align 4
@.str.193 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"MCLK dependency table is missing. This table is mandatory\00", [38 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._rs.194 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry.195 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_default_dpm_tables, ptr @.str.2, i32 1341, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_default_dpm_tables._entry_ptr.196 = internal global ptr @vega10_setup_default_dpm_tables._entry.195, section ".printk_index", align 4
@.str.197 = internal constant { [70 x i8], [58 x i8] } { [70 x i8] c"MCLK dependency table has to have is missing. This table is mandatory\00", [58 x i8] zeroinitializer }, align 32
@vega10_setup_default_pcie_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_setup_default_pcie_table = private unnamed_addr constant [32 x i8] c"vega10_setup_default_pcie_table\00", align 1
@vega10_setup_default_pcie_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_setup_default_pcie_table, ptr @.str.2, i32 1260, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_setup_default_pcie_table._entry_ptr = internal global ptr @vega10_setup_default_pcie_table._entry, section ".printk_index", align 4
@.str.198 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"Incorrect number of PCIE States from VBIOS!\00", [52 x i8] zeroinitializer }, align 32
@vega10_populate_smc_link_levels._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.199, ptr @.str.200, ptr @.str.2, i32 1575, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.199 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"\016amdgpu: [powerplay] Populate LClock Level %d Failed!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.200 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"vega10_populate_smc_link_levels\00", [32 x i8] zeroinitializer }, align 32
@vega10_populate_smc_link_levels._entry_ptr = internal global ptr @vega10_populate_smc_link_levels._entry, section ".printk_index", align 4
@vega10_populate_smc_link_levels._entry.201 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.199, ptr @.str.200, ptr @.str.2, i32 1588, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_smc_link_levels._entry_ptr.202 = internal global ptr @vega10_populate_smc_link_levels._entry.201, section ".printk_index", align 4
@vega10_populate_single_lclk_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_single_lclk_level = private unnamed_addr constant [34 x i8] c"vega10_populate_single_lclk_level\00", align 1
@vega10_populate_single_lclk_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_lclk_level, ptr @.str.2, i32 1503, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_lclk_level._entry_ptr = internal global ptr @vega10_populate_single_lclk_level._entry, section ".printk_index", align 4
@.str.203 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"Failed to get LCLK clock settings from VBIOS!\00", [50 x i8] zeroinitializer }, align 32
@vega10_populate_single_gfx_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_single_gfx_level = private unnamed_addr constant [33 x i8] c"vega10_populate_single_gfx_level\00", align 1
@vega10_populate_single_gfx_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_gfx_level, ptr @.str.2, i32 1627, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_gfx_level._entry_ptr = internal global ptr @vega10_populate_single_gfx_level._entry, section ".printk_index", align 4
@.str.204 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Invalid SOC_VDD-GFX_CLK Dependency Table!\00", [54 x i8] zeroinitializer }, align 32
@vega10_populate_single_gfx_level._rs.205 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_populate_single_gfx_level._entry.206 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_gfx_level, ptr @.str.2, i32 1638, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_gfx_level._entry_ptr.207 = internal global ptr @vega10_populate_single_gfx_level._entry.206, section ".printk_index", align 4
@.str.208 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Cannot find gfx_clk in SOC_VDD-GFX_CLK!\00", [56 x i8] zeroinitializer }, align 32
@vega10_populate_single_gfx_level._rs.209 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_populate_single_gfx_level._entry.210 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_gfx_level, ptr @.str.2, i32 1645, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_gfx_level._entry_ptr.211 = internal global ptr @vega10_populate_single_gfx_level._entry.210, section ".printk_index", align 4
@.str.212 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"Failed to get GFX Clock settings from VBIOS!\00", [51 x i8] zeroinitializer }, align 32
@vega10_populate_single_soc_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_single_soc_level = private unnamed_addr constant [33 x i8] c"vega10_populate_single_soc_level\00", align 1
@vega10_populate_single_soc_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_soc_level, ptr @.str.2, i32 1701, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_soc_level._entry_ptr = internal global ptr @vega10_populate_single_soc_level._entry, section ".printk_index", align 4
@.str.213 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"Cannot find SOC_CLK in SOC_VDD-SOC_CLK Dependency Table\00", [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_soc_level._rs.214 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_populate_single_soc_level._entry.215 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_soc_level, ptr @.str.2, i32 1707, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_soc_level._entry_ptr.216 = internal global ptr @vega10_populate_single_soc_level._entry.215, section ".printk_index", align 4
@.str.217 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"Failed to get SOC Clock settings from VBIOS!\00", [51 x i8] zeroinitializer }, align 32
@channel_number = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 1, i32 2, i32 0, i32 4, i32 0, i32 8, i32 0, i32 16, i32 2], [60 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_single_memory_level = private unnamed_addr constant [36 x i8] c"vega10_populate_single_memory_level\00", align 1
@vega10_populate_single_memory_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_memory_level, ptr @.str.2, i32 1831, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._entry_ptr = internal global ptr @vega10_populate_single_memory_level._entry, section ".printk_index", align 4
@.str.218 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Invalid SOC_VDD-UCLK Dependency Table!\00", [57 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._rs.219 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._entry.220 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_memory_level, ptr @.str.2, i32 1842, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._entry_ptr.221 = internal global ptr @vega10_populate_single_memory_level._entry.220, section ".printk_index", align 4
@.str.222 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"Cannot find UCLK in SOC_VDD-UCLK Dependency Table!\00", [45 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._rs.223 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._entry.224 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_memory_level, ptr @.str.2, i32 1848, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._entry_ptr.225 = internal global ptr @vega10_populate_single_memory_level._entry.224, section ".printk_index", align 4
@.str.226 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Failed to get UCLK settings from VBIOS!\00", [56 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._rs.227 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._entry.228 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_memory_level, ptr @.str.2, i32 1859, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_memory_level._entry_ptr.229 = internal global ptr @vega10_populate_single_memory_level._entry.228, section ".printk_index", align 4
@.str.230 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"Invalid Divider ID!\00", [44 x i8] zeroinitializer }, align 32
@vega10_populate_all_display_clock_levels._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_all_display_clock_levels = private unnamed_addr constant [41 x i8] c"vega10_populate_all_display_clock_levels\00", align 1
@vega10_populate_all_display_clock_levels._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_all_display_clock_levels, ptr @.str.2, i32 1976, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_all_display_clock_levels._entry_ptr = internal global ptr @vega10_populate_all_display_clock_levels._entry, section ".printk_index", align 4
@.str.231 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"Failed to populate Clock in DisplayClockTable!\00", [49 x i8] zeroinitializer }, align 32
@vega10_populate_single_display_type._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_single_display_type = private unnamed_addr constant [36 x i8] c"vega10_populate_single_display_type\00", align 1
@vega10_populate_single_display_type._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_display_type, ptr @.str.2, i32 1945, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_display_type._entry_ptr = internal global ptr @vega10_populate_single_display_type._entry, section ".printk_index", align 4
@.str.232 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Number Of Entries Exceeded maximum!\00", [60 x i8] zeroinitializer }, align 32
@vega10_populate_single_eclock_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_single_eclock_level = private unnamed_addr constant [36 x i8] c"vega10_populate_single_eclock_level\00", align 1
@vega10_populate_single_eclock_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_eclock_level, ptr @.str.2, i32 1997, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_eclock_level._entry_ptr = internal global ptr @vega10_populate_single_eclock_level._entry, section ".printk_index", align 4
@.str.233 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"Failed to get ECLK clock settings from VBIOS!\00", [50 x i8] zeroinitializer }, align 32
@vega10_populate_single_vclock_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_single_vclock_level = private unnamed_addr constant [36 x i8] c"vega10_populate_single_vclock_level\00", align 1
@vega10_populate_single_vclock_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_vclock_level, ptr @.str.2, i32 2049, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_vclock_level._entry_ptr = internal global ptr @vega10_populate_single_vclock_level._entry, section ".printk_index", align 4
@.str.234 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"Failed to get VCLK clock settings from VBIOS!\00", [50 x i8] zeroinitializer }, align 32
@vega10_populate_single_dclock_level._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_single_dclock_level = private unnamed_addr constant [36 x i8] c"vega10_populate_single_dclock_level\00", align 1
@vega10_populate_single_dclock_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_single_dclock_level, ptr @.str.2, i32 2065, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_single_dclock_level._entry_ptr = internal global ptr @vega10_populate_single_dclock_level._entry, section ".printk_index", align 4
@.str.235 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"Failed to get DCLK clock settings from VBIOS!\00", [50 x i8] zeroinitializer }, align 32
@vega10_populate_and_upload_avfs_fuse_override._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_and_upload_avfs_fuse_override = private unnamed_addr constant [46 x i8] c"vega10_populate_and_upload_avfs_fuse_override\00", align 1
@vega10_populate_and_upload_avfs_fuse_override._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_and_upload_avfs_fuse_override, ptr @.str.2, i32 2508, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_and_upload_avfs_fuse_override._entry_ptr = internal global ptr @vega10_populate_and_upload_avfs_fuse_override._entry, section ".printk_index", align 4
@.str.236 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to upload FuseOVerride!\00", [33 x i8] zeroinitializer }, align 32
@vega10_acg_enable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.237, ptr @.str.238, ptr @.str.2, i32 2376, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.237 = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"\016amdgpu: [powerplay] [ACG_Enable] ACG BTC Returned Failed Status!\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.238 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"vega10_acg_enable\00", [46 x i8] zeroinitializer }, align 32
@vega10_acg_enable._entry_ptr = internal global ptr @vega10_acg_enable._entry, section ".printk_index", align 4
@vega10_enable_thermal_protection._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.239, ptr @.str.240, ptr @.str.2, i32 2723, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.239 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"\016amdgpu: [powerplay] THERMAL Feature Already enabled!\00", [41 x i8] zeroinitializer }, align 32
@.str.240 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"vega10_enable_thermal_protection\00", [63 x i8] zeroinitializer }, align 32
@vega10_enable_thermal_protection._entry_ptr = internal global ptr @vega10_enable_thermal_protection._entry, section ".printk_index", align 4
@vega10_enable_thermal_protection._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_thermal_protection._entry.241 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.240, ptr @.str.2, i32 2730, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_thermal_protection._entry_ptr.242 = internal global ptr @vega10_enable_thermal_protection._entry.241, section ".printk_index", align 4
@.str.243 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Enable THERMAL Feature Failed!\00", [33 x i8] zeroinitializer }, align 32
@vega10_enable_vrhot_feature._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_enable_vrhot_feature = private unnamed_addr constant [28 x i8] c"vega10_enable_vrhot_feature\00", align 1
@vega10_enable_vrhot_feature._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_vrhot_feature, ptr @.str.2, i32 2768, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_vrhot_feature._entry_ptr = internal global ptr @vega10_enable_vrhot_feature._entry, section ".printk_index", align 4
@.str.244 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Attempt to Enable VR0 Hot feature Failed!\00", [54 x i8] zeroinitializer }, align 32
@vega10_enable_vrhot_feature._rs.245 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_vrhot_feature._entry.246 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_vrhot_feature, ptr @.str.2, i32 2777, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_vrhot_feature._entry_ptr.247 = internal global ptr @vega10_enable_vrhot_feature._entry.246, section ".printk_index", align 4
@vega10_enable_deep_sleep_master_switch._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_enable_deep_sleep_master_switch = private unnamed_addr constant [39 x i8] c"vega10_enable_deep_sleep_master_switch\00", align 1
@vega10_enable_deep_sleep_master_switch._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_deep_sleep_master_switch, ptr @.str.2, i32 2823, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._entry_ptr = internal global ptr @vega10_enable_deep_sleep_master_switch._entry, section ".printk_index", align 4
@.str.248 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"Attempt to Enable DS_GFXCLK Feature Failed!\00", [52 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._rs.249 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._entry.250 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_deep_sleep_master_switch, ptr @.str.2, i32 2831, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._entry_ptr.251 = internal global ptr @vega10_enable_deep_sleep_master_switch._entry.250, section ".printk_index", align 4
@.str.252 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"Attempt to Enable DS_SOCCLK Feature Failed!\00", [52 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._rs.253 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._entry.254 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_deep_sleep_master_switch, ptr @.str.2, i32 2839, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._entry_ptr.255 = internal global ptr @vega10_enable_deep_sleep_master_switch._entry.254, section ".printk_index", align 4
@.str.256 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Attempt to Enable DS_LCLK Feature Failed!\00", [54 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._rs.257 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._entry.258 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_deep_sleep_master_switch, ptr @.str.2, i32 2847, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_deep_sleep_master_switch._entry_ptr.259 = internal global ptr @vega10_enable_deep_sleep_master_switch._entry.258, section ".printk_index", align 4
@.str.260 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"Attempt to Enable DS_DCEFCLK Feature Failed!\00", [51 x i8] zeroinitializer }, align 32
@vega10_start_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_start_dpm = private unnamed_addr constant [17 x i8] c"vega10_start_dpm\00", align 1
@vega10_start_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_start_dpm, ptr @.str.2, i32 2961, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_start_dpm._entry_ptr = internal global ptr @vega10_start_dpm._entry, section ".printk_index", align 4
@.str.261 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Attempt to Enable LED DPM feature Failed!\00", [54 x i8] zeroinitializer }, align 32
@vega10_start_dpm._rs.262 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_start_dpm._entry.263 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_start_dpm, ptr @.str.2, i32 2977, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_start_dpm._entry_ptr.264 = internal global ptr @vega10_start_dpm._entry.263, section ".printk_index", align 4
@vega10_start_dpm._rs.265 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_start_dpm._entry.266 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_start_dpm, ptr @.str.2, i32 2985, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_start_dpm._entry_ptr.267 = internal global ptr @vega10_start_dpm._entry.266, section ".printk_index", align 4
@.str.268 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"Attempt to Disable Link DPM feature Failed!\00", [52 x i8] zeroinitializer }, align 32
@vega10_enable_ulv._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_enable_ulv = private unnamed_addr constant [18 x i8] c"vega10_enable_ulv\00", align 1
@vega10_enable_ulv._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_ulv, ptr @.str.2, i32 2793, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_ulv._entry_ptr = internal global ptr @vega10_enable_ulv._entry, section ".printk_index", align 4
@.str.269 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"Enable ULV Feature Failed!\00", [37 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_disable_dpm_tasks = private unnamed_addr constant [25 x i8] c"vega10_disable_dpm_tasks\00", align 1
@vega10_disable_dpm_tasks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_dpm_tasks, ptr @.str.2, i32 4886, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry_ptr = internal global ptr @vega10_disable_dpm_tasks._entry, section ".printk_index", align 4
@.str.270 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"Failed to disable power containment!\00", [59 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._rs.271 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry.272 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_dpm_tasks, ptr @.str.2, i32 4890, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry_ptr.273 = internal global ptr @vega10_disable_dpm_tasks._entry.272, section ".printk_index", align 4
@.str.274 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to disable didt config!\00", [33 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._rs.275 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry.276 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_dpm_tasks, ptr @.str.2, i32 4894, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry_ptr.277 = internal global ptr @vega10_disable_dpm_tasks._entry.276, section ".printk_index", align 4
@.str.278 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Failed to disable AVFS!\00", [40 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._rs.279 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry.280 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_dpm_tasks, ptr @.str.2, i32 4898, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry_ptr.281 = internal global ptr @vega10_disable_dpm_tasks._entry.280, section ".printk_index", align 4
@.str.282 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"Failed to stop DPM!\00", [44 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._rs.283 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry.284 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_dpm_tasks, ptr @.str.2, i32 4902, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry_ptr.285 = internal global ptr @vega10_disable_dpm_tasks._entry.284, section ".printk_index", align 4
@.str.286 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"Failed to disable deep sleep!\00", [34 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._rs.287 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry.288 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_dpm_tasks, ptr @.str.2, i32 4906, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry_ptr.289 = internal global ptr @vega10_disable_dpm_tasks._entry.288, section ".printk_index", align 4
@.str.290 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"Failed to disable ulv!\00", [41 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry.292 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_dpm_tasks, ptr @.str.2, i32 4910, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_dpm_tasks._entry_ptr.293 = internal global ptr @vega10_disable_dpm_tasks._entry.292, section ".printk_index", align 4
@vega10_disable_thermal_protection._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.296, ptr @.str.2, i32 2743, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.295 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"\016amdgpu: [powerplay] THERMAL Feature Already disabled!\00", [40 x i8] zeroinitializer }, align 32
@.str.296 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"vega10_disable_thermal_protection\00", [62 x i8] zeroinitializer }, align 32
@vega10_disable_thermal_protection._entry_ptr = internal global ptr @vega10_disable_thermal_protection._entry, section ".printk_index", align 4
@vega10_disable_thermal_protection._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_thermal_protection._entry.297 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.296, ptr @.str.2, i32 2750, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_thermal_protection._entry_ptr.298 = internal global ptr @vega10_disable_thermal_protection._entry.297, section ".printk_index", align 4
@.str.299 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"disable THERMAL Feature Failed!\00", [32 x i8] zeroinitializer }, align 32
@vega10_stop_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_stop_dpm = private unnamed_addr constant [16 x i8] c"vega10_stop_dpm\00", align 1
@vega10_stop_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_stop_dpm, ptr @.str.2, i32 2904, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_stop_dpm._entry_ptr = internal global ptr @vega10_stop_dpm._entry, section ".printk_index", align 4
@.str.300 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Attempt to disable LED DPM feature failed!\00", [53 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_disable_deep_sleep_master_switch = private unnamed_addr constant [40 x i8] c"vega10_disable_deep_sleep_master_switch\00", align 1
@vega10_disable_deep_sleep_master_switch._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_deep_sleep_master_switch, ptr @.str.2, i32 2862, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._entry_ptr = internal global ptr @vega10_disable_deep_sleep_master_switch._entry, section ".printk_index", align 4
@.str.301 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"Attempt to disable DS_GFXCLK Feature Failed!\00", [51 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._rs.302 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._entry.303 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_deep_sleep_master_switch, ptr @.str.2, i32 2870, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._entry_ptr.304 = internal global ptr @vega10_disable_deep_sleep_master_switch._entry.303, section ".printk_index", align 4
@.str.305 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Attempt to disable DS_ Feature Failed!\00", [57 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._rs.306 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._entry.307 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_deep_sleep_master_switch, ptr @.str.2, i32 2878, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._entry_ptr.308 = internal global ptr @vega10_disable_deep_sleep_master_switch._entry.307, section ".printk_index", align 4
@.str.309 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Attempt to disable DS_LCLK Feature Failed!\00", [53 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._rs.310 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._entry.311 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_deep_sleep_master_switch, ptr @.str.2, i32 2886, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_deep_sleep_master_switch._entry_ptr.312 = internal global ptr @vega10_disable_deep_sleep_master_switch._entry.311, section ".printk_index", align 4
@.str.313 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"Attempt to disable DS_DCEFCLK Feature Failed!\00", [50 x i8] zeroinitializer }, align 32
@vega10_disable_ulv._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_disable_ulv = private unnamed_addr constant [19 x i8] c"vega10_disable_ulv\00", align 1
@vega10_disable_ulv._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_ulv, ptr @.str.2, i32 2808, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_ulv._entry_ptr = internal global ptr @vega10_disable_ulv._entry, section ".printk_index", align 4
@.str.314 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"disable ULV Feature Failed!\00", [36 x i8] zeroinitializer }, align 32
@vega10_get_pp_table_entry_callback_func._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_get_pp_table_entry_callback_func = private unnamed_addr constant [40 x i8] c"vega10_get_pp_table_entry_callback_func\00", align 1
@vega10_get_pp_table_entry_callback_func._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_get_pp_table_entry_callback_func, ptr @.str.2, i32 3155, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_get_pp_table_entry_callback_func._entry_ptr = internal global ptr @vega10_get_pp_table_entry_callback_func._entry, section ".printk_index", align 4
@.str.315 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"Performance levels exceeds SMC limit!\00", [58 x i8] zeroinitializer }, align 32
@vega10_get_pp_table_entry_callback_func._rs.316 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_get_pp_table_entry_callback_func._entry.317 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_get_pp_table_entry_callback_func, ptr @.str.2, i32 3162, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_get_pp_table_entry_callback_func._entry_ptr.318 = internal global ptr @vega10_get_pp_table_entry_callback_func._entry.317, section ".printk_index", align 4
@.str.319 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"Performance levels exceeds Driver limit!\00", [55 x i8] zeroinitializer }, align 32
@vega10_enable_disable_uvd_dpm._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_enable_disable_uvd_dpm = private unnamed_addr constant [30 x i8] c"vega10_enable_disable_uvd_dpm\00", align 1
@vega10_enable_disable_uvd_dpm._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_enable_disable_uvd_dpm, ptr @.str.2, i32 4791, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_enable_disable_uvd_dpm._entry_ptr = internal global ptr @vega10_enable_disable_uvd_dpm._entry, section ".printk_index", align 4
@.str.320 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Attempt to Enable/Disable DPM UVD Failed!\00", [54 x i8] zeroinitializer }, align 32
@__func__.vega10_set_power_state_tasks = private unnamed_addr constant [29 x i8] c"vega10_set_power_state_tasks\00", align 1
@vega10_set_power_state_tasks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_power_state_tasks, ptr @.str.2, i32 3794, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry_ptr = internal global ptr @vega10_set_power_state_tasks._entry, section ".printk_index", align 4
@vega10_set_power_state_tasks._rs.322 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry.323 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_power_state_tasks, ptr @.str.2, i32 3799, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry_ptr.324 = internal global ptr @vega10_set_power_state_tasks._entry.323, section ".printk_index", align 4
@.str.325 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"Failed to populate and upload SCLK MCLK DPM levels!\00", [44 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._rs.326 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry.327 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_power_state_tasks, ptr @.str.2, i32 3804, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry_ptr.328 = internal global ptr @vega10_set_power_state_tasks._entry.327, section ".printk_index", align 4
@.str.329 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"Failed to generate DPM level enabled mask!\00", [53 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry.331 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_power_state_tasks, ptr @.str.2, i32 3809, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry_ptr.332 = internal global ptr @vega10_set_power_state_tasks._entry.331, section ".printk_index", align 4
@vega10_set_power_state_tasks._rs.334 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry.335 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_power_state_tasks, ptr @.str.2, i32 3813, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_power_state_tasks._entry_ptr.336 = internal global ptr @vega10_set_power_state_tasks._entry.335, section ".printk_index", align 4
@cast_const_phw_vega10_power_state._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.cast_const_phw_vega10_power_state = private unnamed_addr constant [34 x i8] c"cast_const_phw_vega10_power_state\00", align 1
@cast_const_phw_vega10_power_state._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.cast_const_phw_vega10_power_state, ptr @.str.2, i32 111, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@cast_const_phw_vega10_power_state._entry_ptr = internal global ptr @cast_const_phw_vega10_power_state._entry, section ".printk_index", align 4
@vega10_populate_and_upload_sclk_mclk_dpm_levels._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_populate_and_upload_sclk_mclk_dpm_levels = private unnamed_addr constant [48 x i8] c"vega10_populate_and_upload_sclk_mclk_dpm_levels\00", align 1
@vega10_populate_and_upload_sclk_mclk_dpm_levels._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_and_upload_sclk_mclk_dpm_levels, ptr @.str.2, i32 3462, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr = internal global ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry, section ".printk_index", align 4
@.str.337 = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"Failed to populate SCLK during PopulateNewDPMClocksStates Function!\00", [60 x i8] zeroinitializer }, align 32
@vega10_populate_and_upload_sclk_mclk_dpm_levels._rs.338 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_populate_and_upload_sclk_mclk_dpm_levels._entry.339 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_populate_and_upload_sclk_mclk_dpm_levels, ptr @.str.2, i32 3470, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr.340 = internal global ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry.339, section ".printk_index", align 4
@.str.341 = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"Failed to populate MCLK during PopulateNewDPMClocksStates Function!\00", [60 x i8] zeroinitializer }, align 32
@vega10_generate_dpm_level_enable_mask._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_generate_dpm_level_enable_mask = private unnamed_addr constant [38 x i8] c"vega10_generate_dpm_level_enable_mask\00", align 1
@vega10_generate_dpm_level_enable_mask._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_generate_dpm_level_enable_mask, ptr @.str.2, i32 3711, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_generate_dpm_level_enable_mask._entry_ptr = internal global ptr @vega10_generate_dpm_level_enable_mask._entry, section ".printk_index", align 4
@.str.342 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Attempt to Trim DPM States Failed!\00", [61 x i8] zeroinitializer }, align 32
@vega10_generate_dpm_level_enable_mask._entry.344 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_generate_dpm_level_enable_mask, ptr @.str.2, i32 3728, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_generate_dpm_level_enable_mask._entry_ptr.345 = internal global ptr @vega10_generate_dpm_level_enable_mask._entry.344, section ".printk_index", align 4
@vega10_generate_dpm_level_enable_mask._entry.348 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_generate_dpm_level_enable_mask, ptr @.str.2, i32 3731, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_generate_dpm_level_enable_mask._entry_ptr.349 = internal global ptr @vega10_generate_dpm_level_enable_mask._entry.348, section ".printk_index", align 4
@vega10_trim_dpm_states._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_trim_dpm_states = private unnamed_addr constant [23 x i8] c"vega10_trim_dpm_states\00", align 1
@vega10_trim_dpm_states._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_trim_dpm_states, ptr @.str.2, i32 3521, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_trim_dpm_states._entry_ptr = internal global ptr @vega10_trim_dpm_states._entry, section ".printk_index", align 4
@.str.351 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"power state did not have any performance level\00", [49 x i8] zeroinitializer }, align 32
@vega10_notify_smc_display_config_after_ps_adjustment._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.352, ptr @.str.353, ptr @.str.2, i32 4076, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.352 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"\016amdgpu: [powerplay] Attempt to set Hard Min for DCEFCLK Failed!\00", [62 x i8] zeroinitializer }, align 32
@.str.353 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"vega10_notify_smc_display_config_after_ps_adjustment\00", [43 x i8] zeroinitializer }, align 32
@vega10_notify_smc_display_config_after_ps_adjustment._entry_ptr = internal global ptr @vega10_notify_smc_display_config_after_ps_adjustment._entry, section ".printk_index", align 4
@vega10_notify_smc_display_config_after_ps_adjustment.__UNIQUE_ID_ddebug343 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.354, ptr @.str.353, ptr @.str.2, ptr @.str.355, i8 3, i8 -5, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.354 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"amdgpu\00", [25 x i8] zeroinitializer }, align 32
@.str.355 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Cannot find requested DCEFCLK!\00", [33 x i8] zeroinitializer }, align 32
@.str.356 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"amdgpu: [powerplay] Cannot find requested DCEFCLK!\00", [45 x i8] zeroinitializer }, align 32
@vega10_display_configuration_changed_task._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_display_configuration_changed_task = private unnamed_addr constant [42 x i8] c"vega10_display_configuration_changed_task\00", align 1
@vega10_display_configuration_changed_task._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_display_configuration_changed_task, ptr @.str.2, i32 4769, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_display_configuration_changed_task._entry_ptr = internal global ptr @vega10_display_configuration_changed_task._entry, section ".printk_index", align 4
@.str.357 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Failed to update WMTABLE!\00", [38 x i8] zeroinitializer }, align 32
@vega10_display_clock_voltage_request._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.358, ptr @.str.359, ptr @.str.2, i32 4001, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.358 = internal constant { [70 x i8], [58 x i8] } { [70 x i8] c"\016amdgpu: [powerplay] [DisplayClockVoltageRequest]Invalid Clock Type!\00", [58 x i8] zeroinitializer }, align 32
@.str.359 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"vega10_display_clock_voltage_request\00", [59 x i8] zeroinitializer }, align 32
@vega10_display_clock_voltage_request._entry_ptr = internal global ptr @vega10_display_clock_voltage_request._entry, section ".printk_index", align 4
@vega10_power_off_asic._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_power_off_asic = private unnamed_addr constant [22 x i8] c"vega10_power_off_asic\00", align 1
@vega10_power_off_asic._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_power_off_asic, ptr @.str.2, i32 4924, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_power_off_asic._entry_ptr = internal global ptr @vega10_power_off_asic._entry, section ".printk_index", align 4
@.str.360 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"[disable_dpm_tasks] Failed to disable DPM!\00", [53 x i8] zeroinitializer }, align 32
@__func__.vega10_force_clock_level = private unnamed_addr constant [25 x i8] c"vega10_force_clock_level\00", align 1
@vega10_force_clock_level._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_clock_level, ptr @.str.2, i32 4229, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_clock_level._entry_ptr = internal global ptr @vega10_force_clock_level._entry, section ".printk_index", align 4
@vega10_force_clock_level._entry.363 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_clock_level, ptr @.str.2, i32 4233, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_clock_level._entry_ptr.364 = internal global ptr @vega10_force_clock_level._entry.363, section ".printk_index", align 4
@vega10_force_clock_level._entry.366 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_clock_level, ptr @.str.2, i32 4242, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_clock_level._entry_ptr.367 = internal global ptr @vega10_force_clock_level._entry.366, section ".printk_index", align 4
@vega10_force_clock_level._entry.369 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_clock_level, ptr @.str.2, i32 4246, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_clock_level._entry_ptr.370 = internal global ptr @vega10_force_clock_level._entry.369, section ".printk_index", align 4
@vega10_force_clock_level._entry.372 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_clock_level, ptr @.str.2, i32 4256, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_clock_level._entry_ptr.373 = internal global ptr @vega10_force_clock_level._entry.372, section ".printk_index", align 4
@vega10_force_clock_level._entry.375 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_force_clock_level, ptr @.str.2, i32 4260, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_force_clock_level._entry_ptr.376 = internal global ptr @vega10_force_clock_level._entry.375, section ".printk_index", align 4
@vega10_force_clock_level._entry.377 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.378, ptr @__func__.vega10_force_clock_level, ptr @.str.2, i32 4265, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.378 = internal constant { [75 x i8], [53 x i8] } { [75 x i8] c"\016amdgpu: [powerplay] Setting DCEFCLK min/max dpm level is not supported!\0A\00", [53 x i8] zeroinitializer }, align 32
@vega10_force_clock_level._entry_ptr.379 = internal global ptr @vega10_force_clock_level._entry.377, section ".printk_index", align 4
@.str.380 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"%d: %uMhz %s\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.381 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"*\00", [30 x i8] zeroinitializer }, align 32
@.str.382 = internal constant { [1 x i8], [31 x i8] } zeroinitializer, align 32
@.str.383 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"%d: %s %s %s\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.384 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"2.5GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.385 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"5.0GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.386 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"8.0GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.387 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"16.0GT/s,\00", [22 x i8] zeroinitializer }, align 32
@.str.388 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x1\00", [29 x i8] zeroinitializer }, align 32
@.str.389 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x2\00", [29 x i8] zeroinitializer }, align 32
@.str.390 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x4\00", [29 x i8] zeroinitializer }, align 32
@.str.391 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x8\00", [29 x i8] zeroinitializer }, align 32
@.str.392 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"x12\00", [28 x i8] zeroinitializer }, align 32
@.str.393 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"x16\00", [28 x i8] zeroinitializer }, align 32
@.str.394 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"%s:\0A\00", [27 x i8] zeroinitializer }, align 32
@.str.395 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"OD_SCLK\00", [24 x i8] zeroinitializer }, align 32
@.str.396 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"%d: %10uMhz %10umV\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.397 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"OD_MCLK\00", [24 x i8] zeroinitializer }, align 32
@.str.398 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"OD_RANGE\00", [23 x i8] zeroinitializer }, align 32
@.str.399 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"SCLK: %7uMHz %10uMHz\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.400 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"MCLK: %7uMHz %10uMHz\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.401 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"VDDC: %7umV %11umV\0A\00", [44 x i8] zeroinitializer }, align 32
@vega10_set_sclk_od._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.402, ptr @.str.403, ptr @.str.2, i32 4976, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.402 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"\014amdgpu: [powerplay] max sclk supported by vbios is %d\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.403 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"vega10_set_sclk_od\00", [45 x i8] zeroinitializer }, align 32
@vega10_set_sclk_od._entry_ptr = internal global ptr @vega10_set_sclk_od._entry, section ".printk_index", align 4
@vega10_set_mclk_od._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.404, ptr @.str.405, ptr @.str.2, i32 5027, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.404 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"\014amdgpu: [powerplay] max mclk supported by vbios is %d\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.405 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"vega10_set_mclk_od\00", [45 x i8] zeroinitializer }, align 32
@vega10_set_mclk_od._entry_ptr = internal global ptr @vega10_set_mclk_od._entry, section ".printk_index", align 4
@vega10_avfs_enable._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_avfs_enable = private unnamed_addr constant [19 x i8] c"vega10_avfs_enable\00", align 1
@vega10_avfs_enable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_avfs_enable, ptr @.str.2, i32 2446, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_avfs_enable._entry_ptr = internal global ptr @vega10_avfs_enable._entry, section ".printk_index", align 4
@.str.406 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"[avfs_control] Attempt to Enable AVFS feature Failed!\00", [42 x i8] zeroinitializer }, align 32
@vega10_avfs_enable._rs.407 = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@vega10_avfs_enable._entry.408 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_avfs_enable, ptr @.str.2, i32 2453, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_avfs_enable._entry_ptr.409 = internal global ptr @vega10_avfs_enable._entry.408, section ".printk_index", align 4
@.str.410 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"[avfs_control] Attempt to Disable AVFS feature Failed!\00", [41 x i8] zeroinitializer }, align 32
@SMU7ThermalWithDelayPolicy = internal constant { [2 x %struct.PP_TemperatureRange], [56 x i8] } { [2 x %struct.PP_TemperatureRange] [%struct.PP_TemperatureRange { i32 -273150, i32 99000, i32 99000, i32 -273150, i32 99000, i32 99000, i32 -273150, i32 99000, i32 99000 }, %struct.PP_TemperatureRange { i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000 }], [56 x i8] zeroinitializer }, align 32
@.str.411 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"NUM\00", [28 x i8] zeroinitializer }, align 32
@.str.412 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"MODE_NAME\00", [22 x i8] zeroinitializer }, align 32
@.str.413 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"BUSY_SET_POINT\00", [17 x i8] zeroinitializer }, align 32
@.str.414 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"FPS\00", [28 x i8] zeroinitializer }, align 32
@.str.415 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"USE_RLC_BUSY\00", [19 x i8] zeroinitializer }, align 32
@.str.416 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"MIN_ACTIVE_LEVEL\00", [47 x i8] zeroinitializer }, align 32
@.str.417 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"%s %16s %s %s %s %s\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.418 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"%3d %14s%s: %14d %3d %10d %14d\0A\00", [32 x i8] zeroinitializer }, align 32
@amdgpu_pp_profile_name = external dso_local local_unnamed_addr constant [7 x ptr], align 4
@.str.419 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c" \00", [30 x i8] zeroinitializer }, align 32
@vega10_odn_edit_dpm_table._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_odn_edit_dpm_table = private unnamed_addr constant [26 x i8] c"vega10_odn_edit_dpm_table\00", align 1
@vega10_odn_edit_dpm_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_odn_edit_dpm_table, ptr @.str.2, i32 5367, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_odn_edit_dpm_table._entry_ptr = internal global ptr @vega10_odn_edit_dpm_table._entry, section ".printk_index", align 4
@.str.420 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"NULL user input for clock and voltage\00", [58 x i8] zeroinitializer }, align 32
@vega10_odn_edit_dpm_table._entry.421 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.422, ptr @__func__.vega10_odn_edit_dpm_table, ptr @.str.2, i32 5370, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.422 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"\016amdgpu: [powerplay] OverDrive feature not enabled\0A\00", [43 x i8] zeroinitializer }, align 32
@vega10_odn_edit_dpm_table._entry_ptr.423 = internal global ptr @vega10_odn_edit_dpm_table._entry.421, section ".printk_index", align 4
@vega10_odn_edit_dpm_table._entry.424 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.425, ptr @__func__.vega10_odn_edit_dpm_table, ptr @.str.2, i32 5400, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.425 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"\016amdgpu: [powerplay] invalid clock voltage input\0A\00", [45 x i8] zeroinitializer }, align 32
@vega10_odn_edit_dpm_table._entry_ptr.426 = internal global ptr @vega10_odn_edit_dpm_table._entry.424, section ".printk_index", align 4
@vega10_check_clk_voltage_valid._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.427, ptr @.str.428, ptr @.str.2, i32 5196, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.427 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"\016amdgpu: [powerplay] OD voltage is out of range [%d - %d] mV\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.428 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"vega10_check_clk_voltage_valid\00", [33 x i8] zeroinitializer }, align 32
@vega10_check_clk_voltage_valid._entry_ptr = internal global ptr @vega10_check_clk_voltage_valid._entry, section ".printk_index", align 4
@vega10_check_clk_voltage_valid._entry.429 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.430, ptr @.str.428, ptr @.str.2, i32 5206, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.430 = internal constant { [69 x i8], [59 x i8] } { [69 x i8] c"\016amdgpu: [powerplay] OD engine clock is out of range [%d - %d] MHz\0A\00", [59 x i8] zeroinitializer }, align 32
@vega10_check_clk_voltage_valid._entry_ptr.431 = internal global ptr @vega10_check_clk_voltage_valid._entry.429, section ".printk_index", align 4
@vega10_check_clk_voltage_valid._entry.432 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.433, ptr @.str.428, ptr @.str.2, i32 5215, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.433 = internal constant { [69 x i8], [59 x i8] } { [69 x i8] c"\016amdgpu: [powerplay] OD memory clock is out of range [%d - %d] MHz\0A\00", [59 x i8] zeroinitializer }, align 32
@vega10_check_clk_voltage_valid._entry_ptr.434 = internal global ptr @vega10_check_clk_voltage_valid._entry.432, section ".printk_index", align 4
@vega10_get_ppfeature_status.ppfeature_name = internal constant { [30 x ptr], [40 x i8] } { [30 x ptr] [ptr @.str.435, ptr @.str.436, ptr @.str.437, ptr @.str.438, ptr @.str.439, ptr @.str.440, ptr @.str.441, ptr @.str.442, ptr @.str.443, ptr @.str.444, ptr @.str.445, ptr @.str.446, ptr @.str.447, ptr @.str.448, ptr @.str.449, ptr @.str.450, ptr @.str.451, ptr @.str.452, ptr @.str.453, ptr @.str.454, ptr @.str.455, ptr @.str.456, ptr @.str.457, ptr @.str.458, ptr @.str.459, ptr @.str.460, ptr @.str.461, ptr @.str.462, ptr @.str.463, ptr @.str.464], [40 x i8] zeroinitializer }, align 32
@.str.435 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"DPM_PREFETCHER\00", [17 x i8] zeroinitializer }, align 32
@.str.436 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"GFXCLK_DPM\00", [21 x i8] zeroinitializer }, align 32
@.str.437 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"UCLK_DPM\00", [23 x i8] zeroinitializer }, align 32
@.str.438 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"SOCCLK_DPM\00", [21 x i8] zeroinitializer }, align 32
@.str.439 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"UVD_DPM\00", [24 x i8] zeroinitializer }, align 32
@.str.440 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"VCE_DPM\00", [24 x i8] zeroinitializer }, align 32
@.str.441 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"ULV\00", [28 x i8] zeroinitializer }, align 32
@.str.442 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"MP0CLK_DPM\00", [21 x i8] zeroinitializer }, align 32
@.str.443 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"LINK_DPM\00", [23 x i8] zeroinitializer }, align 32
@.str.444 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"DCEFCLK_DPM\00", [20 x i8] zeroinitializer }, align 32
@.str.445 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"AVFS\00", [27 x i8] zeroinitializer }, align 32
@.str.446 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"GFXCLK_DS\00", [22 x i8] zeroinitializer }, align 32
@.str.447 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"SOCCLK_DS\00", [22 x i8] zeroinitializer }, align 32
@.str.448 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"LCLK_DS\00", [24 x i8] zeroinitializer }, align 32
@.str.449 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"PPT\00", [28 x i8] zeroinitializer }, align 32
@.str.450 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"TDC\00", [28 x i8] zeroinitializer }, align 32
@.str.451 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"THERMAL\00", [24 x i8] zeroinitializer }, align 32
@.str.452 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"GFX_PER_CU_CG\00", [18 x i8] zeroinitializer }, align 32
@.str.453 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"RM\00", [29 x i8] zeroinitializer }, align 32
@.str.454 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"DCEFCLK_DS\00", [21 x i8] zeroinitializer }, align 32
@.str.455 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"ACDC\00", [27 x i8] zeroinitializer }, align 32
@.str.456 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"VR0HOT\00", [25 x i8] zeroinitializer }, align 32
@.str.457 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"VR1HOT\00", [25 x i8] zeroinitializer }, align 32
@.str.458 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"FW_CTF\00", [25 x i8] zeroinitializer }, align 32
@.str.459 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"LED_DISPLAY\00", [20 x i8] zeroinitializer }, align 32
@.str.460 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"FAN_CONTROL\00", [20 x i8] zeroinitializer }, align 32
@.str.461 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"FAST_PPT\00", [23 x i8] zeroinitializer }, align 32
@.str.462 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"DIDT\00", [27 x i8] zeroinitializer }, align 32
@.str.463 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"ACG\00", [28 x i8] zeroinitializer }, align 32
@.str.464 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"PCC_LIMIT\00", [22 x i8] zeroinitializer }, align 32
@.str.465 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"FEATURES\00", [23 x i8] zeroinitializer }, align 32
@.str.466 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"BITMASK\00", [24 x i8] zeroinitializer }, align 32
@.str.467 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"ENABLEMENT\00", [21 x i8] zeroinitializer }, align 32
@vega10_get_ppfeature_status._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_get_ppfeature_status = private unnamed_addr constant [28 x i8] c"vega10_get_ppfeature_status\00", align 1
@vega10_get_ppfeature_status._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_get_ppfeature_status, ptr @.str.2, i32 4556, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_get_ppfeature_status._entry_ptr = internal global ptr @vega10_get_ppfeature_status._entry, section ".printk_index", align 4
@.str.468 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"[EnableAllSmuFeatures] Failed to get enabled smc features!\00", [37 x i8] zeroinitializer }, align 32
@.str.469 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Current ppfeatures: 0x%016llx\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.470 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"%-19s %-22s %s\0A\00", [16 x i8] zeroinitializer }, align 32
@.str.471 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"%-19s 0x%016llx %6s\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.472 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"Y\00", [30 x i8] zeroinitializer }, align 32
@.str.473 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"N\00", [30 x i8] zeroinitializer }, align 32
@vega10_set_ppfeature_status.__UNIQUE_ID_ddebug344 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.354, ptr @.str.474, ptr @.str.2, ptr @.str.475, i8 4, i8 124, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.474 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vega10_set_ppfeature_status\00", [36 x i8] zeroinitializer }, align 32
@.str.475 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"features_to_disable 0x%llx\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.476 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"amdgpu: [powerplay] features_to_disable 0x%llx\0A\00", [48 x i8] zeroinitializer }, align 32
@vega10_set_ppfeature_status.__UNIQUE_ID_ddebug345 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.354, ptr @.str.474, ptr @.str.2, ptr @.str.477, i8 4, i8 124, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.477 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"features_to_enable 0x%llx\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.478 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"amdgpu: [powerplay] features_to_enable 0x%llx\0A\00", [49 x i8] zeroinitializer }, align 32
@vega10_set_mp1_state._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_set_mp1_state = private unnamed_addr constant [21 x i8] c"vega10_set_mp1_state\00", align 1
@vega10_set_mp1_state._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_set_mp1_state, ptr @.str.2, i32 5438, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_set_mp1_state._entry_ptr = internal global ptr @vega10_set_mp1_state._entry, section ".printk_index", align 4
@.str.479 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"[PrepareMp1] Failed!\00", [43 x i8] zeroinitializer }, align 32
@vega10_disable_power_features_for_compute_performance._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@__func__.vega10_disable_power_features_for_compute_performance = private unnamed_addr constant [54 x i8] c"vega10_disable_power_features_for_compute_performance\00", align 1
@vega10_disable_power_features_for_compute_performance._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @__func__.vega10_disable_power_features_for_compute_performance, ptr @.str.2, i32 5497, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vega10_disable_power_features_for_compute_performance._entry_ptr = internal global ptr @vega10_disable_power_features_for_compute_performance._entry, section ".printk_index", align 4
@.str.480 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"enable/disable power features for compute performance Failed!\00", [34 x i8] zeroinitializer }, align 32
@switch.table.vega10_display_clock_voltage_request = internal constant { [7 x i32], [36 x i8] } { [7 x i32] [i32 1, i32 0, i32 0, i32 0, i32 0, i32 2, i32 3], [36 x i8] zeroinitializer }, align 32
@switch.table.vega10_print_clock_levels = internal constant { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.384, ptr @.str.385, ptr @.str.386], [20 x i8] zeroinitializer }, align 32
@switch.table.vega10_print_clock_levels.481 = internal constant { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str.388, ptr @.str.389, ptr @.str.390, ptr @.str.391, ptr @.str.392], [44 x i8] zeroinitializer }, align 32
@switch.table.vega10_print_clock_levels.482 = internal constant { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.384, ptr @.str.385, ptr @.str.386], [20 x i8] zeroinitializer }, align 32
@switch.table.vega10_print_clock_levels.483 = internal constant { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str.388, ptr @.str.389, ptr @.str.390, ptr @.str.391, ptr @.str.392], [44 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [5 x i64] [i64 3, i64 32, i64 26721, i64 26722, i64 26728]
@__sancov_gen_cov_switch_values.484 = internal global [8 x i64] [i64 6, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4, i64 5]
@__sancov_gen_cov_switch_values.485 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.486 = internal global [5 x i64] [i64 3, i64 32, i64 32, i64 64, i64 128]
@__sancov_gen_cov_switch_values.487 = internal global [9 x i64] [i64 7, i64 32, i64 1, i64 4, i64 8, i64 16, i64 32, i64 64, i64 128]
@__sancov_gen_cov_switch_values.488 = internal global [5 x i64] [i64 3, i64 32, i64 32, i64 64, i64 128]
@__sancov_gen_cov_switch_values.489 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 2]
@__sancov_gen_cov_switch_values.490 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 2]
@__sancov_gen_cov_switch_values.491 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.492 = internal global [6 x i64] [i64 4, i64 32, i64 2, i64 3, i64 4, i64 5]
@__sancov_gen_cov_switch_values.493 = internal global [7 x i64] [i64 5, i64 32, i64 1, i64 3, i64 4, i64 6, i64 7]
@__sancov_gen_cov_switch_values.494 = internal global [6 x i64] [i64 4, i64 32, i64 0, i64 1, i64 3, i64 5]
@__sancov_gen_cov_switch_values.495 = internal global [10 x i64] [i64 8, i64 32, i64 0, i64 1, i64 2, i64 3, i64 5, i64 8, i64 9, i64 11]
@__sancov_gen_cov_switch_values.496 = internal global [13 x i64] [i64 11, i64 32, i64 0, i64 3, i64 7, i64 9, i64 10, i64 11, i64 12, i64 13, i64 14, i64 15, i64 20]
@__sancov_gen_cov_switch_values.497 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 4]
@__sancov_gen_cov_switch_values.498 = internal global [6 x i64] [i64 4, i64 32, i64 0, i64 1, i64 4, i64 5]
@__sancov_gen_cov_switch_values.499 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.500 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.501 = internal global [6 x i64] [i64 4, i64 32, i64 0, i64 1, i64 2, i64 3]
@__sancov_gen_cov_switch_values.502 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.503 = internal global [4 x i64] [i64 2, i64 8, i64 0, i64 1]
@___asan_gen_.521 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3750, i32 3 }
@___asan_gen_.522 = private unnamed_addr constant [19 x i8] c"vega10_hwmgr_funcs\00", align 1
@___asan_gen_.524 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5517, i32 35 }
@___asan_gen_.533 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 857, i32 3 }
@___asan_gen_.542 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 936, i32 2 }
@___asan_gen_.551 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 717, i32 2 }
@___asan_gen_.560 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 776, i32 2 }
@___asan_gen_.569 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 778, i32 2 }
@___asan_gen_.578 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 781, i32 2 }
@___asan_gen_.587 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 783, i32 2 }
@___asan_gen_.590 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 989, i32 2 }
@___asan_gen_.593 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 993, i32 2 }
@___asan_gen_.602 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3263, i32 3 }
@___asan_gen_.611 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3290, i32 3 }
@___asan_gen_.620 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 99, i32 2 }
@___asan_gen_.623 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4103, i32 2 }
@___asan_gen_.626 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4107, i32 2 }
@___asan_gen_.635 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3568, i32 3 }
@___asan_gen_.638 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4125, i32 2 }
@___asan_gen_.641 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4129, i32 2 }
@___asan_gen_.644 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4150, i32 2 }
@___asan_gen_.647 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4154, i32 2 }
@___asan_gen_.656 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3024, i32 3 }
@___asan_gen_.665 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3031, i32 3 }
@___asan_gen_.674 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3039, i32 4 }
@___asan_gen_.683 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3045, i32 3 }
@___asan_gen_.692 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3050, i32 3 }
@___asan_gen_.701 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3057, i32 3 }
@___asan_gen_.710 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3064, i32 3 }
@___asan_gen_.719 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3069, i32 2 }
@___asan_gen_.728 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3075, i32 3 }
@___asan_gen_.737 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3080, i32 3 }
@___asan_gen_.752 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3000, i32 4 }
@___asan_gen_.761 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3001, i32 3 }
@___asan_gen_.770 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1172, i32 3 }
@___asan_gen_.779 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1181, i32 3 }
@___asan_gen_.788 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1191, i32 3 }
@___asan_gen_.797 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1196, i32 2 }
@___asan_gen_.806 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1201, i32 2 }
@___asan_gen_.815 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1206, i32 2 }
@___asan_gen_.824 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1062, i32 2 }
@___asan_gen_.833 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1075, i32 2 }
@___asan_gen_.842 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1020, i32 2 }
@___asan_gen_.848 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1089, i32 2 }
@___asan_gen_.857 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1102, i32 2 }
@___asan_gen_.863 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1115, i32 2 }
@___asan_gen_.872 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2561, i32 2 }
@___asan_gen_.875 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2604, i32 3 }
@___asan_gen_.884 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2610, i32 2 }
@___asan_gen_.887 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2615, i32 2 }
@___asan_gen_.896 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2620, i32 2 }
@___asan_gen_.905 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2625, i32 2 }
@___asan_gen_.914 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2632, i32 2 }
@___asan_gen_.923 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2637, i32 2 }
@___asan_gen_.932 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2642, i32 2 }
@___asan_gen_.935 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2648, i32 3 }
@___asan_gen_.938 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2684, i32 2 }
@___asan_gen_.947 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2689, i32 2 }
@___asan_gen_.956 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2706, i32 2 }
@___asan_gen_.965 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2710, i32 2 }
@___asan_gen_.974 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1322, i32 2 }
@___asan_gen_.983 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1325, i32 2 }
@___asan_gen_.992 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1329, i32 2 }
@___asan_gen_.1001 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1332, i32 2 }
@___asan_gen_.1010 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1336, i32 2 }
@___asan_gen_.1019 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1339, i32 2 }
@___asan_gen_.1028 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1258, i32 2 }
@___asan_gen_.1037 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1575, i32 4 }
@___asan_gen_.1040 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1588, i32 4 }
@___asan_gen_.1049 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1498, i32 2 }
@___asan_gen_.1058 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1625, i32 2 }
@___asan_gen_.1067 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1636, i32 3 }
@___asan_gen_.1076 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1641, i32 2 }
@___asan_gen_.1085 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1699, i32 2 }
@___asan_gen_.1094 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1703, i32 2 }
@___asan_gen_.1095 = private unnamed_addr constant [15 x i8] c"channel_number\00", align 1
@___asan_gen_.1097 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 62, i32 23 }
@___asan_gen_.1106 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1829, i32 2 }
@___asan_gen_.1115 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1840, i32 3 }
@___asan_gen_.1124 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1845, i32 2 }
@___asan_gen_.1133 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1857, i32 2 }
@___asan_gen_.1142 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1974, i32 3 }
@___asan_gen_.1151 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1943, i32 2 }
@___asan_gen_.1160 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 1993, i32 2 }
@___asan_gen_.1169 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2045, i32 2 }
@___asan_gen_.1178 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2061, i32 2 }
@___asan_gen_.1187 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2506, i32 3 }
@___asan_gen_.1196 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2376, i32 4 }
@___asan_gen_.1205 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2723, i32 4 }
@___asan_gen_.1214 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2725, i32 3 }
@___asan_gen_.1223 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2763, i32 4 }
@___asan_gen_.1229 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2772, i32 5 }
@___asan_gen_.1238 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2820, i32 3 }
@___asan_gen_.1247 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2828, i32 3 }
@___asan_gen_.1256 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2836, i32 3 }
@___asan_gen_.1265 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2844, i32 3 }
@___asan_gen_.1274 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2959, i32 3 }
@___asan_gen_.1280 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2974, i32 4 }
@___asan_gen_.1289 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2983, i32 3 }
@___asan_gen_.1298 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2790, i32 3 }
@___asan_gen_.1307 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4885, i32 2 }
@___asan_gen_.1316 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4889, i32 2 }
@___asan_gen_.1325 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4893, i32 2 }
@___asan_gen_.1334 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4897, i32 2 }
@___asan_gen_.1343 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4901, i32 2 }
@___asan_gen_.1352 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4905, i32 2 }
@___asan_gen_.1355 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4909, i32 2 }
@___asan_gen_.1364 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2743, i32 4 }
@___asan_gen_.1373 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2745, i32 3 }
@___asan_gen_.1382 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2902, i32 3 }
@___asan_gen_.1391 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2859, i32 3 }
@___asan_gen_.1400 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2867, i32 3 }
@___asan_gen_.1409 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2875, i32 3 }
@___asan_gen_.1418 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2883, i32 3 }
@___asan_gen_.1427 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2805, i32 3 }
@___asan_gen_.1436 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3151, i32 2 }
@___asan_gen_.1445 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3157, i32 2 }
@___asan_gen_.1454 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4787, i32 3 }
@___asan_gen_.1457 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3792, i32 2 }
@___asan_gen_.1466 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3797, i32 2 }
@___asan_gen_.1475 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3802, i32 2 }
@___asan_gen_.1478 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3807, i32 2 }
@___asan_gen_.1484 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3812, i32 2 }
@___asan_gen_.1490 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 109, i32 2 }
@___asan_gen_.1499 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3460, i32 3 }
@___asan_gen_.1508 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3468, i32 3 }
@___asan_gen_.1517 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3709, i32 2 }
@___asan_gen_.1520 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3726, i32 2 }
@___asan_gen_.1523 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3729, i32 2 }
@___asan_gen_.1532 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 3519, i32 2 }
@___asan_gen_.1541 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4076, i32 4 }
@___asan_gen_.1550 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4079, i32 3 }
@___asan_gen_.1559 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4769, i32 3 }
@___asan_gen_.1568 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4001, i32 3 }
@___asan_gen_.1577 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4922, i32 2 }
@___asan_gen_.1580 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4227, i32 3 }
@___asan_gen_.1583 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4231, i32 3 }
@___asan_gen_.1586 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4240, i32 3 }
@___asan_gen_.1589 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4244, i32 3 }
@___asan_gen_.1592 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4254, i32 3 }
@___asan_gen_.1595 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4258, i32 3 }
@___asan_gen_.1601 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4265, i32 3 }
@___asan_gen_.1604 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4655, i32 32 }
@___asan_gen_.1607 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4657, i32 19 }
@___asan_gen_.1610 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4657, i32 25 }
@___asan_gen_.1613 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4703, i32 32 }
@___asan_gen_.1616 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4704, i32 25 }
@___asan_gen_.1619 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4705, i32 25 }
@___asan_gen_.1622 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4706, i32 25 }
@___asan_gen_.1625 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4707, i32 25 }
@___asan_gen_.1628 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4708, i32 26 }
@___asan_gen_.1631 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4709, i32 26 }
@___asan_gen_.1634 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4710, i32 26 }
@___asan_gen_.1637 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4711, i32 26 }
@___asan_gen_.1640 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4712, i32 26 }
@___asan_gen_.1643 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4713, i32 26 }
@___asan_gen_.1646 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4722, i32 32 }
@___asan_gen_.1649 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4722, i32 41 }
@___asan_gen_.1652 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4725, i32 33 }
@___asan_gen_.1655 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4732, i32 41 }
@___asan_gen_.1658 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4742, i32 41 }
@___asan_gen_.1661 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4743, i32 32 }
@___asan_gen_.1664 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4746, i32 32 }
@___asan_gen_.1667 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4749, i32 32 }
@___asan_gen_.1676 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4975, i32 3 }
@___asan_gen_.1685 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5026, i32 3 }
@___asan_gen_.1694 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2442, i32 4 }
@___asan_gen_.1703 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 2449, i32 4 }
@___asan_gen_.1704 = private unnamed_addr constant [27 x i8] c"SMU7ThermalWithDelayPolicy\00", align 1
@___asan_gen_.1705 = private unnamed_addr constant [53 x i8] c"../drivers/gpu/drm/amd/amdgpu/../pm/inc/pp_thermal.h\00", align 1
@___asan_gen_.1706 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1705, i32 28, i32 56 }
@___asan_gen_.1709 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5100, i32 33 }
@___asan_gen_.1712 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5101, i32 4 }
@___asan_gen_.1715 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5102, i32 4 }
@___asan_gen_.1718 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5103, i32 4 }
@___asan_gen_.1721 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5104, i32 4 }
@___asan_gen_.1724 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5105, i32 4 }
@___asan_gen_.1727 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5112, i32 35 }
@___asan_gen_.1730 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5116, i32 36 }
@___asan_gen_.1733 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5117, i32 75 }
@___asan_gen_.1742 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5366, i32 2 }
@___asan_gen_.1748 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5370, i32 3 }
@___asan_gen_.1754 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5400, i32 4 }
@___asan_gen_.1763 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5196, i32 3 }
@___asan_gen_.1769 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5204, i32 4 }
@___asan_gen_.1775 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5213, i32 4 }
@___asan_gen_.1776 = private unnamed_addr constant [15 x i8] c"ppfeature_name\00", align 1
@___asan_gen_.1778 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4511, i32 21 }
@___asan_gen_.1781 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4512, i32 5 }
@___asan_gen_.1784 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4513, i32 5 }
@___asan_gen_.1787 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4514, i32 5 }
@___asan_gen_.1790 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4515, i32 5 }
@___asan_gen_.1793 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4516, i32 5 }
@___asan_gen_.1796 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4517, i32 5 }
@___asan_gen_.1799 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4518, i32 5 }
@___asan_gen_.1802 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4519, i32 5 }
@___asan_gen_.1805 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4520, i32 5 }
@___asan_gen_.1808 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4521, i32 5 }
@___asan_gen_.1811 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4522, i32 5 }
@___asan_gen_.1814 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4523, i32 5 }
@___asan_gen_.1817 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4524, i32 5 }
@___asan_gen_.1820 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4525, i32 5 }
@___asan_gen_.1823 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4526, i32 5 }
@___asan_gen_.1826 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4527, i32 5 }
@___asan_gen_.1829 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4528, i32 5 }
@___asan_gen_.1832 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4529, i32 5 }
@___asan_gen_.1835 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4530, i32 5 }
@___asan_gen_.1838 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4531, i32 5 }
@___asan_gen_.1841 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4532, i32 5 }
@___asan_gen_.1844 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4533, i32 5 }
@___asan_gen_.1847 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4534, i32 5 }
@___asan_gen_.1850 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4535, i32 5 }
@___asan_gen_.1853 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4536, i32 5 }
@___asan_gen_.1856 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4537, i32 5 }
@___asan_gen_.1859 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4538, i32 5 }
@___asan_gen_.1862 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4539, i32 5 }
@___asan_gen_.1865 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4540, i32 5 }
@___asan_gen_.1868 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4541, i32 5 }
@___asan_gen_.1871 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4543, i32 5 }
@___asan_gen_.1874 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4544, i32 5 }
@___asan_gen_.1877 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4545, i32 5 }
@___asan_gen_.1886 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4554, i32 2 }
@___asan_gen_.1889 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4558, i32 35 }
@___asan_gen_.1892 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4559, i32 35 }
@___asan_gen_.1895 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4564, i32 36 }
@___asan_gen_.1898 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4567, i32 41 }
@___asan_gen_.1901 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4567, i32 47 }
@___asan_gen_.1910 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4592, i32 2 }
@___asan_gen_.1916 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 4593, i32 2 }
@___asan_gen_.1925 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5436, i32 2 }
@___asan_gen_.1926 = private unnamed_addr constant [4 x i8] c"_rs\00", align 1
@___asan_gen_.1929 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.1932 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.1933 = private constant [67 x i8] c"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c\00", align 1
@___asan_gen_.1934 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1933, i32 5494, i32 3 }
@___asan_gen_.1935 = private unnamed_addr constant [50 x i8] c"switch.table.vega10_display_clock_voltage_request\00", align 1
@___asan_gen_.1936 = private unnamed_addr constant [39 x i8] c"switch.table.vega10_print_clock_levels\00", align 1
@___asan_gen_.1937 = private unnamed_addr constant [43 x i8] c"switch.table.vega10_print_clock_levels.481\00", align 1
@___asan_gen_.1938 = private unnamed_addr constant [43 x i8] c"switch.table.vega10_print_clock_levels.482\00", align 1
@___asan_gen_.1939 = private unnamed_addr constant [43 x i8] c"switch.table.vega10_print_clock_levels.483\00", align 1
@llvm.compiler.used = appending global [632 x ptr] [ptr @cast_const_phw_vega10_power_state._entry, ptr @cast_const_phw_vega10_power_state._entry_ptr, ptr @cast_phw_vega10_power_state._entry, ptr @cast_phw_vega10_power_state._entry_ptr, ptr @vega10_acg_enable._entry, ptr @vega10_acg_enable._entry_ptr, ptr @vega10_apply_state_adjust_rules._entry, ptr @vega10_apply_state_adjust_rules._entry.30, ptr @vega10_apply_state_adjust_rules._entry_ptr, ptr @vega10_apply_state_adjust_rules._entry_ptr.31, ptr @vega10_avfs_enable._entry, ptr @vega10_avfs_enable._entry.408, ptr @vega10_avfs_enable._entry_ptr, ptr @vega10_avfs_enable._entry_ptr.409, ptr @vega10_check_clk_voltage_valid._entry, ptr @vega10_check_clk_voltage_valid._entry.429, ptr @vega10_check_clk_voltage_valid._entry.432, ptr @vega10_check_clk_voltage_valid._entry_ptr, ptr @vega10_check_clk_voltage_valid._entry_ptr.431, ptr @vega10_check_clk_voltage_valid._entry_ptr.434, ptr @vega10_construct_voltage_tables._entry, ptr @vega10_construct_voltage_tables._entry.103, ptr @vega10_construct_voltage_tables._entry.107, ptr @vega10_construct_voltage_tables._entry.111, ptr @vega10_construct_voltage_tables._entry.95, ptr @vega10_construct_voltage_tables._entry.99, ptr @vega10_construct_voltage_tables._entry_ptr, ptr @vega10_construct_voltage_tables._entry_ptr.100, ptr @vega10_construct_voltage_tables._entry_ptr.104, ptr @vega10_construct_voltage_tables._entry_ptr.108, ptr @vega10_construct_voltage_tables._entry_ptr.112, ptr @vega10_construct_voltage_tables._entry_ptr.96, ptr @vega10_disable_deep_sleep_master_switch._entry, ptr @vega10_disable_deep_sleep_master_switch._entry.303, ptr @vega10_disable_deep_sleep_master_switch._entry.307, ptr @vega10_disable_deep_sleep_master_switch._entry.311, ptr @vega10_disable_deep_sleep_master_switch._entry_ptr, ptr @vega10_disable_deep_sleep_master_switch._entry_ptr.304, ptr @vega10_disable_deep_sleep_master_switch._entry_ptr.308, ptr @vega10_disable_deep_sleep_master_switch._entry_ptr.312, ptr @vega10_disable_dpm_tasks._entry, ptr @vega10_disable_dpm_tasks._entry.272, ptr @vega10_disable_dpm_tasks._entry.276, ptr @vega10_disable_dpm_tasks._entry.280, ptr @vega10_disable_dpm_tasks._entry.284, ptr @vega10_disable_dpm_tasks._entry.288, ptr @vega10_disable_dpm_tasks._entry.292, ptr @vega10_disable_dpm_tasks._entry_ptr, ptr @vega10_disable_dpm_tasks._entry_ptr.273, ptr @vega10_disable_dpm_tasks._entry_ptr.277, ptr @vega10_disable_dpm_tasks._entry_ptr.281, ptr @vega10_disable_dpm_tasks._entry_ptr.285, ptr @vega10_disable_dpm_tasks._entry_ptr.289, ptr @vega10_disable_dpm_tasks._entry_ptr.293, ptr @vega10_disable_power_features_for_compute_performance._entry, ptr @vega10_disable_power_features_for_compute_performance._entry_ptr, ptr @vega10_disable_thermal_protection._entry, ptr @vega10_disable_thermal_protection._entry.297, ptr @vega10_disable_thermal_protection._entry_ptr, ptr @vega10_disable_thermal_protection._entry_ptr.298, ptr @vega10_disable_ulv._entry, ptr @vega10_disable_ulv._entry_ptr, ptr @vega10_display_clock_voltage_request._entry, ptr @vega10_display_clock_voltage_request._entry_ptr, ptr @vega10_display_configuration_changed_task._entry, ptr @vega10_display_configuration_changed_task._entry_ptr, ptr @vega10_enable_deep_sleep_master_switch._entry, ptr @vega10_enable_deep_sleep_master_switch._entry.250, ptr @vega10_enable_deep_sleep_master_switch._entry.254, ptr @vega10_enable_deep_sleep_master_switch._entry.258, ptr @vega10_enable_deep_sleep_master_switch._entry_ptr, ptr @vega10_enable_deep_sleep_master_switch._entry_ptr.251, ptr @vega10_enable_deep_sleep_master_switch._entry_ptr.255, ptr @vega10_enable_deep_sleep_master_switch._entry_ptr.259, ptr @vega10_enable_disable_PCC_limit_feature._entry, ptr @vega10_enable_disable_PCC_limit_feature._entry.90, ptr @vega10_enable_disable_PCC_limit_feature._entry_ptr, ptr @vega10_enable_disable_PCC_limit_feature._entry_ptr.91, ptr @vega10_enable_disable_uvd_dpm._entry, ptr @vega10_enable_disable_uvd_dpm._entry_ptr, ptr @vega10_enable_disable_vce_dpm._entry, ptr @vega10_enable_disable_vce_dpm._entry_ptr, ptr @vega10_enable_dpm_tasks._entry, ptr @vega10_enable_dpm_tasks._entry.51, ptr @vega10_enable_dpm_tasks._entry.55, ptr @vega10_enable_dpm_tasks._entry.59, ptr @vega10_enable_dpm_tasks._entry.63, ptr @vega10_enable_dpm_tasks._entry.67, ptr @vega10_enable_dpm_tasks._entry.71, ptr @vega10_enable_dpm_tasks._entry.75, ptr @vega10_enable_dpm_tasks._entry.79, ptr @vega10_enable_dpm_tasks._entry.83, ptr @vega10_enable_dpm_tasks._entry_ptr, ptr @vega10_enable_dpm_tasks._entry_ptr.52, ptr @vega10_enable_dpm_tasks._entry_ptr.56, ptr @vega10_enable_dpm_tasks._entry_ptr.60, ptr @vega10_enable_dpm_tasks._entry_ptr.64, ptr @vega10_enable_dpm_tasks._entry_ptr.68, ptr @vega10_enable_dpm_tasks._entry_ptr.72, ptr @vega10_enable_dpm_tasks._entry_ptr.76, ptr @vega10_enable_dpm_tasks._entry_ptr.80, ptr @vega10_enable_dpm_tasks._entry_ptr.84, ptr @vega10_enable_thermal_protection._entry, ptr @vega10_enable_thermal_protection._entry.241, ptr @vega10_enable_thermal_protection._entry_ptr, ptr @vega10_enable_thermal_protection._entry_ptr.242, ptr @vega10_enable_ulv._entry, ptr @vega10_enable_ulv._entry_ptr, ptr @vega10_enable_vrhot_feature._entry, ptr @vega10_enable_vrhot_feature._entry.246, ptr @vega10_enable_vrhot_feature._entry_ptr, ptr @vega10_enable_vrhot_feature._entry_ptr.247, ptr @vega10_find_highest_dpm_level._entry, ptr @vega10_find_highest_dpm_level._entry_ptr, ptr @vega10_force_clock_level._entry, ptr @vega10_force_clock_level._entry.363, ptr @vega10_force_clock_level._entry.366, ptr @vega10_force_clock_level._entry.369, ptr @vega10_force_clock_level._entry.372, ptr @vega10_force_clock_level._entry.375, ptr @vega10_force_clock_level._entry.377, ptr @vega10_force_clock_level._entry_ptr, ptr @vega10_force_clock_level._entry_ptr.364, ptr @vega10_force_clock_level._entry_ptr.367, ptr @vega10_force_clock_level._entry_ptr.370, ptr @vega10_force_clock_level._entry_ptr.373, ptr @vega10_force_clock_level._entry_ptr.376, ptr @vega10_force_clock_level._entry_ptr.379, ptr @vega10_force_dpm_highest._entry, ptr @vega10_force_dpm_highest._entry.36, ptr @vega10_force_dpm_highest._entry_ptr, ptr @vega10_force_dpm_highest._entry_ptr.37, ptr @vega10_force_dpm_lowest._entry, ptr @vega10_force_dpm_lowest._entry.42, ptr @vega10_force_dpm_lowest._entry_ptr, ptr @vega10_force_dpm_lowest._entry_ptr.43, ptr @vega10_generate_dpm_level_enable_mask._entry, ptr @vega10_generate_dpm_level_enable_mask._entry.344, ptr @vega10_generate_dpm_level_enable_mask._entry.348, ptr @vega10_generate_dpm_level_enable_mask._entry_ptr, ptr @vega10_generate_dpm_level_enable_mask._entry_ptr.345, ptr @vega10_generate_dpm_level_enable_mask._entry_ptr.349, ptr @vega10_get_mvdd_voltage_table._entry, ptr @vega10_get_mvdd_voltage_table._entry.116, ptr @vega10_get_mvdd_voltage_table._entry_ptr, ptr @vega10_get_mvdd_voltage_table._entry_ptr.117, ptr @vega10_get_pp_table_entry_callback_func._entry, ptr @vega10_get_pp_table_entry_callback_func._entry.317, ptr @vega10_get_pp_table_entry_callback_func._entry_ptr, ptr @vega10_get_pp_table_entry_callback_func._entry_ptr.318, ptr @vega10_get_ppfeature_status._entry, ptr @vega10_get_ppfeature_status._entry_ptr, ptr @vega10_get_vdd_voltage_table._entry, ptr @vega10_get_vdd_voltage_table._entry_ptr, ptr @vega10_get_vddci_voltage_table._entry, ptr @vega10_get_vddci_voltage_table._entry.121, ptr @vega10_get_vddci_voltage_table._entry_ptr, ptr @vega10_get_vddci_voltage_table._entry_ptr.122, ptr @vega10_hwmgr_backend_init._entry, ptr @vega10_hwmgr_backend_init._entry.6, ptr @vega10_hwmgr_backend_init._entry_ptr, ptr @vega10_hwmgr_backend_init._entry_ptr.7, ptr @vega10_init_smc_table._entry, ptr @vega10_init_smc_table._entry.126, ptr @vega10_init_smc_table._entry.130, ptr @vega10_init_smc_table._entry.134, ptr @vega10_init_smc_table._entry.138, ptr @vega10_init_smc_table._entry.142, ptr @vega10_init_smc_table._entry.146, ptr @vega10_init_smc_table._entry.150, ptr @vega10_init_smc_table._entry.154, ptr @vega10_init_smc_table._entry.158, ptr @vega10_init_smc_table._entry.162, ptr @vega10_init_smc_table._entry.166, ptr @vega10_init_smc_table._entry.170, ptr @vega10_init_smc_table._entry.174, ptr @vega10_init_smc_table._entry_ptr, ptr @vega10_init_smc_table._entry_ptr.127, ptr @vega10_init_smc_table._entry_ptr.131, ptr @vega10_init_smc_table._entry_ptr.135, ptr @vega10_init_smc_table._entry_ptr.139, ptr @vega10_init_smc_table._entry_ptr.143, ptr @vega10_init_smc_table._entry_ptr.147, ptr @vega10_init_smc_table._entry_ptr.151, ptr @vega10_init_smc_table._entry_ptr.155, ptr @vega10_init_smc_table._entry_ptr.159, ptr @vega10_init_smc_table._entry_ptr.163, ptr @vega10_init_smc_table._entry_ptr.167, ptr @vega10_init_smc_table._entry_ptr.171, ptr @vega10_init_smc_table._entry_ptr.175, ptr @vega10_notify_smc_display_config_after_ps_adjustment._entry, ptr @vega10_notify_smc_display_config_after_ps_adjustment._entry_ptr, ptr @vega10_odn_edit_dpm_table._entry, ptr @vega10_odn_edit_dpm_table._entry.421, ptr @vega10_odn_edit_dpm_table._entry.424, ptr @vega10_odn_edit_dpm_table._entry_ptr, ptr @vega10_odn_edit_dpm_table._entry_ptr.423, ptr @vega10_odn_edit_dpm_table._entry_ptr.426, ptr @vega10_populate_all_display_clock_levels._entry, ptr @vega10_populate_all_display_clock_levels._entry_ptr, ptr @vega10_populate_and_upload_avfs_fuse_override._entry, ptr @vega10_populate_and_upload_avfs_fuse_override._entry_ptr, ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry, ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry.339, ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr, ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr.340, ptr @vega10_populate_single_dclock_level._entry, ptr @vega10_populate_single_dclock_level._entry_ptr, ptr @vega10_populate_single_display_type._entry, ptr @vega10_populate_single_display_type._entry_ptr, ptr @vega10_populate_single_eclock_level._entry, ptr @vega10_populate_single_eclock_level._entry_ptr, ptr @vega10_populate_single_gfx_level._entry, ptr @vega10_populate_single_gfx_level._entry.206, ptr @vega10_populate_single_gfx_level._entry.210, ptr @vega10_populate_single_gfx_level._entry_ptr, ptr @vega10_populate_single_gfx_level._entry_ptr.207, ptr @vega10_populate_single_gfx_level._entry_ptr.211, ptr @vega10_populate_single_lclk_level._entry, ptr @vega10_populate_single_lclk_level._entry_ptr, ptr @vega10_populate_single_memory_level._entry, ptr @vega10_populate_single_memory_level._entry.220, ptr @vega10_populate_single_memory_level._entry.224, ptr @vega10_populate_single_memory_level._entry.228, ptr @vega10_populate_single_memory_level._entry_ptr, ptr @vega10_populate_single_memory_level._entry_ptr.221, ptr @vega10_populate_single_memory_level._entry_ptr.225, ptr @vega10_populate_single_memory_level._entry_ptr.229, ptr @vega10_populate_single_soc_level._entry, ptr @vega10_populate_single_soc_level._entry.215, ptr @vega10_populate_single_soc_level._entry_ptr, ptr @vega10_populate_single_soc_level._entry_ptr.216, ptr @vega10_populate_single_vclock_level._entry, ptr @vega10_populate_single_vclock_level._entry_ptr, ptr @vega10_populate_smc_link_levels._entry, ptr @vega10_populate_smc_link_levels._entry.201, ptr @vega10_populate_smc_link_levels._entry_ptr, ptr @vega10_populate_smc_link_levels._entry_ptr.202, ptr @vega10_power_off_asic._entry, ptr @vega10_power_off_asic._entry_ptr, ptr @vega10_set_mclk_od._entry, ptr @vega10_set_mclk_od._entry_ptr, ptr @vega10_set_mp1_state._entry, ptr @vega10_set_mp1_state._entry_ptr, ptr @vega10_set_power_state_tasks._entry, ptr @vega10_set_power_state_tasks._entry.323, ptr @vega10_set_power_state_tasks._entry.327, ptr @vega10_set_power_state_tasks._entry.331, ptr @vega10_set_power_state_tasks._entry.335, ptr @vega10_set_power_state_tasks._entry_ptr, ptr @vega10_set_power_state_tasks._entry_ptr.324, ptr @vega10_set_power_state_tasks._entry_ptr.328, ptr @vega10_set_power_state_tasks._entry_ptr.332, ptr @vega10_set_power_state_tasks._entry_ptr.336, ptr @vega10_set_private_data_based_on_pptable._entry, ptr @vega10_set_private_data_based_on_pptable._entry.12, ptr @vega10_set_private_data_based_on_pptable._entry.16, ptr @vega10_set_private_data_based_on_pptable._entry.20, ptr @vega10_set_private_data_based_on_pptable._entry_ptr, ptr @vega10_set_private_data_based_on_pptable._entry_ptr.13, ptr @vega10_set_private_data_based_on_pptable._entry_ptr.17, ptr @vega10_set_private_data_based_on_pptable._entry_ptr.21, ptr @vega10_set_sclk_od._entry, ptr @vega10_set_sclk_od._entry_ptr, ptr @vega10_setup_asic_task._entry, ptr @vega10_setup_asic_task._entry.25, ptr @vega10_setup_asic_task._entry_ptr, ptr @vega10_setup_asic_task._entry_ptr.26, ptr @vega10_setup_default_dpm_tables._entry, ptr @vega10_setup_default_dpm_tables._entry.179, ptr @vega10_setup_default_dpm_tables._entry.183, ptr @vega10_setup_default_dpm_tables._entry.187, ptr @vega10_setup_default_dpm_tables._entry.191, ptr @vega10_setup_default_dpm_tables._entry.195, ptr @vega10_setup_default_dpm_tables._entry_ptr, ptr @vega10_setup_default_dpm_tables._entry_ptr.180, ptr @vega10_setup_default_dpm_tables._entry_ptr.184, ptr @vega10_setup_default_dpm_tables._entry_ptr.188, ptr @vega10_setup_default_dpm_tables._entry_ptr.192, ptr @vega10_setup_default_dpm_tables._entry_ptr.196, ptr @vega10_setup_default_pcie_table._entry, ptr @vega10_setup_default_pcie_table._entry_ptr, ptr @vega10_sort_lookup_table._entry, ptr @vega10_sort_lookup_table._entry_ptr, ptr @vega10_start_dpm._entry, ptr @vega10_start_dpm._entry.263, ptr @vega10_start_dpm._entry.266, ptr @vega10_start_dpm._entry_ptr, ptr @vega10_start_dpm._entry_ptr.264, ptr @vega10_start_dpm._entry_ptr.267, ptr @vega10_stop_dpm._entry, ptr @vega10_stop_dpm._entry_ptr, ptr @vega10_trim_dpm_states._entry, ptr @vega10_trim_dpm_states._entry_ptr, ptr @vega10_trim_voltage_table._entry, ptr @vega10_trim_voltage_table._entry_ptr, ptr @vega10_unforce_dpm_levels._entry, ptr @vega10_unforce_dpm_levels._entry.46, ptr @vega10_unforce_dpm_levels._entry_ptr, ptr @vega10_unforce_dpm_levels._entry_ptr.47, ptr @vega10_enable_disable_vce_dpm._rs, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @vega10_hwmgr_funcs, ptr @vega10_hwmgr_backend_init._rs, ptr @.str.4, ptr @vega10_hwmgr_backend_init._rs.5, ptr @.str.8, ptr @vega10_sort_lookup_table._rs, ptr @.str.9, ptr @vega10_set_private_data_based_on_pptable._rs, ptr @.str.10, ptr @vega10_set_private_data_based_on_pptable._rs.11, ptr @.str.14, ptr @vega10_set_private_data_based_on_pptable._rs.15, ptr @.str.18, ptr @vega10_set_private_data_based_on_pptable._rs.19, ptr @.str.22, ptr @.str.28, ptr @.str.29, ptr @vega10_apply_state_adjust_rules._rs, ptr @.str.32, ptr @cast_phw_vega10_power_state._rs, ptr @.str.33, ptr @.str.39, ptr @.str.40, ptr @vega10_enable_dpm_tasks._rs, ptr @.str.49, ptr @vega10_enable_dpm_tasks._rs.50, ptr @.str.53, ptr @vega10_enable_dpm_tasks._rs.54, ptr @.str.57, ptr @vega10_enable_dpm_tasks._rs.58, ptr @.str.61, ptr @vega10_enable_dpm_tasks._rs.62, ptr @.str.65, ptr @vega10_enable_dpm_tasks._rs.66, ptr @.str.69, ptr @vega10_enable_dpm_tasks._rs.70, ptr @.str.73, ptr @vega10_enable_dpm_tasks._rs.74, ptr @.str.77, ptr @vega10_enable_dpm_tasks._rs.78, ptr @.str.81, ptr @vega10_enable_dpm_tasks._rs.82, ptr @.str.85, ptr @.str.86, ptr @.str.87, ptr @.str.88, ptr @.str.89, ptr @vega10_enable_disable_PCC_limit_feature._rs, ptr @.str.92, ptr @vega10_construct_voltage_tables._rs, ptr @.str.93, ptr @vega10_construct_voltage_tables._rs.94, ptr @.str.97, ptr @vega10_construct_voltage_tables._rs.98, ptr @.str.101, ptr @vega10_construct_voltage_tables._rs.102, ptr @.str.105, ptr @vega10_construct_voltage_tables._rs.106, ptr @.str.109, ptr @vega10_construct_voltage_tables._rs.110, ptr @.str.113, ptr @vega10_get_mvdd_voltage_table._rs, ptr @.str.114, ptr @vega10_get_mvdd_voltage_table._rs.115, ptr @.str.118, ptr @vega10_trim_voltage_table._rs, ptr @.str.119, ptr @vega10_get_vddci_voltage_table._rs, ptr @vega10_get_vddci_voltage_table._rs.120, ptr @.str.123, ptr @vega10_get_vdd_voltage_table._rs, ptr @vega10_init_smc_table._rs, ptr @.str.124, ptr @vega10_init_smc_table._rs.129, ptr @.str.132, ptr @vega10_init_smc_table._rs.137, ptr @.str.140, ptr @vega10_init_smc_table._rs.141, ptr @.str.144, ptr @vega10_init_smc_table._rs.145, ptr @.str.148, ptr @vega10_init_smc_table._rs.149, ptr @.str.152, ptr @vega10_init_smc_table._rs.153, ptr @.str.156, ptr @vega10_init_smc_table._rs.165, ptr @.str.168, ptr @vega10_init_smc_table._rs.169, ptr @.str.172, ptr @vega10_init_smc_table._rs.173, ptr @.str.176, ptr @vega10_setup_default_dpm_tables._rs, ptr @.str.177, ptr @vega10_setup_default_dpm_tables._rs.178, ptr @.str.181, ptr @vega10_setup_default_dpm_tables._rs.182, ptr @.str.185, ptr @vega10_setup_default_dpm_tables._rs.186, ptr @.str.189, ptr @vega10_setup_default_dpm_tables._rs.190, ptr @.str.193, ptr @vega10_setup_default_dpm_tables._rs.194, ptr @.str.197, ptr @vega10_setup_default_pcie_table._rs, ptr @.str.198, ptr @.str.199, ptr @.str.200, ptr @vega10_populate_single_lclk_level._rs, ptr @.str.203, ptr @vega10_populate_single_gfx_level._rs, ptr @.str.204, ptr @vega10_populate_single_gfx_level._rs.205, ptr @.str.208, ptr @vega10_populate_single_gfx_level._rs.209, ptr @.str.212, ptr @vega10_populate_single_soc_level._rs, ptr @.str.213, ptr @vega10_populate_single_soc_level._rs.214, ptr @.str.217, ptr @channel_number, ptr @vega10_populate_single_memory_level._rs, ptr @.str.218, ptr @vega10_populate_single_memory_level._rs.219, ptr @.str.222, ptr @vega10_populate_single_memory_level._rs.223, ptr @.str.226, ptr @vega10_populate_single_memory_level._rs.227, ptr @.str.230, ptr @vega10_populate_all_display_clock_levels._rs, ptr @.str.231, ptr @vega10_populate_single_display_type._rs, ptr @.str.232, ptr @vega10_populate_single_eclock_level._rs, ptr @.str.233, ptr @vega10_populate_single_vclock_level._rs, ptr @.str.234, ptr @vega10_populate_single_dclock_level._rs, ptr @.str.235, ptr @vega10_populate_and_upload_avfs_fuse_override._rs, ptr @.str.236, ptr @.str.237, ptr @.str.238, ptr @.str.239, ptr @.str.240, ptr @vega10_enable_thermal_protection._rs, ptr @.str.243, ptr @vega10_enable_vrhot_feature._rs, ptr @.str.244, ptr @vega10_enable_vrhot_feature._rs.245, ptr @vega10_enable_deep_sleep_master_switch._rs, ptr @.str.248, ptr @vega10_enable_deep_sleep_master_switch._rs.249, ptr @.str.252, ptr @vega10_enable_deep_sleep_master_switch._rs.253, ptr @.str.256, ptr @vega10_enable_deep_sleep_master_switch._rs.257, ptr @.str.260, ptr @vega10_start_dpm._rs, ptr @.str.261, ptr @vega10_start_dpm._rs.262, ptr @vega10_start_dpm._rs.265, ptr @.str.268, ptr @vega10_enable_ulv._rs, ptr @.str.269, ptr @vega10_disable_dpm_tasks._rs, ptr @.str.270, ptr @vega10_disable_dpm_tasks._rs.271, ptr @.str.274, ptr @vega10_disable_dpm_tasks._rs.275, ptr @.str.278, ptr @vega10_disable_dpm_tasks._rs.279, ptr @.str.282, ptr @vega10_disable_dpm_tasks._rs.283, ptr @.str.286, ptr @vega10_disable_dpm_tasks._rs.287, ptr @.str.290, ptr @.str.295, ptr @.str.296, ptr @vega10_disable_thermal_protection._rs, ptr @.str.299, ptr @vega10_stop_dpm._rs, ptr @.str.300, ptr @vega10_disable_deep_sleep_master_switch._rs, ptr @.str.301, ptr @vega10_disable_deep_sleep_master_switch._rs.302, ptr @.str.305, ptr @vega10_disable_deep_sleep_master_switch._rs.306, ptr @.str.309, ptr @vega10_disable_deep_sleep_master_switch._rs.310, ptr @.str.313, ptr @vega10_disable_ulv._rs, ptr @.str.314, ptr @vega10_get_pp_table_entry_callback_func._rs, ptr @.str.315, ptr @vega10_get_pp_table_entry_callback_func._rs.316, ptr @.str.319, ptr @vega10_enable_disable_uvd_dpm._rs, ptr @.str.320, ptr @vega10_set_power_state_tasks._rs.322, ptr @.str.325, ptr @vega10_set_power_state_tasks._rs.326, ptr @.str.329, ptr @vega10_set_power_state_tasks._rs.334, ptr @cast_const_phw_vega10_power_state._rs, ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._rs, ptr @.str.337, ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._rs.338, ptr @.str.341, ptr @vega10_generate_dpm_level_enable_mask._rs, ptr @.str.342, ptr @vega10_trim_dpm_states._rs, ptr @.str.351, ptr @.str.352, ptr @.str.353, ptr @.str.354, ptr @.str.355, ptr @.str.356, ptr @vega10_display_configuration_changed_task._rs, ptr @.str.357, ptr @.str.358, ptr @.str.359, ptr @vega10_power_off_asic._rs, ptr @.str.360, ptr @.str.378, ptr @.str.380, ptr @.str.381, ptr @.str.382, ptr @.str.383, ptr @.str.384, ptr @.str.385, ptr @.str.386, ptr @.str.387, ptr @.str.388, ptr @.str.389, ptr @.str.390, ptr @.str.391, ptr @.str.392, ptr @.str.393, ptr @.str.394, ptr @.str.395, ptr @.str.396, ptr @.str.397, ptr @.str.398, ptr @.str.399, ptr @.str.400, ptr @.str.401, ptr @.str.402, ptr @.str.403, ptr @.str.404, ptr @.str.405, ptr @vega10_avfs_enable._rs, ptr @.str.406, ptr @vega10_avfs_enable._rs.407, ptr @.str.410, ptr @SMU7ThermalWithDelayPolicy, ptr @.str.411, ptr @.str.412, ptr @.str.413, ptr @.str.414, ptr @.str.415, ptr @.str.416, ptr @.str.417, ptr @.str.418, ptr @.str.419, ptr @vega10_odn_edit_dpm_table._rs, ptr @.str.420, ptr @.str.422, ptr @.str.425, ptr @.str.427, ptr @.str.428, ptr @.str.430, ptr @.str.433, ptr @vega10_get_ppfeature_status.ppfeature_name, ptr @.str.435, ptr @.str.436, ptr @.str.437, ptr @.str.438, ptr @.str.439, ptr @.str.440, ptr @.str.441, ptr @.str.442, ptr @.str.443, ptr @.str.444, ptr @.str.445, ptr @.str.446, ptr @.str.447, ptr @.str.448, ptr @.str.449, ptr @.str.450, ptr @.str.451, ptr @.str.452, ptr @.str.453, ptr @.str.454, ptr @.str.455, ptr @.str.456, ptr @.str.457, ptr @.str.458, ptr @.str.459, ptr @.str.460, ptr @.str.461, ptr @.str.462, ptr @.str.463, ptr @.str.464, ptr @.str.465, ptr @.str.466, ptr @.str.467, ptr @vega10_get_ppfeature_status._rs, ptr @.str.468, ptr @.str.469, ptr @.str.470, ptr @.str.471, ptr @.str.472, ptr @.str.473, ptr @.str.474, ptr @.str.475, ptr @.str.476, ptr @.str.477, ptr @.str.478, ptr @vega10_set_mp1_state._rs, ptr @.str.479, ptr @vega10_disable_power_features_for_compute_performance._rs, ptr @.str.480, ptr @switch.table.vega10_display_clock_voltage_request, ptr @switch.table.vega10_print_clock_levels, ptr @switch.table.vega10_print_clock_levels.481, ptr @switch.table.vega10_print_clock_levels.482, ptr @switch.table.vega10_print_clock_levels.483], section "llvm.metadata"
@0 = internal global [482 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_disable_vce_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.521 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.521 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_disable_vce_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.521 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.521 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.521 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.521 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_hwmgr_funcs to i32), i32 372, i32 448, i32 ptrtoint (ptr @___asan_gen_.522 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.524 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_hwmgr_backend_init._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.533 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_hwmgr_backend_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.533 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.533 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_hwmgr_backend_init._rs.5 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.542 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_hwmgr_backend_init._entry.6 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.542 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.542 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_sort_lookup_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.551 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_sort_lookup_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.551 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.551 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_private_data_based_on_pptable._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.560 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_private_data_based_on_pptable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.560 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 65, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.560 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_private_data_based_on_pptable._rs.11 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_private_data_based_on_pptable._entry.12 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_private_data_based_on_pptable._rs.15 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_private_data_based_on_pptable._entry.16 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_private_data_based_on_pptable._rs.19 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.587 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_private_data_based_on_pptable._entry.20 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.587 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.587 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_asic_task._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.590 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_asic_task._entry.25 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.593 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_apply_state_adjust_rules._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 65, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_apply_state_adjust_rules._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_apply_state_adjust_rules._entry.30 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 69, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.611 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cast_phw_vega10_power_state._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.620 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cast_phw_vega10_power_state._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.620 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.620 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_dpm_highest._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.623 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_dpm_highest._entry.36 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.626 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_find_highest_dpm_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.635 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.635 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.635 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_dpm_lowest._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.638 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_dpm_lowest._entry.42 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.641 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_unforce_dpm_levels._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_unforce_dpm_levels._entry.46 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.647 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.656 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.656 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.656 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.50 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.665 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.51 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.665 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.665 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.54 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.674 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.55 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.674 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.674 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.58 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.683 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.59 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.683 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.61 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.683 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.62 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.63 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.65 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.66 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.67 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.69 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.70 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.71 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.73 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.74 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.75 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.77 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.78 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.79 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.81 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._rs.82 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.737 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_dpm_tasks._entry.83 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.737 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.85 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.737 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_disable_PCC_limit_feature._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.86 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.87 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.88 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.89 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_disable_PCC_limit_feature._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_disable_PCC_limit_feature._entry.90 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.92 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.770 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.770 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.93 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.770 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._rs.94 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.779 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._entry.95 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.779 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.97 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.779 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._rs.98 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.788 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._entry.99 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.788 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.101 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.788 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._rs.102 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._entry.103 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.105 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._rs.106 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.806 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._entry.107 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.806 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.109 to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.806 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._rs.110 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.815 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_construct_voltage_tables._entry.111 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.815 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.113 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.815 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_mvdd_voltage_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.824 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_mvdd_voltage_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.824 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.114 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.824 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_mvdd_voltage_table._rs.115 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.833 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_mvdd_voltage_table._entry.116 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.833 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.118 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.833 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_trim_voltage_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.842 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_trim_voltage_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.842 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.119 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.842 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_vddci_voltage_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.848 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_vddci_voltage_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.848 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_vddci_voltage_table._rs.120 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.857 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_vddci_voltage_table._entry.121 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.857 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.123 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.857 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_vdd_voltage_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.863 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_vdd_voltage_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.863 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.872 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.872 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.124 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.872 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.126 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.875 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.129 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.884 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.130 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.884 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.132 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.884 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.134 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.887 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.137 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.896 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.138 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.896 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.140 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.896 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.141 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.905 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.142 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.905 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.144 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.905 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.145 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.914 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.146 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.914 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.148 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.914 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.149 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.923 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.150 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.923 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.152 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.923 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.153 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.932 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.154 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.932 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.156 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.932 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.158 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.935 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.162 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.938 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.165 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.947 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.166 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.947 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.168 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.947 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.169 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.956 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.170 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.956 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.172 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.956 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._rs.173 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.965 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_init_smc_table._entry.174 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.965 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.176 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.965 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.177 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._rs.178 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.983 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._entry.179 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.983 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.181 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.983 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._rs.182 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.992 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._entry.183 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.992 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.185 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.992 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._rs.186 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._entry.187 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.189 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._rs.190 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._entry.191 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.193 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._rs.194 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_dpm_tables._entry.195 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.197 to i32), i32 70, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_pcie_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_setup_default_pcie_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.198 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_smc_link_levels._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.199 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.200 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_smc_link_levels._entry.201 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1040 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_lclk_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1049 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_lclk_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1049 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.203 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1049 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_gfx_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1058 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_gfx_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1058 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.204 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1058 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_gfx_level._rs.205 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1067 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_gfx_level._entry.206 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1067 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.208 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1067 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_gfx_level._rs.209 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1076 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_gfx_level._entry.210 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1076 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.212 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1076 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_soc_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1085 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_soc_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1085 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.213 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1085 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_soc_level._rs.214 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1094 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_soc_level._entry.215 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1094 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.217 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1094 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @channel_number to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1095 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_memory_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_memory_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.218 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_memory_level._rs.219 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_memory_level._entry.220 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.222 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_memory_level._rs.223 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_memory_level._entry.224 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.226 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_memory_level._rs.227 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1133 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_memory_level._entry.228 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1133 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.230 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1133 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_all_display_clock_levels._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_all_display_clock_levels._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.231 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_display_type._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_display_type._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.232 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_eclock_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_eclock_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.233 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_vclock_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1169 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_vclock_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1169 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.234 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1169 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_dclock_level._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_single_dclock_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.235 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_and_upload_avfs_fuse_override._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1187 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_and_upload_avfs_fuse_override._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1187 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.236 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1187 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_acg_enable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1196 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.237 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1196 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.238 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1196 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_thermal_protection._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.239 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.240 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_thermal_protection._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_thermal_protection._entry.241 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.243 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_vrhot_feature._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_vrhot_feature._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.244 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_vrhot_feature._rs.245 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1229 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_vrhot_feature._entry.246 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1229 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_deep_sleep_master_switch._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_deep_sleep_master_switch._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.248 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_deep_sleep_master_switch._rs.249 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_deep_sleep_master_switch._entry.250 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.252 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_deep_sleep_master_switch._rs.253 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_deep_sleep_master_switch._entry.254 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.256 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_deep_sleep_master_switch._rs.257 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_deep_sleep_master_switch._entry.258 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.260 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_start_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_start_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.261 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_start_dpm._rs.262 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1280 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_start_dpm._entry.263 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1280 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_start_dpm._rs.265 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1289 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_start_dpm._entry.266 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1289 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.268 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1289 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_ulv._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_ulv._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.269 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.270 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._rs.271 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._entry.272 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.274 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._rs.275 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._entry.276 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.278 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._rs.279 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1334 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._entry.280 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1334 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.282 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1334 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._rs.283 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1343 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._entry.284 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1343 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.286 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1343 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._rs.287 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._entry.288 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.290 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_dpm_tasks._entry.292 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1355 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_thermal_protection._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1364 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.295 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1364 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.296 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1364 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_thermal_protection._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1373 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_thermal_protection._entry.297 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1373 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.299 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1373 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_stop_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_stop_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.300 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_deep_sleep_master_switch._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1391 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_deep_sleep_master_switch._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1391 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.301 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1391 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_deep_sleep_master_switch._rs.302 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1400 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_deep_sleep_master_switch._entry.303 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1400 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.305 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1400 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_deep_sleep_master_switch._rs.306 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1409 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_deep_sleep_master_switch._entry.307 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1409 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.309 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1409 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_deep_sleep_master_switch._rs.310 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1418 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_deep_sleep_master_switch._entry.311 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1418 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.313 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1418 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_ulv._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1427 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_ulv._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1427 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.314 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1427 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_pp_table_entry_callback_func._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1436 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_pp_table_entry_callback_func._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1436 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.315 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1436 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_pp_table_entry_callback_func._rs.316 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1445 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_pp_table_entry_callback_func._entry.317 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1445 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.319 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1445 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_disable_uvd_dpm._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1454 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_enable_disable_uvd_dpm._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1454 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.320 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1454 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_power_state_tasks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1457 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_power_state_tasks._rs.322 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1466 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_power_state_tasks._entry.323 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1466 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.325 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1466 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_power_state_tasks._rs.326 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1475 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_power_state_tasks._entry.327 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1475 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.329 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1475 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_power_state_tasks._entry.331 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1478 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_power_state_tasks._rs.334 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1484 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_power_state_tasks._entry.335 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1484 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cast_const_phw_vega10_power_state._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1490 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cast_const_phw_vega10_power_state._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1490 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1499 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1499 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.337 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1499 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._rs.338 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1508 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry.339 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1508 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.341 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1508 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_generate_dpm_level_enable_mask._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1517 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_generate_dpm_level_enable_mask._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1517 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.342 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1517 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_generate_dpm_level_enable_mask._entry.344 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1520 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_generate_dpm_level_enable_mask._entry.348 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1523 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_trim_dpm_states._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1532 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_trim_dpm_states._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1532 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.351 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1532 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_notify_smc_display_config_after_ps_adjustment._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.352 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.353 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.354 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.355 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.356 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_display_configuration_changed_task._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1559 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_display_configuration_changed_task._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1559 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.357 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1559 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_display_clock_voltage_request._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1568 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.358 to i32), i32 70, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1568 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.359 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1568 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_power_off_asic._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1577 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_power_off_asic._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1577 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.360 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1577 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_clock_level._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1580 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_clock_level._entry.363 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1583 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_clock_level._entry.366 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1586 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_clock_level._entry.369 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1589 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_clock_level._entry.372 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1592 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_clock_level._entry.375 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1595 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_force_clock_level._entry.377 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1601 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.378 to i32), i32 75, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1601 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.380 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1604 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.381 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1607 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.382 to i32), i32 1, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1610 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.383 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1613 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.384 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1616 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.385 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1619 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.386 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1622 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.387 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1625 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.388 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1628 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.389 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1631 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.390 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1634 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.391 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1637 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.392 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1640 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.393 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1643 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.394 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1646 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.395 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1649 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.396 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1652 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.397 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1655 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.398 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1658 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.399 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1661 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.400 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1664 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.401 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1667 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_sclk_od._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1676 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.402 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1676 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.403 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1676 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_mclk_od._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.404 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.405 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_avfs_enable._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_avfs_enable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.406 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_avfs_enable._rs.407 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1703 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_avfs_enable._entry.408 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1703 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.410 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1703 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @SMU7ThermalWithDelayPolicy to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.1704 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.411 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1709 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.412 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1712 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.413 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1715 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.414 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1718 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.415 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1721 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.416 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1724 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.417 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1727 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.418 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1730 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.419 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1733 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_odn_edit_dpm_table._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_odn_edit_dpm_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.420 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_odn_edit_dpm_table._entry.421 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1748 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.422 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1748 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_odn_edit_dpm_table._entry.424 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1754 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.425 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1754 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_check_clk_voltage_valid._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1763 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.427 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1763 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.428 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1763 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_check_clk_voltage_valid._entry.429 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.430 to i32), i32 69, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_check_clk_voltage_valid._entry.432 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1775 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.433 to i32), i32 69, i32 128, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1775 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_ppfeature_status.ppfeature_name to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.1776 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1778 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.435 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1781 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.436 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1784 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.437 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1787 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.438 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.439 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1793 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.440 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1796 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.441 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1799 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.442 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1802 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.443 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1805 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.444 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1808 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.445 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1811 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.446 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1814 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.447 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1817 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.448 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1820 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.449 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1823 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.450 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1826 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.451 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1829 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.452 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1832 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.453 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1835 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.454 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1838 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.455 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1841 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.456 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1844 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.457 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1847 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.458 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1850 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.459 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1853 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.460 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1856 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.461 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1859 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.462 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1862 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.463 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1865 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.464 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1868 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.465 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1871 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.466 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1874 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.467 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1877 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_ppfeature_status._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_get_ppfeature_status._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.468 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.469 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1889 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.470 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1892 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.471 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1895 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.472 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1898 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.473 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1901 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.474 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1910 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.475 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1910 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.476 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1910 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.477 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1916 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.478 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1916 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_mp1_state._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1925 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_set_mp1_state._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1925 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.479 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1925 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_power_features_for_compute_performance._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1926 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1934 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vega10_disable_power_features_for_compute_performance._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1929 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1934 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.480 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.1932 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1934 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega10_display_clock_voltage_request to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1935 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega10_print_clock_levels to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1936 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega10_print_clock_levels.481 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1937 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega10_print_clock_levels.482 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1938 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.vega10_print_clock_levels.483 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1939 to i32), i32 ptrtoint (ptr @___asan_gen_.1933 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @vega10_enable_disable_vce_dpm(ptr noundef %hwmgr, i1 noundef zeroext %enable) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %enable to i8
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %arrayidx = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 5
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %arrayidx, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %do.body

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.body:                                          ; preds = %entry
  %smu_feature_bitmap = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 5, i32 3
  %4 = ptrtoint ptr %smu_feature_bitmap to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %smu_feature_bitmap, align 4
  %call = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext %enable, i32 noundef %5) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool4.not = icmp eq i32 %call, 0
  br i1 %tobool4.not, label %do.end13, label %if.then5

if.then5:                                         ; preds = %do.body
  %call6 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_disable_vce_dpm._rs, ptr noundef nonnull @__func__.vega10_enable_disable_vce_dpm) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %if.then5.cleanup_crit_edge, label %do.end

if.then5.cleanup_crit_edge:                       ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  %call10 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.3) #16
  br label %cleanup

do.end13:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  %enabled = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 5, i32 1
  %6 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %6)
  store i8 %frombool, ptr %enabled, align 1
  br label %cleanup

cleanup:                                          ; preds = %do.end13, %do.end, %if.then5.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -1, %do.end ], [ -1, %if.then5.cleanup_crit_edge ], [ 0, %do.end13 ], [ 0, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_enable_smc_features(ptr noundef, i1 noundef zeroext, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @___ratelimit(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @vega10_hwmgr_init(ptr noundef %hwmgr) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hwmgr, align 4
  %hwmgr_func = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 30
  %2 = ptrtoint ptr %hwmgr_func to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr @vega10_hwmgr_funcs, ptr %hwmgr_func, align 4
  %pptable_func = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 31
  %3 = ptrtoint ptr %pptable_func to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr @vega10_pptable_funcs, ptr %pptable_func, align 4
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and = and i32 %5, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.then

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call = tail call i32 @vega10_baco_set_cap(ptr noundef %hwmgr) #13
  br label %cleanup

cleanup:                                          ; preds = %if.then, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %if.then ], [ 0, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_baco_set_cap(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_hwmgr_backend_init(ptr noundef %hwmgr) #0 align 64 {
entry:
  %top32.i = alloca i32, align 4
  %bottom32.i = alloca i32, align 4
  %vol_table = alloca %struct.pp_atomfwctrl_voltage_table, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 276, ptr nonnull %vol_table) #13
  %0 = call ptr @memset(ptr %vol_table, i32 255, i32 276)
  %1 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %hwmgr, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 13) to i32))
  %3 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 13), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %3, i32 noundef 3520, i32 noundef 5960) #17
  %cmp = icmp eq ptr %call7.i.i, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %4 = ptrtoint ptr %backend to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %call7.i.i, ptr %backend, align 4
  %workload_prority = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 57
  %5 = ptrtoint ptr %workload_prority to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %workload_prority, align 4
  %shl = shl nuw i32 1, %6
  %workload_mask = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 56
  %7 = ptrtoint ptr %workload_mask to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %shl, ptr %workload_mask, align 4
  %power_profile_mode = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %8 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 0, ptr %power_profile_mode, align 4
  %default_power_profile_mode = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 50
  %9 = ptrtoint ptr %default_power_profile_mode to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 0, ptr %default_power_profile_mode, align 4
  %feature_mask.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 46
  %10 = ptrtoint ptr %feature_mask.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %feature_mask.i, align 4
  %12 = trunc i32 %11 to i8
  %13 = and i8 %12, 1
  %14 = xor i8 %13, 1
  %sclk_dpm_key_disabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 28
  %15 = ptrtoint ptr %sclk_dpm_key_disabled.i to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 %14, ptr %sclk_dpm_key_disabled.i, align 4
  %and2.i = lshr i32 %11, 12
  %16 = trunc i32 %and2.i to i8
  %17 = and i8 %16, 1
  %18 = xor i8 %17, 1
  %socclk_dpm_key_disabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 33
  %19 = ptrtoint ptr %socclk_dpm_key_disabled.i to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 %18, ptr %socclk_dpm_key_disabled.i, align 1
  %20 = lshr i8 %12, 1
  %21 = and i8 %20, 1
  %22 = xor i8 %21, 1
  %mclk_dpm_key_disabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 15
  %23 = ptrtoint ptr %mclk_dpm_key_disabled.i to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 %22, ptr %mclk_dpm_key_disabled.i, align 1
  %24 = lshr i8 %12, 2
  %25 = and i8 %24, 1
  %26 = xor i8 %25, 1
  %pcie_dpm_key_disabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 20
  %27 = ptrtoint ptr %pcie_dpm_key_disabled.i to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 %26, ptr %pcie_dpm_key_disabled.i, align 4
  %and20.i = lshr i32 %11, 13
  %28 = trunc i32 %and20.i to i8
  %29 = and i8 %28, 1
  %30 = xor i8 %29, 1
  %dcefclk_dpm_key_disabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 21
  %31 = ptrtoint ptr %dcefclk_dpm_key_disabled.i to i32
  call void @__asan_store1_noabort(i32 %31)
  store i8 %30, ptr %dcefclk_dpm_key_disabled.i, align 1
  %and26.i = and i32 %11, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26.i)
  %tobool27.not.i = icmp eq i32 %and26.i, 0
  br i1 %tobool27.not.i, label %if.end.vega10_set_default_registry_data.exit_crit_edge, label %if.then.i

if.end.vega10_set_default_registry_data.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_set_default_registry_data.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %power_containment_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 22
  %32 = ptrtoint ptr %power_containment_support.i to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 1, ptr %power_containment_support.i, align 2
  %enable_pkg_pwr_tracking_feature.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 9
  %33 = ptrtoint ptr %enable_pkg_pwr_tracking_feature.i to i32
  call void @__asan_store1_noabort(i32 %33)
  store i8 1, ptr %enable_pkg_pwr_tracking_feature.i, align 1
  %enable_tdc_limit_feature.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 10
  %34 = ptrtoint ptr %enable_tdc_limit_feature.i to i32
  call void @__asan_store1_noabort(i32 %34)
  store i8 1, ptr %enable_tdc_limit_feature.i, align 2
  br label %vega10_set_default_registry_data.exit

vega10_set_default_registry_data.exit:            ; preds = %if.then.i, %if.end.vega10_set_default_registry_data.exit_crit_edge
  %and32.i = lshr i32 %11, 10
  %35 = trunc i32 %and32.i to i8
  %36 = and i8 %35, 1
  %clock_stretcher_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 3
  %37 = ptrtoint ptr %clock_stretcher_support.i to i32
  call void @__asan_store1_noabort(i32 %37)
  store i8 %36, ptr %clock_stretcher_support.i, align 1
  %and38.i = lshr i32 %11, 8
  %38 = trunc i32 %and38.i to i8
  %39 = and i8 %38, 1
  %ulv_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 48
  %40 = ptrtoint ptr %ulv_support.i to i32
  call void @__asan_store1_noabort(i32 %40)
  store i8 %39, ptr %ulv_support.i, align 1
  %41 = lshr i8 %12, 3
  %42 = and i8 %41, 1
  %sclk_deep_sleep_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 27
  %43 = ptrtoint ptr %sclk_deep_sleep_support.i to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 %42, ptr %sclk_deep_sleep_support.i, align 1
  %disable_water_mark.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 51
  %44 = ptrtoint ptr %disable_water_mark.i to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 0, ptr %disable_water_mark.i, align 1
  %fan_control_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 46
  %45 = ptrtoint ptr %fan_control_support.i to i32
  call void @__asan_store1_noabort(i32 %45)
  store i8 1, ptr %fan_control_support.i, align 1
  %thermal_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 44
  %46 = ptrtoint ptr %thermal_support.i to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 1, ptr %thermal_support.i, align 1
  %fw_ctf_enabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 45
  %47 = ptrtoint ptr %fw_ctf_enabled.i to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 1, ptr %fw_ctf_enabled.i, align 8
  %and54.i = lshr i32 %11, 18
  %48 = trunc i32 %and54.i to i8
  %49 = and i8 %48, 1
  %avfs_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 1
  %50 = ptrtoint ptr %avfs_support.i to i32
  call void @__asan_store1_noabort(i32 %50)
  store i8 %49, ptr %avfs_support.i, align 1
  %led_dpm_enabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 54
  %51 = ptrtoint ptr %led_dpm_enabled.i to i32
  call void @__asan_store1_noabort(i32 %51)
  store i8 1, ptr %led_dpm_enabled.i, align 4
  %vr0hot_enabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 55
  %52 = ptrtoint ptr %vr0hot_enabled.i to i32
  call void @__asan_store1_noabort(i32 %52)
  store i8 1, ptr %vr0hot_enabled.i, align 1
  %vr1hot_enabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 56
  %53 = ptrtoint ptr %vr1hot_enabled.i to i32
  call void @__asan_store1_noabort(i32 %53)
  store i8 1, ptr %vr1hot_enabled.i, align 2
  %regulator_hot_gpio_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 26
  %54 = ptrtoint ptr %regulator_hot_gpio_support.i to i32
  call void @__asan_store1_noabort(i32 %54)
  store i8 1, ptr %regulator_hot_gpio_support.i, align 2
  %didt_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 6
  %55 = ptrtoint ptr %didt_support.i to i32
  call void @__asan_store1_noabort(i32 %55)
  store i8 1, ptr %didt_support.i, align 2
  %didt_mode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 5
  %56 = ptrtoint ptr %didt_mode.i to i32
  call void @__asan_store1_noabort(i32 %56)
  store i8 6, ptr %didt_mode.i, align 1
  %sq_ramping_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 35
  %57 = ptrtoint ptr %sq_ramping_support.i to i32
  call void @__asan_store1_noabort(i32 %57)
  store i8 1, ptr %sq_ramping_support.i, align 1
  %db_ramping_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 4
  %58 = ptrtoint ptr %db_ramping_support.i to i32
  call void @__asan_store1_noabort(i32 %58)
  store i8 0, ptr %db_ramping_support.i, align 4
  %td_ramping_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 39
  %59 = ptrtoint ptr %td_ramping_support.i to i32
  call void @__asan_store1_noabort(i32 %59)
  store i8 0, ptr %td_ramping_support.i, align 2
  %tcp_ramping_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 37
  %60 = ptrtoint ptr %tcp_ramping_support.i to i32
  call void @__asan_store1_noabort(i32 %60)
  store i8 0, ptr %tcp_ramping_support.i, align 8
  %dbr_ramping_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 40
  %61 = ptrtoint ptr %dbr_ramping_support.i to i32
  call void @__asan_store1_noabort(i32 %61)
  store i8 0, ptr %dbr_ramping_support.i, align 1
  %edc_didt_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 7
  %62 = ptrtoint ptr %edc_didt_support.i to i32
  call void @__asan_store1_noabort(i32 %62)
  store i8 1, ptr %edc_didt_support.i, align 1
  %gc_didt_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 41
  %63 = ptrtoint ptr %gc_didt_support.i to i32
  call void @__asan_store1_noabort(i32 %63)
  store i8 0, ptr %gc_didt_support.i, align 4
  %psm_didt_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 2, i32 42
  %64 = ptrtoint ptr %psm_didt_support.i to i32
  call void @__asan_store1_noabort(i32 %64)
  store i8 0, ptr %psm_didt_support.i, align 1
  %display_voltage_mode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 30
  %gfxclk_average_alpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 26
  %65 = call ptr @memset(ptr %display_voltage_mode.i, i32 255, i32 52)
  %66 = ptrtoint ptr %gfxclk_average_alpha.i to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 25, ptr %gfxclk_average_alpha.i, align 4
  %socclk_average_alpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 27
  %67 = ptrtoint ptr %socclk_average_alpha.i to i32
  call void @__asan_store4_noabort(i32 %67)
  store i32 25, ptr %socclk_average_alpha.i, align 8
  %uclk_average_alpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 28
  %68 = ptrtoint ptr %uclk_average_alpha.i to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 25, ptr %uclk_average_alpha.i, align 4
  %gfx_activity_average_alpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 29
  %69 = ptrtoint ptr %gfx_activity_average_alpha.i to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 25, ptr %gfx_activity_average_alpha.i, align 8
  %disable_dpm_mask = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 47
  %70 = ptrtoint ptr %disable_dpm_mask to i32
  call void @__asan_store4_noabort(i32 %70)
  store i32 255, ptr %disable_dpm_mask, align 4
  %vddc_control = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 6
  %71 = ptrtoint ptr %vddc_control to i32
  call void @__asan_store4_noabort(i32 %71)
  store i32 0, ptr %vddc_control, align 4
  %mvdd_control = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 8
  %72 = ptrtoint ptr %mvdd_control to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 0, ptr %mvdd_control, align 4
  %vddci_control = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 10
  %73 = ptrtoint ptr %vddci_control to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 0, ptr %vddci_control, align 4
  %call2 = tail call zeroext i1 @pp_atomfwctrl_is_voltage_controlled_by_gpio_v4(ptr noundef %hwmgr, i8 noundef zeroext 1, i8 noundef zeroext 7) #13
  br i1 %call2, label %if.then3, label %if.else

if.then3:                                         ; preds = %vega10_set_default_registry_data.exit
  %call4 = call i32 @pp_atomfwctrl_get_voltage_table_v4(ptr noundef %hwmgr, i8 noundef zeroext 1, i8 noundef zeroext 7, ptr noundef nonnull %vol_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool.not = icmp eq i32 %call4, 0
  br i1 %tobool.not, label %if.then5, label %if.then3.if.end21_crit_edge

if.then3.if.end21_crit_edge:                      ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end21

if.then5:                                         ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #15
  %telemetry_slope = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 7
  %74 = ptrtoint ptr %telemetry_slope to i32
  call void @__asan_load1_noabort(i32 %74)
  %75 = load i8, ptr %telemetry_slope, align 4
  %conv = zext i8 %75 to i32
  %shl6 = shl nuw nsw i32 %conv, 8
  %telemetry_offset = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 6
  %76 = ptrtoint ptr %telemetry_offset to i32
  call void @__asan_load1_noabort(i32 %76)
  %77 = load i8, ptr %telemetry_offset, align 1
  %conv7 = zext i8 %77 to i32
  %or = or i32 %shl6, %conv7
  %78 = ptrtoint ptr %vddc_control to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 2, ptr %vddc_control, align 4
  br label %if.end21

if.else:                                          ; preds = %vega10_set_default_registry_data.exit
  %79 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %backend, align 4
  tail call void @kfree(ptr noundef %80) #13
  %81 = ptrtoint ptr %backend to i32
  call void @__asan_store4_noabort(i32 %81)
  store ptr null, ptr %backend, align 4
  %call13 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_hwmgr_backend_init._rs, ptr noundef nonnull @__func__.vega10_hwmgr_backend_init) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13)
  %tobool14.not = icmp eq i32 %call13, 0
  br i1 %tobool14.not, label %if.else.cleanup_crit_edge, label %do.end

if.else.cleanup_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #15
  %call17 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.4) #16
  br label %cleanup

if.end21:                                         ; preds = %if.then5, %if.then3.if.end21_crit_edge
  %config_telemetry.0 = phi i32 [ 0, %if.then3.if.end21_crit_edge ], [ %or, %if.then5 ]
  %call22 = call zeroext i1 @pp_atomfwctrl_is_voltage_controlled_by_gpio_v4(ptr noundef %hwmgr, i8 noundef zeroext 2, i8 noundef zeroext 7) #13
  br i1 %call22, label %if.then23, label %if.end21.if.end39_crit_edge

if.end21.if.end39_crit_edge:                      ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end39

if.then23:                                        ; preds = %if.end21
  %call24 = call i32 @pp_atomfwctrl_get_voltage_table_v4(ptr noundef %hwmgr, i8 noundef zeroext 2, i8 noundef zeroext 7, ptr noundef nonnull %vol_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call24)
  %tobool25.not = icmp eq i32 %call24, 0
  br i1 %tobool25.not, label %if.then26, label %if.then23.if.end39_crit_edge

if.then23.if.end39_crit_edge:                     ; preds = %if.then23
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end39

if.then26:                                        ; preds = %if.then23
  call void @__sanitizer_cov_trace_pc() #15
  %telemetry_slope27 = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 7
  %82 = ptrtoint ptr %telemetry_slope27 to i32
  call void @__asan_load1_noabort(i32 %82)
  %83 = load i8, ptr %telemetry_slope27, align 4
  %conv28 = zext i8 %83 to i32
  %shl29 = shl nuw i32 %conv28, 24
  %telemetry_offset31 = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 6
  %84 = ptrtoint ptr %telemetry_offset31 to i32
  call void @__asan_load1_noabort(i32 %84)
  %85 = load i8, ptr %telemetry_offset31, align 1
  %conv32 = zext i8 %85 to i32
  %shl33 = shl nuw nsw i32 %conv32, 16
  %or35 = or i32 %shl29, %config_telemetry.0
  %or36 = or i32 %or35, %shl33
  %86 = ptrtoint ptr %mvdd_control to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 2, ptr %mvdd_control, align 4
  br label %if.end39

if.end39:                                         ; preds = %if.then26, %if.then23.if.end39_crit_edge, %if.end21.if.end39_crit_edge
  %config_telemetry.1 = phi i32 [ %config_telemetry.0, %if.then23.if.end39_crit_edge ], [ %or36, %if.then26 ], [ %config_telemetry.0, %if.end21.if.end39_crit_edge ]
  %platform_descriptor = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %87 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %88, 8388608
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %if.end39.if.end46_crit_edge, label %if.then41

if.end39.if.end46_crit_edge:                      ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end46

if.then41:                                        ; preds = %if.end39
  %call42 = call zeroext i1 @pp_atomfwctrl_is_voltage_controlled_by_gpio_v4(ptr noundef %hwmgr, i8 noundef zeroext 4, i8 noundef zeroext 0) #13
  br i1 %call42, label %if.then43, label %if.then41.if.end46_crit_edge

if.then41.if.end46_crit_edge:                     ; preds = %if.then41
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end46

if.then43:                                        ; preds = %if.then41
  call void @__sanitizer_cov_trace_pc() #15
  %89 = ptrtoint ptr %vddci_control to i32
  call void @__asan_store4_noabort(i32 %89)
  store i32 1, ptr %vddci_control, align 4
  br label %if.end46

if.end46:                                         ; preds = %if.then43, %if.then41.if.end46_crit_edge, %if.end39.if.end46_crit_edge
  %config_telemetry47 = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 50
  %90 = ptrtoint ptr %config_telemetry47 to i32
  call void @__asan_store4_noabort(i32 %90)
  store i32 %config_telemetry.1, ptr %config_telemetry47, align 8
  %91 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %backend, align 4
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %93 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %pptable.i, align 4
  %95 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %hwmgr, align 4
  %arrayidx.i.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %97 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %arrayidx.i.i, align 4
  %or.i2.i = or i32 %98, 192
  store i32 %or.i2.i, ptr %arrayidx.i.i, align 4
  %vddci_control.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 10
  %99 = ptrtoint ptr %vddci_control.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %vddci_control.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %100)
  %cmp.i178 = icmp eq i32 %100, 0
  br i1 %cmp.i178, label %if.then.i179, label %if.end46.if.end.i_crit_edge

if.end46.if.end.i_crit_edge:                      ; preds = %if.end46
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i

if.then.i179:                                     ; preds = %if.end46
  call void @__sanitizer_cov_trace_pc() #15
  %101 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %arrayidx.i, align 4
  %and1.i.i = and i32 %102, -8388609
  store i32 %and1.i.i, ptr %arrayidx.i, align 4
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i179, %if.end46.if.end.i_crit_edge
  %arrayidx.i4.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 3
  %103 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i5.i = or i32 %104, 8388608
  store i32 %or.i5.i, ptr %arrayidx.i4.i, align 4
  %pg_flags.i = getelementptr inbounds %struct.amdgpu_device, ptr %96, i32 0, i32 100
  %105 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %pg_flags.i, align 4
  %and.i = and i32 %106, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i.if.end15.i_crit_edge, label %if.then11.i

if.end.i.if.end15.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15.i

if.then11.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.i7.i = or i32 %98, 268435648
  %107 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store4_noabort(i32 %107)
  store i32 %or.i7.i, ptr %arrayidx.i.i, align 4
  br label %if.end15.i

if.end15.i:                                       ; preds = %if.then11.i, %if.end.i.if.end15.i_crit_edge
  %108 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %pg_flags.i, align 4
  %and17.i = and i32 %109, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i)
  %tobool18.not.i = icmp eq i32 %and17.i, 0
  br i1 %tobool18.not.i, label %if.end15.i.if.end23.i_crit_edge, label %if.then19.i

if.end15.i.if.end23.i_crit_edge:                  ; preds = %if.end15.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end23.i

if.then19.i:                                      ; preds = %if.end15.i
  call void @__sanitizer_cov_trace_pc() #15
  %110 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %arrayidx.i.i, align 4
  %or.i9.i = or i32 %111, 1073741824
  store i32 %or.i9.i, ptr %arrayidx.i.i, align 4
  br label %if.end23.i

if.end23.i:                                       ; preds = %if.then19.i, %if.end15.i.if.end23.i_crit_edge
  %arrayidx.i10.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 4
  %112 = ptrtoint ptr %arrayidx.i10.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %arrayidx.i10.i, align 4
  %or.i15.i = or i32 %113, 34603009
  store i32 %or.i15.i, ptr %arrayidx.i10.i, align 4
  %114 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %platform_descriptor, align 4
  %or.i17.i = or i32 %115, 1073742336
  store i32 %or.i17.i, ptr %platform_descriptor, align 4
  %116 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %arrayidx.i.i, align 4
  %and1.i23.i = and i32 %117, -12289
  store i32 %and1.i23.i, ptr %arrayidx.i.i, align 4
  %and1.i37.i = and i32 %or.i5.i, -8355841
  %118 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_store4_noabort(i32 %118)
  store i32 %and1.i37.i, ptr %arrayidx.i4.i, align 4
  %didt_support.i180 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 6
  %119 = ptrtoint ptr %didt_support.i180 to i32
  call void @__asan_load1_noabort(i32 %119)
  %120 = load i8, ptr %didt_support.i180, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %120)
  %tobool69.not.i = icmp eq i8 %120, 0
  br i1 %tobool69.not.i, label %if.end23.i.if.end130.i_crit_edge, label %if.then70.i

if.end23.i.if.end130.i_crit_edge:                 ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end130.i

if.then70.i:                                      ; preds = %if.end23.i
  %or.i39.i = or i32 %and1.i37.i, 32768
  %121 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_store4_noabort(i32 %121)
  store i32 %or.i39.i, ptr %arrayidx.i4.i, align 4
  %sq_ramping_support.i181 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 35
  %122 = ptrtoint ptr %sq_ramping_support.i181 to i32
  call void @__asan_load1_noabort(i32 %122)
  %123 = load i8, ptr %sq_ramping_support.i181, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %123)
  %tobool75.not.i = icmp eq i8 %123, 0
  br i1 %tobool75.not.i, label %if.then70.i.if.end80.i_crit_edge, label %if.then76.i

if.then70.i.if.end80.i_crit_edge:                 ; preds = %if.then70.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end80.i

if.then76.i:                                      ; preds = %if.then70.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.i41.i = or i32 %and1.i23.i, 8192
  %124 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store4_noabort(i32 %124)
  store i32 %or.i41.i, ptr %arrayidx.i.i, align 4
  br label %if.end80.i

if.end80.i:                                       ; preds = %if.then76.i, %if.then70.i.if.end80.i_crit_edge
  %db_ramping_support.i182 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 4
  %125 = ptrtoint ptr %db_ramping_support.i182 to i32
  call void @__asan_load1_noabort(i32 %125)
  %126 = load i8, ptr %db_ramping_support.i182, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %126)
  %tobool82.not.i = icmp eq i8 %126, 0
  br i1 %tobool82.not.i, label %if.end80.i.if.end87.i_crit_edge, label %if.then83.i

if.end80.i.if.end87.i_crit_edge:                  ; preds = %if.end80.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end87.i

if.then83.i:                                      ; preds = %if.end80.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.i43.i = or i32 %and1.i37.i, 98304
  %127 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_store4_noabort(i32 %127)
  store i32 %or.i43.i, ptr %arrayidx.i4.i, align 4
  br label %if.end87.i

if.end87.i:                                       ; preds = %if.then83.i, %if.end80.i.if.end87.i_crit_edge
  %td_ramping_support.i183 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 39
  %128 = ptrtoint ptr %td_ramping_support.i183 to i32
  call void @__asan_load1_noabort(i32 %128)
  %129 = load i8, ptr %td_ramping_support.i183, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %129)
  %tobool89.not.i = icmp eq i8 %129, 0
  br i1 %tobool89.not.i, label %if.end87.i.if.end94.i_crit_edge, label %if.then90.i

if.end87.i.if.end94.i_crit_edge:                  ; preds = %if.end87.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end94.i

if.then90.i:                                      ; preds = %if.end87.i
  call void @__sanitizer_cov_trace_pc() #15
  %130 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i45.i = or i32 %131, 131072
  store i32 %or.i45.i, ptr %arrayidx.i4.i, align 4
  br label %if.end94.i

if.end94.i:                                       ; preds = %if.then90.i, %if.end87.i.if.end94.i_crit_edge
  %tcp_ramping_support.i184 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 37
  %132 = ptrtoint ptr %tcp_ramping_support.i184 to i32
  call void @__asan_load1_noabort(i32 %132)
  %133 = load i8, ptr %tcp_ramping_support.i184, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %133)
  %tobool96.not.i = icmp eq i8 %133, 0
  br i1 %tobool96.not.i, label %if.end94.i.if.end101.i_crit_edge, label %if.then97.i

if.end94.i.if.end101.i_crit_edge:                 ; preds = %if.end94.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end101.i

if.then97.i:                                      ; preds = %if.end94.i
  call void @__sanitizer_cov_trace_pc() #15
  %134 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i47.i = or i32 %135, 262144
  store i32 %or.i47.i, ptr %arrayidx.i4.i, align 4
  br label %if.end101.i

if.end101.i:                                      ; preds = %if.then97.i, %if.end94.i.if.end101.i_crit_edge
  %dbr_ramping_support.i185 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 40
  %136 = ptrtoint ptr %dbr_ramping_support.i185 to i32
  call void @__asan_load1_noabort(i32 %136)
  %137 = load i8, ptr %dbr_ramping_support.i185, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %137)
  %tobool103.not.i = icmp eq i8 %137, 0
  br i1 %tobool103.not.i, label %if.end101.i.if.end108.i_crit_edge, label %if.then104.i

if.end101.i.if.end108.i_crit_edge:                ; preds = %if.end101.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end108.i

if.then104.i:                                     ; preds = %if.end101.i
  call void @__sanitizer_cov_trace_pc() #15
  %138 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i49.i = or i32 %139, 524288
  store i32 %or.i49.i, ptr %arrayidx.i4.i, align 4
  br label %if.end108.i

if.end108.i:                                      ; preds = %if.then104.i, %if.end101.i.if.end108.i_crit_edge
  %edc_didt_support.i186 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 7
  %140 = ptrtoint ptr %edc_didt_support.i186 to i32
  call void @__asan_load1_noabort(i32 %140)
  %141 = load i8, ptr %edc_didt_support.i186, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %141)
  %tobool110.not.i = icmp eq i8 %141, 0
  br i1 %tobool110.not.i, label %if.end108.i.if.end115.i_crit_edge, label %if.then111.i

if.end108.i.if.end115.i_crit_edge:                ; preds = %if.end108.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end115.i

if.then111.i:                                     ; preds = %if.end108.i
  call void @__sanitizer_cov_trace_pc() #15
  %142 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i51.i = or i32 %143, 1048576
  store i32 %or.i51.i, ptr %arrayidx.i4.i, align 4
  br label %if.end115.i

if.end115.i:                                      ; preds = %if.then111.i, %if.end108.i.if.end115.i_crit_edge
  %gc_didt_support.i187 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 41
  %144 = ptrtoint ptr %gc_didt_support.i187 to i32
  call void @__asan_load1_noabort(i32 %144)
  %145 = load i8, ptr %gc_didt_support.i187, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %145)
  %tobool117.not.i = icmp eq i8 %145, 0
  br i1 %tobool117.not.i, label %if.end115.i.if.end122.i_crit_edge, label %if.then118.i

if.end115.i.if.end122.i_crit_edge:                ; preds = %if.end115.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end122.i

if.then118.i:                                     ; preds = %if.end115.i
  call void @__sanitizer_cov_trace_pc() #15
  %146 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i53.i = or i32 %147, 2097152
  store i32 %or.i53.i, ptr %arrayidx.i4.i, align 4
  br label %if.end122.i

if.end122.i:                                      ; preds = %if.then118.i, %if.end115.i.if.end122.i_crit_edge
  %psm_didt_support.i188 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 42
  %148 = ptrtoint ptr %psm_didt_support.i188 to i32
  call void @__asan_load1_noabort(i32 %148)
  %149 = load i8, ptr %psm_didt_support.i188, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %149)
  %tobool124.not.i = icmp eq i8 %149, 0
  br i1 %tobool124.not.i, label %if.end122.i.if.end130.i_crit_edge, label %if.then125.i

if.end122.i.if.end130.i_crit_edge:                ; preds = %if.end122.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end130.i

if.then125.i:                                     ; preds = %if.end122.i
  call void @__sanitizer_cov_trace_pc() #15
  %150 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i55.i = or i32 %151, 4194304
  store i32 %or.i55.i, ptr %arrayidx.i4.i, align 4
  br label %if.end130.i

if.end130.i:                                      ; preds = %if.then125.i, %if.end122.i.if.end130.i_crit_edge, %if.end23.i.if.end130.i_crit_edge
  %power_containment_support.i189 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 22
  %152 = ptrtoint ptr %power_containment_support.i189 to i32
  call void @__asan_load1_noabort(i32 %152)
  %153 = load i8, ptr %power_containment_support.i189, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %153)
  %tobool132.not.i = icmp eq i8 %153, 0
  br i1 %tobool132.not.i, label %if.end130.i.if.end137.i_crit_edge, label %if.then133.i

if.end130.i.if.end137.i_crit_edge:                ; preds = %if.end130.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end137.i

if.then133.i:                                     ; preds = %if.end130.i
  call void @__sanitizer_cov_trace_pc() #15
  %154 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %arrayidx.i.i, align 4
  %or.i57.i = or i32 %155, 4096
  store i32 %or.i57.i, ptr %arrayidx.i.i, align 4
  br label %if.end137.i

if.end137.i:                                      ; preds = %if.then133.i, %if.end130.i.if.end137.i_crit_edge
  %156 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %arrayidx.i.i, align 4
  %or.i59.i = or i32 %157, 16384
  store i32 %or.i59.i, ptr %arrayidx.i.i, align 4
  %tdp_table.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %94, i32 0, i32 17
  %158 = ptrtoint ptr %tdp_table.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %tdp_table.i, align 4
  %usClockStretchAmount.i = getelementptr inbounds %struct.phm_tdp_table, ptr %159, i32 0, i32 17
  %160 = ptrtoint ptr %usClockStretchAmount.i to i32
  call void @__asan_load2_noabort(i32 %160)
  %161 = load i16, ptr %usClockStretchAmount.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %161)
  %tobool141.not.i = icmp eq i16 %161, 0
  br i1 %tobool141.not.i, label %if.end137.i.vega10_set_features_platform_caps.exit_crit_edge, label %land.lhs.true.i

if.end137.i.vega10_set_features_platform_caps.exit_crit_edge: ; preds = %if.end137.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_set_features_platform_caps.exit

land.lhs.true.i:                                  ; preds = %if.end137.i
  %clock_stretcher_support.i190 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 3
  %162 = ptrtoint ptr %clock_stretcher_support.i190 to i32
  call void @__asan_load1_noabort(i32 %162)
  %163 = load i8, ptr %clock_stretcher_support.i190, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %163)
  %tobool144.not.i = icmp eq i8 %163, 0
  br i1 %tobool144.not.i, label %land.lhs.true.i.vega10_set_features_platform_caps.exit_crit_edge, label %if.then145.i

land.lhs.true.i.vega10_set_features_platform_caps.exit_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_set_features_platform_caps.exit

if.then145.i:                                     ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx.i60.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 5
  %164 = ptrtoint ptr %arrayidx.i60.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load i32, ptr %arrayidx.i60.i, align 4
  %or.i61.i = or i32 %165, 2
  store i32 %or.i61.i, ptr %arrayidx.i60.i, align 4
  br label %vega10_set_features_platform_caps.exit

vega10_set_features_platform_caps.exit:           ; preds = %if.then145.i, %land.lhs.true.i.vega10_set_features_platform_caps.exit_crit_edge, %if.end137.i.vega10_set_features_platform_caps.exit_crit_edge
  %or.i63.i = or i32 %157, 16388
  %166 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store4_noabort(i32 %166)
  store i32 %or.i63.i, ptr %arrayidx.i.i, align 4
  %or.i64.i = or i32 %115, 1090519552
  %167 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_store4_noabort(i32 %167)
  store i32 %or.i64.i, ptr %platform_descriptor, align 4
  %168 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load i32, ptr %arrayidx.i4.i, align 4
  %or.i68.i = or i32 %169, 3
  store i32 %or.i68.i, ptr %arrayidx.i4.i, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %top32.i) #13
  %170 = ptrtoint ptr %top32.i to i32
  call void @__asan_store4_noabort(i32 %170)
  store i32 -1, ptr %top32.i, align 4, !annotation !962
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %bottom32.i) #13
  %171 = ptrtoint ptr %bottom32.i to i32
  call void @__asan_store4_noabort(i32 %171)
  store i32 -1, ptr %bottom32.i, align 4, !annotation !962
  call void @vega10_initialize_power_tune_defaults(ptr noundef %hwmgr) #13
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %vega10_set_features_platform_caps.exit
  %i.0369.i = phi i32 [ 0, %vega10_set_features_platform_caps.exit ], [ %inc.i, %for.body.i.for.body.i_crit_edge ]
  %arrayidx.i192 = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 %i.0369.i
  %smu_feature_id.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 %i.0369.i, i32 2
  %172 = ptrtoint ptr %smu_feature_id.i to i32
  call void @__asan_store4_noabort(i32 %172)
  store i32 65535, ptr %smu_feature_id.i, align 4
  %shl.i = shl nuw nsw i32 1, %i.0369.i
  %smu_feature_bitmap.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 %i.0369.i, i32 3
  %173 = ptrtoint ptr %smu_feature_bitmap.i to i32
  call void @__asan_store4_noabort(i32 %173)
  store i32 %shl.i, ptr %smu_feature_bitmap.i, align 4
  %enabled.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 %i.0369.i, i32 1
  %174 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %174)
  store i8 0, ptr %enabled.i, align 1
  %175 = ptrtoint ptr %arrayidx.i192 to i32
  call void @__asan_store1_noabort(i32 %175)
  store i8 0, ptr %arrayidx.i192, align 4
  %inc.i = add nuw nsw i32 %i.0369.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 30
  br i1 %exitcond.not.i, label %for.end.i, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i

for.end.i:                                        ; preds = %for.body.i
  %smu_feature_id10.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 0, i32 2
  %176 = ptrtoint ptr %smu_feature_id10.i to i32
  call void @__asan_store4_noabort(i32 %176)
  store i32 0, ptr %smu_feature_id10.i, align 4
  %arrayidx12.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 1
  %smu_feature_id13.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 1, i32 2
  %177 = ptrtoint ptr %smu_feature_id13.i to i32
  call void @__asan_store4_noabort(i32 %177)
  store i32 1, ptr %smu_feature_id13.i, align 4
  %arrayidx15.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 2
  %smu_feature_id16.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 2, i32 2
  %178 = ptrtoint ptr %smu_feature_id16.i to i32
  call void @__asan_store4_noabort(i32 %178)
  store i32 2, ptr %smu_feature_id16.i, align 4
  %arrayidx18.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 3
  %smu_feature_id19.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 3, i32 2
  %179 = ptrtoint ptr %smu_feature_id19.i to i32
  call void @__asan_store4_noabort(i32 %179)
  store i32 3, ptr %smu_feature_id19.i, align 4
  %arrayidx21.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 4
  %smu_feature_id22.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 4, i32 2
  %180 = ptrtoint ptr %smu_feature_id22.i to i32
  call void @__asan_store4_noabort(i32 %180)
  store i32 4, ptr %smu_feature_id22.i, align 4
  %arrayidx24.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 5
  %smu_feature_id25.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 5, i32 2
  %181 = ptrtoint ptr %smu_feature_id25.i to i32
  call void @__asan_store4_noabort(i32 %181)
  store i32 5, ptr %smu_feature_id25.i, align 4
  %smu_feature_id28.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 7, i32 2
  %182 = ptrtoint ptr %smu_feature_id28.i to i32
  call void @__asan_store4_noabort(i32 %182)
  store i32 7, ptr %smu_feature_id28.i, align 4
  %arrayidx30.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 8
  %smu_feature_id31.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 8, i32 2
  %183 = ptrtoint ptr %smu_feature_id31.i to i32
  call void @__asan_store4_noabort(i32 %183)
  store i32 8, ptr %smu_feature_id31.i, align 4
  %arrayidx33.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 9
  %smu_feature_id34.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 9, i32 2
  %184 = ptrtoint ptr %smu_feature_id34.i to i32
  call void @__asan_store4_noabort(i32 %184)
  store i32 9, ptr %smu_feature_id34.i, align 4
  %smu_feature_id37.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 6, i32 2
  %185 = ptrtoint ptr %smu_feature_id37.i to i32
  call void @__asan_store4_noabort(i32 %185)
  store i32 6, ptr %smu_feature_id37.i, align 4
  %arrayidx39.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 10
  %smu_feature_id40.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 10, i32 2
  %186 = ptrtoint ptr %smu_feature_id40.i to i32
  call void @__asan_store4_noabort(i32 %186)
  store i32 10, ptr %smu_feature_id40.i, align 4
  %arrayidx42.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 11
  %smu_feature_id43.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 11, i32 2
  %187 = ptrtoint ptr %smu_feature_id43.i to i32
  call void @__asan_store4_noabort(i32 %187)
  store i32 11, ptr %smu_feature_id43.i, align 4
  %arrayidx45.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 12
  %smu_feature_id46.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 12, i32 2
  %188 = ptrtoint ptr %smu_feature_id46.i to i32
  call void @__asan_store4_noabort(i32 %188)
  store i32 12, ptr %smu_feature_id46.i, align 4
  %arrayidx48.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 13
  %smu_feature_id49.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 13, i32 2
  %189 = ptrtoint ptr %smu_feature_id49.i to i32
  call void @__asan_store4_noabort(i32 %189)
  store i32 13, ptr %smu_feature_id49.i, align 4
  %arrayidx51.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 14
  %smu_feature_id52.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 14, i32 2
  %190 = ptrtoint ptr %smu_feature_id52.i to i32
  call void @__asan_store4_noabort(i32 %190)
  store i32 14, ptr %smu_feature_id52.i, align 4
  %arrayidx54.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 15
  %smu_feature_id55.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 15, i32 2
  %191 = ptrtoint ptr %smu_feature_id55.i to i32
  call void @__asan_store4_noabort(i32 %191)
  store i32 15, ptr %smu_feature_id55.i, align 4
  %arrayidx57.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 16
  %smu_feature_id58.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 16, i32 2
  %192 = ptrtoint ptr %smu_feature_id58.i to i32
  call void @__asan_store4_noabort(i32 %192)
  store i32 16, ptr %smu_feature_id58.i, align 4
  %smu_feature_id61.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 17, i32 2
  %193 = ptrtoint ptr %smu_feature_id61.i to i32
  call void @__asan_store4_noabort(i32 %193)
  store i32 17, ptr %smu_feature_id61.i, align 4
  %smu_feature_id64.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 18, i32 2
  %194 = ptrtoint ptr %smu_feature_id64.i to i32
  call void @__asan_store4_noabort(i32 %194)
  store i32 18, ptr %smu_feature_id64.i, align 4
  %arrayidx66.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 19
  %smu_feature_id67.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 19, i32 2
  %195 = ptrtoint ptr %smu_feature_id67.i to i32
  call void @__asan_store4_noabort(i32 %195)
  store i32 19, ptr %smu_feature_id67.i, align 4
  %smu_feature_id70.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 20, i32 2
  %196 = ptrtoint ptr %smu_feature_id70.i to i32
  call void @__asan_store4_noabort(i32 %196)
  store i32 20, ptr %smu_feature_id70.i, align 4
  %arrayidx72.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 21
  %smu_feature_id73.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 21, i32 2
  %197 = ptrtoint ptr %smu_feature_id73.i to i32
  call void @__asan_store4_noabort(i32 %197)
  store i32 21, ptr %smu_feature_id73.i, align 4
  %arrayidx75.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 22
  %smu_feature_id76.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 22, i32 2
  %198 = ptrtoint ptr %smu_feature_id76.i to i32
  call void @__asan_store4_noabort(i32 %198)
  store i32 22, ptr %smu_feature_id76.i, align 4
  %arrayidx78.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 23
  %smu_feature_id79.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 23, i32 2
  %199 = ptrtoint ptr %smu_feature_id79.i to i32
  call void @__asan_store4_noabort(i32 %199)
  store i32 23, ptr %smu_feature_id79.i, align 4
  %arrayidx81.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 24
  %smu_feature_id82.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 24, i32 2
  %200 = ptrtoint ptr %smu_feature_id82.i to i32
  call void @__asan_store4_noabort(i32 %200)
  store i32 24, ptr %smu_feature_id82.i, align 4
  %arrayidx84.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 25
  %smu_feature_id85.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 25, i32 2
  %201 = ptrtoint ptr %smu_feature_id85.i to i32
  call void @__asan_store4_noabort(i32 %201)
  store i32 25, ptr %smu_feature_id85.i, align 4
  %arrayidx87.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 28
  %smu_feature_id88.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 28, i32 2
  %202 = ptrtoint ptr %smu_feature_id88.i to i32
  call void @__asan_store4_noabort(i32 %202)
  store i32 28, ptr %smu_feature_id88.i, align 4
  %arrayidx90.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 27
  %smu_feature_id91.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 27, i32 2
  %203 = ptrtoint ptr %smu_feature_id91.i to i32
  call void @__asan_store4_noabort(i32 %203)
  store i32 27, ptr %smu_feature_id91.i, align 4
  %arrayidx93.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 29
  %smu_feature_id94.i = getelementptr %struct.vega10_hwmgr, ptr %92, i32 0, i32 48, i32 29, i32 2
  %204 = ptrtoint ptr %smu_feature_id94.i to i32
  call void @__asan_store4_noabort(i32 %204)
  store i32 29, ptr %smu_feature_id94.i, align 4
  %prefetcher_dpm_key_disabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 24
  %205 = ptrtoint ptr %prefetcher_dpm_key_disabled.i to i32
  call void @__asan_load1_noabort(i32 %205)
  %206 = load i8, ptr %prefetcher_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %206)
  %tobool.not.i193 = icmp eq i8 %206, 0
  br i1 %tobool.not.i193, label %if.then.i194, label %for.end.i.if.end.i196_crit_edge

for.end.i.if.end.i196_crit_edge:                  ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i196

if.then.i194:                                     ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #15
  %smu_features8.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 48
  %207 = ptrtoint ptr %smu_features8.i to i32
  call void @__asan_store1_noabort(i32 %207)
  store i8 1, ptr %smu_features8.i, align 4
  br label %if.end.i196

if.end.i196:                                      ; preds = %if.then.i194, %for.end.i.if.end.i196_crit_edge
  %sclk_dpm_key_disabled.i195 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 28
  %208 = ptrtoint ptr %sclk_dpm_key_disabled.i195 to i32
  call void @__asan_load1_noabort(i32 %208)
  %209 = load i8, ptr %sclk_dpm_key_disabled.i195, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %209)
  %tobool99.not.i = icmp eq i8 %209, 0
  br i1 %tobool99.not.i, label %if.then100.i, label %if.end.i196.if.end104.i_crit_edge

if.end.i196.if.end104.i_crit_edge:                ; preds = %if.end.i196
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end104.i

if.then100.i:                                     ; preds = %if.end.i196
  call void @__sanitizer_cov_trace_pc() #15
  %210 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_store1_noabort(i32 %210)
  store i8 1, ptr %arrayidx12.i, align 4
  br label %if.end104.i

if.end104.i:                                      ; preds = %if.then100.i, %if.end.i196.if.end104.i_crit_edge
  %mclk_dpm_key_disabled.i197 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 15
  %211 = ptrtoint ptr %mclk_dpm_key_disabled.i197 to i32
  call void @__asan_load1_noabort(i32 %211)
  %212 = load i8, ptr %mclk_dpm_key_disabled.i197, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %212)
  %tobool106.not.i = icmp eq i8 %212, 0
  br i1 %tobool106.not.i, label %if.then107.i, label %if.end104.i.if.end111.i_crit_edge

if.end104.i.if.end111.i_crit_edge:                ; preds = %if.end104.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end111.i

if.then107.i:                                     ; preds = %if.end104.i
  call void @__sanitizer_cov_trace_pc() #15
  %213 = ptrtoint ptr %arrayidx15.i to i32
  call void @__asan_store1_noabort(i32 %213)
  store i8 1, ptr %arrayidx15.i, align 4
  br label %if.end111.i

if.end111.i:                                      ; preds = %if.then107.i, %if.end104.i.if.end111.i_crit_edge
  %socclk_dpm_key_disabled.i198 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 33
  %214 = ptrtoint ptr %socclk_dpm_key_disabled.i198 to i32
  call void @__asan_load1_noabort(i32 %214)
  %215 = load i8, ptr %socclk_dpm_key_disabled.i198, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %215)
  %tobool113.not.i = icmp eq i8 %215, 0
  br i1 %tobool113.not.i, label %if.then114.i, label %if.end111.i.if.end118.i_crit_edge

if.end111.i.if.end118.i_crit_edge:                ; preds = %if.end111.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end118.i

if.then114.i:                                     ; preds = %if.end111.i
  call void @__sanitizer_cov_trace_pc() #15
  %216 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_store1_noabort(i32 %216)
  store i8 1, ptr %arrayidx18.i, align 4
  br label %if.end118.i

if.end118.i:                                      ; preds = %if.then114.i, %if.end111.i.if.end118.i_crit_edge
  %217 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %arrayidx.i4.i, align 4
  %and1.i.i200 = and i32 %218, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i200)
  %cmp.i.not.i = icmp eq i32 %and1.i.i200, 0
  br i1 %cmp.i.not.i, label %if.end118.i.if.end123.i_crit_edge, label %if.then119.i

if.end118.i.if.end123.i_crit_edge:                ; preds = %if.end118.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end123.i

if.then119.i:                                     ; preds = %if.end118.i
  call void @__sanitizer_cov_trace_pc() #15
  %219 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_store1_noabort(i32 %219)
  store i8 1, ptr %arrayidx21.i, align 4
  br label %if.end123.i

if.end123.i:                                      ; preds = %if.then119.i, %if.end118.i.if.end123.i_crit_edge
  %220 = ptrtoint ptr %arrayidx.i4.i to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load i32, ptr %arrayidx.i4.i, align 4
  %and1.i364.i = and i32 %221, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i364.i)
  %cmp.i365.not.i = icmp eq i32 %and1.i364.i, 0
  br i1 %cmp.i365.not.i, label %if.end123.i.if.end132.i_crit_edge, label %if.then128.i

if.end123.i.if.end132.i_crit_edge:                ; preds = %if.end123.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end132.i

if.then128.i:                                     ; preds = %if.end123.i
  call void @__sanitizer_cov_trace_pc() #15
  %222 = ptrtoint ptr %arrayidx24.i to i32
  call void @__asan_store1_noabort(i32 %222)
  store i8 1, ptr %arrayidx24.i, align 4
  br label %if.end132.i

if.end132.i:                                      ; preds = %if.then128.i, %if.end123.i.if.end132.i_crit_edge
  %223 = ptrtoint ptr %arrayidx30.i to i32
  call void @__asan_store1_noabort(i32 %223)
  store i8 1, ptr %arrayidx30.i, align 4
  %dcefclk_dpm_key_disabled.i201 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 21
  %224 = ptrtoint ptr %dcefclk_dpm_key_disabled.i201 to i32
  call void @__asan_load1_noabort(i32 %224)
  %225 = load i8, ptr %dcefclk_dpm_key_disabled.i201, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %225)
  %tobool137.not.i = icmp eq i8 %225, 0
  br i1 %tobool137.not.i, label %if.then138.i, label %if.end132.i.if.end142.i_crit_edge

if.end132.i.if.end142.i_crit_edge:                ; preds = %if.end132.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end142.i

if.then138.i:                                     ; preds = %if.end132.i
  call void @__sanitizer_cov_trace_pc() #15
  %226 = ptrtoint ptr %arrayidx33.i to i32
  call void @__asan_store1_noabort(i32 %226)
  store i8 1, ptr %arrayidx33.i, align 4
  br label %if.end142.i

if.end142.i:                                      ; preds = %if.then138.i, %if.end132.i.if.end142.i_crit_edge
  %227 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load i32, ptr %arrayidx.i.i, align 4
  %and1.i367.i = and i32 %228, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i367.i)
  %cmp.i368.not.i = icmp eq i32 %and1.i367.i, 0
  br i1 %cmp.i368.not.i, label %if.end142.i.if.end162.i_crit_edge, label %land.lhs.true.i203

if.end142.i.if.end162.i_crit_edge:                ; preds = %if.end142.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end162.i

land.lhs.true.i203:                               ; preds = %if.end142.i
  %sclk_deep_sleep_support.i202 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 27
  %229 = ptrtoint ptr %sclk_deep_sleep_support.i202 to i32
  call void @__asan_load1_noabort(i32 %229)
  %230 = load i8, ptr %sclk_deep_sleep_support.i202, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %230)
  %tobool148.not.i = icmp eq i8 %230, 0
  br i1 %tobool148.not.i, label %land.lhs.true.i203.if.end162.i_crit_edge, label %if.then149.i

land.lhs.true.i203.if.end162.i_crit_edge:         ; preds = %land.lhs.true.i203
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end162.i

if.then149.i:                                     ; preds = %land.lhs.true.i203
  call void @__sanitizer_cov_trace_pc() #15
  %231 = ptrtoint ptr %arrayidx42.i to i32
  call void @__asan_store1_noabort(i32 %231)
  store i8 1, ptr %arrayidx42.i, align 4
  %232 = ptrtoint ptr %arrayidx45.i to i32
  call void @__asan_store1_noabort(i32 %232)
  store i8 1, ptr %arrayidx45.i, align 4
  %233 = ptrtoint ptr %arrayidx48.i to i32
  call void @__asan_store1_noabort(i32 %233)
  store i8 1, ptr %arrayidx48.i, align 4
  %234 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_store1_noabort(i32 %234)
  store i8 1, ptr %arrayidx66.i, align 4
  br label %if.end162.i

if.end162.i:                                      ; preds = %if.then149.i, %land.lhs.true.i203.if.end162.i_crit_edge, %if.end142.i.if.end162.i_crit_edge
  %enable_pkg_pwr_tracking_feature.i204 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 9
  %235 = ptrtoint ptr %enable_pkg_pwr_tracking_feature.i204 to i32
  call void @__asan_load1_noabort(i32 %235)
  %236 = load i8, ptr %enable_pkg_pwr_tracking_feature.i204, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %236)
  %tobool164.not.i = icmp eq i8 %236, 0
  br i1 %tobool164.not.i, label %if.end162.i.if.end169.i_crit_edge, label %if.then165.i

if.end162.i.if.end169.i_crit_edge:                ; preds = %if.end162.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end169.i

if.then165.i:                                     ; preds = %if.end162.i
  call void @__sanitizer_cov_trace_pc() #15
  %237 = ptrtoint ptr %arrayidx51.i to i32
  call void @__asan_store1_noabort(i32 %237)
  store i8 1, ptr %arrayidx51.i, align 4
  br label %if.end169.i

if.end169.i:                                      ; preds = %if.then165.i, %if.end162.i.if.end169.i_crit_edge
  %enable_tdc_limit_feature.i205 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 10
  %238 = ptrtoint ptr %enable_tdc_limit_feature.i205 to i32
  call void @__asan_load1_noabort(i32 %238)
  %239 = load i8, ptr %enable_tdc_limit_feature.i205, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %239)
  %tobool171.not.i = icmp eq i8 %239, 0
  br i1 %tobool171.not.i, label %if.end169.i.if.end176.i_crit_edge, label %if.then172.i

if.end169.i.if.end176.i_crit_edge:                ; preds = %if.end169.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end176.i

if.then172.i:                                     ; preds = %if.end169.i
  call void @__sanitizer_cov_trace_pc() #15
  %240 = ptrtoint ptr %arrayidx54.i to i32
  call void @__asan_store1_noabort(i32 %240)
  store i8 1, ptr %arrayidx54.i, align 4
  br label %if.end176.i

if.end176.i:                                      ; preds = %if.then172.i, %if.end169.i.if.end176.i_crit_edge
  %thermal_support.i206 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 44
  %241 = ptrtoint ptr %thermal_support.i206 to i32
  call void @__asan_load1_noabort(i32 %241)
  %242 = load i8, ptr %thermal_support.i206, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %242)
  %tobool178.not.i = icmp eq i8 %242, 0
  br i1 %tobool178.not.i, label %if.end176.i.if.end183.i_crit_edge, label %if.then179.i

if.end176.i.if.end183.i_crit_edge:                ; preds = %if.end176.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end183.i

if.then179.i:                                     ; preds = %if.end176.i
  call void @__sanitizer_cov_trace_pc() #15
  %243 = ptrtoint ptr %arrayidx57.i to i32
  call void @__asan_store1_noabort(i32 %243)
  store i8 1, ptr %arrayidx57.i, align 4
  br label %if.end183.i

if.end183.i:                                      ; preds = %if.then179.i, %if.end176.i.if.end183.i_crit_edge
  %fan_control_support.i207 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 46
  %244 = ptrtoint ptr %fan_control_support.i207 to i32
  call void @__asan_load1_noabort(i32 %244)
  %245 = load i8, ptr %fan_control_support.i207, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %245)
  %tobool185.not.i = icmp eq i8 %245, 0
  br i1 %tobool185.not.i, label %if.end183.i.if.end190.i_crit_edge, label %if.then186.i

if.end183.i.if.end190.i_crit_edge:                ; preds = %if.end183.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end190.i

if.then186.i:                                     ; preds = %if.end183.i
  call void @__sanitizer_cov_trace_pc() #15
  %246 = ptrtoint ptr %arrayidx84.i to i32
  call void @__asan_store1_noabort(i32 %246)
  store i8 1, ptr %arrayidx84.i, align 4
  br label %if.end190.i

if.end190.i:                                      ; preds = %if.then186.i, %if.end183.i.if.end190.i_crit_edge
  %fw_ctf_enabled.i208 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 45
  %247 = ptrtoint ptr %fw_ctf_enabled.i208 to i32
  call void @__asan_load1_noabort(i32 %247)
  %248 = load i8, ptr %fw_ctf_enabled.i208, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %248)
  %tobool192.not.i = icmp eq i8 %248, 0
  br i1 %tobool192.not.i, label %if.end190.i.if.end197.i_crit_edge, label %if.then193.i

if.end190.i.if.end197.i_crit_edge:                ; preds = %if.end190.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end197.i

if.then193.i:                                     ; preds = %if.end190.i
  call void @__sanitizer_cov_trace_pc() #15
  %249 = ptrtoint ptr %arrayidx78.i to i32
  call void @__asan_store1_noabort(i32 %249)
  store i8 1, ptr %arrayidx78.i, align 4
  br label %if.end197.i

if.end197.i:                                      ; preds = %if.then193.i, %if.end190.i.if.end197.i_crit_edge
  %avfs_support.i209 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 1
  %250 = ptrtoint ptr %avfs_support.i209 to i32
  call void @__asan_load1_noabort(i32 %250)
  %251 = load i8, ptr %avfs_support.i209, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %251)
  %tobool199.not.i = icmp eq i8 %251, 0
  br i1 %tobool199.not.i, label %if.end197.i.if.end204.i_crit_edge, label %if.then200.i

if.end197.i.if.end204.i_crit_edge:                ; preds = %if.end197.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end204.i

if.then200.i:                                     ; preds = %if.end197.i
  call void @__sanitizer_cov_trace_pc() #15
  %252 = ptrtoint ptr %arrayidx39.i to i32
  call void @__asan_store1_noabort(i32 %252)
  store i8 1, ptr %arrayidx39.i, align 4
  br label %if.end204.i

if.end204.i:                                      ; preds = %if.then200.i, %if.end197.i.if.end204.i_crit_edge
  %led_dpm_enabled.i210 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 54
  %253 = ptrtoint ptr %led_dpm_enabled.i210 to i32
  call void @__asan_load1_noabort(i32 %253)
  %254 = load i8, ptr %led_dpm_enabled.i210, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %254)
  %tobool206.not.i = icmp eq i8 %254, 0
  br i1 %tobool206.not.i, label %if.end204.i.if.end211.i_crit_edge, label %if.then207.i

if.end204.i.if.end211.i_crit_edge:                ; preds = %if.end204.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end211.i

if.then207.i:                                     ; preds = %if.end204.i
  call void @__sanitizer_cov_trace_pc() #15
  %255 = ptrtoint ptr %arrayidx81.i to i32
  call void @__asan_store1_noabort(i32 %255)
  store i8 1, ptr %arrayidx81.i, align 4
  br label %if.end211.i

if.end211.i:                                      ; preds = %if.then207.i, %if.end204.i.if.end211.i_crit_edge
  %vr1hot_enabled.i211 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 56
  %256 = ptrtoint ptr %vr1hot_enabled.i211 to i32
  call void @__asan_load1_noabort(i32 %256)
  %257 = load i8, ptr %vr1hot_enabled.i211, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %257)
  %tobool213.not.i = icmp eq i8 %257, 0
  br i1 %tobool213.not.i, label %if.end211.i.if.end218.i_crit_edge, label %if.then214.i

if.end211.i.if.end218.i_crit_edge:                ; preds = %if.end211.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end218.i

if.then214.i:                                     ; preds = %if.end211.i
  call void @__sanitizer_cov_trace_pc() #15
  %258 = ptrtoint ptr %arrayidx75.i to i32
  call void @__asan_store1_noabort(i32 %258)
  store i8 1, ptr %arrayidx75.i, align 4
  br label %if.end218.i

if.end218.i:                                      ; preds = %if.then214.i, %if.end211.i.if.end218.i_crit_edge
  %vr0hot_enabled.i212 = getelementptr inbounds %struct.vega10_hwmgr, ptr %92, i32 0, i32 2, i32 55
  %259 = ptrtoint ptr %vr0hot_enabled.i212 to i32
  call void @__asan_load1_noabort(i32 %259)
  %260 = load i8, ptr %vr0hot_enabled.i212, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %260)
  %tobool220.not.i = icmp eq i8 %260, 0
  br i1 %tobool220.not.i, label %if.end218.i.if.end225.i_crit_edge, label %if.then221.i

if.end218.i.if.end225.i_crit_edge:                ; preds = %if.end218.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end225.i

if.then221.i:                                     ; preds = %if.end218.i
  call void @__sanitizer_cov_trace_pc() #15
  %261 = ptrtoint ptr %arrayidx72.i to i32
  call void @__asan_store1_noabort(i32 %261)
  store i8 1, ptr %arrayidx72.i, align 4
  br label %if.end225.i

if.end225.i:                                      ; preds = %if.then221.i, %if.end218.i.if.end225.i_crit_edge
  %smu_version.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 3
  %call226.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 2, ptr noundef %smu_version.i) #13
  %262 = ptrtoint ptr %smu_version.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load i32, ptr %smu_version.i, align 4
  %and.i213 = and i32 %263, -16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 83886080, i32 %and.i213)
  %cmp228.i = icmp eq i32 %and.i213, 83886080
  br i1 %cmp228.i, label %if.then230.i, label %if.end225.i.if.end234.i_crit_edge

if.end225.i.if.end234.i_crit_edge:                ; preds = %if.end225.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end234.i

if.then230.i:                                     ; preds = %if.end225.i
  call void @__sanitizer_cov_trace_pc() #15
  %264 = ptrtoint ptr %arrayidx87.i to i32
  call void @__asan_store1_noabort(i32 %264)
  store i8 1, ptr %arrayidx87.i, align 4
  br label %if.end234.i

if.end234.i:                                      ; preds = %if.then230.i, %if.end225.i.if.end234.i_crit_edge
  %265 = ptrtoint ptr %didt_support.i180 to i32
  call void @__asan_load1_noabort(i32 %265)
  %266 = load i8, ptr %didt_support.i180, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %266)
  %tobool236.not.i = icmp eq i8 %266, 0
  br i1 %tobool236.not.i, label %if.end234.i.if.end241.i_crit_edge, label %if.then237.i

if.end234.i.if.end241.i_crit_edge:                ; preds = %if.end234.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end241.i

if.then237.i:                                     ; preds = %if.end234.i
  call void @__sanitizer_cov_trace_pc() #15
  %267 = ptrtoint ptr %arrayidx90.i to i32
  call void @__asan_store1_noabort(i32 %267)
  store i8 1, ptr %arrayidx90.i, align 4
  br label %if.end241.i

if.end241.i:                                      ; preds = %if.then237.i, %if.end234.i.if.end241.i_crit_edge
  %chip_id.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 2
  %268 = ptrtoint ptr %chip_id.i to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load i32, ptr %chip_id.i, align 4
  %270 = zext i32 %269 to i64
  call void @__sanitizer_cov_trace_switch(i64 %270, ptr @__sancov_gen_cov_switch_values)
  switch i32 %269, label %if.end241.i.vega10_init_dpm_defaults.exit_crit_edge [
    i32 26722, label %if.end241.i.land.lhs.true254.i_crit_edge
    i32 26721, label %if.end241.i.land.lhs.true254.i_crit_edge222
    i32 26728, label %if.end241.i.land.lhs.true254.i_crit_edge223
  ]

if.end241.i.land.lhs.true254.i_crit_edge223:      ; preds = %if.end241.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.lhs.true254.i

if.end241.i.land.lhs.true254.i_crit_edge222:      ; preds = %if.end241.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.lhs.true254.i

if.end241.i.land.lhs.true254.i_crit_edge:         ; preds = %if.end241.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.lhs.true254.i

if.end241.i.vega10_init_dpm_defaults.exit_crit_edge: ; preds = %if.end241.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_init_dpm_defaults.exit

land.lhs.true254.i:                               ; preds = %if.end241.i.land.lhs.true254.i_crit_edge, %if.end241.i.land.lhs.true254.i_crit_edge222, %if.end241.i.land.lhs.true254.i_crit_edge223
  %pdev.i = getelementptr inbounds %struct.amdgpu_device, ptr %96, i32 0, i32 1
  %271 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load ptr, ptr %pdev.i, align 4
  %subsystem_vendor.i = getelementptr inbounds %struct.pci_dev, ptr %272, i32 0, i32 9
  %273 = ptrtoint ptr %subsystem_vendor.i to i32
  call void @__asan_load2_noabort(i32 %273)
  %274 = load i16, ptr %subsystem_vendor.i, align 4
  %revision.i = getelementptr inbounds %struct.pci_dev, ptr %272, i32 0, i32 12
  %275 = ptrtoint ptr %revision.i to i32
  call void @__asan_load1_noabort(i32 %275)
  %276 = load i8, ptr %revision.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %276)
  %cmp255.i = icmp ne i8 %276, 0
  call void @__sanitizer_cov_trace_const_cmp2(i16 4098, i16 %274)
  %cmp258.not.i = icmp eq i16 %274, 4098
  %or.cond.i = select i1 %cmp255.i, i1 true, i1 %cmp258.not.i
  br i1 %or.cond.i, label %land.lhs.true254.i.vega10_init_dpm_defaults.exit_crit_edge, label %if.then260.i

land.lhs.true254.i.vega10_init_dpm_defaults.exit_crit_edge: ; preds = %land.lhs.true254.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_init_dpm_defaults.exit

if.then260.i:                                     ; preds = %land.lhs.true254.i
  call void @__sanitizer_cov_trace_pc() #15
  %277 = ptrtoint ptr %arrayidx93.i to i32
  call void @__asan_store1_noabort(i32 %277)
  store i8 1, ptr %arrayidx93.i, align 4
  br label %vega10_init_dpm_defaults.exit

vega10_init_dpm_defaults.exit:                    ; preds = %if.then260.i, %land.lhs.true254.i.vega10_init_dpm_defaults.exit_crit_edge, %if.end241.i.vega10_init_dpm_defaults.exit_crit_edge
  %call265.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 88, ptr noundef nonnull %top32.i) #13
  %call266.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 89, ptr noundef nonnull %bottom32.i) #13
  %278 = ptrtoint ptr %bottom32.i to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %bottom32.i, align 4
  %conv267.i = zext i32 %279 to i64
  %shl268.i = shl nuw i64 %conv267.i, 32
  %280 = ptrtoint ptr %top32.i to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load i32, ptr %top32.i, align 4
  %conv269.i = zext i32 %281 to i64
  %or.i = or i64 %shl268.i, %conv269.i
  %unique_id.i = getelementptr inbounds %struct.amdgpu_device, ptr %96, i32 0, i32 153
  %282 = ptrtoint ptr %unique_id.i to i32
  call void @__asan_store8_noabort(i32 %282)
  store i64 %or.i, ptr %unique_id.i, align 8
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %bottom32.i) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %top32.i) #13
  %283 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load ptr, ptr %pptable.i, align 4
  %mm_dep_table.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 7
  %285 = ptrtoint ptr %mm_dep_table.i.i to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load ptr, ptr %mm_dep_table.i.i, align 4
  %vdd_dep_on_mclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 1
  %287 = ptrtoint ptr %vdd_dep_on_mclk.i.i to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load ptr, ptr %vdd_dep_on_mclk.i.i, align 4
  %vdd_dep_on_phyclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 6
  %vdd_dep_on_dispclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 5
  %vdd_dep_on_pixclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 4
  %vdd_dep_on_dcefclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 3
  %vdd_dep_on_socclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 2
  %vddc_lookup_table.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 18
  br label %for.body.i.i

for.cond19.preheader.i.i:                         ; preds = %for.end.i.i
  %289 = ptrtoint ptr %286 to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load i32, ptr %286, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %290)
  %cmp225.not.i.i = icmp eq i32 %290, 0
  br i1 %cmp225.not.i.i, label %for.cond19.preheader.i.i.for.cond40.preheader.i.i_crit_edge, label %for.cond19.preheader.i.i.for.body24.i.i_crit_edge

for.cond19.preheader.i.i.for.body24.i.i_crit_edge: ; preds = %for.cond19.preheader.i.i
  br label %for.body24.i.i

for.cond19.preheader.i.i.for.cond40.preheader.i.i_crit_edge: ; preds = %for.cond19.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond40.preheader.i.i

for.body.i.i:                                     ; preds = %for.end.i.i.for.body.i.i_crit_edge, %vega10_init_dpm_defaults.exit
  %i.04.i.i = phi i32 [ 0, %vega10_init_dpm_defaults.exit ], [ %inc17.i.i, %for.end.i.i.for.body.i.i_crit_edge ]
  %291 = zext i32 %i.04.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %291, ptr @__sancov_gen_cov_switch_values.484)
  switch i32 %i.04.i.i, label %for.body.i.i.sw.epilog.i.i_crit_edge [
    i32 0, label %for.body.i.i.sw.epilog.sink.split.i.i_crit_edge
    i32 1, label %sw.bb1.i.i
    i32 2, label %sw.bb2.i.i
    i32 3, label %sw.bb3.i.i
    i32 4, label %sw.bb4.i.i
    i32 5, label %sw.bb5.i.i
  ]

for.body.i.i.sw.epilog.sink.split.i.i_crit_edge:  ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog.sink.split.i.i

for.body.i.i.sw.epilog.i.i_crit_edge:             ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog.i.i

sw.bb1.i.i:                                       ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog.sink.split.i.i

sw.bb2.i.i:                                       ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog.sink.split.i.i

sw.bb3.i.i:                                       ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog.sink.split.i.i

sw.bb4.i.i:                                       ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog.sink.split.i.i

sw.bb5.i.i:                                       ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog.sink.split.i.i

sw.epilog.sink.split.i.i:                         ; preds = %sw.bb5.i.i, %sw.bb4.i.i, %sw.bb3.i.i, %sw.bb2.i.i, %sw.bb1.i.i, %for.body.i.i.sw.epilog.sink.split.i.i_crit_edge
  %vdd_dep_on_phyclk.sink.i.i = phi ptr [ %vdd_dep_on_phyclk.i.i, %sw.bb5.i.i ], [ %vdd_dep_on_dispclk.i.i, %sw.bb4.i.i ], [ %vdd_dep_on_pixclk.i.i, %sw.bb3.i.i ], [ %vdd_dep_on_dcefclk.i.i, %sw.bb2.i.i ], [ %284, %sw.bb1.i.i ], [ %vdd_dep_on_socclk.i.i, %for.body.i.i.sw.epilog.sink.split.i.i_crit_edge ]
  %292 = ptrtoint ptr %vdd_dep_on_phyclk.sink.i.i to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load ptr, ptr %vdd_dep_on_phyclk.sink.i.i, align 4
  br label %sw.epilog.i.i

sw.epilog.i.i:                                    ; preds = %sw.epilog.sink.split.i.i, %for.body.i.i.sw.epilog.i.i_crit_edge
  %vdt.0.i.i = phi ptr [ inttoptr (i32 -1 to ptr), %for.body.i.i.sw.epilog.i.i_crit_edge ], [ %293, %sw.epilog.sink.split.i.i ]
  %294 = ptrtoint ptr %vdt.0.i.i to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load i32, ptr %vdt.0.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %295)
  %cmp71.not.i.i = icmp eq i32 %295, 0
  br i1 %cmp71.not.i.i, label %sw.epilog.i.i.for.end.i.i_crit_edge, label %sw.epilog.i.i.for.body9.i.i_crit_edge

sw.epilog.i.i.for.body9.i.i_crit_edge:            ; preds = %sw.epilog.i.i
  br label %for.body9.i.i

sw.epilog.i.i.for.end.i.i_crit_edge:              ; preds = %sw.epilog.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i.i

for.body9.i.i:                                    ; preds = %for.body9.i.i.for.body9.i.i_crit_edge, %sw.epilog.i.i.for.body9.i.i_crit_edge
  %conv3.i.i = phi i32 [ %conv.i.i, %for.body9.i.i.for.body9.i.i_crit_edge ], [ 0, %sw.epilog.i.i.for.body9.i.i_crit_edge ]
  %entry_id.02.i.i = phi i8 [ %inc.i.i, %for.body9.i.i.for.body9.i.i_crit_edge ], [ 0, %sw.epilog.i.i.for.body9.i.i_crit_edge ]
  %vddInd.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %vdt.0.i.i, i32 0, i32 1, i32 %conv3.i.i, i32 1
  %296 = ptrtoint ptr %vddInd.i.i to i32
  call void @__asan_load1_noabort(i32 %296)
  %297 = load i8, ptr %vddInd.i.i, align 4
  %298 = ptrtoint ptr %vddc_lookup_table.i.i to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %vddc_lookup_table.i.i, align 4
  %idxprom11.i.i = zext i8 %297 to i32
  %us_vdd.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %299, i32 0, i32 1, i32 %idxprom11.i.i, i32 1
  %300 = ptrtoint ptr %us_vdd.i.i to i32
  call void @__asan_load2_noabort(i32 %300)
  %301 = load i16, ptr %us_vdd.i.i, align 2
  %vddc.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %vdt.0.i.i, i32 0, i32 1, i32 %conv3.i.i, i32 5
  %302 = ptrtoint ptr %vddc.i.i to i32
  call void @__asan_store2_noabort(i32 %302)
  store i16 %301, ptr %vddc.i.i, align 2
  %inc.i.i = add i8 %entry_id.02.i.i, 1
  %conv.i.i = zext i8 %inc.i.i to i32
  %303 = ptrtoint ptr %vdt.0.i.i to i32
  call void @__asan_load4_noabort(i32 %303)
  %304 = load i32, ptr %vdt.0.i.i, align 4
  %cmp7.i.i = icmp ugt i32 %304, %conv.i.i
  br i1 %cmp7.i.i, label %for.body9.i.i.for.body9.i.i_crit_edge, label %for.body9.i.i.for.end.i.i_crit_edge

for.body9.i.i.for.end.i.i_crit_edge:              ; preds = %for.body9.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i.i

for.body9.i.i.for.body9.i.i_crit_edge:            ; preds = %for.body9.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body9.i.i

for.end.i.i:                                      ; preds = %for.body9.i.i.for.end.i.i_crit_edge, %sw.epilog.i.i.for.end.i.i_crit_edge
  %inc17.i.i = add nuw nsw i32 %i.04.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc17.i.i, 6
  br i1 %exitcond.not.i.i, label %for.cond19.preheader.i.i, label %for.end.i.i.for.body.i.i_crit_edge

for.end.i.i.for.body.i.i_crit_edge:               ; preds = %for.end.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i.i

for.cond40.preheader.i.i:                         ; preds = %for.body24.i.i.for.cond40.preheader.i.i_crit_edge, %for.cond19.preheader.i.i.for.cond40.preheader.i.i_crit_edge
  %305 = ptrtoint ptr %288 to i32
  call void @__asan_load4_noabort(i32 %305)
  %306 = load i32, ptr %288, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %306)
  %cmp438.not.i.i = icmp eq i32 %306, 0
  br i1 %cmp438.not.i.i, label %for.cond40.preheader.i.i.vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge, label %for.body45.lr.ph.i.i

for.cond40.preheader.i.i.vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge: ; preds = %for.cond40.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i

for.body45.lr.ph.i.i:                             ; preds = %for.cond40.preheader.i.i
  %vddci_lookup_table.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 21
  %vddmem_lookup_table.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %284, i32 0, i32 20
  br label %for.body45.i.i

for.body24.i.i:                                   ; preds = %for.body24.i.i.for.body24.i.i_crit_edge, %for.cond19.preheader.i.i.for.body24.i.i_crit_edge
  %conv207.i.i = phi i32 [ %conv20.i.i, %for.body24.i.i.for.body24.i.i_crit_edge ], [ 0, %for.cond19.preheader.i.i.for.body24.i.i_crit_edge ]
  %entry_id.16.i.i = phi i8 [ %inc38.i.i, %for.body24.i.i.for.body24.i.i_crit_edge ], [ 0, %for.cond19.preheader.i.i.for.body24.i.i_crit_edge ]
  %vddcInd.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %286, i32 0, i32 1, i32 %conv207.i.i, i32 5
  %307 = ptrtoint ptr %vddcInd.i.i to i32
  call void @__asan_load1_noabort(i32 %307)
  %308 = load i8, ptr %vddcInd.i.i, align 4
  %309 = ptrtoint ptr %vddc_lookup_table.i.i to i32
  call void @__asan_load4_noabort(i32 %309)
  %310 = load ptr, ptr %vddc_lookup_table.i.i, align 4
  %idxprom30.i.i = zext i8 %308 to i32
  %us_vdd32.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %310, i32 0, i32 1, i32 %idxprom30.i.i, i32 1
  %311 = ptrtoint ptr %us_vdd32.i.i to i32
  call void @__asan_load2_noabort(i32 %311)
  %312 = load i16, ptr %us_vdd32.i.i, align 2
  %vddc36.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %286, i32 0, i32 1, i32 %conv207.i.i, i32 7
  %313 = ptrtoint ptr %vddc36.i.i to i32
  call void @__asan_store2_noabort(i32 %313)
  store i16 %312, ptr %vddc36.i.i, align 4
  %inc38.i.i = add i8 %entry_id.16.i.i, 1
  %conv20.i.i = zext i8 %inc38.i.i to i32
  %cmp22.i.i = icmp ugt i32 %290, %conv20.i.i
  br i1 %cmp22.i.i, label %for.body24.i.i.for.body24.i.i_crit_edge, label %for.body24.i.i.for.cond40.preheader.i.i_crit_edge

for.body24.i.i.for.cond40.preheader.i.i_crit_edge: ; preds = %for.body24.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond40.preheader.i.i

for.body24.i.i.for.body24.i.i_crit_edge:          ; preds = %for.body24.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body24.i.i

for.body45.i.i:                                   ; preds = %for.body45.i.i.for.body45.i.i_crit_edge, %for.body45.lr.ph.i.i
  %conv4110.i.i = phi i32 [ 0, %for.body45.lr.ph.i.i ], [ %conv41.i.i, %for.body45.i.i.for.body45.i.i_crit_edge ]
  %entry_id.29.i.i = phi i8 [ 0, %for.body45.lr.ph.i.i ], [ %inc80.i.i, %for.body45.i.i.for.body45.i.i_crit_edge ]
  %vddInd49.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %288, i32 0, i32 1, i32 %conv4110.i.i, i32 1
  %314 = ptrtoint ptr %vddInd49.i.i to i32
  call void @__asan_load1_noabort(i32 %314)
  %315 = load i8, ptr %vddInd49.i.i, align 4
  %316 = ptrtoint ptr %vddc_lookup_table.i.i to i32
  call void @__asan_load4_noabort(i32 %316)
  %317 = load ptr, ptr %vddc_lookup_table.i.i, align 4
  %idxprom52.i.i = zext i8 %315 to i32
  %us_vdd54.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %317, i32 0, i32 1, i32 %idxprom52.i.i, i32 1
  %318 = ptrtoint ptr %us_vdd54.i.i to i32
  call void @__asan_load2_noabort(i32 %318)
  %319 = load i16, ptr %us_vdd54.i.i, align 2
  %vddc58.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %288, i32 0, i32 1, i32 %conv4110.i.i, i32 5
  %320 = ptrtoint ptr %vddc58.i.i to i32
  call void @__asan_store2_noabort(i32 %320)
  store i16 %319, ptr %vddc58.i.i, align 2
  %vddciInd.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %288, i32 0, i32 1, i32 %conv4110.i.i, i32 2
  %321 = ptrtoint ptr %vddciInd.i.i to i32
  call void @__asan_load1_noabort(i32 %321)
  %322 = load i8, ptr %vddciInd.i.i, align 1
  %323 = ptrtoint ptr %vddci_lookup_table.i.i to i32
  call void @__asan_load4_noabort(i32 %323)
  %324 = load ptr, ptr %vddci_lookup_table.i.i, align 4
  %idxprom63.i.i = zext i8 %322 to i32
  %us_vdd65.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %324, i32 0, i32 1, i32 %idxprom63.i.i, i32 1
  %325 = ptrtoint ptr %us_vdd65.i.i to i32
  call void @__asan_load2_noabort(i32 %325)
  %326 = load i16, ptr %us_vdd65.i.i, align 2
  %vddci.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %288, i32 0, i32 1, i32 %conv4110.i.i, i32 7
  %327 = ptrtoint ptr %vddci.i.i to i32
  call void @__asan_store2_noabort(i32 %327)
  store i16 %326, ptr %vddci.i.i, align 2
  %mvddInd.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %288, i32 0, i32 1, i32 %conv4110.i.i, i32 3
  %328 = ptrtoint ptr %mvddInd.i.i to i32
  call void @__asan_load1_noabort(i32 %328)
  %329 = load i8, ptr %mvddInd.i.i, align 2
  %330 = ptrtoint ptr %vddmem_lookup_table.i.i to i32
  call void @__asan_load4_noabort(i32 %330)
  %331 = load ptr, ptr %vddmem_lookup_table.i.i, align 4
  %idxprom73.i.i = zext i8 %329 to i32
  %us_vdd75.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %331, i32 0, i32 1, i32 %idxprom73.i.i, i32 1
  %332 = ptrtoint ptr %us_vdd75.i.i to i32
  call void @__asan_load2_noabort(i32 %332)
  %333 = load i16, ptr %us_vdd75.i.i, align 2
  %mvdd.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %288, i32 0, i32 1, i32 %conv4110.i.i, i32 8
  %334 = ptrtoint ptr %mvdd.i.i to i32
  call void @__asan_store2_noabort(i32 %334)
  store i16 %333, ptr %mvdd.i.i, align 4
  %inc80.i.i = add i8 %entry_id.29.i.i, 1
  %conv41.i.i = zext i8 %inc80.i.i to i32
  %cmp43.i.i = icmp ugt i32 %306, %conv41.i.i
  br i1 %cmp43.i.i, label %for.body45.i.i.for.body45.i.i_crit_edge, label %for.body45.i.i.vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge

for.body45.i.i.vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge: ; preds = %for.body45.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i

for.body45.i.i.for.body45.i.i_crit_edge:          ; preds = %for.body45.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body45.i.i

vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i: ; preds = %for.body45.i.i.vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge, %for.cond40.preheader.i.i.vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i_crit_edge
  %335 = ptrtoint ptr %vddc_lookup_table.i.i to i32
  call void @__asan_load4_noabort(i32 %335)
  %336 = load ptr, ptr %vddc_lookup_table.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %336, null
  br i1 %tobool.not.i.i, label %vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i.if.then.i.i_crit_edge, label %land.lhs.true.i.i

vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i.if.then.i.i_crit_edge: ; preds = %vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i.i

land.lhs.true.i.i:                                ; preds = %vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i
  %337 = ptrtoint ptr %336 to i32
  call void @__asan_load4_noabort(i32 %337)
  %338 = load i32, ptr %336, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %338)
  %tobool1.not.i.i = icmp eq i32 %338, 0
  br i1 %tobool1.not.i.i, label %land.lhs.true.i.i.if.then.i.i_crit_edge, label %for.cond.preheader.i.i

land.lhs.true.i.i.if.then.i.i_crit_edge:          ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i.i

for.cond.preheader.i.i:                           ; preds = %land.lhs.true.i.i
  %sub.i.i = add i32 %338, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub.i.i)
  %cmp2.not.i.i = icmp eq i32 %sub.i.i, 0
  br i1 %cmp2.not.i.i, label %for.cond.preheader.i.i.vega10_complete_dependency_tables.exit_crit_edge, label %for.cond.preheader.i.i.for.body.i2.i_crit_edge

for.cond.preheader.i.i.for.body.i2.i_crit_edge:   ; preds = %for.cond.preheader.i.i
  br label %for.body.i2.i

for.cond.preheader.i.i.vega10_complete_dependency_tables.exit_crit_edge: ; preds = %for.cond.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_complete_dependency_tables.exit

if.then.i.i:                                      ; preds = %land.lhs.true.i.i.if.then.i.i_crit_edge, %vega10_patch_voltage_dependency_tables_with_lookup_table.exit.i.if.then.i.i_crit_edge
  %call.i.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_sort_lookup_table._rs, ptr noundef nonnull @__func__.vega10_sort_lookup_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool2.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool2.not.i.i, label %if.then.i.i.vega10_complete_dependency_tables.exit_crit_edge, label %do.end.i.i

if.then.i.i.vega10_complete_dependency_tables.exit_crit_edge: ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_complete_dependency_tables.exit

do.end.i.i:                                       ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.9) #16
  br label %vega10_complete_dependency_tables.exit

for.cond.loopexit.i.i:                            ; preds = %for.inc.i.i
  %exitcond.not.i1.i = icmp eq i32 %add.i.i, %sub.i.i
  br i1 %exitcond.not.i1.i, label %for.cond.loopexit.i.i.vega10_complete_dependency_tables.exit_crit_edge, label %for.cond.loopexit.i.i.for.body.i2.i_crit_edge

for.cond.loopexit.i.i.for.body.i2.i_crit_edge:    ; preds = %for.cond.loopexit.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i2.i

for.cond.loopexit.i.i.vega10_complete_dependency_tables.exit_crit_edge: ; preds = %for.cond.loopexit.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_complete_dependency_tables.exit

for.body.i2.i:                                    ; preds = %for.cond.loopexit.i.i.for.body.i2.i_crit_edge, %for.cond.preheader.i.i.for.body.i2.i_crit_edge
  %i.03.i.i = phi i32 [ %add.i.i, %for.cond.loopexit.i.i.for.body.i2.i_crit_edge ], [ 0, %for.cond.preheader.i.i.for.body.i2.i_crit_edge ]
  %add.i.i = add nuw i32 %i.03.i.i, 1
  br label %for.body12.i.i

for.body12.i.i:                                   ; preds = %for.inc.i.i.for.body12.i.i_crit_edge, %for.body.i2.i
  %j.01.i.i = phi i32 [ %add.i.i, %for.body.i2.i ], [ %sub14.i.i, %for.inc.i.i.for.body12.i.i_crit_edge ]
  %us_vdd.i3.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %336, i32 0, i32 1, i32 %j.01.i.i, i32 1
  %339 = ptrtoint ptr %us_vdd.i3.i to i32
  call void @__asan_load2_noabort(i32 %339)
  %340 = load i16, ptr %us_vdd.i3.i, align 2
  %sub14.i.i = add i32 %j.01.i.i, -1
  %us_vdd16.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %336, i32 0, i32 1, i32 %sub14.i.i, i32 1
  %341 = ptrtoint ptr %us_vdd16.i.i to i32
  call void @__asan_load2_noabort(i32 %341)
  %342 = load i16, ptr %us_vdd16.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %340, i16 %342)
  %cmp18.i.i = icmp ult i16 %340, %342
  br i1 %cmp18.i.i, label %do.body21.i.i, label %for.body12.i.i.for.inc.i.i_crit_edge

for.body12.i.i.for.inc.i.i_crit_edge:             ; preds = %for.body12.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i.i

do.body21.i.i:                                    ; preds = %for.body12.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx15.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %336, i32 0, i32 1, i32 %sub14.i.i
  %arrayidx.i.i216 = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %336, i32 0, i32 1, i32 %j.01.i.i
  %343 = ptrtoint ptr %arrayidx15.i.i to i32
  call void @__asan_load2_noabort(i32 %343)
  %__tmp.sroa.0.0.copyload.i.i = load i16, ptr %arrayidx15.i.i, align 2
  %__tmp.sroa.5.0.arrayidx24.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx15.i.i, i32 2
  %344 = ptrtoint ptr %__tmp.sroa.5.0.arrayidx24.sroa_idx.i.i to i32
  call void @__asan_load2_noabort(i32 %344)
  %__tmp.sroa.5.0.copyload.i.i = load i16, ptr %__tmp.sroa.5.0.arrayidx24.sroa_idx.i.i, align 2
  %__tmp.sroa.6.0.arrayidx24.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx15.i.i, i32 4
  %345 = ptrtoint ptr %__tmp.sroa.6.0.arrayidx24.sroa_idx.i.i to i32
  call void @__asan_load2_noabort(i32 %345)
  %__tmp.sroa.6.0.copyload.i.i = load i16, ptr %__tmp.sroa.6.0.arrayidx24.sroa_idx.i.i, align 2
  %__tmp.sroa.7.0.arrayidx24.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx15.i.i, i32 6
  %346 = ptrtoint ptr %__tmp.sroa.7.0.arrayidx24.sroa_idx.i.i to i32
  call void @__asan_load2_noabort(i32 %346)
  %__tmp.sroa.7.0.copyload.i.i = load i16, ptr %__tmp.sroa.7.0.arrayidx24.sroa_idx.i.i, align 2
  %__tmp.sroa.8.0.arrayidx24.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx15.i.i, i32 8
  %347 = ptrtoint ptr %__tmp.sroa.8.0.arrayidx24.sroa_idx.i.i to i32
  call void @__asan_load2_noabort(i32 %347)
  %__tmp.sroa.8.0.copyload.i.i = load i16, ptr %__tmp.sroa.8.0.arrayidx24.sroa_idx.i.i, align 2
  %348 = call ptr @memcpy(ptr %arrayidx15.i.i, ptr %arrayidx.i.i216, i32 10)
  %349 = ptrtoint ptr %arrayidx.i.i216 to i32
  call void @__asan_store2_noabort(i32 %349)
  store i16 %__tmp.sroa.0.0.copyload.i.i, ptr %arrayidx.i.i216, align 2
  %__tmp.sroa.5.0.arrayidx31.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx.i.i216, i32 2
  %350 = ptrtoint ptr %__tmp.sroa.5.0.arrayidx31.sroa_idx.i.i to i32
  call void @__asan_store2_noabort(i32 %350)
  store i16 %__tmp.sroa.5.0.copyload.i.i, ptr %__tmp.sroa.5.0.arrayidx31.sroa_idx.i.i, align 2
  %__tmp.sroa.6.0.arrayidx31.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx.i.i216, i32 4
  %351 = ptrtoint ptr %__tmp.sroa.6.0.arrayidx31.sroa_idx.i.i to i32
  call void @__asan_store2_noabort(i32 %351)
  store i16 %__tmp.sroa.6.0.copyload.i.i, ptr %__tmp.sroa.6.0.arrayidx31.sroa_idx.i.i, align 2
  %__tmp.sroa.7.0.arrayidx31.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx.i.i216, i32 6
  %352 = ptrtoint ptr %__tmp.sroa.7.0.arrayidx31.sroa_idx.i.i to i32
  call void @__asan_store2_noabort(i32 %352)
  store i16 %__tmp.sroa.7.0.copyload.i.i, ptr %__tmp.sroa.7.0.arrayidx31.sroa_idx.i.i, align 2
  %__tmp.sroa.8.0.arrayidx31.sroa_idx.i.i = getelementptr inbounds i8, ptr %arrayidx.i.i216, i32 8
  %353 = ptrtoint ptr %__tmp.sroa.8.0.arrayidx31.sroa_idx.i.i to i32
  call void @__asan_store2_noabort(i32 %353)
  store i16 %__tmp.sroa.8.0.copyload.i.i, ptr %__tmp.sroa.8.0.arrayidx31.sroa_idx.i.i, align 2
  br label %for.inc.i.i

for.inc.i.i:                                      ; preds = %do.body21.i.i, %for.body12.i.i.for.inc.i.i_crit_edge
  %cmp11.not.i.i = icmp eq i32 %sub14.i.i, 0
  br i1 %cmp11.not.i.i, label %for.cond.loopexit.i.i, label %for.inc.i.i.for.body12.i.i_crit_edge

for.inc.i.i.for.body12.i.i_crit_edge:             ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body12.i.i

vega10_complete_dependency_tables.exit:           ; preds = %for.cond.loopexit.i.i.vega10_complete_dependency_tables.exit_crit_edge, %do.end.i.i, %if.then.i.i.vega10_complete_dependency_tables.exit_crit_edge, %for.cond.preheader.i.i.vega10_complete_dependency_tables.exit_crit_edge
  %354 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %354)
  %355 = load ptr, ptr %pptable.i, align 4
  %vdd_dep_on_socclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %355, i32 0, i32 2
  %356 = ptrtoint ptr %vdd_dep_on_socclk.i to i32
  call void @__asan_load4_noabort(i32 %356)
  %357 = load ptr, ptr %vdd_dep_on_socclk.i, align 4
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %355, i32 0, i32 1
  %358 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %358)
  %359 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %tobool.not.i218 = icmp eq ptr %357, null
  br i1 %tobool.not.i218, label %if.then.i219, label %do.body8.i

if.then.i219:                                     ; preds = %vega10_complete_dependency_tables.exit
  %call.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_set_private_data_based_on_pptable._rs, ptr noundef nonnull @__func__.vega10_set_private_data_based_on_pptable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool1.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool1.not.i, label %if.then.i219.vega10_set_private_data_based_on_pptable.exit_crit_edge, label %do.end.i

if.then.i219.vega10_set_private_data_based_on_pptable.exit_crit_edge: ; preds = %if.then.i219
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_set_private_data_based_on_pptable.exit

do.end.i:                                         ; preds = %if.then.i219
  call void @__sanitizer_cov_trace_pc() #15
  %call4.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.10) #16
  br label %vega10_set_private_data_based_on_pptable.exit

do.body8.i:                                       ; preds = %vega10_complete_dependency_tables.exit
  %360 = ptrtoint ptr %357 to i32
  call void @__asan_load4_noabort(i32 %360)
  %361 = load i32, ptr %357, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %361)
  %cmp.not.i = icmp eq i32 %361, 0
  br i1 %cmp.not.i, label %if.then9.i, label %do.body22.i

if.then9.i:                                       ; preds = %do.body8.i
  %call10.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_set_private_data_based_on_pptable._rs.11, ptr noundef nonnull @__func__.vega10_set_private_data_based_on_pptable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10.i)
  %tobool11.not.i = icmp eq i32 %call10.i, 0
  br i1 %tobool11.not.i, label %if.then9.i.vega10_set_private_data_based_on_pptable.exit_crit_edge, label %do.end15.i

if.then9.i.vega10_set_private_data_based_on_pptable.exit_crit_edge: ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_set_private_data_based_on_pptable.exit

do.end15.i:                                       ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #15
  %call17.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.14) #16
  br label %vega10_set_private_data_based_on_pptable.exit

do.body22.i:                                      ; preds = %do.body8.i
  %tobool23.not.i = icmp eq ptr %359, null
  br i1 %tobool23.not.i, label %if.then24.i, label %do.body37.i

if.then24.i:                                      ; preds = %do.body22.i
  %call25.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_set_private_data_based_on_pptable._rs.15, ptr noundef nonnull @__func__.vega10_set_private_data_based_on_pptable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25.i)
  %tobool26.not.i = icmp eq i32 %call25.i, 0
  br i1 %tobool26.not.i, label %if.then24.i.vega10_set_private_data_based_on_pptable.exit_crit_edge, label %do.end30.i

if.then24.i.vega10_set_private_data_based_on_pptable.exit_crit_edge: ; preds = %if.then24.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_set_private_data_based_on_pptable.exit

do.end30.i:                                       ; preds = %if.then24.i
  call void @__sanitizer_cov_trace_pc() #15
  %call32.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.18) #16
  br label %vega10_set_private_data_based_on_pptable.exit

do.body37.i:                                      ; preds = %do.body22.i
  %362 = ptrtoint ptr %359 to i32
  call void @__asan_load4_noabort(i32 %362)
  %363 = load i32, ptr %359, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %363)
  %cmp39.not.i = icmp eq i32 %363, 0
  br i1 %cmp39.not.i, label %if.then40.i, label %do.end52.i

if.then40.i:                                      ; preds = %do.body37.i
  %call41.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_set_private_data_based_on_pptable._rs.19, ptr noundef nonnull @__func__.vega10_set_private_data_based_on_pptable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call41.i)
  %tobool42.not.i = icmp eq i32 %call41.i, 0
  br i1 %tobool42.not.i, label %if.then40.i.vega10_set_private_data_based_on_pptable.exit_crit_edge, label %do.end46.i

if.then40.i.vega10_set_private_data_based_on_pptable.exit_crit_edge: ; preds = %if.then40.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_set_private_data_based_on_pptable.exit

do.end46.i:                                       ; preds = %if.then40.i
  call void @__sanitizer_cov_trace_pc() #15
  %call48.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.22) #16
  br label %vega10_set_private_data_based_on_pptable.exit

do.end52.i:                                       ; preds = %do.body37.i
  call void @__sanitizer_cov_trace_pc() #15
  %sub.i = add i32 %361, -1
  %arrayidx.i220 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %357, i32 0, i32 1, i32 %sub.i
  %364 = ptrtoint ptr %arrayidx.i220 to i32
  call void @__asan_load4_noabort(i32 %364)
  %365 = load i32, ptr %arrayidx.i220, align 4
  %max_clock_voltage_on_ac.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %355, i32 0, i32 14
  %366 = ptrtoint ptr %max_clock_voltage_on_ac.i to i32
  call void @__asan_store4_noabort(i32 %366)
  store i32 %365, ptr %max_clock_voltage_on_ac.i, align 4
  %367 = ptrtoint ptr %359 to i32
  call void @__asan_load4_noabort(i32 %367)
  %368 = load i32, ptr %359, align 4
  %sub56.i = add i32 %368, -1
  %arrayidx57.i221 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %359, i32 0, i32 1, i32 %sub56.i
  %369 = ptrtoint ptr %arrayidx57.i221 to i32
  call void @__asan_load4_noabort(i32 %369)
  %370 = load i32, ptr %arrayidx57.i221, align 4
  %mclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %355, i32 0, i32 14, i32 1
  %371 = ptrtoint ptr %mclk.i to i32
  call void @__asan_store4_noabort(i32 %371)
  store i32 %370, ptr %mclk.i, align 4
  %372 = ptrtoint ptr %357 to i32
  call void @__asan_load4_noabort(i32 %372)
  %373 = load i32, ptr %357, align 4
  %sub62.i = add i32 %373, -1
  %vddc.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %357, i32 0, i32 1, i32 %sub62.i, i32 5
  %374 = ptrtoint ptr %vddc.i to i32
  call void @__asan_load2_noabort(i32 %374)
  %375 = load i16, ptr %vddc.i, align 2
  %vddc65.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %355, i32 0, i32 14, i32 3
  %376 = ptrtoint ptr %vddc65.i to i32
  call void @__asan_store2_noabort(i32 %376)
  store i16 %375, ptr %vddc65.i, align 4
  %377 = load i32, ptr %359, align 4
  %sub68.i = add i32 %377, -1
  %vddci.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %359, i32 0, i32 1, i32 %sub68.i, i32 7
  %378 = ptrtoint ptr %vddci.i to i32
  call void @__asan_load2_noabort(i32 %378)
  %379 = load i16, ptr %vddci.i, align 2
  %vddci71.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %355, i32 0, i32 14, i32 4
  %380 = ptrtoint ptr %vddci71.i to i32
  call void @__asan_store2_noabort(i32 %380)
  store i16 %379, ptr %vddci71.i, align 2
  %max_clock_voltage_on_ac74.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8
  %381 = ptrtoint ptr %max_clock_voltage_on_ac74.i to i32
  call void @__asan_store4_noabort(i32 %381)
  store i32 %365, ptr %max_clock_voltage_on_ac74.i, align 4
  %382 = load i32, ptr %mclk.i, align 4
  %mclk80.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 1
  %383 = ptrtoint ptr %mclk80.i to i32
  call void @__asan_store4_noabort(i32 %383)
  store i32 %382, ptr %mclk80.i, align 4
  %384 = load i16, ptr %vddc65.i, align 4
  %vddc85.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 3
  %385 = ptrtoint ptr %vddc85.i to i32
  call void @__asan_store2_noabort(i32 %385)
  store i16 %384, ptr %vddc85.i, align 4
  %386 = load i16, ptr %vddci71.i, align 2
  %vddci90.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 4
  %387 = ptrtoint ptr %vddci90.i to i32
  call void @__asan_store2_noabort(i32 %387)
  store i16 %386, ptr %vddci90.i, align 2
  br label %vega10_set_private_data_based_on_pptable.exit

vega10_set_private_data_based_on_pptable.exit:    ; preds = %do.end52.i, %do.end46.i, %if.then40.i.vega10_set_private_data_based_on_pptable.exit_crit_edge, %do.end30.i, %if.then24.i.vega10_set_private_data_based_on_pptable.exit_crit_edge, %do.end15.i, %if.then9.i.vega10_set_private_data_based_on_pptable.exit_crit_edge, %do.end.i, %if.then.i219.vega10_set_private_data_based_on_pptable.exit_crit_edge
  %is_tlu_enabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 20
  %388 = ptrtoint ptr %is_tlu_enabled to i32
  call void @__asan_store1_noabort(i32 %388)
  store i8 0, ptr %is_tlu_enabled, align 1
  %hardwareActivityPerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 4
  %389 = ptrtoint ptr %hardwareActivityPerformanceLevels to i32
  call void @__asan_store4_noabort(i32 %389)
  store i32 2, ptr %hardwareActivityPerformanceLevels, align 4
  %hardwarePerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 9
  %390 = ptrtoint ptr %hardwarePerformanceLevels to i32
  call void @__asan_store4_noabort(i32 %390)
  store i32 2, ptr %hardwarePerformanceLevels, align 4
  %minimumClocksReductionPercentage = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 5
  %391 = ptrtoint ptr %minimumClocksReductionPercentage to i32
  call void @__asan_store4_noabort(i32 %391)
  store i32 50, ptr %minimumClocksReductionPercentage, align 4
  %vbiosInterruptId = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 1
  %392 = ptrtoint ptr %vbiosInterruptId to i32
  call void @__asan_store4_noabort(i32 %392)
  store i32 536871936, ptr %vbiosInterruptId, align 4
  %clockStep = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 3
  %393 = ptrtoint ptr %clockStep to i32
  call void @__asan_store4_noabort(i32 %393)
  store i32 500, ptr %clockStep, align 4
  %memoryClock = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 3, i32 1
  %394 = ptrtoint ptr %memoryClock to i32
  call void @__asan_store4_noabort(i32 %394)
  store i32 500, ptr %memoryClock, align 4
  %number = getelementptr inbounds %struct.amdgpu_device, ptr %2, i32 0, i32 106, i32 48, i32 5
  %395 = ptrtoint ptr %number to i32
  call void @__asan_load4_noabort(i32 %395)
  %396 = load i32, ptr %number, align 4
  %total_active_cus = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 22
  %397 = ptrtoint ptr %total_active_cus to i32
  call void @__asan_store4_noabort(i32 %397)
  store i32 %396, ptr %total_active_cus, align 8
  %not_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %398 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %398)
  %399 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %399)
  %tobool58.not = icmp eq i8 %399, 0
  br i1 %tobool58.not, label %vega10_set_private_data_based_on_pptable.exit.cleanup_crit_edge, label %if.end60

vega10_set_private_data_based_on_pptable.exit.cleanup_crit_edge: ; preds = %vega10_set_private_data_based_on_pptable.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end60:                                         ; preds = %vega10_set_private_data_based_on_pptable.exit
  %usMaxFanRPM = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 21
  %400 = ptrtoint ptr %usMaxFanRPM to i32
  call void @__asan_load2_noabort(i32 %400)
  %401 = load i16, ptr %usMaxFanRPM, align 2
  %conv61 = zext i16 %401 to i32
  %odn_fan_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 16
  %402 = ptrtoint ptr %odn_fan_table to i32
  call void @__asan_store4_noabort(i32 %402)
  store i32 %conv61, ptr %odn_fan_table, align 8
  %ucTargetTemperature = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 27
  %403 = ptrtoint ptr %ucTargetTemperature to i32
  call void @__asan_load1_noabort(i32 %403)
  %404 = load i8, ptr %ucTargetTemperature, align 4
  %conv64 = zext i8 %404 to i32
  %target_temperature = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 16, i32 1
  %405 = ptrtoint ptr %target_temperature to i32
  call void @__asan_store4_noabort(i32 %405)
  store i32 %conv64, ptr %target_temperature, align 4
  %ulMinFanSCLKAcousticLimit = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 26
  %406 = ptrtoint ptr %ulMinFanSCLKAcousticLimit to i32
  call void @__asan_load4_noabort(i32 %406)
  %407 = load i32, ptr %ulMinFanSCLKAcousticLimit, align 4
  %min_performance_clock = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 16, i32 2
  %408 = ptrtoint ptr %min_performance_clock to i32
  call void @__asan_store4_noabort(i32 %408)
  store i32 %407, ptr %min_performance_clock, align 8
  %usFanPWMMinLimit = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 5, i32 10
  %409 = ptrtoint ptr %usFanPWMMinLimit to i32
  call void @__asan_load2_noabort(i32 %409)
  %410 = load i16, ptr %usFanPWMMinLimit, align 4
  %conv71 = zext i16 %410 to i32
  %ulMaxRPM = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 34, i32 4, i32 3
  %411 = ptrtoint ptr %ulMaxRPM to i32
  call void @__asan_load4_noabort(i32 %411)
  %412 = load i32, ptr %ulMaxRPM, align 4
  %mul = mul i32 %412, %conv71
  %div = udiv i32 %mul, 100
  %min_fan_limit = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 16, i32 3
  %413 = ptrtoint ptr %min_fan_limit to i32
  call void @__asan_store4_noabort(i32 %413)
  store i32 %div, ptr %min_fan_limit, align 4
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %2, i32 0, i32 132
  %414 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %414)
  %415 = load i32, ptr %virt, align 8
  %and74 = and i32 %415, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and74)
  %tobool75.not = icmp eq i32 %and74, 0
  br i1 %tobool75.not, label %if.end60.cond.false_crit_edge, label %land.lhs.true

if.end60.cond.false_crit_edge:                    ; preds = %if.end60
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false

land.lhs.true:                                    ; preds = %if.end60
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %2, i32 0, i32 106, i32 2, i32 15
  %416 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load ptr, ptr %funcs, align 4
  %tobool77.not = icmp eq ptr %417, null
  br i1 %tobool77.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true78

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false

land.lhs.true78:                                  ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %417, i32 0, i32 13
  %418 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load ptr, ptr %sriov_rreg, align 4
  %tobool82.not = icmp eq ptr %419, null
  br i1 %tobool82.not, label %land.lhs.true78.cond.false_crit_edge, label %cond.true

land.lhs.true78.cond.false_crit_edge:             ; preds = %land.lhs.true78
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true78
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx87 = getelementptr %struct.amdgpu_device, ptr %2, i32 0, i32 130, i32 19
  %420 = ptrtoint ptr %arrayidx87 to i32
  call void @__asan_load4_noabort(i32 %420)
  %421 = load ptr, ptr %arrayidx87, align 8
  %422 = ptrtoint ptr %421 to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load i32, ptr %421, align 4
  %add = add i32 %423, 68
  %call90 = call i32 %419(ptr noundef %2, i32 noundef %add, i32 noundef 0, i32 noundef 19) #13
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true78.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.end60.cond.false_crit_edge
  %arrayidx92 = getelementptr %struct.amdgpu_device, ptr %2, i32 0, i32 130, i32 19
  %424 = ptrtoint ptr %arrayidx92 to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %arrayidx92, align 8
  %426 = ptrtoint ptr %425 to i32
  call void @__asan_load4_noabort(i32 %426)
  %427 = load i32, ptr %425, align 4
  %add95 = add i32 %427, 68
  %call96 = call i32 @amdgpu_device_rreg(ptr noundef %2, i32 noundef %add95, i32 noundef 0) #13
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call90, %cond.true ], [ %call96, %cond.false ]
  %and97 = lshr i32 %cond, 4
  %shr = and i32 %and97, 15
  %mem_channels = getelementptr inbounds %struct.vega10_hwmgr, ptr %call7.i.i, i32 0, i32 52
  %428 = ptrtoint ptr %mem_channels to i32
  call void @__asan_store4_noabort(i32 %428)
  store i32 %shr, ptr %mem_channels, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %shr)
  %cmp100 = icmp ult i32 %shr, 9
  br i1 %cmp100, label %cond.end.cleanup_crit_edge, label %if.then102

cond.end.cleanup_crit_edge:                       ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then102:                                       ; preds = %cond.end
  %call103 = call i32 @___ratelimit(ptr noundef nonnull @vega10_hwmgr_backend_init._rs.5, ptr noundef nonnull @__func__.vega10_hwmgr_backend_init) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call103)
  %tobool104.not = icmp eq i32 %call103, 0
  br i1 %tobool104.not, label %if.then102.cleanup_crit_edge, label %do.end108

if.then102.cleanup_crit_edge:                     ; preds = %if.then102
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end108:                                        ; preds = %if.then102
  call void @__sanitizer_cov_trace_pc() #15
  %call110 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.8) #16
  br label %cleanup

cleanup:                                          ; preds = %do.end108, %if.then102.cleanup_crit_edge, %cond.end.cleanup_crit_edge, %vega10_set_private_data_based_on_pptable.exit.cleanup_crit_edge, %do.end, %if.else.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -12, %entry.cleanup_crit_edge ], [ -1, %do.end ], [ -1, %if.else.cleanup_crit_edge ], [ 0, %vega10_set_private_data_based_on_pptable.exit.cleanup_crit_edge ], [ -22, %do.end108 ], [ -22, %if.then102.cleanup_crit_edge ], [ 0, %cond.end.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 276, ptr nonnull %vol_table) #13
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_hwmgr_backend_fini(ptr nocapture noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %vddc_dep_on_dal_pwrl = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 4
  %0 = ptrtoint ptr %vddc_dep_on_dal_pwrl to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %vddc_dep_on_dal_pwrl, align 4
  tail call void @kfree(ptr noundef %1) #13
  %2 = ptrtoint ptr %vddc_dep_on_dal_pwrl to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr null, ptr %vddc_dep_on_dal_pwrl, align 4
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %3 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %backend, align 4
  tail call void @kfree(ptr noundef %4) #13
  %5 = ptrtoint ptr %backend to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr null, ptr %backend, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_setup_asic_task(ptr noundef %hwmgr) #0 align 64 {
entry:
  %table.i = alloca %struct.pp_atomfwctrl_voltage_table, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %not_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %0 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.return_crit_edge, label %do.body

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

do.body:                                          ; preds = %entry
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend.i, align 4
  %low_sclk_interrupt_threshold.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %3, i32 0, i32 21
  %4 = ptrtoint ptr %low_sclk_interrupt_threshold.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 0, ptr %low_sclk_interrupt_threshold.i, align 4
  %5 = load ptr, ptr %backend.i, align 4
  call void @llvm.lifetime.start.p0(i64 276, ptr nonnull %table.i) #13
  %6 = call ptr @memset(ptr %table.i, i32 255, i32 276)
  %call.i = call i32 @pp_atomfwctrl_get_voltage_table_v4(ptr noundef %hwmgr, i8 noundef zeroext 8, i8 noundef zeroext 0, ptr noundef nonnull %table.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i, label %do.body.vega10_setup_dpm_led_config.exit_crit_edge

do.body.vega10_setup_dpm_led_config.exit_crit_edge: ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_dpm_led_config.exit

if.then.i:                                        ; preds = %do.body
  %mask_low.i = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %table.i, i32 0, i32 1
  %7 = ptrtoint ptr %mask_low.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %mask_low.i, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %if.end11.i.for.body.i_crit_edge, %if.then.i
  %indvars.iv.i = phi i32 [ 0, %if.then.i ], [ %indvars.iv.next.i, %if.end11.i.for.body.i_crit_edge ]
  %tmp.04.i = phi i32 [ %8, %if.then.i ], [ %shr.i, %if.end11.i.for.body.i_crit_edge ]
  %mask.03.i = phi i32 [ 0, %if.then.i ], [ %mask.1.i, %if.end11.i.for.body.i_crit_edge ]
  %j.02.i = phi i8 [ 0, %if.then.i ], [ %j.1.i, %if.end11.i.for.body.i_crit_edge ]
  %and.i = and i32 %tmp.04.i, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool3.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool3.not.i, label %for.body.i.if.end11.i_crit_edge, label %if.then4.i

for.body.i.if.end11.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end11.i

if.then4.i:                                       ; preds = %for.body.i
  %conv6.i = zext i8 %j.02.i to i32
  %mul.i = shl nuw nsw i32 %conv6.i, 3
  %shl.i = shl i32 %indvars.iv.i, %mul.i
  %or.i = or i32 %shl.i, %mask.03.i
  %inc.i = add i8 %j.02.i, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %inc.i)
  %cmp8.i = icmp ugt i8 %inc.i, 2
  br i1 %cmp8.i, label %if.then4.i.vega10_setup_dpm_led_config.exit_crit_edge, label %if.then4.i.if.end11.i_crit_edge

if.then4.i.if.end11.i_crit_edge:                  ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end11.i

if.then4.i.vega10_setup_dpm_led_config.exit_crit_edge: ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_dpm_led_config.exit

if.end11.i:                                       ; preds = %if.then4.i.if.end11.i_crit_edge, %for.body.i.if.end11.i_crit_edge
  %j.1.i = phi i8 [ %inc.i, %if.then4.i.if.end11.i_crit_edge ], [ %j.02.i, %for.body.i.if.end11.i_crit_edge ]
  %mask.1.i = phi i32 [ %or.i, %if.then4.i.if.end11.i_crit_edge ], [ %mask.03.i, %for.body.i.if.end11.i_crit_edge ]
  %shr.i = lshr i32 %tmp.04.i, 1
  %indvars.iv.next.i = add nuw nsw i32 %indvars.iv.i, 1
  %exitcond.not.i = icmp eq i32 %indvars.iv.next.i, 32
  br i1 %exitcond.not.i, label %if.end11.i.vega10_setup_dpm_led_config.exit_crit_edge, label %if.end11.i.for.body.i_crit_edge

if.end11.i.for.body.i_crit_edge:                  ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i

if.end11.i.vega10_setup_dpm_led_config.exit_crit_edge: ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_dpm_led_config.exit

vega10_setup_dpm_led_config.exit:                 ; preds = %if.end11.i.vega10_setup_dpm_led_config.exit_crit_edge, %if.then4.i.vega10_setup_dpm_led_config.exit_crit_edge, %do.body.vega10_setup_dpm_led_config.exit_crit_edge
  %mask.2.i = phi i32 [ 0, %do.body.vega10_setup_dpm_led_config.exit_crit_edge ], [ %or.i, %if.then4.i.vega10_setup_dpm_led_config.exit_crit_edge ], [ %mask.1.i, %if.end11.i.vega10_setup_dpm_led_config.exit_crit_edge ]
  %conv15.i = trunc i32 %mask.2.i to i8
  %LedPin0.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %5, i32 0, i32 49, i32 14, i32 110
  %9 = ptrtoint ptr %LedPin0.i to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 %conv15.i, ptr %LedPin0.i, align 4
  %shr16.i = lshr i32 %mask.2.i, 8
  %conv18.i = trunc i32 %shr16.i to i8
  %LedPin1.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %5, i32 0, i32 49, i32 14, i32 111
  %10 = ptrtoint ptr %LedPin1.i to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 %conv18.i, ptr %LedPin1.i, align 1
  %shr19.i = lshr i32 %mask.2.i, 16
  %conv21.i = trunc i32 %shr19.i to i8
  %LedPin2.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %5, i32 0, i32 49, i32 14, i32 112
  %11 = ptrtoint ptr %LedPin2.i to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 %conv21.i, ptr %LedPin2.i, align 2
  call void @llvm.lifetime.end.p0(i64 276, ptr nonnull %table.i) #13
  %call25 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 86, i32 noundef 0, ptr noundef null) #13
  br label %return

return:                                           ; preds = %vega10_setup_dpm_led_config.exit, %entry.return_crit_edge
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega10_get_power_state_size(ptr nocapture noundef readnone %hwmgr) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 52
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_apply_state_adjust_rules(ptr nocapture noundef readonly %hwmgr, ptr nocapture noundef %request_ps, ptr nocapture noundef readnone %current_ps) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hwmgr, align 4
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %request_ps, i32 0, i32 11
  %2 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i = icmp eq i32 %3, 538116871
  br i1 %cmp.i, label %entry.cast_phw_vega10_power_state.exit_crit_edge, label %if.then.i

entry.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %entry
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_phw_vega10_power_state.exit

cast_phw_vega10_power_state.exit:                 ; preds = %do.end.i, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, %entry.cast_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge ], [ %hardware, %entry.cast_phw_vega10_power_state.exit_crit_edge ]
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %4 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %6 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %pptable, align 4
  %classification = getelementptr inbounds %struct.pp_power_state, ptr %request_ps, i32 0, i32 3
  %8 = ptrtoint ptr %classification to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %classification, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %9)
  %cmp = icmp eq i32 %9, 1
  %battery_state = getelementptr inbounds %struct.vega10_hwmgr, ptr %5, i32 0, i32 19
  %frombool = zext i1 %cmp to i8
  %10 = ptrtoint ptr %battery_state to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 %frombool, ptr %battery_state, align 2
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %11 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %performance_level_count, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 2, i16 %12)
  %cmp2.not = icmp eq i16 %12, 2
  br i1 %cmp2.not, label %cast_phw_vega10_power_state.exit.if.end_crit_edge, label %do.end

cast_phw_vega10_power_state.exit.if.end_crit_edge: ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

do.end:                                           ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.28) #16
  br label %if.end

if.end:                                           ; preds = %do.end, %cast_phw_vega10_power_state.exit.if.end_crit_edge
  %ac_power = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 98, i32 23
  %13 = ptrtoint ptr %ac_power to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %ac_power, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %14)
  %tobool.not = icmp eq i8 %14, 0
  %max_clock_voltage_on_ac = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8
  %max_clock_voltage_on_dc = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 7
  %cond = select i1 %tobool.not, ptr %max_clock_voltage_on_dc, ptr %max_clock_voltage_on_ac
  br i1 %tobool.not, label %for.cond.preheader, label %if.end.if.end35_crit_edge

if.end.if.end35_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35

for.cond.preheader:                               ; preds = %if.end
  %15 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %performance_level_count, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %16)
  %cmp13408.not = icmp eq i16 %16, 0
  br i1 %cmp13408.not, label %for.cond.preheader.if.end35_crit_edge, label %for.body.lr.ph

for.cond.preheader.if.end35_crit_edge:            ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %mclk15 = getelementptr inbounds %struct.phm_clock_and_voltage_limits, ptr %cond, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0409 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %mem_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %i.0409, i32 2
  %17 = ptrtoint ptr %mem_clock to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %mem_clock, align 4
  %19 = ptrtoint ptr %mclk15 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %mclk15, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %18, i32 %20)
  %cmp16 = icmp ugt i32 %18, %20
  br i1 %cmp16, label %if.then18, label %for.body.if.end23_crit_edge

for.body.if.end23_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end23

if.then18:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  %21 = ptrtoint ptr %mem_clock to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %20, ptr %mem_clock, align 4
  br label %if.end23

if.end23:                                         ; preds = %if.then18, %for.body.if.end23_crit_edge
  %gfx_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %i.0409, i32 1
  %22 = ptrtoint ptr %gfx_clock to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %gfx_clock, align 4
  %24 = ptrtoint ptr %cond to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %cond, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %23, i32 %25)
  %cmp27 = icmp ugt i32 %23, %25
  br i1 %cmp27, label %if.then29, label %if.end23.for.inc_crit_edge

if.end23.for.inc_crit_edge:                       ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

if.then29:                                        ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #15
  %26 = ptrtoint ptr %gfx_clock to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %25, ptr %gfx_clock, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then29, %if.end23.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.0409, 1
  %27 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %27)
  %28 = load i16, ptr %performance_level_count, align 4
  %conv12 = zext i16 %28 to i32
  %cmp13 = icmp ult i32 %inc, %conv12
  br i1 %cmp13, label %for.inc.for.body_crit_edge, label %for.inc.if.end35_crit_edge

for.inc.if.end35_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

if.end35:                                         ; preds = %for.inc.if.end35_crit_edge, %for.cond.preheader.if.end35_crit_edge, %if.end.if.end35_crit_edge
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %29 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %display_config, align 4
  %min_core_set_clock = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %30, i32 0, i32 8
  %31 = ptrtoint ptr %min_core_set_clock to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %min_core_set_clock, align 4
  %min_mem_set_clock = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %30, i32 0, i32 7
  %33 = ptrtoint ptr %min_mem_set_clock to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %min_mem_set_clock, align 4
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 4
  %35 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %36, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i392.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i392.not, label %if.end35.if.end93_crit_edge, label %if.then38

if.end35.if.end93_crit_edge:                      ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end93

if.then38:                                        ; preds = %if.end35
  %stable_pstate_sclk_dpm_percentage39 = getelementptr inbounds %struct.vega10_hwmgr, ptr %5, i32 0, i32 2, i32 36
  %37 = ptrtoint ptr %stable_pstate_sclk_dpm_percentage39 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %stable_pstate_sclk_dpm_percentage39, align 4
  %39 = add i32 %38, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 100, i32 %39)
  %40 = icmp ult i32 %39, 100
  br i1 %40, label %if.then38.do.end61_crit_edge, label %if.then49

if.then38.do.end61_crit_edge:                     ; preds = %if.then38
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end61

if.then49:                                        ; preds = %if.then38
  %call50 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_apply_state_adjust_rules._rs, ptr noundef nonnull @.str.29) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call50)
  %tobool51.not = icmp eq i32 %call50, 0
  br i1 %tobool51.not, label %if.then49.do.end61_crit_edge, label %do.end55

if.then49.do.end61_crit_edge:                     ; preds = %if.then49
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end61

do.end55:                                         ; preds = %if.then49
  call void @__sanitizer_cov_trace_pc() #15
  %call57 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.32) #16
  br label %do.end61

do.end61:                                         ; preds = %do.end55, %if.then49.do.end61_crit_edge, %if.then38.do.end61_crit_edge
  %stable_pstate_sclk_dpm_percentage.0 = phi i32 [ %38, %if.then38.do.end61_crit_edge ], [ 75, %do.end55 ], [ 75, %if.then49.do.end61_crit_edge ]
  %41 = ptrtoint ptr %max_clock_voltage_on_ac to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %max_clock_voltage_on_ac, align 4
  %mul = mul i32 %42, %stable_pstate_sclk_dpm_percentage.0
  %div = udiv i32 %mul, 100
  %43 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %7, align 4
  %45 = ptrtoint ptr %44 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %44, align 4
  br label %for.cond66

for.cond66:                                       ; preds = %for.body69.for.cond66_crit_edge, %do.end61
  %count.0.in = phi i32 [ %46, %do.end61 ], [ %count.0, %for.body69.for.cond66_crit_edge ]
  %count.0 = add i32 %count.0.in, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %count.0)
  %cmp67 = icmp sgt i32 %count.0, -1
  br i1 %cmp67, label %for.body69, label %if.then84

for.body69:                                       ; preds = %for.cond66
  %arrayidx71 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %44, i32 0, i32 1, i32 %count.0
  %47 = ptrtoint ptr %arrayidx71 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %arrayidx71, align 4
  %cmp72.not = icmp ult i32 %div, %48
  br i1 %cmp72.not, label %for.body69.for.cond66_crit_edge, label %for.body69.if.end89_crit_edge

for.body69.if.end89_crit_edge:                    ; preds = %for.body69
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end89

for.body69.for.cond66_crit_edge:                  ; preds = %for.body69
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond66

if.then84:                                        ; preds = %for.cond66
  call void @__sanitizer_cov_trace_pc() #15
  %entries86 = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %44, i32 0, i32 1
  %49 = ptrtoint ptr %entries86 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %entries86, align 4
  br label %if.end89

if.end89:                                         ; preds = %if.then84, %for.body69.if.end89_crit_edge
  %stable_pstate_sclk.1 = phi i32 [ %50, %if.then84 ], [ %48, %for.body69.if.end89_crit_edge ]
  %mclk90 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 29, i32 8, i32 1
  %51 = ptrtoint ptr %mclk90 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %mclk90, align 4
  br label %if.end93

if.end93:                                         ; preds = %if.end89, %if.end35.if.end93_crit_edge
  %minimum_clocks.sroa.0.0 = phi i32 [ %stable_pstate_sclk.1, %if.end89 ], [ %32, %if.end35.if.end93_crit_edge ]
  %minimum_clocks.sroa.8.0 = phi i32 [ %52, %if.end89 ], [ %34, %if.end35.if.end93_crit_edge ]
  %max_limits.0 = phi ptr [ %max_clock_voltage_on_ac, %if.end89 ], [ %cond, %if.end35.if.end93_crit_edge ]
  %stable_pstate_sclk.2 = phi i32 [ %stable_pstate_sclk.1, %if.end89 ], [ 0, %if.end35.if.end93_crit_edge ]
  %stable_pstate_mclk.0 = phi i32 [ %52, %if.end89 ], [ 0, %if.end35.if.end93_crit_edge ]
  %53 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %arrayidx.i, align 4
  %and1.i394 = and i32 %54, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i394)
  %cmp.i395 = icmp ne i32 %and1.i394, 0
  %arrayidx.i396 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 5
  %55 = ptrtoint ptr %arrayidx.i396 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx.i396, align 4
  %and1.i397 = and i32 %56, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i397)
  %cmp.i398 = icmp ne i32 %and1.i397, 0
  %and1.i400 = and i32 %54, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i400)
  %cmp.i401 = icmp ne i32 %and1.i400, 0
  %57 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %58, i32 0, i32 4
  %59 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %num_display, align 4
  %61 = zext i32 %60 to i64
  call void @__sanitizer_cov_trace_switch(i64 %61, ptr @__sancov_gen_cov_switch_values.485)
  switch i32 %60, label %land.lhs.true117 [
    i32 0, label %if.end93.if.end128_crit_edge
    i32 1, label %lor.lhs.false
  ]

if.end93.if.end128_crit_edge:                     ; preds = %if.end93
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end128

land.lhs.true117:                                 ; preds = %if.end93
  %multi_monitor_in_sync = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %58, i32 0, i32 14
  %62 = ptrtoint ptr %multi_monitor_in_sync to i32
  call void @__asan_load1_noabort(i32 %62)
  %63 = load i8, ptr %multi_monitor_in_sync, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %63)
  %tobool119.not = icmp eq i8 %63, 0
  %brmerge = select i1 %tobool119.not, i1 true, i1 %cmp.i395
  br i1 %brmerge, label %land.lhs.true117.if.end128_crit_edge, label %land.lhs.true117.lor.lhs.false122_crit_edge

land.lhs.true117.lor.lhs.false122_crit_edge:      ; preds = %land.lhs.true117
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false122

land.lhs.true117.if.end128_crit_edge:             ; preds = %land.lhs.true117
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end128

lor.lhs.false:                                    ; preds = %if.end93
  br i1 %cmp.i395, label %lor.lhs.false.if.end128_crit_edge, label %lor.lhs.false.lor.lhs.false122_crit_edge

lor.lhs.false.lor.lhs.false122_crit_edge:         ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false122

lor.lhs.false.if.end128_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end128

lor.lhs.false122:                                 ; preds = %lor.lhs.false.lor.lhs.false122_crit_edge, %land.lhs.true117.lor.lhs.false122_crit_edge
  %spec.select = select i1 %cmp.i398, i1 true, i1 %cmp.i401
  br label %if.end128

if.end128:                                        ; preds = %lor.lhs.false122, %lor.lhs.false.if.end128_crit_edge, %land.lhs.true117.if.end128_crit_edge, %if.end93.if.end128_crit_edge
  %disable_mclk_switching.0.off0 = phi i1 [ false, %if.end93.if.end128_crit_edge ], [ true, %lor.lhs.false.if.end128_crit_edge ], [ true, %land.lhs.true117.if.end128_crit_edge ], [ %spec.select, %lor.lhs.false122 ]
  %gfx_clock131 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 0, i32 1
  %64 = ptrtoint ptr %gfx_clock131 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %gfx_clock131, align 4
  %mem_clock134 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 0, i32 2
  %66 = ptrtoint ptr %mem_clock134 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %mem_clock134, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %65, i32 %minimum_clocks.sroa.0.0)
  %cmp136 = icmp ult i32 %65, %minimum_clocks.sroa.0.0
  br i1 %cmp136, label %if.then138, label %if.end128.if.end149_crit_edge

if.end128.if.end149_crit_edge:                    ; preds = %if.end128
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end149

if.then138:                                       ; preds = %if.end128
  call void @__sanitizer_cov_trace_pc() #15
  %68 = ptrtoint ptr %max_limits.0 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %max_limits.0, align 4
  %70 = tail call i32 @llvm.umin.i32(i32 %minimum_clocks.sroa.0.0, i32 %69)
  br label %if.end149

if.end149:                                        ; preds = %if.then138, %if.end128.if.end149_crit_edge
  %sclk.0 = phi i32 [ %70, %if.then138 ], [ %65, %if.end128.if.end149_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %67, i32 %minimum_clocks.sroa.8.0)
  %cmp151 = icmp ult i32 %67, %minimum_clocks.sroa.8.0
  br i1 %cmp151, label %if.then153, label %if.end149.if.end164_crit_edge

if.end149.if.end164_crit_edge:                    ; preds = %if.end149
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end164

if.then153:                                       ; preds = %if.end149
  call void @__sanitizer_cov_trace_pc() #15
  %mclk155 = getelementptr inbounds %struct.phm_clock_and_voltage_limits, ptr %max_limits.0, i32 0, i32 1
  %71 = ptrtoint ptr %mclk155 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %mclk155, align 4
  %73 = tail call i32 @llvm.umin.i32(i32 %minimum_clocks.sroa.8.0, i32 %72)
  br label %if.end164

if.end164:                                        ; preds = %if.then153, %if.end149.if.end164_crit_edge
  %mclk.0 = phi i32 [ %73, %if.then153 ], [ %67, %if.end149.if.end164_crit_edge ]
  %74 = ptrtoint ptr %gfx_clock131 to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 %sclk.0, ptr %gfx_clock131, align 4
  %75 = ptrtoint ptr %mem_clock134 to i32
  call void @__asan_store4_noabort(i32 %75)
  store i32 %mclk.0, ptr %mem_clock134, align 4
  %gfx_clock173 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 1, i32 1
  %76 = ptrtoint ptr %gfx_clock173 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %gfx_clock173, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %77, i32 %sclk.0)
  %cmp177 = icmp ult i32 %77, %sclk.0
  br i1 %cmp177, label %if.then179, label %if.end164.if.end186_crit_edge

if.end164.if.end186_crit_edge:                    ; preds = %if.end164
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end186

if.then179:                                       ; preds = %if.end164
  call void @__sanitizer_cov_trace_pc() #15
  %78 = ptrtoint ptr %gfx_clock131 to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 %77, ptr %gfx_clock131, align 4
  br label %if.end186

if.end186:                                        ; preds = %if.then179, %if.end164.if.end186_crit_edge
  %mem_clock191 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 1, i32 2
  %79 = ptrtoint ptr %mem_clock191 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %mem_clock191, align 4
  br i1 %disable_mclk_switching.0.off0, label %if.then188, label %if.else242

if.then188:                                       ; preds = %if.end186
  %81 = tail call i32 @llvm.umax.i32(i32 %mclk.0, i32 %80)
  %82 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %display_config, align 4
  %dce_tolerable_mclk_in_active_latency = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %83, i32 0, i32 19
  %84 = ptrtoint ptr %dce_tolerable_mclk_in_active_latency to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %dce_tolerable_mclk_in_active_latency, align 4
  %mclk_latency_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %5, i32 0, i32 4
  %86 = ptrtoint ptr %mclk_latency_table to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %mclk_latency_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %87)
  %cmp202410.not = icmp eq i32 %87, 0
  br i1 %cmp202410.not, label %if.then188.if.end259.sink.split_crit_edge, label %if.then188.for.body204_crit_edge

if.then188.for.body204_crit_edge:                 ; preds = %if.then188
  br label %for.body204

if.then188.if.end259.sink.split_crit_edge:        ; preds = %if.then188
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end259.sink.split

for.body204:                                      ; preds = %for.inc236.for.body204_crit_edge, %if.then188.for.body204_crit_edge
  %i.1412 = phi i32 [ %inc237, %for.inc236.for.body204_crit_edge ], [ 0, %if.then188.for.body204_crit_edge ]
  %mclk.2411 = phi i32 [ %mclk.3, %for.inc236.for.body204_crit_edge ], [ %81, %if.then188.for.body204_crit_edge ]
  %latency208 = getelementptr %struct.vega10_hwmgr, ptr %5, i32 0, i32 4, i32 1, i32 %i.1412, i32 1
  %88 = ptrtoint ptr %latency208 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %latency208, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %89, i32 %85)
  %cmp209.not = icmp ugt i32 %89, %85
  br i1 %cmp209.not, label %for.body204.for.inc236_crit_edge, label %land.lhs.true211

for.body204.for.inc236_crit_edge:                 ; preds = %for.body204
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc236

land.lhs.true211:                                 ; preds = %for.body204
  %arrayidx207 = getelementptr %struct.vega10_hwmgr, ptr %5, i32 0, i32 4, i32 1, i32 %i.1412
  %90 = ptrtoint ptr %arrayidx207 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx207, align 4
  %92 = ptrtoint ptr %mem_clock134 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %mem_clock134, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %91, i32 %93)
  %cmp218.not = icmp ult i32 %91, %93
  br i1 %cmp218.not, label %land.lhs.true211.for.inc236_crit_edge, label %land.lhs.true220

land.lhs.true211.for.inc236_crit_edge:            ; preds = %land.lhs.true211
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc236

land.lhs.true220:                                 ; preds = %land.lhs.true211
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_cmp4(i32 %91, i32 %80)
  %cmp228.not = icmp ugt i32 %91, %80
  %spec.select391 = select i1 %cmp228.not, i32 %mclk.2411, i32 %91
  br label %for.inc236

for.inc236:                                       ; preds = %land.lhs.true220, %land.lhs.true211.for.inc236_crit_edge, %for.body204.for.inc236_crit_edge
  %mclk.3 = phi i32 [ %mclk.2411, %land.lhs.true211.for.inc236_crit_edge ], [ %mclk.2411, %for.body204.for.inc236_crit_edge ], [ %spec.select391, %land.lhs.true220 ]
  %inc237 = add nuw i32 %i.1412, 1
  %exitcond.not = icmp eq i32 %inc237, %87
  br i1 %exitcond.not, label %for.inc236.if.end259.sink.split_crit_edge, label %for.inc236.for.body204_crit_edge

for.inc236.for.body204_crit_edge:                 ; preds = %for.inc236
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body204

for.inc236.if.end259.sink.split_crit_edge:        ; preds = %for.inc236
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end259.sink.split

if.else242:                                       ; preds = %if.end186
  %94 = ptrtoint ptr %mem_clock134 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %mem_clock134, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %80, i32 %95)
  %cmp249 = icmp ult i32 %80, %95
  br i1 %cmp249, label %if.else242.if.end259.sink.split_crit_edge, label %if.else242.if.end259_crit_edge

if.else242.if.end259_crit_edge:                   ; preds = %if.else242
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end259

if.else242.if.end259.sink.split_crit_edge:        ; preds = %if.else242
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end259.sink.split

if.end259.sink.split:                             ; preds = %if.else242.if.end259.sink.split_crit_edge, %for.inc236.if.end259.sink.split_crit_edge, %if.then188.if.end259.sink.split_crit_edge
  %.sink = phi i32 [ %81, %if.then188.if.end259.sink.split_crit_edge ], [ %80, %if.else242.if.end259.sink.split_crit_edge ], [ %mclk.3, %for.inc236.if.end259.sink.split_crit_edge ]
  %96 = ptrtoint ptr %mem_clock134 to i32
  call void @__asan_store4_noabort(i32 %96)
  store i32 %.sink, ptr %mem_clock134, align 4
  br label %if.end259

if.end259:                                        ; preds = %if.end259.sink.split, %if.else242.if.end259_crit_edge
  %97 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %arrayidx.i, align 4
  %and1.i403 = and i32 %98, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i403)
  %cmp.i404.not = icmp eq i32 %and1.i403, 0
  br i1 %cmp.i404.not, label %if.end259.if.end280_crit_edge, label %for.cond265.preheader

if.end259.if.end280_crit_edge:                    ; preds = %if.end259
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end280

for.cond265.preheader:                            ; preds = %if.end259
  %99 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %99)
  %100 = load i16, ptr %performance_level_count, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %100)
  %cmp268415.not = icmp eq i16 %100, 0
  br i1 %cmp268415.not, label %for.cond265.preheader.if.end280_crit_edge, label %for.cond265.preheader.for.body270_crit_edge

for.cond265.preheader.for.body270_crit_edge:      ; preds = %for.cond265.preheader
  br label %for.body270

for.cond265.preheader.if.end280_crit_edge:        ; preds = %for.cond265.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end280

for.body270:                                      ; preds = %for.body270.for.body270_crit_edge, %for.cond265.preheader.for.body270_crit_edge
  %i.2416 = phi i32 [ %inc278, %for.body270.for.body270_crit_edge ], [ 0, %for.cond265.preheader.for.body270_crit_edge ]
  %gfx_clock273 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %i.2416, i32 1
  %101 = ptrtoint ptr %gfx_clock273 to i32
  call void @__asan_store4_noabort(i32 %101)
  store i32 %stable_pstate_sclk.2, ptr %gfx_clock273, align 4
  %mem_clock276 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %i.2416, i32 2
  %102 = ptrtoint ptr %mem_clock276 to i32
  call void @__asan_store4_noabort(i32 %102)
  store i32 %stable_pstate_mclk.0, ptr %mem_clock276, align 4
  %inc278 = add nuw nsw i32 %i.2416, 1
  %103 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %103)
  %104 = load i16, ptr %performance_level_count, align 4
  %conv267 = zext i16 %104 to i32
  %cmp268 = icmp ult i32 %inc278, %conv267
  br i1 %cmp268, label %for.body270.for.body270_crit_edge, label %for.body270.if.end280_crit_edge

for.body270.if.end280_crit_edge:                  ; preds = %for.body270
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end280

for.body270.for.body270_crit_edge:                ; preds = %for.body270
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body270

if.end280:                                        ; preds = %for.body270.if.end280_crit_edge, %for.cond265.preheader.if.end280_crit_edge, %if.end259.if.end280_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_dpm_force_dpm_level(ptr noundef %hwmgr, i32 noundef %level) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %pstate_sclk = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 51
  %0 = ptrtoint ptr %pstate_sclk to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pstate_sclk, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp = icmp eq i32 %1, 0
  br i1 %cmp, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

if.then:                                          ; preds = %entry
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable.i, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %7)
  %cmp.i = icmp ugt i32 %7, 3
  br i1 %cmp.i, label %land.lhs.true.i, label %if.then.if.end.i_crit_edge

if.then.if.end.i_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %if.then
  %vdd_dep_on_socclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 2
  %8 = ptrtoint ptr %vdd_dep_on_socclk.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %vdd_dep_on_socclk.i, align 4
  %10 = ptrtoint ptr %9 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %9, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %11)
  %cmp2.i = icmp ugt i32 %11, 3
  br i1 %cmp2.i, label %land.lhs.true3.i, label %land.lhs.true.i.if.end.i_crit_edge

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i

land.lhs.true3.i:                                 ; preds = %land.lhs.true.i
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 1
  %12 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %14 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %13, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %15)
  %cmp5.i = icmp ugt i32 %15, 2
  br i1 %cmp5.i, label %if.then.i, label %land.lhs.true3.i.if.end.i_crit_edge

land.lhs.true3.i.if.end.i_crit_edge:              ; preds = %land.lhs.true3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true3.i
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %5, i32 22
  %16 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx.i, align 4
  %18 = ptrtoint ptr %pstate_sclk to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %17, ptr %pstate_sclk, align 4
  %19 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %arrayidx9.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %20, i32 15
  %21 = ptrtoint ptr %arrayidx9.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %arrayidx9.i, align 4
  %pstate_mclk.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 52
  %23 = ptrtoint ptr %pstate_mclk.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %pstate_mclk.i, align 4
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %land.lhs.true3.i.if.end.i_crit_edge, %land.lhs.true.i.if.end.i_crit_edge, %if.then.if.end.i_crit_edge
  %sclk_mask.0 = phi i32 [ 3, %if.then.i ], [ 0, %land.lhs.true3.i.if.end.i_crit_edge ], [ 0, %land.lhs.true.i.if.end.i_crit_edge ], [ 0, %if.then.if.end.i_crit_edge ]
  %mclk_mask.0 = phi i32 [ 2, %if.then.i ], [ 0, %land.lhs.true3.i.if.end.i_crit_edge ], [ 0, %land.lhs.true.i.if.end.i_crit_edge ], [ 0, %if.then.if.end.i_crit_edge ]
  %24 = zext i32 %level to i64
  call void @__sanitizer_cov_trace_switch(i64 %24, ptr @__sancov_gen_cov_switch_values.486)
  switch i32 %level, label %if.end.i.if.end_crit_edge [
    i32 32, label %if.end.i.sw.bb6_crit_edge
    i32 64, label %if.then14.i
    i32 128, label %if.then17.i
  ]

if.end.i.sw.bb6_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb6

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

if.then14.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb6

if.then17.i:                                      ; preds = %if.end.i
  %pp_one_vf.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 6
  %25 = ptrtoint ptr %pp_one_vf.i to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %pp_one_vf.i, align 2, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %26)
  %tobool.not.i = icmp eq i8 %26, 0
  br i1 %tobool.not.i, label %if.else19.i, label %if.then17.i.if.end22.i_crit_edge

if.then17.i.if.end22.i_crit_edge:                 ; preds = %if.then17.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end22.i

if.else19.i:                                      ; preds = %if.then17.i
  call void @__sanitizer_cov_trace_pc() #15
  %27 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %3, align 4
  %29 = ptrtoint ptr %28 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %28, align 4
  %sub.i = add i32 %30, -1
  br label %if.end22.i

if.end22.i:                                       ; preds = %if.else19.i, %if.then17.i.if.end22.i_crit_edge
  %storemerge.i = phi i32 [ %sub.i, %if.else19.i ], [ 4, %if.then17.i.if.end22.i_crit_edge ]
  %vdd_dep_on_mclk26.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 1
  %31 = ptrtoint ptr %vdd_dep_on_mclk26.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %vdd_dep_on_mclk26.i, align 4
  %33 = ptrtoint ptr %32 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %32, align 4
  %sub28.i = add i32 %34, -1
  br label %sw.bb6

if.end:                                           ; preds = %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %sclk_mask.2 = phi i32 [ 0, %entry.if.end_crit_edge ], [ %sclk_mask.0, %if.end.i.if.end_crit_edge ]
  %mclk_mask.2 = phi i32 [ 0, %entry.if.end_crit_edge ], [ %mclk_mask.0, %if.end.i.if.end_crit_edge ]
  %35 = zext i32 %level to i64
  call void @__sanitizer_cov_trace_switch(i64 %35, ptr @__sancov_gen_cov_switch_values.487)
  switch i32 %level, label %if.end.sw.epilog_crit_edge [
    i32 8, label %sw.bb
    i32 4, label %sw.bb2
    i32 1, label %sw.bb4
    i32 16, label %if.end.sw.bb6_crit_edge
    i32 32, label %if.end.sw.bb6_crit_edge137
    i32 64, label %if.end.sw.bb6_crit_edge138
    i32 128, label %if.end.sw.bb6_crit_edge139
  ]

if.end.sw.bb6_crit_edge139:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb6

if.end.sw.bb6_crit_edge138:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb6

if.end.sw.bb6_crit_edge137:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb6

if.end.sw.bb6_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb6

if.end.sw.epilog_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %36 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %backend.i, align 4
  %gfx_table.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %37, i32 0, i32 1
  %38 = ptrtoint ptr %gfx_table.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %gfx_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %39)
  %cmp.i.i = icmp ult i32 %39, 9
  br i1 %cmp.i.i, label %sw.bb.for.cond.i.i_crit_edge, label %do.end.i.i

sw.bb.for.cond.i.i_crit_edge:                     ; preds = %sw.bb
  br label %for.cond.i.i

for.cond.i.i:                                     ; preds = %for.body.i.i.for.cond.i.i_crit_edge, %sw.bb.for.cond.i.i_crit_edge
  %i.0.i.i = phi i32 [ %sub.i.i, %for.body.i.i.for.cond.i.i_crit_edge ], [ %39, %sw.bb.for.cond.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0.i.i)
  %cmp2.not.i.i = icmp eq i32 %i.0.i.i, 0
  br i1 %cmp2.not.i.i, label %for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge, label %for.body.i.i

for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge: ; preds = %for.cond.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit.i

for.body.i.i:                                     ; preds = %for.cond.i.i
  %sub.i.i = add i32 %i.0.i.i, -1
  %arrayidx.i.i = getelementptr %struct.vega10_dpm_table, ptr %37, i32 0, i32 1, i32 2, i32 %sub.i.i
  %40 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load1_noabort(i32 %40)
  %41 = load i8, ptr %arrayidx.i.i, align 4, !range !961
  %tobool.not.i.i = icmp eq i8 %41, 0
  br i1 %tobool.not.i.i, label %for.body.i.i.for.cond.i.i_crit_edge, label %for.body.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge

for.body.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge: ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit.i

for.body.i.i.for.cond.i.i_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i.i

do.end.i.i:                                       ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #15
  %call.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.39) #16
  br label %vega10_find_highest_dpm_level.exit.i

vega10_find_highest_dpm_level.exit.i:             ; preds = %do.end.i.i, %for.body.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge, %for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge
  %retval.0.i.i = phi i32 [ 7, %do.end.i.i ], [ 0, %for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge ], [ %sub.i.i, %for.body.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge ]
  %gfx_max_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %37, i32 0, i32 49, i32 6
  %42 = ptrtoint ptr %gfx_max_level.i to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %retval.0.i.i, ptr %gfx_max_level.i, align 4
  %gfx_boot_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %37, i32 0, i32 49, i32 1
  %43 = ptrtoint ptr %gfx_boot_level.i to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %retval.0.i.i, ptr %gfx_boot_level.i, align 4
  %mem_table.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %37, i32 0, i32 2
  %44 = ptrtoint ptr %mem_table.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %mem_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %45)
  %cmp.i1.i = icmp ult i32 %45, 9
  br i1 %cmp.i1.i, label %vega10_find_highest_dpm_level.exit.i.for.cond.i4.i_crit_edge, label %do.end.i10.i

vega10_find_highest_dpm_level.exit.i.for.cond.i4.i_crit_edge: ; preds = %vega10_find_highest_dpm_level.exit.i
  br label %for.cond.i4.i

for.cond.i4.i:                                    ; preds = %for.body.i8.i.for.cond.i4.i_crit_edge, %vega10_find_highest_dpm_level.exit.i.for.cond.i4.i_crit_edge
  %i.0.i2.i = phi i32 [ %sub.i5.i, %for.body.i8.i.for.cond.i4.i_crit_edge ], [ %45, %vega10_find_highest_dpm_level.exit.i.for.cond.i4.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0.i2.i)
  %cmp2.not.i3.i = icmp eq i32 %i.0.i2.i, 0
  br i1 %cmp2.not.i3.i, label %for.cond.i4.i.vega10_force_dpm_highest.exit_crit_edge, label %for.body.i8.i

for.cond.i4.i.vega10_force_dpm_highest.exit_crit_edge: ; preds = %for.cond.i4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_force_dpm_highest.exit

for.body.i8.i:                                    ; preds = %for.cond.i4.i
  %sub.i5.i = add i32 %i.0.i2.i, -1
  %arrayidx.i6.i = getelementptr %struct.vega10_dpm_table, ptr %37, i32 0, i32 2, i32 2, i32 %sub.i5.i
  %46 = ptrtoint ptr %arrayidx.i6.i to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %arrayidx.i6.i, align 4, !range !961
  %tobool.not.i7.i = icmp eq i8 %47, 0
  br i1 %tobool.not.i7.i, label %for.body.i8.i.for.cond.i4.i_crit_edge, label %for.body.i8.i.vega10_force_dpm_highest.exit_crit_edge

for.body.i8.i.vega10_force_dpm_highest.exit_crit_edge: ; preds = %for.body.i8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_force_dpm_highest.exit

for.body.i8.i.for.cond.i4.i_crit_edge:            ; preds = %for.body.i8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i4.i

do.end.i10.i:                                     ; preds = %vega10_find_highest_dpm_level.exit.i
  call void @__sanitizer_cov_trace_pc() #15
  %call.i9.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.39) #16
  br label %vega10_force_dpm_highest.exit

vega10_force_dpm_highest.exit:                    ; preds = %do.end.i10.i, %for.body.i8.i.vega10_force_dpm_highest.exit_crit_edge, %for.cond.i4.i.vega10_force_dpm_highest.exit_crit_edge
  %retval.0.i11.i = phi i32 [ 7, %do.end.i10.i ], [ 0, %for.cond.i4.i.vega10_force_dpm_highest.exit_crit_edge ], [ %sub.i5.i, %for.body.i8.i.vega10_force_dpm_highest.exit_crit_edge ]
  %mem_max_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %37, i32 0, i32 49, i32 7
  %48 = ptrtoint ptr %mem_max_level.i to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %retval.0.i11.i, ptr %mem_max_level.i, align 4
  %mem_boot_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %37, i32 0, i32 49, i32 3
  %49 = ptrtoint ptr %mem_boot_level.i to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %retval.0.i11.i, ptr %mem_boot_level.i, align 4
  br label %sw.epilog.sink.split

sw.bb2:                                           ; preds = %if.end
  %backend.i53 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %50 = ptrtoint ptr %backend.i53 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %backend.i53, align 4
  %gfx_table.i54 = getelementptr inbounds %struct.vega10_dpm_table, ptr %51, i32 0, i32 1
  %52 = ptrtoint ptr %gfx_table.i54 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %gfx_table.i54, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %53)
  %cmp5.not.i.i = icmp eq i32 %53, 0
  br i1 %cmp5.not.i.i, label %sw.bb2.vega10_find_lowest_dpm_level.exit.i_crit_edge, label %sw.bb2.for.body.i.i57_crit_edge

sw.bb2.for.body.i.i57_crit_edge:                  ; preds = %sw.bb2
  br label %for.body.i.i57

sw.bb2.vega10_find_lowest_dpm_level.exit.i_crit_edge: ; preds = %sw.bb2
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit.i

for.body.i.i57:                                   ; preds = %for.inc.i.i.for.body.i.i57_crit_edge, %sw.bb2.for.body.i.i57_crit_edge
  %i.06.i.i = phi i32 [ %inc.i.i, %for.inc.i.i.for.body.i.i57_crit_edge ], [ 0, %sw.bb2.for.body.i.i57_crit_edge ]
  %arrayidx.i.i55 = getelementptr %struct.vega10_dpm_table, ptr %51, i32 0, i32 1, i32 2, i32 %i.06.i.i
  %54 = ptrtoint ptr %arrayidx.i.i55 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %arrayidx.i.i55, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %55)
  %tobool.not.i.i56 = icmp eq i8 %55, 0
  br i1 %tobool.not.i.i56, label %for.inc.i.i, label %for.body.i.i57.vega10_find_lowest_dpm_level.exit.i_crit_edge

for.body.i.i57.vega10_find_lowest_dpm_level.exit.i_crit_edge: ; preds = %for.body.i.i57
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit.i

for.inc.i.i:                                      ; preds = %for.body.i.i57
  %inc.i.i = add nuw i32 %i.06.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %53
  br i1 %exitcond.not.i.i, label %for.inc.i.i.vega10_find_lowest_dpm_level.exit.i_crit_edge, label %for.inc.i.i.for.body.i.i57_crit_edge

for.inc.i.i.for.body.i.i57_crit_edge:             ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i.i57

for.inc.i.i.vega10_find_lowest_dpm_level.exit.i_crit_edge: ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit.i

vega10_find_lowest_dpm_level.exit.i:              ; preds = %for.inc.i.i.vega10_find_lowest_dpm_level.exit.i_crit_edge, %for.body.i.i57.vega10_find_lowest_dpm_level.exit.i_crit_edge, %sw.bb2.vega10_find_lowest_dpm_level.exit.i_crit_edge
  %i.0.lcssa.i.i = phi i32 [ 0, %sw.bb2.vega10_find_lowest_dpm_level.exit.i_crit_edge ], [ %i.06.i.i, %for.body.i.i57.vega10_find_lowest_dpm_level.exit.i_crit_edge ], [ %53, %for.inc.i.i.vega10_find_lowest_dpm_level.exit.i_crit_edge ]
  %gfx_max_level.i58 = getelementptr inbounds %struct.vega10_hwmgr, ptr %51, i32 0, i32 49, i32 6
  %56 = ptrtoint ptr %gfx_max_level.i58 to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 %i.0.lcssa.i.i, ptr %gfx_max_level.i58, align 4
  %gfx_boot_level.i59 = getelementptr inbounds %struct.vega10_hwmgr, ptr %51, i32 0, i32 49, i32 1
  %57 = ptrtoint ptr %gfx_boot_level.i59 to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %i.0.lcssa.i.i, ptr %gfx_boot_level.i59, align 4
  %mem_table.i60 = getelementptr inbounds %struct.vega10_dpm_table, ptr %51, i32 0, i32 2
  %58 = ptrtoint ptr %mem_table.i60 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %mem_table.i60, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %59)
  %cmp5.not.i1.i = icmp eq i32 %59, 0
  br i1 %cmp5.not.i1.i, label %vega10_find_lowest_dpm_level.exit.i.vega10_force_dpm_lowest.exit_crit_edge, label %vega10_find_lowest_dpm_level.exit.i.for.body.i5.i_crit_edge

vega10_find_lowest_dpm_level.exit.i.for.body.i5.i_crit_edge: ; preds = %vega10_find_lowest_dpm_level.exit.i
  br label %for.body.i5.i

vega10_find_lowest_dpm_level.exit.i.vega10_force_dpm_lowest.exit_crit_edge: ; preds = %vega10_find_lowest_dpm_level.exit.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_force_dpm_lowest.exit

for.body.i5.i:                                    ; preds = %for.inc.i8.i.for.body.i5.i_crit_edge, %vega10_find_lowest_dpm_level.exit.i.for.body.i5.i_crit_edge
  %i.06.i2.i = phi i32 [ %inc.i6.i, %for.inc.i8.i.for.body.i5.i_crit_edge ], [ 0, %vega10_find_lowest_dpm_level.exit.i.for.body.i5.i_crit_edge ]
  %arrayidx.i3.i = getelementptr %struct.vega10_dpm_table, ptr %51, i32 0, i32 2, i32 2, i32 %i.06.i2.i
  %60 = ptrtoint ptr %arrayidx.i3.i to i32
  call void @__asan_load1_noabort(i32 %60)
  %61 = load i8, ptr %arrayidx.i3.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %61)
  %tobool.not.i4.i = icmp eq i8 %61, 0
  br i1 %tobool.not.i4.i, label %for.inc.i8.i, label %for.body.i5.i.vega10_force_dpm_lowest.exit_crit_edge

for.body.i5.i.vega10_force_dpm_lowest.exit_crit_edge: ; preds = %for.body.i5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_force_dpm_lowest.exit

for.inc.i8.i:                                     ; preds = %for.body.i5.i
  %inc.i6.i = add nuw i32 %i.06.i2.i, 1
  %exitcond.not.i7.i = icmp eq i32 %inc.i6.i, %59
  br i1 %exitcond.not.i7.i, label %for.inc.i8.i.vega10_force_dpm_lowest.exit_crit_edge, label %for.inc.i8.i.for.body.i5.i_crit_edge

for.inc.i8.i.for.body.i5.i_crit_edge:             ; preds = %for.inc.i8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i5.i

for.inc.i8.i.vega10_force_dpm_lowest.exit_crit_edge: ; preds = %for.inc.i8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_force_dpm_lowest.exit

vega10_force_dpm_lowest.exit:                     ; preds = %for.inc.i8.i.vega10_force_dpm_lowest.exit_crit_edge, %for.body.i5.i.vega10_force_dpm_lowest.exit_crit_edge, %vega10_find_lowest_dpm_level.exit.i.vega10_force_dpm_lowest.exit_crit_edge
  %i.0.lcssa.i9.i = phi i32 [ 0, %vega10_find_lowest_dpm_level.exit.i.vega10_force_dpm_lowest.exit_crit_edge ], [ %i.06.i2.i, %for.body.i5.i.vega10_force_dpm_lowest.exit_crit_edge ], [ %59, %for.inc.i8.i.vega10_force_dpm_lowest.exit_crit_edge ]
  %mem_max_level.i61 = getelementptr inbounds %struct.vega10_hwmgr, ptr %51, i32 0, i32 49, i32 7
  %62 = ptrtoint ptr %mem_max_level.i61 to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %i.0.lcssa.i9.i, ptr %mem_max_level.i61, align 4
  %mem_boot_level.i62 = getelementptr inbounds %struct.vega10_hwmgr, ptr %51, i32 0, i32 49, i32 3
  %63 = ptrtoint ptr %mem_boot_level.i62 to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 %i.0.lcssa.i9.i, ptr %mem_boot_level.i62, align 4
  br label %sw.epilog.sink.split

sw.bb4:                                           ; preds = %if.end
  %backend.i63 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %64 = ptrtoint ptr %backend.i63 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %backend.i63, align 4
  %gfx_table.i64 = getelementptr inbounds %struct.vega10_dpm_table, ptr %65, i32 0, i32 1
  %66 = ptrtoint ptr %gfx_table.i64 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %gfx_table.i64, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %67)
  %cmp5.not.i.i65 = icmp eq i32 %67, 0
  br i1 %cmp5.not.i.i65, label %vega10_find_lowest_dpm_level.exit.thread.i, label %sw.bb4.for.body.i.i69_crit_edge

sw.bb4.for.body.i.i69_crit_edge:                  ; preds = %sw.bb4
  br label %for.body.i.i69

vega10_find_lowest_dpm_level.exit.thread.i:       ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #15
  %gfx_boot_level27.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %65, i32 0, i32 49, i32 1
  %68 = ptrtoint ptr %gfx_boot_level27.i to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 0, ptr %gfx_boot_level27.i, align 4
  br label %for.cond.i.i79.preheader

for.body.i.i69:                                   ; preds = %for.inc.i.i72.for.body.i.i69_crit_edge, %sw.bb4.for.body.i.i69_crit_edge
  %i.06.i.i66 = phi i32 [ %inc.i.i70, %for.inc.i.i72.for.body.i.i69_crit_edge ], [ 0, %sw.bb4.for.body.i.i69_crit_edge ]
  %arrayidx.i.i67 = getelementptr %struct.vega10_dpm_table, ptr %65, i32 0, i32 1, i32 2, i32 %i.06.i.i66
  %69 = ptrtoint ptr %arrayidx.i.i67 to i32
  call void @__asan_load1_noabort(i32 %69)
  %70 = load i8, ptr %arrayidx.i.i67, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %70)
  %tobool.not.i.i68 = icmp eq i8 %70, 0
  br i1 %tobool.not.i.i68, label %for.inc.i.i72, label %for.body.i.i69.vega10_find_lowest_dpm_level.exit.i76_crit_edge

for.body.i.i69.vega10_find_lowest_dpm_level.exit.i76_crit_edge: ; preds = %for.body.i.i69
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit.i76

for.inc.i.i72:                                    ; preds = %for.body.i.i69
  %inc.i.i70 = add nuw i32 %i.06.i.i66, 1
  %exitcond.not.i.i71 = icmp eq i32 %inc.i.i70, %67
  br i1 %exitcond.not.i.i71, label %for.inc.i.i72.vega10_find_lowest_dpm_level.exit.i76_crit_edge, label %for.inc.i.i72.for.body.i.i69_crit_edge

for.inc.i.i72.for.body.i.i69_crit_edge:           ; preds = %for.inc.i.i72
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i.i69

for.inc.i.i72.vega10_find_lowest_dpm_level.exit.i76_crit_edge: ; preds = %for.inc.i.i72
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit.i76

vega10_find_lowest_dpm_level.exit.i76:            ; preds = %for.inc.i.i72.vega10_find_lowest_dpm_level.exit.i76_crit_edge, %for.body.i.i69.vega10_find_lowest_dpm_level.exit.i76_crit_edge
  %i.0.lcssa.i.i73 = phi i32 [ %i.06.i.i66, %for.body.i.i69.vega10_find_lowest_dpm_level.exit.i76_crit_edge ], [ %67, %for.inc.i.i72.vega10_find_lowest_dpm_level.exit.i76_crit_edge ]
  %gfx_boot_level.i74 = getelementptr inbounds %struct.vega10_hwmgr, ptr %65, i32 0, i32 49, i32 1
  %71 = ptrtoint ptr %gfx_boot_level.i74 to i32
  call void @__asan_store4_noabort(i32 %71)
  store i32 %i.0.lcssa.i.i73, ptr %gfx_boot_level.i74, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %67)
  %cmp.i.i75 = icmp ult i32 %67, 9
  br i1 %cmp.i.i75, label %vega10_find_lowest_dpm_level.exit.i76.for.cond.i.i79.preheader_crit_edge, label %do.end.i.i82

vega10_find_lowest_dpm_level.exit.i76.for.cond.i.i79.preheader_crit_edge: ; preds = %vega10_find_lowest_dpm_level.exit.i76
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i.i79.preheader

for.cond.i.i79.preheader:                         ; preds = %vega10_find_lowest_dpm_level.exit.i76.for.cond.i.i79.preheader_crit_edge, %vega10_find_lowest_dpm_level.exit.thread.i
  br label %for.cond.i.i79

for.cond.i.i79:                                   ; preds = %for.body.i3.i.for.cond.i.i79_crit_edge, %for.cond.i.i79.preheader
  %i.0.i.i77 = phi i32 [ %sub.i.i80, %for.body.i3.i.for.cond.i.i79_crit_edge ], [ %67, %for.cond.i.i79.preheader ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0.i.i77)
  %cmp2.not.i.i78 = icmp eq i32 %i.0.i.i77, 0
  br i1 %cmp2.not.i.i78, label %for.cond.i.i79.vega10_find_highest_dpm_level.exit.i86_crit_edge, label %for.body.i3.i

for.cond.i.i79.vega10_find_highest_dpm_level.exit.i86_crit_edge: ; preds = %for.cond.i.i79
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit.i86

for.body.i3.i:                                    ; preds = %for.cond.i.i79
  %sub.i.i80 = add i32 %i.0.i.i77, -1
  %arrayidx.i1.i = getelementptr %struct.vega10_dpm_table, ptr %65, i32 0, i32 1, i32 2, i32 %sub.i.i80
  %72 = ptrtoint ptr %arrayidx.i1.i to i32
  call void @__asan_load1_noabort(i32 %72)
  %73 = load i8, ptr %arrayidx.i1.i, align 4, !range !961
  %tobool.not.i2.i = icmp eq i8 %73, 0
  br i1 %tobool.not.i2.i, label %for.body.i3.i.for.cond.i.i79_crit_edge, label %for.body.i3.i.vega10_find_highest_dpm_level.exit.i86_crit_edge

for.body.i3.i.vega10_find_highest_dpm_level.exit.i86_crit_edge: ; preds = %for.body.i3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit.i86

for.body.i3.i.for.cond.i.i79_crit_edge:           ; preds = %for.body.i3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i.i79

do.end.i.i82:                                     ; preds = %vega10_find_lowest_dpm_level.exit.i76
  call void @__sanitizer_cov_trace_pc() #15
  %call.i.i81 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.39) #16
  br label %vega10_find_highest_dpm_level.exit.i86

vega10_find_highest_dpm_level.exit.i86:           ; preds = %do.end.i.i82, %for.body.i3.i.vega10_find_highest_dpm_level.exit.i86_crit_edge, %for.cond.i.i79.vega10_find_highest_dpm_level.exit.i86_crit_edge
  %retval.0.i.i83 = phi i32 [ 7, %do.end.i.i82 ], [ 0, %for.cond.i.i79.vega10_find_highest_dpm_level.exit.i86_crit_edge ], [ %sub.i.i80, %for.body.i3.i.vega10_find_highest_dpm_level.exit.i86_crit_edge ]
  %gfx_max_level.i84 = getelementptr inbounds %struct.vega10_hwmgr, ptr %65, i32 0, i32 49, i32 6
  %74 = ptrtoint ptr %gfx_max_level.i84 to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 %retval.0.i.i83, ptr %gfx_max_level.i84, align 4
  %mem_table.i85 = getelementptr inbounds %struct.vega10_dpm_table, ptr %65, i32 0, i32 2
  %75 = ptrtoint ptr %mem_table.i85 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %mem_table.i85, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %76)
  %cmp5.not.i4.i = icmp eq i32 %76, 0
  br i1 %cmp5.not.i4.i, label %vega10_find_lowest_dpm_level.exit13.thread.i, label %vega10_find_highest_dpm_level.exit.i86.for.body.i8.i89_crit_edge

vega10_find_highest_dpm_level.exit.i86.for.body.i8.i89_crit_edge: ; preds = %vega10_find_highest_dpm_level.exit.i86
  br label %for.body.i8.i89

vega10_find_lowest_dpm_level.exit13.thread.i:     ; preds = %vega10_find_highest_dpm_level.exit.i86
  call void @__sanitizer_cov_trace_pc() #15
  %mem_boot_level30.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %65, i32 0, i32 49, i32 3
  %77 = ptrtoint ptr %mem_boot_level30.i to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 0, ptr %mem_boot_level30.i, align 4
  br label %for.cond.i17.i.preheader

for.body.i8.i89:                                  ; preds = %for.inc.i11.i.for.body.i8.i89_crit_edge, %vega10_find_highest_dpm_level.exit.i86.for.body.i8.i89_crit_edge
  %i.06.i5.i = phi i32 [ %inc.i9.i, %for.inc.i11.i.for.body.i8.i89_crit_edge ], [ 0, %vega10_find_highest_dpm_level.exit.i86.for.body.i8.i89_crit_edge ]
  %arrayidx.i6.i87 = getelementptr %struct.vega10_dpm_table, ptr %65, i32 0, i32 2, i32 2, i32 %i.06.i5.i
  %78 = ptrtoint ptr %arrayidx.i6.i87 to i32
  call void @__asan_load1_noabort(i32 %78)
  %79 = load i8, ptr %arrayidx.i6.i87, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %79)
  %tobool.not.i7.i88 = icmp eq i8 %79, 0
  br i1 %tobool.not.i7.i88, label %for.inc.i11.i, label %for.body.i8.i89.vega10_find_lowest_dpm_level.exit13.i_crit_edge

for.body.i8.i89.vega10_find_lowest_dpm_level.exit13.i_crit_edge: ; preds = %for.body.i8.i89
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit13.i

for.inc.i11.i:                                    ; preds = %for.body.i8.i89
  %inc.i9.i = add nuw i32 %i.06.i5.i, 1
  %exitcond.not.i10.i = icmp eq i32 %inc.i9.i, %76
  br i1 %exitcond.not.i10.i, label %for.inc.i11.i.vega10_find_lowest_dpm_level.exit13.i_crit_edge, label %for.inc.i11.i.for.body.i8.i89_crit_edge

for.inc.i11.i.for.body.i8.i89_crit_edge:          ; preds = %for.inc.i11.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i8.i89

for.inc.i11.i.vega10_find_lowest_dpm_level.exit13.i_crit_edge: ; preds = %for.inc.i11.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit13.i

vega10_find_lowest_dpm_level.exit13.i:            ; preds = %for.inc.i11.i.vega10_find_lowest_dpm_level.exit13.i_crit_edge, %for.body.i8.i89.vega10_find_lowest_dpm_level.exit13.i_crit_edge
  %i.0.lcssa.i12.i = phi i32 [ %i.06.i5.i, %for.body.i8.i89.vega10_find_lowest_dpm_level.exit13.i_crit_edge ], [ %76, %for.inc.i11.i.vega10_find_lowest_dpm_level.exit13.i_crit_edge ]
  %mem_boot_level.i90 = getelementptr inbounds %struct.vega10_hwmgr, ptr %65, i32 0, i32 49, i32 3
  %80 = ptrtoint ptr %mem_boot_level.i90 to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 %i.0.lcssa.i12.i, ptr %mem_boot_level.i90, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %76)
  %cmp.i14.i = icmp ult i32 %76, 9
  br i1 %cmp.i14.i, label %vega10_find_lowest_dpm_level.exit13.i.for.cond.i17.i.preheader_crit_edge, label %do.end.i23.i

vega10_find_lowest_dpm_level.exit13.i.for.cond.i17.i.preheader_crit_edge: ; preds = %vega10_find_lowest_dpm_level.exit13.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i17.i.preheader

for.cond.i17.i.preheader:                         ; preds = %vega10_find_lowest_dpm_level.exit13.i.for.cond.i17.i.preheader_crit_edge, %vega10_find_lowest_dpm_level.exit13.thread.i
  br label %for.cond.i17.i

for.cond.i17.i:                                   ; preds = %for.body.i21.i.for.cond.i17.i_crit_edge, %for.cond.i17.i.preheader
  %i.0.i15.i = phi i32 [ %sub.i18.i, %for.body.i21.i.for.cond.i17.i_crit_edge ], [ %76, %for.cond.i17.i.preheader ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0.i15.i)
  %cmp2.not.i16.i = icmp eq i32 %i.0.i15.i, 0
  br i1 %cmp2.not.i16.i, label %for.cond.i17.i.vega10_unforce_dpm_levels.exit_crit_edge, label %for.body.i21.i

for.cond.i17.i.vega10_unforce_dpm_levels.exit_crit_edge: ; preds = %for.cond.i17.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_unforce_dpm_levels.exit

for.body.i21.i:                                   ; preds = %for.cond.i17.i
  %sub.i18.i = add i32 %i.0.i15.i, -1
  %arrayidx.i19.i = getelementptr %struct.vega10_dpm_table, ptr %65, i32 0, i32 2, i32 2, i32 %sub.i18.i
  %81 = ptrtoint ptr %arrayidx.i19.i to i32
  call void @__asan_load1_noabort(i32 %81)
  %82 = load i8, ptr %arrayidx.i19.i, align 4, !range !961
  %tobool.not.i20.i = icmp eq i8 %82, 0
  br i1 %tobool.not.i20.i, label %for.body.i21.i.for.cond.i17.i_crit_edge, label %for.body.i21.i.vega10_unforce_dpm_levels.exit_crit_edge

for.body.i21.i.vega10_unforce_dpm_levels.exit_crit_edge: ; preds = %for.body.i21.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_unforce_dpm_levels.exit

for.body.i21.i.for.cond.i17.i_crit_edge:          ; preds = %for.body.i21.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i17.i

do.end.i23.i:                                     ; preds = %vega10_find_lowest_dpm_level.exit13.i
  call void @__sanitizer_cov_trace_pc() #15
  %call.i22.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.39) #16
  br label %vega10_unforce_dpm_levels.exit

vega10_unforce_dpm_levels.exit:                   ; preds = %do.end.i23.i, %for.body.i21.i.vega10_unforce_dpm_levels.exit_crit_edge, %for.cond.i17.i.vega10_unforce_dpm_levels.exit_crit_edge
  %retval.0.i24.i = phi i32 [ 7, %do.end.i23.i ], [ 0, %for.cond.i17.i.vega10_unforce_dpm_levels.exit_crit_edge ], [ %sub.i18.i, %for.body.i21.i.vega10_unforce_dpm_levels.exit_crit_edge ]
  %mem_max_level.i91 = getelementptr inbounds %struct.vega10_hwmgr, ptr %65, i32 0, i32 49, i32 7
  %83 = ptrtoint ptr %mem_max_level.i91 to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 %retval.0.i24.i, ptr %mem_max_level.i91, align 4
  br label %sw.epilog.sink.split

sw.bb6:                                           ; preds = %if.end.sw.bb6_crit_edge, %if.end.sw.bb6_crit_edge137, %if.end.sw.bb6_crit_edge138, %if.end.sw.bb6_crit_edge139, %if.end22.i, %if.then14.i, %if.end.i.sw.bb6_crit_edge
  %mclk_mask.2136 = phi i32 [ %mclk_mask.2, %if.end.sw.bb6_crit_edge ], [ %mclk_mask.2, %if.end.sw.bb6_crit_edge137 ], [ %mclk_mask.2, %if.end.sw.bb6_crit_edge138 ], [ %mclk_mask.2, %if.end.sw.bb6_crit_edge139 ], [ 0, %if.then14.i ], [ %sub28.i, %if.end22.i ], [ %mclk_mask.0, %if.end.i.sw.bb6_crit_edge ]
  %sclk_mask.2135 = phi i32 [ %sclk_mask.2, %if.end.sw.bb6_crit_edge ], [ %sclk_mask.2, %if.end.sw.bb6_crit_edge137 ], [ %sclk_mask.2, %if.end.sw.bb6_crit_edge138 ], [ %sclk_mask.2, %if.end.sw.bb6_crit_edge139 ], [ %sclk_mask.0, %if.then14.i ], [ %storemerge.i, %if.end22.i ], [ 0, %if.end.i.sw.bb6_crit_edge ]
  %pptable.i92 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %84 = ptrtoint ptr %pptable.i92 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %pptable.i92, align 4
  %86 = ptrtoint ptr %85 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %85, align 4
  %88 = ptrtoint ptr %87 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %87, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %89)
  %cmp.i93 = icmp ugt i32 %89, 3
  br i1 %cmp.i93, label %land.lhs.true.i96, label %sw.bb6.if.end.i105_crit_edge

sw.bb6.if.end.i105_crit_edge:                     ; preds = %sw.bb6
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i105

land.lhs.true.i96:                                ; preds = %sw.bb6
  %vdd_dep_on_socclk.i94 = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %85, i32 0, i32 2
  %90 = ptrtoint ptr %vdd_dep_on_socclk.i94 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %vdd_dep_on_socclk.i94, align 4
  %92 = ptrtoint ptr %91 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %91, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %93)
  %cmp2.i95 = icmp ugt i32 %93, 3
  br i1 %cmp2.i95, label %land.lhs.true3.i99, label %land.lhs.true.i96.if.end.i105_crit_edge

land.lhs.true.i96.if.end.i105_crit_edge:          ; preds = %land.lhs.true.i96
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i105

land.lhs.true3.i99:                               ; preds = %land.lhs.true.i96
  %vdd_dep_on_mclk.i97 = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %85, i32 0, i32 1
  %94 = ptrtoint ptr %vdd_dep_on_mclk.i97 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %vdd_dep_on_mclk.i97, align 4
  %96 = ptrtoint ptr %95 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %95, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %97)
  %cmp5.i98 = icmp ugt i32 %97, 2
  br i1 %cmp5.i98, label %if.then.i104, label %land.lhs.true3.i99.if.end.i105_crit_edge

land.lhs.true3.i99.if.end.i105_crit_edge:         ; preds = %land.lhs.true3.i99
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i105

if.then.i104:                                     ; preds = %land.lhs.true3.i99
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx.i100 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %87, i32 22
  %98 = ptrtoint ptr %arrayidx.i100 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %arrayidx.i100, align 4
  %100 = ptrtoint ptr %pstate_sclk to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 %99, ptr %pstate_sclk, align 4
  %101 = ptrtoint ptr %vdd_dep_on_mclk.i97 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %vdd_dep_on_mclk.i97, align 4
  %arrayidx9.i102 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %102, i32 15
  %103 = ptrtoint ptr %arrayidx9.i102 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %arrayidx9.i102, align 4
  %pstate_mclk.i103 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 52
  %105 = ptrtoint ptr %pstate_mclk.i103 to i32
  call void @__asan_store4_noabort(i32 %105)
  store i32 %104, ptr %pstate_mclk.i103, align 4
  br label %if.end.i105

if.end.i105:                                      ; preds = %if.then.i104, %land.lhs.true3.i99.if.end.i105_crit_edge, %land.lhs.true.i96.if.end.i105_crit_edge, %sw.bb6.if.end.i105_crit_edge
  %sclk_mask.3 = phi i32 [ 3, %if.then.i104 ], [ %sclk_mask.2135, %land.lhs.true3.i99.if.end.i105_crit_edge ], [ %sclk_mask.2135, %land.lhs.true.i96.if.end.i105_crit_edge ], [ %sclk_mask.2135, %sw.bb6.if.end.i105_crit_edge ]
  %mclk_mask.3 = phi i32 [ 2, %if.then.i104 ], [ %mclk_mask.2136, %land.lhs.true3.i99.if.end.i105_crit_edge ], [ %mclk_mask.2136, %land.lhs.true.i96.if.end.i105_crit_edge ], [ %mclk_mask.2136, %sw.bb6.if.end.i105_crit_edge ]
  %106 = zext i32 %level to i64
  call void @__sanitizer_cov_trace_switch(i64 %106, ptr @__sancov_gen_cov_switch_values.488)
  switch i32 %level, label %if.end.i105.vega10_get_profiling_clk_mask.exit119_crit_edge [
    i32 32, label %if.then12.i106
    i32 64, label %if.then14.i107
    i32 128, label %if.then17.i110
  ]

if.end.i105.vega10_get_profiling_clk_mask.exit119_crit_edge: ; preds = %if.end.i105
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_profiling_clk_mask.exit119

if.then12.i106:                                   ; preds = %if.end.i105
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_profiling_clk_mask.exit119

if.then14.i107:                                   ; preds = %if.end.i105
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_profiling_clk_mask.exit119

if.then17.i110:                                   ; preds = %if.end.i105
  %pp_one_vf.i108 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 6
  %107 = ptrtoint ptr %pp_one_vf.i108 to i32
  call void @__asan_load1_noabort(i32 %107)
  %108 = load i8, ptr %pp_one_vf.i108, align 2, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %108)
  %tobool.not.i109 = icmp eq i8 %108, 0
  br i1 %tobool.not.i109, label %if.else19.i112, label %if.then17.i110.if.end22.i118_crit_edge

if.then17.i110.if.end22.i118_crit_edge:           ; preds = %if.then17.i110
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end22.i118

if.else19.i112:                                   ; preds = %if.then17.i110
  call void @__sanitizer_cov_trace_pc() #15
  %109 = ptrtoint ptr %85 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %85, align 4
  %111 = ptrtoint ptr %110 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %110, align 4
  %sub.i111 = add i32 %112, -1
  br label %if.end22.i118

if.end22.i118:                                    ; preds = %if.else19.i112, %if.then17.i110.if.end22.i118_crit_edge
  %storemerge.i113 = phi i32 [ %sub.i111, %if.else19.i112 ], [ 4, %if.then17.i110.if.end22.i118_crit_edge ]
  %vdd_dep_on_mclk26.i116 = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %85, i32 0, i32 1
  %113 = ptrtoint ptr %vdd_dep_on_mclk26.i116 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %vdd_dep_on_mclk26.i116, align 4
  %115 = ptrtoint ptr %114 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %114, align 4
  %sub28.i117 = add i32 %116, -1
  br label %vega10_get_profiling_clk_mask.exit119

vega10_get_profiling_clk_mask.exit119:            ; preds = %if.end22.i118, %if.then14.i107, %if.then12.i106, %if.end.i105.vega10_get_profiling_clk_mask.exit119_crit_edge
  %sclk_mask.4 = phi i32 [ %sclk_mask.3, %if.end.i105.vega10_get_profiling_clk_mask.exit119_crit_edge ], [ %storemerge.i113, %if.end22.i118 ], [ %sclk_mask.3, %if.then14.i107 ], [ 0, %if.then12.i106 ]
  %mclk_mask.4 = phi i32 [ %mclk_mask.3, %if.end.i105.vega10_get_profiling_clk_mask.exit119_crit_edge ], [ %sub28.i117, %if.end22.i118 ], [ 0, %if.then14.i107 ], [ %mclk_mask.3, %if.then12.i106 ]
  %shl = shl nuw i32 1, %sclk_mask.4
  %backend.i120 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %117 = ptrtoint ptr %backend.i120 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %backend.i120, align 4
  %gfx_boot_level.i121 = getelementptr inbounds %struct.vega10_hwmgr, ptr %118, i32 0, i32 49, i32 1
  %119 = ptrtoint ptr %gfx_boot_level.i121 to i32
  call void @__asan_store4_noabort(i32 %119)
  store i32 %sclk_mask.4, ptr %gfx_boot_level.i121, align 4
  %120 = tail call i32 @llvm.ctlz.i32(i32 %shl, i1 true) #13, !range !963
  %sub3.i = xor i32 %120, 31
  %gfx_max_level.i122 = getelementptr inbounds %struct.vega10_hwmgr, ptr %118, i32 0, i32 49, i32 6
  %121 = ptrtoint ptr %gfx_max_level.i122 to i32
  call void @__asan_store4_noabort(i32 %121)
  store i32 %sub3.i, ptr %gfx_max_level.i122, align 4
  tail call fastcc void @vega10_upload_dpm_bootup_level(ptr noundef %hwmgr) #13
  tail call fastcc void @vega10_upload_dpm_max_level(ptr noundef %hwmgr) #13
  %shl11 = shl nuw i32 1, %mclk_mask.4
  %122 = ptrtoint ptr %backend.i120 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %backend.i120, align 4
  %mem_boot_level.i124 = getelementptr inbounds %struct.vega10_hwmgr, ptr %123, i32 0, i32 49, i32 3
  %124 = ptrtoint ptr %mem_boot_level.i124 to i32
  call void @__asan_store4_noabort(i32 %124)
  store i32 %mclk_mask.4, ptr %mem_boot_level.i124, align 4
  %125 = tail call i32 @llvm.ctlz.i32(i32 %shl11, i1 true) #13, !range !963
  %sub47.i = xor i32 %125, 31
  %mem_max_level.i125 = getelementptr inbounds %struct.vega10_hwmgr, ptr %123, i32 0, i32 49, i32 7
  %126 = ptrtoint ptr %mem_max_level.i125 to i32
  call void @__asan_store4_noabort(i32 %126)
  store i32 %sub47.i, ptr %mem_max_level.i125, align 4
  br label %sw.epilog.sink.split

sw.epilog.sink.split:                             ; preds = %vega10_get_profiling_clk_mask.exit119, %vega10_unforce_dpm_levels.exit, %vega10_force_dpm_lowest.exit, %vega10_force_dpm_highest.exit
  tail call fastcc void @vega10_upload_dpm_bootup_level(ptr noundef %hwmgr) #13
  tail call fastcc void @vega10_upload_dpm_max_level(ptr noundef %hwmgr) #13
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.epilog.sink.split, %if.end.sw.epilog_crit_edge
  %not_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %127 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %127)
  %128 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %128)
  %tobool14.not = icmp eq i8 %128, 0
  br i1 %tobool14.not, label %sw.epilog.cleanup_crit_edge, label %if.then18

sw.epilog.cleanup_crit_edge:                      ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then18:                                        ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %level)
  %cond = icmp eq i32 %level, 128
  %dpm_level = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %129 = ptrtoint ptr %dpm_level to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %dpm_level, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %130)
  %cmp20.not = icmp eq i32 %130, 128
  br i1 %cond, label %land.lhs.true, label %land.lhs.true23

land.lhs.true:                                    ; preds = %if.then18
  br i1 %cmp20.not, label %land.lhs.true.cleanup_crit_edge, label %vega10_set_fan_control_mode.exit

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

vega10_set_fan_control_mode.exit:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  %call.i = tail call i32 @vega10_fan_ctrl_set_fan_speed_pwm(ptr noundef %hwmgr, i32 noundef 255) #13
  br label %cleanup

land.lhs.true23:                                  ; preds = %if.then18
  br i1 %cmp20.not, label %if.end.i130, label %land.lhs.true23.cleanup_crit_edge

land.lhs.true23.cleanup_crit_edge:                ; preds = %land.lhs.true23
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end.i130:                                      ; preds = %land.lhs.true23
  %arrayidx.i19.i131 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %131 = ptrtoint ptr %arrayidx.i19.i131 to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %arrayidx.i19.i131, align 4
  %and1.i20.i = and i32 %132, 1073741824
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i20.i)
  %cmp.i21.not.i = icmp eq i32 %and1.i20.i, 0
  br i1 %cmp.i21.not.i, label %if.end.i130.cleanup_crit_edge, label %if.then11.i

if.end.i130.cleanup_crit_edge:                    ; preds = %if.end.i130
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then11.i:                                      ; preds = %if.end.i130
  call void @__sanitizer_cov_trace_pc() #15
  %call12.i = tail call i32 @vega10_fan_ctrl_start_smc_fan_control(ptr noundef %hwmgr) #13
  br label %cleanup

cleanup:                                          ; preds = %if.then11.i, %if.end.i130.cleanup_crit_edge, %land.lhs.true23.cleanup_crit_edge, %vega10_set_fan_control_mode.exit, %land.lhs.true.cleanup_crit_edge, %sw.epilog.cleanup_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_enable_dpm_tasks(ptr noundef %hwmgr) #0 align 64 {
entry:
  %dividers.i74.i.i = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  %dividers.i.i.i = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  %voltage_table.i = alloca %struct.pp_atomfwctrl_voltage_table, align 4
  %boot_up_values.i = alloca %struct.pp_atomfwctrl_bios_boot_up_values, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %not_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %0 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.lor.lhs.false_crit_edge, label %if.then

entry.lor.lhs.false_crit_edge:                    ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false

if.then:                                          ; preds = %entry
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend, align 4
  %arrayidx.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 29
  %4 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %arrayidx.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not.i = icmp eq i8 %5, 0
  br i1 %tobool.not.i, label %if.then.vega10_enable_disable_PCC_limit_feature.exit_crit_edge, label %if.then.i

if.then.vega10_enable_disable_PCC_limit_feature.exit_crit_edge: ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_enable_disable_PCC_limit_feature.exit

if.then.i:                                        ; preds = %if.then
  %enabled.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 29, i32 1
  %6 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enabled.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %7)
  %cmp.i = icmp eq i8 %7, 1
  br i1 %cmp.i, label %do.end.i, label %if.then.i.do.body10.i_crit_edge

if.then.i.do.body10.i_crit_edge:                  ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body10.i

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.86, ptr noundef nonnull @.str.88) #16
  br label %do.body10.i

do.body10.i:                                      ; preds = %do.end.i, %if.then.i.do.body10.i_crit_edge
  %smu_feature_bitmap.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 29, i32 3
  %8 = ptrtoint ptr %smu_feature_bitmap.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %smu_feature_bitmap.i, align 4
  %call14.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %9) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.i)
  %tobool15.not.i = icmp eq i32 %call14.i, 0
  br i1 %tobool15.not.i, label %do.end28.i, label %if.then16.i

if.then16.i:                                      ; preds = %do.body10.i
  %call17.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_disable_PCC_limit_feature._rs, ptr noundef nonnull @.str.87) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17.i)
  %tobool18.not.i = icmp eq i32 %call17.i, 0
  br i1 %tobool18.not.i, label %if.then16.i.vega10_enable_disable_PCC_limit_feature.exit_crit_edge, label %do.end22.i

if.then16.i.vega10_enable_disable_PCC_limit_feature.exit_crit_edge: ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_enable_disable_PCC_limit_feature.exit

do.end22.i:                                       ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #15
  %call24.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.92) #16
  br label %vega10_enable_disable_PCC_limit_feature.exit

do.end28.i:                                       ; preds = %do.body10.i
  call void @__sanitizer_cov_trace_pc() #15
  %10 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 1, ptr %enabled.i, align 1
  br label %vega10_enable_disable_PCC_limit_feature.exit

vega10_enable_disable_PCC_limit_feature.exit:     ; preds = %do.end28.i, %do.end22.i, %if.then16.i.vega10_enable_disable_PCC_limit_feature.exit_crit_edge, %if.then.vega10_enable_disable_PCC_limit_feature.exit_crit_edge
  %config_telemetry = getelementptr inbounds %struct.vega10_hwmgr, ptr %3, i32 0, i32 50
  %11 = ptrtoint ptr %config_telemetry to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %config_telemetry, align 4
  %call1 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 20, i32 noundef %12, ptr noundef null) #13
  %13 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %backend, align 4
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %15 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %pptable.i, align 4
  %mvdd_control.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 8
  %17 = ptrtoint ptr %mvdd_control.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %mvdd_control.i, align 4
  %19 = zext i32 %18 to i64
  call void @__sanitizer_cov_trace_switch(i64 %19, ptr @__sancov_gen_cov_switch_values.489)
  switch i32 %18, label %vega10_enable_disable_PCC_limit_feature.exit.if.end12.i_crit_edge [
    i32 2, label %vega10_enable_disable_PCC_limit_feature.exit.if.then.i221_crit_edge
    i32 0, label %vega10_enable_disable_PCC_limit_feature.exit.if.then.i221_crit_edge361
  ]

vega10_enable_disable_PCC_limit_feature.exit.if.then.i221_crit_edge361: ; preds = %vega10_enable_disable_PCC_limit_feature.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i221

vega10_enable_disable_PCC_limit_feature.exit.if.then.i221_crit_edge: ; preds = %vega10_enable_disable_PCC_limit_feature.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i221

vega10_enable_disable_PCC_limit_feature.exit.if.end12.i_crit_edge: ; preds = %vega10_enable_disable_PCC_limit_feature.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end12.i

if.then.i221:                                     ; preds = %vega10_enable_disable_PCC_limit_feature.exit.if.then.i221_crit_edge, %vega10_enable_disable_PCC_limit_feature.exit.if.then.i221_crit_edge361
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %16, i32 0, i32 1
  %20 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %mvdd_voltage_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 9
  %22 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %21, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %23)
  %tobool.not.i.i = icmp eq i32 %23, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %do.end7.i.i

if.then.i.i:                                      ; preds = %if.then.i221
  %call.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_get_mvdd_voltage_table._rs, ptr noundef nonnull @__func__.vega10_get_mvdd_voltage_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool1.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool1.not.i.i, label %if.then.i.i.if.then3.i_crit_edge, label %if.then.i.i.cleanup.sink.split.i.i_crit_edge

if.then.i.i.cleanup.sink.split.i.i_crit_edge:     ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split.i.i

if.then.i.i.if.then3.i_crit_edge:                 ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then3.i

do.end7.i.i:                                      ; preds = %if.then.i221
  %mask_low.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 9, i32 1
  %24 = ptrtoint ptr %mask_low.i.i to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 0, ptr %mask_low.i.i, align 4
  %phase_delay.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 9, i32 2
  %25 = ptrtoint ptr %phase_delay.i.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 0, ptr %phase_delay.i.i, align 4
  %26 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %21, align 4
  %28 = ptrtoint ptr %mvdd_voltage_table.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %27, ptr %mvdd_voltage_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %27)
  %cmp1.not.i.i = icmp eq i32 %27, 0
  br i1 %cmp1.not.i.i, label %do.end7.i.i.do.body15.i.i_crit_edge, label %do.end7.i.i.for.body.i.i_crit_edge

do.end7.i.i.for.body.i.i_crit_edge:               ; preds = %do.end7.i.i
  br label %for.body.i.i

do.end7.i.i.do.body15.i.i_crit_edge:              ; preds = %do.end7.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body15.i.i

for.body.i.i:                                     ; preds = %for.body.i.i.for.body.i.i_crit_edge, %do.end7.i.i.for.body.i.i_crit_edge
  %i.02.i.i = phi i32 [ %inc.i.i, %for.body.i.i.for.body.i.i_crit_edge ], [ 0, %do.end7.i.i.for.body.i.i_crit_edge ]
  %mvdd.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %21, i32 0, i32 1, i32 %i.02.i.i, i32 8
  %29 = ptrtoint ptr %mvdd.i.i to i32
  call void @__asan_load2_noabort(i32 %29)
  %30 = load i16, ptr %mvdd.i.i, align 4
  %arrayidx12.i.i = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 9, i32 8, i32 %i.02.i.i
  %31 = ptrtoint ptr %arrayidx12.i.i to i32
  call void @__asan_store2_noabort(i32 %31)
  store i16 %30, ptr %arrayidx12.i.i, align 4
  %smio_low.i.i = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 9, i32 8, i32 %i.02.i.i, i32 1
  %32 = ptrtoint ptr %smio_low.i.i to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 0, ptr %smio_low.i.i, align 4
  %inc.i.i = add nuw i32 %i.02.i.i, 1
  %33 = ptrtoint ptr %mvdd_voltage_table.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %mvdd_voltage_table.i, align 4
  %cmp.i.i = icmp ult i32 %inc.i.i, %34
  br i1 %cmp.i.i, label %for.body.i.i.for.body.i.i_crit_edge, label %for.body.i.i.do.body15.i.i_crit_edge

for.body.i.i.do.body15.i.i_crit_edge:             ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body15.i.i

for.body.i.i.for.body.i.i_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i.i

do.body15.i.i:                                    ; preds = %for.body.i.i.do.body15.i.i_crit_edge, %do.end7.i.i.do.body15.i.i_crit_edge
  %call16.i.i = tail call fastcc i32 @vega10_trim_voltage_table(ptr noundef %mvdd_voltage_table.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16.i.i)
  %tobool17.not.i.i = icmp eq i32 %call16.i.i, 0
  br i1 %tobool17.not.i.i, label %do.body15.i.i.if.end12.i_crit_edge, label %if.then18.i.i

do.body15.i.i.if.end12.i_crit_edge:               ; preds = %do.body15.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end12.i

if.then18.i.i:                                    ; preds = %do.body15.i.i
  %call19.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_get_mvdd_voltage_table._rs.115, ptr noundef nonnull @__func__.vega10_get_mvdd_voltage_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19.i.i)
  %tobool20.not.i.i = icmp eq i32 %call19.i.i, 0
  br i1 %tobool20.not.i.i, label %if.then18.i.i.if.then3.i_crit_edge, label %if.then18.i.i.cleanup.sink.split.i.i_crit_edge

if.then18.i.i.cleanup.sink.split.i.i_crit_edge:   ; preds = %if.then18.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split.i.i

if.then18.i.i.if.then3.i_crit_edge:               ; preds = %if.then18.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then3.i

cleanup.sink.split.i.i:                           ; preds = %if.then18.i.i.cleanup.sink.split.i.i_crit_edge, %if.then.i.i.cleanup.sink.split.i.i_crit_edge
  %.str.118.sink.i.i = phi ptr [ @.str.114, %if.then.i.i.cleanup.sink.split.i.i_crit_edge ], [ @.str.118, %if.then18.i.i.cleanup.sink.split.i.i_crit_edge ]
  %retval.0.ph.i.i = phi i32 [ -22, %if.then.i.i.cleanup.sink.split.i.i_crit_edge ], [ -1, %if.then18.i.i.cleanup.sink.split.i.i_crit_edge ]
  %call26.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.118.sink.i.i) #16
  br label %if.then3.i

if.then3.i:                                       ; preds = %cleanup.sink.split.i.i, %if.then18.i.i.if.then3.i_crit_edge, %if.then.i.i.if.then3.i_crit_edge
  %retval.0.i.ph.i = phi i32 [ %retval.0.ph.i.i, %cleanup.sink.split.i.i ], [ -1, %if.then18.i.i.if.then3.i_crit_edge ], [ -22, %if.then.i.i.if.then3.i_crit_edge ]
  %call4.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_construct_voltage_tables._rs, ptr noundef nonnull @__func__.vega10_construct_voltage_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i)
  %tobool5.not.i = icmp eq i32 %call4.i, 0
  br i1 %tobool5.not.i, label %if.then3.i.if.then4_crit_edge, label %if.then3.i.if.then4.sink.split_crit_edge

if.then3.i.if.then4.sink.split_crit_edge:         ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then4.sink.split

if.then3.i.if.then4_crit_edge:                    ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then4

if.end12.i:                                       ; preds = %do.body15.i.i.if.end12.i_crit_edge, %vega10_enable_disable_PCC_limit_feature.exit.if.end12.i_crit_edge
  %vddci_control.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 10
  %35 = ptrtoint ptr %vddci_control.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %vddci_control.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %36)
  %cmp13.i = icmp eq i32 %36, 0
  br i1 %cmp13.i, label %if.then14.i, label %if.end12.i.if.end32.i_crit_edge

if.end12.i.if.end32.i_crit_edge:                  ; preds = %if.end12.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end32.i

if.then14.i:                                      ; preds = %if.end12.i
  %vdd_dep_on_mclk15.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %16, i32 0, i32 1
  %37 = ptrtoint ptr %vdd_dep_on_mclk15.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %vdd_dep_on_mclk15.i, align 4
  %vddci_voltage_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 11
  %39 = ptrtoint ptr %38 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %38, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %40)
  %tobool.not.i138.i = icmp eq i32 %40, 0
  br i1 %tobool.not.i138.i, label %if.then.i141.i, label %do.end7.i145.i

if.then.i141.i:                                   ; preds = %if.then14.i
  %call.i139.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_get_vddci_voltage_table._rs, ptr noundef nonnull @__func__.vega10_get_vddci_voltage_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i139.i)
  %tobool1.not.i140.i = icmp eq i32 %call.i139.i, 0
  br i1 %tobool1.not.i140.i, label %if.then.i141.i.if.then19.i_crit_edge, label %if.then.i141.i.cleanup.sink.split.i160.i_crit_edge

if.then.i141.i.cleanup.sink.split.i160.i_crit_edge: ; preds = %if.then.i141.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split.i160.i

if.then.i141.i.if.then19.i_crit_edge:             ; preds = %if.then.i141.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then19.i

do.end7.i145.i:                                   ; preds = %if.then14.i
  %mask_low.i142.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 11, i32 1
  %41 = ptrtoint ptr %mask_low.i142.i to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 0, ptr %mask_low.i142.i, align 4
  %phase_delay.i143.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 11, i32 2
  %42 = ptrtoint ptr %phase_delay.i143.i to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 0, ptr %phase_delay.i143.i, align 4
  %43 = ptrtoint ptr %38 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %38, align 4
  %45 = ptrtoint ptr %vddci_voltage_table.i to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %44, ptr %vddci_voltage_table.i, align 4
  %46 = load i32, ptr %38, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %46)
  %cmp1.not.i144.i = icmp eq i32 %46, 0
  br i1 %cmp1.not.i144.i, label %do.end7.i145.i.do.body15.i154.i_crit_edge, label %do.end7.i145.i.for.body.i151.i_crit_edge

do.end7.i145.i.for.body.i151.i_crit_edge:         ; preds = %do.end7.i145.i
  br label %for.body.i151.i

do.end7.i145.i.do.body15.i154.i_crit_edge:        ; preds = %do.end7.i145.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body15.i154.i

for.body.i151.i:                                  ; preds = %for.body.i151.i.for.body.i151.i_crit_edge, %do.end7.i145.i.for.body.i151.i_crit_edge
  %i.02.i146.i = phi i32 [ %inc.i149.i, %for.body.i151.i.for.body.i151.i_crit_edge ], [ 0, %do.end7.i145.i.for.body.i151.i_crit_edge ]
  %vddci.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %38, i32 0, i32 1, i32 %i.02.i146.i, i32 7
  %47 = ptrtoint ptr %vddci.i.i to i32
  call void @__asan_load2_noabort(i32 %47)
  %48 = load i16, ptr %vddci.i.i, align 2
  %arrayidx12.i147.i = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 11, i32 8, i32 %i.02.i146.i
  %49 = ptrtoint ptr %arrayidx12.i147.i to i32
  call void @__asan_store2_noabort(i32 %49)
  store i16 %48, ptr %arrayidx12.i147.i, align 4
  %smio_low.i148.i = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 11, i32 8, i32 %i.02.i146.i, i32 1
  %50 = ptrtoint ptr %smio_low.i148.i to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 0, ptr %smio_low.i148.i, align 4
  %inc.i149.i = add nuw i32 %i.02.i146.i, 1
  %51 = ptrtoint ptr %38 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %38, align 4
  %cmp.i150.i = icmp ult i32 %inc.i149.i, %52
  br i1 %cmp.i150.i, label %for.body.i151.i.for.body.i151.i_crit_edge, label %for.body.i151.i.do.body15.i154.i_crit_edge

for.body.i151.i.do.body15.i154.i_crit_edge:       ; preds = %for.body.i151.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body15.i154.i

for.body.i151.i.for.body.i151.i_crit_edge:        ; preds = %for.body.i151.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i151.i

do.body15.i154.i:                                 ; preds = %for.body.i151.i.do.body15.i154.i_crit_edge, %do.end7.i145.i.do.body15.i154.i_crit_edge
  %call16.i152.i = tail call fastcc i32 @vega10_trim_voltage_table(ptr noundef %vddci_voltage_table.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16.i152.i)
  %tobool17.not.i153.i = icmp eq i32 %call16.i152.i, 0
  br i1 %tobool17.not.i153.i, label %do.body15.i154.i.if.end32.i_crit_edge, label %if.then18.i157.i

do.body15.i154.i.if.end32.i_crit_edge:            ; preds = %do.body15.i154.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end32.i

if.then18.i157.i:                                 ; preds = %do.body15.i154.i
  %call19.i155.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_get_vddci_voltage_table._rs.120, ptr noundef nonnull @__func__.vega10_get_vddci_voltage_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19.i155.i)
  %tobool20.not.i156.i = icmp eq i32 %call19.i155.i, 0
  br i1 %tobool20.not.i156.i, label %if.then18.i157.i.if.then19.i_crit_edge, label %if.then18.i157.i.cleanup.sink.split.i160.i_crit_edge

if.then18.i157.i.cleanup.sink.split.i160.i_crit_edge: ; preds = %if.then18.i157.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split.i160.i

if.then18.i157.i.if.then19.i_crit_edge:           ; preds = %if.then18.i157.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then19.i

cleanup.sink.split.i160.i:                        ; preds = %if.then18.i157.i.cleanup.sink.split.i160.i_crit_edge, %if.then.i141.i.cleanup.sink.split.i160.i_crit_edge
  %.str.123.sink.i.i = phi ptr [ @.str.114, %if.then.i141.i.cleanup.sink.split.i160.i_crit_edge ], [ @.str.123, %if.then18.i157.i.cleanup.sink.split.i160.i_crit_edge ]
  %retval.0.ph.i158.i = phi i32 [ -22, %if.then.i141.i.cleanup.sink.split.i160.i_crit_edge ], [ -1, %if.then18.i157.i.cleanup.sink.split.i160.i_crit_edge ]
  %call26.i159.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.123.sink.i.i) #16
  br label %if.then19.i

if.then19.i:                                      ; preds = %cleanup.sink.split.i160.i, %if.then18.i157.i.if.then19.i_crit_edge, %if.then.i141.i.if.then19.i_crit_edge
  %retval.0.i161.ph.i = phi i32 [ %retval.0.ph.i158.i, %cleanup.sink.split.i160.i ], [ -1, %if.then18.i157.i.if.then19.i_crit_edge ], [ -22, %if.then.i141.i.if.then19.i_crit_edge ]
  %call20.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_construct_voltage_tables._rs.94, ptr noundef nonnull @__func__.vega10_construct_voltage_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20.i)
  %tobool21.not.i = icmp eq i32 %call20.i, 0
  br i1 %tobool21.not.i, label %if.then19.i.if.then4_crit_edge, label %if.then19.i.if.then4.sink.split_crit_edge

if.then19.i.if.then4.sink.split_crit_edge:        ; preds = %if.then19.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then4.sink.split

if.then19.i.if.then4_crit_edge:                   ; preds = %if.then19.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then4

if.end32.i:                                       ; preds = %do.body15.i154.i.if.end32.i_crit_edge, %if.end12.i.if.end32.i_crit_edge
  %vddc_control.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 6
  %53 = ptrtoint ptr %vddc_control.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %vddc_control.i, align 4
  %55 = zext i32 %54 to i64
  call void @__sanitizer_cov_trace_switch(i64 %55, ptr @__sancov_gen_cov_switch_values.490)
  switch i32 %54, label %if.end32.i.do.body55.i_crit_edge [
    i32 2, label %if.end32.i.if.then37.i_crit_edge
    i32 0, label %if.end32.i.if.then37.i_crit_edge362
  ]

if.end32.i.if.then37.i_crit_edge362:              ; preds = %if.end32.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then37.i

if.end32.i.if.then37.i_crit_edge:                 ; preds = %if.end32.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then37.i

if.end32.i.do.body55.i_crit_edge:                 ; preds = %if.end32.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body55.i

if.then37.i:                                      ; preds = %if.end32.i.if.then37.i_crit_edge, %if.end32.i.if.then37.i_crit_edge362
  %56 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %16, align 4
  %vddc_voltage_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 7
  %58 = ptrtoint ptr %57 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %57, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %59)
  %tobool.not.i162.i = icmp eq i32 %59, 0
  br i1 %tobool.not.i162.i, label %if.then.i165.i, label %do.end7.i169.i

if.then.i165.i:                                   ; preds = %if.then37.i
  %call.i163.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_get_vdd_voltage_table._rs, ptr noundef nonnull @__func__.vega10_get_vdd_voltage_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i163.i)
  %tobool1.not.i164.i = icmp eq i32 %call.i163.i, 0
  br i1 %tobool1.not.i164.i, label %if.then.i165.i.if.then41.i_crit_edge, label %do.end.i.i

if.then.i165.i.if.then41.i_crit_edge:             ; preds = %if.then.i165.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then41.i

do.end.i.i:                                       ; preds = %if.then.i165.i
  call void @__sanitizer_cov_trace_pc() #15
  %call4.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.114) #16
  br label %if.then41.i

do.end7.i169.i:                                   ; preds = %if.then37.i
  %mask_low.i166.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 7, i32 1
  %60 = ptrtoint ptr %mask_low.i166.i to i32
  call void @__asan_store4_noabort(i32 %60)
  store i32 0, ptr %mask_low.i166.i, align 4
  %phase_delay.i167.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 7, i32 2
  %61 = ptrtoint ptr %phase_delay.i167.i to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 0, ptr %phase_delay.i167.i, align 4
  %62 = ptrtoint ptr %57 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %57, align 4
  %64 = ptrtoint ptr %vddc_voltage_table.i to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 %63, ptr %vddc_voltage_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %63)
  %cmp1.not.i168.i = icmp eq i32 %63, 0
  br i1 %cmp1.not.i168.i, label %do.end7.i169.i.do.body55.i_crit_edge, label %do.end7.i169.i.for.body.i175.i_crit_edge

do.end7.i169.i.for.body.i175.i_crit_edge:         ; preds = %do.end7.i169.i
  br label %for.body.i175.i

do.end7.i169.i.do.body55.i_crit_edge:             ; preds = %do.end7.i169.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body55.i

for.body.i175.i:                                  ; preds = %for.body.i175.i.for.body.i175.i_crit_edge, %do.end7.i169.i.for.body.i175.i_crit_edge
  %i.02.i170.i = phi i32 [ %inc.i173.i, %for.body.i175.i.for.body.i175.i_crit_edge ], [ 0, %do.end7.i169.i.for.body.i175.i_crit_edge ]
  %vddc.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %57, i32 0, i32 1, i32 %i.02.i170.i, i32 5
  %65 = ptrtoint ptr %vddc.i.i to i32
  call void @__asan_load2_noabort(i32 %65)
  %66 = load i16, ptr %vddc.i.i, align 2
  %arrayidx12.i171.i = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 7, i32 8, i32 %i.02.i170.i
  %67 = ptrtoint ptr %arrayidx12.i171.i to i32
  call void @__asan_store2_noabort(i32 %67)
  store i16 %66, ptr %arrayidx12.i171.i, align 4
  %smio_low.i172.i = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 7, i32 8, i32 %i.02.i170.i, i32 1
  %68 = ptrtoint ptr %smio_low.i172.i to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 0, ptr %smio_low.i172.i, align 4
  %inc.i173.i = add nuw i32 %i.02.i170.i, 1
  %69 = ptrtoint ptr %vddc_voltage_table.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %vddc_voltage_table.i, align 4
  %cmp.i174.i = icmp ult i32 %inc.i173.i, %70
  br i1 %cmp.i174.i, label %for.body.i175.i.for.body.i175.i_crit_edge, label %for.body.i175.i.do.body55.i_crit_edge

for.body.i175.i.do.body55.i_crit_edge:            ; preds = %for.body.i175.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body55.i

for.body.i175.i.for.body.i175.i_crit_edge:        ; preds = %for.body.i175.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i175.i

if.then41.i:                                      ; preds = %do.end.i.i, %if.then.i165.i.if.then41.i_crit_edge
  %call42.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_construct_voltage_tables._rs.98, ptr noundef nonnull @__func__.vega10_construct_voltage_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call42.i)
  %tobool43.not.i = icmp eq i32 %call42.i, 0
  br i1 %tobool43.not.i, label %if.then41.i.if.then4_crit_edge, label %if.then41.i.if.then4.sink.split_crit_edge

if.then41.i.if.then4.sink.split_crit_edge:        ; preds = %if.then41.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then4.sink.split

if.then41.i.if.then4_crit_edge:                   ; preds = %if.then41.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then4

do.body55.i:                                      ; preds = %for.body.i175.i.do.body55.i_crit_edge, %do.end7.i169.i.do.body55.i_crit_edge, %if.end32.i.do.body55.i_crit_edge
  %vddc_voltage_table56.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 7
  %71 = ptrtoint ptr %vddc_voltage_table56.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %vddc_voltage_table56.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %72)
  %cmp57.i = icmp ult i32 %72, 17
  br i1 %cmp57.i, label %do.body55.i.do.body72.i_crit_edge, label %if.then58.i

do.body55.i.do.body72.i_crit_edge:                ; preds = %do.body55.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body72.i

if.then58.i:                                      ; preds = %do.body55.i
  %call59.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_construct_voltage_tables._rs.102, ptr noundef nonnull @__func__.vega10_construct_voltage_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call59.i)
  %tobool60.not.i = icmp eq i32 %call59.i, 0
  br i1 %tobool60.not.i, label %if.then58.i.if.end67.i_crit_edge, label %do.end64.i

if.then58.i.if.end67.i_crit_edge:                 ; preds = %if.then58.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end67.i

do.end64.i:                                       ; preds = %if.then58.i
  call void @__sanitizer_cov_trace_pc() #15
  %call66.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.105) #16
  br label %if.end67.i

if.end67.i:                                       ; preds = %do.end64.i, %if.then58.i.if.end67.i_crit_edge
  tail call fastcc void @vega10_trim_voltage_table_to_fit_state_table(ptr noundef %vddc_voltage_table56.i) #13
  br label %do.body72.i

do.body72.i:                                      ; preds = %if.end67.i, %do.body55.i.do.body72.i_crit_edge
  %vddci_voltage_table73.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 11
  %73 = ptrtoint ptr %vddci_voltage_table73.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %vddci_voltage_table73.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %74)
  %cmp75.i = icmp ult i32 %74, 17
  br i1 %cmp75.i, label %do.body72.i.do.body90.i_crit_edge, label %if.then76.i

do.body72.i.do.body90.i_crit_edge:                ; preds = %do.body72.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body90.i

if.then76.i:                                      ; preds = %do.body72.i
  %call77.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_construct_voltage_tables._rs.106, ptr noundef nonnull @__func__.vega10_construct_voltage_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call77.i)
  %tobool78.not.i = icmp eq i32 %call77.i, 0
  br i1 %tobool78.not.i, label %if.then76.i.if.end85.i_crit_edge, label %do.end82.i

if.then76.i.if.end85.i_crit_edge:                 ; preds = %if.then76.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end85.i

do.end82.i:                                       ; preds = %if.then76.i
  call void @__sanitizer_cov_trace_pc() #15
  %call84.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.109) #16
  br label %if.end85.i

if.end85.i:                                       ; preds = %do.end82.i, %if.then76.i.if.end85.i_crit_edge
  tail call fastcc void @vega10_trim_voltage_table_to_fit_state_table(ptr noundef %vddci_voltage_table73.i) #13
  br label %do.body90.i

do.body90.i:                                      ; preds = %if.end85.i, %do.body72.i.do.body90.i_crit_edge
  %mvdd_voltage_table91.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %14, i32 0, i32 9
  %75 = ptrtoint ptr %mvdd_voltage_table91.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %mvdd_voltage_table91.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %76)
  %cmp93.i = icmp ult i32 %76, 17
  br i1 %cmp93.i, label %do.body90.i.if.end13_crit_edge, label %if.then94.i

do.body90.i.if.end13_crit_edge:                   ; preds = %do.body90.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end13

if.then94.i:                                      ; preds = %do.body90.i
  %call95.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_construct_voltage_tables._rs.110, ptr noundef nonnull @__func__.vega10_construct_voltage_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call95.i)
  %tobool96.not.i = icmp eq i32 %call95.i, 0
  br i1 %tobool96.not.i, label %if.then94.i.if.end103.i_crit_edge, label %do.end100.i

if.then94.i.if.end103.i_crit_edge:                ; preds = %if.then94.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end103.i

do.end100.i:                                      ; preds = %if.then94.i
  call void @__sanitizer_cov_trace_pc() #15
  %call102.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.113) #16
  br label %if.end103.i

if.end103.i:                                      ; preds = %do.end100.i, %if.then94.i.if.end103.i_crit_edge
  tail call fastcc void @vega10_trim_voltage_table_to_fit_state_table(ptr noundef %mvdd_voltage_table91.i) #13
  br label %if.end13

if.then4.sink.split:                              ; preds = %if.then41.i.if.then4.sink.split_crit_edge, %if.then19.i.if.then4.sink.split_crit_edge, %if.then3.i.if.then4.sink.split_crit_edge
  %.str.93.sink = phi ptr [ @.str.93, %if.then3.i.if.then4.sink.split_crit_edge ], [ @.str.97, %if.then19.i.if.then4.sink.split_crit_edge ], [ @.str.101, %if.then41.i.if.then4.sink.split_crit_edge ]
  %retval.0.i.ph.ph = phi i32 [ %retval.0.i.ph.i, %if.then3.i.if.then4.sink.split_crit_edge ], [ %retval.0.i161.ph.i, %if.then19.i.if.then4.sink.split_crit_edge ], [ -22, %if.then41.i.if.then4.sink.split_crit_edge ]
  %call8.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.93.sink) #16
  br label %if.then4

if.then4:                                         ; preds = %if.then4.sink.split, %if.then41.i.if.then4_crit_edge, %if.then19.i.if.then4_crit_edge, %if.then3.i.if.then4_crit_edge
  %retval.0.i.ph = phi i32 [ -22, %if.then41.i.if.then4_crit_edge ], [ %retval.0.i161.ph.i, %if.then19.i.if.then4_crit_edge ], [ %retval.0.i.ph.i, %if.then3.i.if.then4_crit_edge ], [ %retval.0.i.ph.ph, %if.then4.sink.split ]
  %call5 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.then4.if.end13_crit_edge, label %do.end

if.then4.if.end13_crit_edge:                      ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end13

do.end:                                           ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #15
  %call9 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.49) #16
  br label %if.end13

if.end13:                                         ; preds = %do.end, %if.then4.if.end13_crit_edge, %if.end103.i, %do.body90.i.if.end13_crit_edge
  %result.0.ph = phi i32 [ 0, %if.end103.i ], [ 0, %do.body90.i.if.end13_crit_edge ], [ %retval.0.i.ph, %if.then4.if.end13_crit_edge ], [ %retval.0.i.ph, %do.end ]
  %77 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %77)
  %.pr = load i8, ptr %not_vf, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %.pr)
  %tobool15.not = icmp eq i8 %.pr, 0
  br i1 %tobool15.not, label %if.end13.lor.lhs.false_crit_edge, label %if.end13.if.then17_crit_edge

if.end13.if.then17_crit_edge:                     ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then17

if.end13.lor.lhs.false_crit_edge:                 ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end13.lor.lhs.false_crit_edge, %entry.lor.lhs.false_crit_edge
  %result.0320 = phi i32 [ %result.0.ph, %if.end13.lor.lhs.false_crit_edge ], [ 0, %entry.lor.lhs.false_crit_edge ]
  %pp_one_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 6
  %78 = ptrtoint ptr %pp_one_vf to i32
  call void @__asan_load1_noabort(i32 %78)
  %79 = load i8, ptr %pp_one_vf, align 2, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %79)
  %tobool16.not = icmp eq i8 %79, 0
  br i1 %tobool16.not, label %lor.lhs.false.if.end34_crit_edge, label %lor.lhs.false.if.then17_crit_edge

lor.lhs.false.if.then17_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then17

lor.lhs.false.if.end34_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end34

if.then17:                                        ; preds = %lor.lhs.false.if.then17_crit_edge, %if.end13.if.then17_crit_edge
  %result.0319 = phi i32 [ %result.0320, %lor.lhs.false.if.then17_crit_edge ], [ %result.0.ph, %if.end13.if.then17_crit_edge ]
  %backend.i223 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %80 = ptrtoint ptr %backend.i223 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %backend.i223, align 4
  %pptable.i224 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %82 = ptrtoint ptr %pptable.i224 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %pptable.i224, align 4
  %pp_table1.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14
  call void @llvm.lifetime.start.p0(i64 276, ptr nonnull %voltage_table.i) #13
  %84 = call ptr @memset(ptr %voltage_table.i, i32 255, i32 276)
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %boot_up_values.i) #13
  %85 = call ptr @memset(ptr %boot_up_values.i, i32 255, i32 48)
  %vdd_dep_on_socclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 2
  %86 = ptrtoint ptr %vdd_dep_on_socclk.i.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %vdd_dep_on_socclk.i.i, align 4
  %88 = ptrtoint ptr %83 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %83, align 4
  %vdd_dep_on_mclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 1
  %90 = ptrtoint ptr %vdd_dep_on_mclk.i.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %vdd_dep_on_mclk.i.i, align 4
  %mm_dep_table.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 7
  %92 = ptrtoint ptr %mm_dep_table.i.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %mm_dep_table.i.i, align 4
  %vdd_dep_on_dcefclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 3
  %94 = ptrtoint ptr %vdd_dep_on_dcefclk.i.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %vdd_dep_on_dcefclk.i.i, align 4
  %vdd_dep_on_pixclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 4
  %96 = ptrtoint ptr %vdd_dep_on_pixclk.i.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %vdd_dep_on_pixclk.i.i, align 4
  %vdd_dep_on_dispclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 5
  %98 = ptrtoint ptr %vdd_dep_on_dispclk.i.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %vdd_dep_on_dispclk.i.i, align 4
  %vdd_dep_on_phyclk.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 6
  %100 = ptrtoint ptr %vdd_dep_on_phyclk.i.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %vdd_dep_on_phyclk.i.i, align 4
  %tobool.not.i.i225 = icmp eq ptr %87, null
  br i1 %tobool.not.i.i225, label %if.then.i.i228, label %do.body8.i.i

if.then.i.i228:                                   ; preds = %if.then17
  %call.i.i226 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_setup_default_dpm_tables._rs, ptr noundef nonnull @__func__.vega10_setup_default_dpm_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i226)
  %tobool1.not.i.i227 = icmp eq i32 %call.i.i226, 0
  br i1 %tobool1.not.i.i227, label %if.then.i.i228.if.then.i231_crit_edge, label %if.then.i.i228.if.then.sink.split.i_crit_edge

if.then.i.i228.if.then.sink.split.i_crit_edge:    ; preds = %if.then.i.i228
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.sink.split.i

if.then.i.i228.if.then.i231_crit_edge:            ; preds = %if.then.i.i228
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i231

do.body8.i.i:                                     ; preds = %if.then17
  %102 = ptrtoint ptr %87 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %87, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %103)
  %cmp.not.i.i = icmp eq i32 %103, 0
  br i1 %cmp.not.i.i, label %if.then9.i.i, label %do.body22.i.i

if.then9.i.i:                                     ; preds = %do.body8.i.i
  %call10.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_setup_default_dpm_tables._rs.178, ptr noundef nonnull @__func__.vega10_setup_default_dpm_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10.i.i)
  %tobool11.not.i.i = icmp eq i32 %call10.i.i, 0
  br i1 %tobool11.not.i.i, label %if.then9.i.i.if.then.i231_crit_edge, label %if.then9.i.i.if.then.sink.split.i_crit_edge

if.then9.i.i.if.then.sink.split.i_crit_edge:      ; preds = %if.then9.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.sink.split.i

if.then9.i.i.if.then.i231_crit_edge:              ; preds = %if.then9.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i231

do.body22.i.i:                                    ; preds = %do.body8.i.i
  %tobool23.not.i.i = icmp eq ptr %89, null
  br i1 %tobool23.not.i.i, label %if.then24.i.i, label %do.body37.i.i

if.then24.i.i:                                    ; preds = %do.body22.i.i
  %call25.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_setup_default_dpm_tables._rs.182, ptr noundef nonnull @__func__.vega10_setup_default_dpm_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25.i.i)
  %tobool26.not.i.i = icmp eq i32 %call25.i.i, 0
  br i1 %tobool26.not.i.i, label %if.then24.i.i.if.then.i231_crit_edge, label %if.then24.i.i.if.then.sink.split.i_crit_edge

if.then24.i.i.if.then.sink.split.i_crit_edge:     ; preds = %if.then24.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.sink.split.i

if.then24.i.i.if.then.i231_crit_edge:             ; preds = %if.then24.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i231

do.body37.i.i:                                    ; preds = %do.body22.i.i
  %104 = ptrtoint ptr %89 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %89, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %105)
  %cmp39.not.i.i = icmp eq i32 %105, 0
  br i1 %cmp39.not.i.i, label %if.then40.i.i, label %do.body53.i.i

if.then40.i.i:                                    ; preds = %do.body37.i.i
  %call41.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_setup_default_dpm_tables._rs.186, ptr noundef nonnull @__func__.vega10_setup_default_dpm_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call41.i.i)
  %tobool42.not.i.i = icmp eq i32 %call41.i.i, 0
  br i1 %tobool42.not.i.i, label %if.then40.i.i.if.then.i231_crit_edge, label %if.then40.i.i.if.then.sink.split.i_crit_edge

if.then40.i.i.if.then.sink.split.i_crit_edge:     ; preds = %if.then40.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.sink.split.i

if.then40.i.i.if.then.i231_crit_edge:             ; preds = %if.then40.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i231

do.body53.i.i:                                    ; preds = %do.body37.i.i
  %tobool54.not.i.i = icmp eq ptr %91, null
  br i1 %tobool54.not.i.i, label %if.then55.i.i, label %do.body68.i.i

if.then55.i.i:                                    ; preds = %do.body53.i.i
  %call56.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_setup_default_dpm_tables._rs.190, ptr noundef nonnull @__func__.vega10_setup_default_dpm_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call56.i.i)
  %tobool57.not.i.i = icmp eq i32 %call56.i.i, 0
  br i1 %tobool57.not.i.i, label %if.then55.i.i.if.then.i231_crit_edge, label %if.then55.i.i.if.then.sink.split.i_crit_edge

if.then55.i.i.if.then.sink.split.i_crit_edge:     ; preds = %if.then55.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.sink.split.i

if.then55.i.i.if.then.i231_crit_edge:             ; preds = %if.then55.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i231

do.body68.i.i:                                    ; preds = %do.body53.i.i
  %106 = ptrtoint ptr %91 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %91, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %107)
  %cmp70.not.i.i = icmp eq i32 %107, 0
  br i1 %cmp70.not.i.i, label %if.then71.i.i, label %do.end83.i.i

if.then71.i.i:                                    ; preds = %do.body68.i.i
  %call72.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_setup_default_dpm_tables._rs.194, ptr noundef nonnull @__func__.vega10_setup_default_dpm_tables) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call72.i.i)
  %tobool73.not.i.i = icmp eq i32 %call72.i.i, 0
  br i1 %tobool73.not.i.i, label %if.then71.i.i.if.then.i231_crit_edge, label %if.then71.i.i.if.then.sink.split.i_crit_edge

if.then71.i.i.if.then.sink.split.i_crit_edge:     ; preds = %if.then71.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.sink.split.i

if.then71.i.i.if.then.i231_crit_edge:             ; preds = %if.then71.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i231

do.end83.i.i:                                     ; preds = %do.body68.i.i
  %108 = ptrtoint ptr %81 to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 0, ptr %81, align 4
  %109 = ptrtoint ptr %87 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %87, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %110)
  %cmp1.not.i.i.i = icmp eq i32 %110, 0
  br i1 %cmp1.not.i.i.i, label %do.end83.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge, label %for.inc.peel.i.i.i

do.end83.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge: ; preds = %do.end83.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit.i.i

for.inc.peel.i.i.i:                               ; preds = %do.end83.i.i
  %arrayidx7.peel.i.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %87, i32 0, i32 1, i32 0
  %111 = ptrtoint ptr %arrayidx7.peel.i.i.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %arrayidx7.peel.i.i.i, align 4
  %value12.peel.i.i.i = getelementptr %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 2, i32 0, i32 1
  %113 = ptrtoint ptr %value12.peel.i.i.i to i32
  call void @__asan_store4_noabort(i32 %113)
  store i32 %112, ptr %value12.peel.i.i.i, align 4
  %arrayidx15.peel.i.i.i = getelementptr %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 2, i32 0
  %114 = ptrtoint ptr %arrayidx15.peel.i.i.i to i32
  call void @__asan_store1_noabort(i32 %114)
  store i8 1, ptr %arrayidx15.peel.i.i.i, align 4
  %115 = ptrtoint ptr %81 to i32
  call void @__asan_store4_noabort(i32 %115)
  store i32 1, ptr %81, align 4
  %116 = ptrtoint ptr %87 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %87, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %117)
  %cmp.peel.i.i.i = icmp ugt i32 %117, 1
  br i1 %cmp.peel.i.i.i, label %for.inc.peel.i.i.i.lor.lhs.false.i.i.i_crit_edge, label %for.inc.peel.i.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge

for.inc.peel.i.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge: ; preds = %for.inc.peel.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit.i.i

for.inc.peel.i.i.i.lor.lhs.false.i.i.i_crit_edge: ; preds = %for.inc.peel.i.i.i
  br label %lor.lhs.false.i.i.i

lor.lhs.false.i.i.i:                              ; preds = %for.inc.i.i.i.lor.lhs.false.i.i.i_crit_edge, %for.inc.peel.i.i.i.lor.lhs.false.i.i.i_crit_edge
  %i.02.i.i.i = phi i32 [ %inc17.i.i.i, %for.inc.i.i.i.lor.lhs.false.i.i.i_crit_edge ], [ 1, %for.inc.peel.i.i.i.lor.lhs.false.i.i.i_crit_edge ]
  %118 = ptrtoint ptr %81 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %81, align 4
  %sub.i.i.i = add i32 %119, -1
  %value.i.i.i = getelementptr %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 2, i32 %sub.i.i.i, i32 1
  %120 = ptrtoint ptr %value.i.i.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %value.i.i.i, align 4
  %arrayidx4.i.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %87, i32 0, i32 1, i32 %i.02.i.i.i
  %122 = ptrtoint ptr %arrayidx4.i.i.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %arrayidx4.i.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %121, i32 %123)
  %cmp5.not.i.i.i = icmp ugt i32 %121, %123
  br i1 %cmp5.not.i.i.i, label %lor.lhs.false.i.i.i.for.inc.i.i.i_crit_edge, label %if.then.i.i.i

lor.lhs.false.i.i.i.for.inc.i.i.i_crit_edge:      ; preds = %lor.lhs.false.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i.i.i

if.then.i.i.i:                                    ; preds = %lor.lhs.false.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value12.i.i.i = getelementptr %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 2, i32 %119, i32 1
  %124 = ptrtoint ptr %value12.i.i.i to i32
  call void @__asan_store4_noabort(i32 %124)
  store i32 %123, ptr %value12.i.i.i, align 4
  %125 = ptrtoint ptr %81 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %81, align 4
  %arrayidx15.i.i.i = getelementptr %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 2, i32 %126
  %127 = ptrtoint ptr %arrayidx15.i.i.i to i32
  call void @__asan_store1_noabort(i32 %127)
  store i8 1, ptr %arrayidx15.i.i.i, align 4
  %128 = load i32, ptr %81, align 4
  %inc.i.i.i = add i32 %128, 1
  store i32 %inc.i.i.i, ptr %81, align 4
  br label %for.inc.i.i.i

for.inc.i.i.i:                                    ; preds = %if.then.i.i.i, %lor.lhs.false.i.i.i.for.inc.i.i.i_crit_edge
  %inc17.i.i.i = add nuw i32 %i.02.i.i.i, 1
  %129 = ptrtoint ptr %87 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %87, align 4
  %cmp.i.i.i = icmp ult i32 %inc17.i.i.i, %130
  br i1 %cmp.i.i.i, label %for.inc.i.i.i.lor.lhs.false.i.i.i_crit_edge, label %for.inc.i.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge, !llvm.loop !964

for.inc.i.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge: ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit.i.i

for.inc.i.i.i.lor.lhs.false.i.i.i_crit_edge:      ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false.i.i.i

vega10_setup_default_single_dpm_table.exit.i.i:   ; preds = %for.inc.i.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge, %for.inc.peel.i.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge, %do.end83.i.i.vega10_setup_default_single_dpm_table.exit.i.i_crit_edge
  %dpm_state.i.i = getelementptr inbounds %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 1
  %131 = ptrtoint ptr %dpm_state.i.i to i32
  call void @__asan_store4_noabort(i32 %131)
  store i32 255, ptr %dpm_state.i.i, align 4
  %soft_max_level.i.i.i = getelementptr inbounds %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 1, i32 1
  %132 = ptrtoint ptr %soft_max_level.i.i.i to i32
  call void @__asan_store4_noabort(i32 %132)
  store i32 255, ptr %soft_max_level.i.i.i, align 4
  %hard_min_level.i.i.i = getelementptr inbounds %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 1, i32 2
  %133 = ptrtoint ptr %hard_min_level.i.i.i to i32
  call void @__asan_store4_noabort(i32 %133)
  store i32 255, ptr %hard_min_level.i.i.i, align 4
  %hard_max_level.i.i.i = getelementptr inbounds %struct.vega10_single_dpm_table, ptr %81, i32 0, i32 1, i32 3
  %134 = ptrtoint ptr %hard_max_level.i.i.i to i32
  call void @__asan_store4_noabort(i32 %134)
  store i32 255, ptr %hard_max_level.i.i.i, align 4
  %gfx_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 1
  %135 = ptrtoint ptr %gfx_table.i.i to i32
  call void @__asan_store4_noabort(i32 %135)
  store i32 0, ptr %gfx_table.i.i, align 4
  %136 = ptrtoint ptr %89 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %89, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %137)
  %cmp1.not.i366.i.i = icmp eq i32 %137, 0
  br i1 %cmp1.not.i366.i.i, label %vega10_setup_default_single_dpm_table.exit.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge, label %for.inc.peel.i372.i.i

vega10_setup_default_single_dpm_table.exit.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge: ; preds = %vega10_setup_default_single_dpm_table.exit.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit387.i.i

for.inc.peel.i372.i.i:                            ; preds = %vega10_setup_default_single_dpm_table.exit.i.i
  %arrayidx7.peel.i367.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %89, i32 0, i32 1, i32 0
  %138 = ptrtoint ptr %arrayidx7.peel.i367.i.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %arrayidx7.peel.i367.i.i, align 4
  %value12.peel.i368.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 2, i32 0, i32 1
  %140 = ptrtoint ptr %value12.peel.i368.i.i to i32
  call void @__asan_store4_noabort(i32 %140)
  store i32 %139, ptr %value12.peel.i368.i.i, align 4
  %arrayidx15.peel.i369.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 2
  %141 = ptrtoint ptr %arrayidx15.peel.i369.i.i to i32
  call void @__asan_store1_noabort(i32 %141)
  store i8 1, ptr %arrayidx15.peel.i369.i.i, align 4
  %142 = ptrtoint ptr %gfx_table.i.i to i32
  call void @__asan_store4_noabort(i32 %142)
  store i32 1, ptr %gfx_table.i.i, align 4
  %143 = ptrtoint ptr %89 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %89, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %144)
  %cmp.peel.i371.i.i = icmp ugt i32 %144, 1
  br i1 %cmp.peel.i371.i.i, label %for.inc.peel.i372.i.i.lor.lhs.false.i378.i.i_crit_edge, label %for.inc.peel.i372.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge

for.inc.peel.i372.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge: ; preds = %for.inc.peel.i372.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit387.i.i

for.inc.peel.i372.i.i.lor.lhs.false.i378.i.i_crit_edge: ; preds = %for.inc.peel.i372.i.i
  br label %lor.lhs.false.i378.i.i

lor.lhs.false.i378.i.i:                           ; preds = %for.inc.i386.i.i.lor.lhs.false.i378.i.i_crit_edge, %for.inc.peel.i372.i.i.lor.lhs.false.i378.i.i_crit_edge
  %i.02.i373.i.i = phi i32 [ %inc17.i384.i.i, %for.inc.i386.i.i.lor.lhs.false.i378.i.i_crit_edge ], [ 1, %for.inc.peel.i372.i.i.lor.lhs.false.i378.i.i_crit_edge ]
  %145 = ptrtoint ptr %gfx_table.i.i to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %gfx_table.i.i, align 4
  %sub.i374.i.i = add i32 %146, -1
  %value.i375.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 2, i32 %sub.i374.i.i, i32 1
  %147 = ptrtoint ptr %value.i375.i.i to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load i32, ptr %value.i375.i.i, align 4
  %arrayidx4.i376.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %89, i32 0, i32 1, i32 %i.02.i373.i.i
  %149 = ptrtoint ptr %arrayidx4.i376.i.i to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %arrayidx4.i376.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %148, i32 %150)
  %cmp5.not.i377.i.i = icmp ugt i32 %148, %150
  br i1 %cmp5.not.i377.i.i, label %lor.lhs.false.i378.i.i.for.inc.i386.i.i_crit_edge, label %if.then.i383.i.i

lor.lhs.false.i378.i.i.for.inc.i386.i.i_crit_edge: ; preds = %lor.lhs.false.i378.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i386.i.i

if.then.i383.i.i:                                 ; preds = %lor.lhs.false.i378.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value12.i380.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 2, i32 %146, i32 1
  %151 = ptrtoint ptr %value12.i380.i.i to i32
  call void @__asan_store4_noabort(i32 %151)
  store i32 %150, ptr %value12.i380.i.i, align 4
  %152 = ptrtoint ptr %gfx_table.i.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %gfx_table.i.i, align 4
  %arrayidx15.i381.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 2, i32 %153
  %154 = ptrtoint ptr %arrayidx15.i381.i.i to i32
  call void @__asan_store1_noabort(i32 %154)
  store i8 1, ptr %arrayidx15.i381.i.i, align 4
  %155 = load i32, ptr %gfx_table.i.i, align 4
  %inc.i382.i.i = add i32 %155, 1
  store i32 %inc.i382.i.i, ptr %gfx_table.i.i, align 4
  br label %for.inc.i386.i.i

for.inc.i386.i.i:                                 ; preds = %if.then.i383.i.i, %lor.lhs.false.i378.i.i.for.inc.i386.i.i_crit_edge
  %inc17.i384.i.i = add nuw i32 %i.02.i373.i.i, 1
  %156 = ptrtoint ptr %89 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %89, align 4
  %cmp.i385.i.i = icmp ult i32 %inc17.i384.i.i, %157
  br i1 %cmp.i385.i.i, label %for.inc.i386.i.i.lor.lhs.false.i378.i.i_crit_edge, label %for.inc.i386.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge, !llvm.loop !964

for.inc.i386.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge: ; preds = %for.inc.i386.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit387.i.i

for.inc.i386.i.i.lor.lhs.false.i378.i.i_crit_edge: ; preds = %for.inc.i386.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false.i378.i.i

vega10_setup_default_single_dpm_table.exit387.i.i: ; preds = %for.inc.i386.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge, %for.inc.peel.i372.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge, %vega10_setup_default_single_dpm_table.exit.i.i.vega10_setup_default_single_dpm_table.exit387.i.i_crit_edge
  %overdriveLimit.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2
  %158 = ptrtoint ptr %overdriveLimit.i.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %overdriveLimit.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %159)
  %cmp86.i.i = icmp eq i32 %159, 0
  br i1 %cmp86.i.i, label %if.then87.i.i, label %vega10_setup_default_single_dpm_table.exit387.i.i.if.end92.i.i_crit_edge

vega10_setup_default_single_dpm_table.exit387.i.i.if.end92.i.i_crit_edge: ; preds = %vega10_setup_default_single_dpm_table.exit387.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end92.i.i

if.then87.i.i:                                    ; preds = %vega10_setup_default_single_dpm_table.exit387.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %160 = ptrtoint ptr %gfx_table.i.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %gfx_table.i.i, align 4
  %sub.i.i = add i32 %161, -1
  %value.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 2, i32 %sub.i.i, i32 1
  %162 = ptrtoint ptr %value.i.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %value.i.i, align 4
  %164 = ptrtoint ptr %overdriveLimit.i.i to i32
  call void @__asan_store4_noabort(i32 %164)
  store i32 %163, ptr %overdriveLimit.i.i, align 4
  br label %if.end92.i.i

if.end92.i.i:                                     ; preds = %if.then87.i.i, %vega10_setup_default_single_dpm_table.exit387.i.i.if.end92.i.i_crit_edge
  %dpm_state93.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 1
  %165 = ptrtoint ptr %dpm_state93.i.i to i32
  call void @__asan_store4_noabort(i32 %165)
  store i32 255, ptr %dpm_state93.i.i, align 4
  %soft_max_level.i388.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 1, i32 1
  %166 = ptrtoint ptr %soft_max_level.i388.i.i to i32
  call void @__asan_store4_noabort(i32 %166)
  store i32 255, ptr %soft_max_level.i388.i.i, align 4
  %hard_min_level.i389.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 1, i32 2
  %167 = ptrtoint ptr %hard_min_level.i389.i.i to i32
  call void @__asan_store4_noabort(i32 %167)
  store i32 255, ptr %hard_min_level.i389.i.i, align 4
  %hard_max_level.i390.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 1, i32 1, i32 3
  %168 = ptrtoint ptr %hard_max_level.i390.i.i to i32
  call void @__asan_store4_noabort(i32 %168)
  store i32 255, ptr %hard_max_level.i390.i.i, align 4
  %mem_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 2
  %169 = ptrtoint ptr %mem_table.i.i to i32
  call void @__asan_store4_noabort(i32 %169)
  store i32 0, ptr %mem_table.i.i, align 4
  %170 = ptrtoint ptr %91 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %91, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %171)
  %cmp1.not.i391.i.i = icmp eq i32 %171, 0
  br i1 %cmp1.not.i391.i.i, label %if.end92.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge, label %for.inc.peel.i397.i.i

if.end92.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge: ; preds = %if.end92.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit412.i.i

for.inc.peel.i397.i.i:                            ; preds = %if.end92.i.i
  %arrayidx7.peel.i392.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %91, i32 0, i32 1, i32 0
  %172 = ptrtoint ptr %arrayidx7.peel.i392.i.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %arrayidx7.peel.i392.i.i, align 4
  %value12.peel.i393.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 2, i32 0, i32 1
  %174 = ptrtoint ptr %value12.peel.i393.i.i to i32
  call void @__asan_store4_noabort(i32 %174)
  store i32 %173, ptr %value12.peel.i393.i.i, align 4
  %arrayidx15.peel.i394.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 2
  %175 = ptrtoint ptr %arrayidx15.peel.i394.i.i to i32
  call void @__asan_store1_noabort(i32 %175)
  store i8 1, ptr %arrayidx15.peel.i394.i.i, align 4
  %176 = ptrtoint ptr %mem_table.i.i to i32
  call void @__asan_store4_noabort(i32 %176)
  store i32 1, ptr %mem_table.i.i, align 4
  %177 = ptrtoint ptr %91 to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load i32, ptr %91, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %178)
  %cmp.peel.i396.i.i = icmp ugt i32 %178, 1
  br i1 %cmp.peel.i396.i.i, label %for.inc.peel.i397.i.i.lor.lhs.false.i403.i.i_crit_edge, label %for.inc.peel.i397.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge

for.inc.peel.i397.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge: ; preds = %for.inc.peel.i397.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit412.i.i

for.inc.peel.i397.i.i.lor.lhs.false.i403.i.i_crit_edge: ; preds = %for.inc.peel.i397.i.i
  br label %lor.lhs.false.i403.i.i

lor.lhs.false.i403.i.i:                           ; preds = %for.inc.i411.i.i.lor.lhs.false.i403.i.i_crit_edge, %for.inc.peel.i397.i.i.lor.lhs.false.i403.i.i_crit_edge
  %i.02.i398.i.i = phi i32 [ %inc17.i409.i.i, %for.inc.i411.i.i.lor.lhs.false.i403.i.i_crit_edge ], [ 1, %for.inc.peel.i397.i.i.lor.lhs.false.i403.i.i_crit_edge ]
  %179 = ptrtoint ptr %mem_table.i.i to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load i32, ptr %mem_table.i.i, align 4
  %sub.i399.i.i = add i32 %180, -1
  %value.i400.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 2, i32 %sub.i399.i.i, i32 1
  %181 = ptrtoint ptr %value.i400.i.i to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load i32, ptr %value.i400.i.i, align 4
  %arrayidx4.i401.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %91, i32 0, i32 1, i32 %i.02.i398.i.i
  %183 = ptrtoint ptr %arrayidx4.i401.i.i to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load i32, ptr %arrayidx4.i401.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %182, i32 %184)
  %cmp5.not.i402.i.i = icmp ugt i32 %182, %184
  br i1 %cmp5.not.i402.i.i, label %lor.lhs.false.i403.i.i.for.inc.i411.i.i_crit_edge, label %if.then.i408.i.i

lor.lhs.false.i403.i.i.for.inc.i411.i.i_crit_edge: ; preds = %lor.lhs.false.i403.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i411.i.i

if.then.i408.i.i:                                 ; preds = %lor.lhs.false.i403.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value12.i405.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 2, i32 %180, i32 1
  %185 = ptrtoint ptr %value12.i405.i.i to i32
  call void @__asan_store4_noabort(i32 %185)
  store i32 %184, ptr %value12.i405.i.i, align 4
  %186 = ptrtoint ptr %mem_table.i.i to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %mem_table.i.i, align 4
  %arrayidx15.i406.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 2, i32 %187
  %188 = ptrtoint ptr %arrayidx15.i406.i.i to i32
  call void @__asan_store1_noabort(i32 %188)
  store i8 1, ptr %arrayidx15.i406.i.i, align 4
  %189 = load i32, ptr %mem_table.i.i, align 4
  %inc.i407.i.i = add i32 %189, 1
  store i32 %inc.i407.i.i, ptr %mem_table.i.i, align 4
  br label %for.inc.i411.i.i

for.inc.i411.i.i:                                 ; preds = %if.then.i408.i.i, %lor.lhs.false.i403.i.i.for.inc.i411.i.i_crit_edge
  %inc17.i409.i.i = add nuw i32 %i.02.i398.i.i, 1
  %190 = ptrtoint ptr %91 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %91, align 4
  %cmp.i410.i.i = icmp ult i32 %inc17.i409.i.i, %191
  br i1 %cmp.i410.i.i, label %for.inc.i411.i.i.lor.lhs.false.i403.i.i_crit_edge, label %for.inc.i411.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge, !llvm.loop !964

for.inc.i411.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge: ; preds = %for.inc.i411.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit412.i.i

for.inc.i411.i.i.lor.lhs.false.i403.i.i_crit_edge: ; preds = %for.inc.i411.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false.i403.i.i

vega10_setup_default_single_dpm_table.exit412.i.i: ; preds = %for.inc.i411.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge, %for.inc.peel.i397.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge, %if.end92.i.i.vega10_setup_default_single_dpm_table.exit412.i.i_crit_edge
  %memoryClock.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %192 = ptrtoint ptr %memoryClock.i.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %memoryClock.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %193)
  %cmp100.i.i = icmp eq i32 %193, 0
  br i1 %cmp100.i.i, label %if.then101.i.i, label %vega10_setup_default_single_dpm_table.exit412.i.i.if.end110.i.i_crit_edge

vega10_setup_default_single_dpm_table.exit412.i.i.if.end110.i.i_crit_edge: ; preds = %vega10_setup_default_single_dpm_table.exit412.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end110.i.i

if.then101.i.i:                                   ; preds = %vega10_setup_default_single_dpm_table.exit412.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %194 = ptrtoint ptr %mem_table.i.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %mem_table.i.i, align 4
  %sub104.i.i = add i32 %195, -1
  %value106.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 2, i32 %sub104.i.i, i32 1
  %196 = ptrtoint ptr %value106.i.i to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %value106.i.i, align 4
  %198 = ptrtoint ptr %memoryClock.i.i to i32
  call void @__asan_store4_noabort(i32 %198)
  store i32 %197, ptr %memoryClock.i.i, align 4
  br label %if.end110.i.i

if.end110.i.i:                                    ; preds = %if.then101.i.i, %vega10_setup_default_single_dpm_table.exit412.i.i.if.end110.i.i_crit_edge
  %dpm_state111.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 1
  %199 = ptrtoint ptr %dpm_state111.i.i to i32
  call void @__asan_store4_noabort(i32 %199)
  store i32 255, ptr %dpm_state111.i.i, align 4
  %soft_max_level.i413.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 1, i32 1
  %200 = ptrtoint ptr %soft_max_level.i413.i.i to i32
  call void @__asan_store4_noabort(i32 %200)
  store i32 255, ptr %soft_max_level.i413.i.i, align 4
  %hard_min_level.i414.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 1, i32 2
  %201 = ptrtoint ptr %hard_min_level.i414.i.i to i32
  call void @__asan_store4_noabort(i32 %201)
  store i32 255, ptr %hard_min_level.i414.i.i, align 4
  %hard_max_level.i415.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 2, i32 1, i32 3
  %202 = ptrtoint ptr %hard_max_level.i415.i.i to i32
  call void @__asan_store4_noabort(i32 %202)
  store i32 255, ptr %hard_max_level.i415.i.i, align 4
  %eclk_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 3
  %203 = ptrtoint ptr %eclk_table.i.i to i32
  call void @__asan_store4_noabort(i32 %203)
  store i32 0, ptr %eclk_table.i.i, align 4
  %204 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %93, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %205)
  %cmp117527.not.i.i = icmp eq i32 %205, 0
  br i1 %cmp117527.not.i.i, label %if.end110.i.i.for.end.i.i_crit_edge, label %for.inc.peel.i.i

if.end110.i.i.for.end.i.i_crit_edge:              ; preds = %if.end110.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i.i

for.inc.peel.i.i:                                 ; preds = %if.end110.i.i
  %eclk129.peel.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %93, i32 0, i32 1, i32 0, i32 2
  %206 = ptrtoint ptr %eclk129.peel.i.i to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load i32, ptr %eclk129.peel.i.i, align 4
  %value133.peel.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 2, i32 0, i32 1
  %208 = ptrtoint ptr %value133.peel.i.i to i32
  call void @__asan_store4_noabort(i32 %208)
  store i32 %207, ptr %value133.peel.i.i, align 4
  %arrayidx138.peel.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 2, i32 0
  %209 = ptrtoint ptr %arrayidx138.peel.i.i to i32
  call void @__asan_store1_noabort(i32 %209)
  store i8 1, ptr %arrayidx138.peel.i.i, align 4
  %210 = ptrtoint ptr %eclk_table.i.i to i32
  call void @__asan_store4_noabort(i32 %210)
  store i32 1, ptr %eclk_table.i.i, align 4
  %211 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load i32, ptr %93, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %212)
  %cmp117.peel.i.i = icmp ugt i32 %212, 1
  br i1 %cmp117.peel.i.i, label %for.inc.peel.i.i.lor.lhs.false.i.i_crit_edge, label %for.inc.peel.i.i.for.end.i.i_crit_edge

for.inc.peel.i.i.for.end.i.i_crit_edge:           ; preds = %for.inc.peel.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i.i

for.inc.peel.i.i.lor.lhs.false.i.i_crit_edge:     ; preds = %for.inc.peel.i.i
  br label %lor.lhs.false.i.i

lor.lhs.false.i.i:                                ; preds = %for.inc.i.i.lor.lhs.false.i.i_crit_edge, %for.inc.peel.i.i.lor.lhs.false.i.i_crit_edge
  %i.0528.i.i = phi i32 [ %inc141.i.i, %for.inc.i.i.lor.lhs.false.i.i_crit_edge ], [ 1, %for.inc.peel.i.i.lor.lhs.false.i.i_crit_edge ]
  %213 = ptrtoint ptr %eclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load i32, ptr %eclk_table.i.i, align 4
  %sub121.i.i = add i32 %214, -1
  %value123.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 2, i32 %sub121.i.i, i32 1
  %215 = ptrtoint ptr %value123.i.i to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %value123.i.i, align 4
  %eclk.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %93, i32 0, i32 1, i32 %i.0528.i.i, i32 2
  %217 = ptrtoint ptr %eclk.i.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %eclk.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %216, i32 %218)
  %cmp125.not.i.i = icmp ugt i32 %216, %218
  br i1 %cmp125.not.i.i, label %lor.lhs.false.i.i.for.inc.i.i_crit_edge, label %if.then126.i.i

lor.lhs.false.i.i.for.inc.i.i_crit_edge:          ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i.i

if.then126.i.i:                                   ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value133.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 2, i32 %214, i32 1
  %219 = ptrtoint ptr %value133.i.i to i32
  call void @__asan_store4_noabort(i32 %219)
  store i32 %218, ptr %value133.i.i, align 4
  %220 = ptrtoint ptr %eclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load i32, ptr %eclk_table.i.i, align 4
  %arrayidx138.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 2, i32 %221
  %222 = ptrtoint ptr %arrayidx138.i.i to i32
  call void @__asan_store1_noabort(i32 %222)
  store i8 0, ptr %arrayidx138.i.i, align 4
  %223 = load i32, ptr %eclk_table.i.i, align 4
  %inc.i.i229 = add i32 %223, 1
  store i32 %inc.i.i229, ptr %eclk_table.i.i, align 4
  br label %for.inc.i.i

for.inc.i.i:                                      ; preds = %if.then126.i.i, %lor.lhs.false.i.i.for.inc.i.i_crit_edge
  %inc141.i.i = add nuw i32 %i.0528.i.i, 1
  %224 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load i32, ptr %93, align 4
  %cmp117.i.i = icmp ult i32 %inc141.i.i, %225
  br i1 %cmp117.i.i, label %for.inc.i.i.lor.lhs.false.i.i_crit_edge, label %for.inc.i.i.for.end.i.i_crit_edge, !llvm.loop !966

for.inc.i.i.for.end.i.i_crit_edge:                ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i.i

for.inc.i.i.lor.lhs.false.i.i_crit_edge:          ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false.i.i

for.end.i.i:                                      ; preds = %for.inc.i.i.for.end.i.i_crit_edge, %for.inc.peel.i.i.for.end.i.i_crit_edge, %if.end110.i.i.for.end.i.i_crit_edge
  %dpm_state142.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 1
  %226 = ptrtoint ptr %dpm_state142.i.i to i32
  call void @__asan_store4_noabort(i32 %226)
  store i32 255, ptr %dpm_state142.i.i, align 4
  %soft_max_level.i416.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 1, i32 1
  %227 = ptrtoint ptr %soft_max_level.i416.i.i to i32
  call void @__asan_store4_noabort(i32 %227)
  store i32 255, ptr %soft_max_level.i416.i.i, align 4
  %hard_min_level.i417.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 1, i32 2
  %228 = ptrtoint ptr %hard_min_level.i417.i.i to i32
  call void @__asan_store4_noabort(i32 %228)
  store i32 255, ptr %hard_min_level.i417.i.i, align 4
  %hard_max_level.i418.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 3, i32 1, i32 3
  %229 = ptrtoint ptr %hard_max_level.i418.i.i to i32
  call void @__asan_store4_noabort(i32 %229)
  store i32 255, ptr %hard_max_level.i418.i.i, align 4
  %vclk_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 4
  %230 = ptrtoint ptr %vclk_table.i.i to i32
  call void @__asan_store4_noabort(i32 %230)
  store i32 0, ptr %vclk_table.i.i, align 4
  %dclk_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 5
  %231 = ptrtoint ptr %dclk_table.i.i to i32
  call void @__asan_store4_noabort(i32 %231)
  store i32 0, ptr %dclk_table.i.i, align 4
  %232 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %93, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %233)
  %cmp151530.not.i.i = icmp eq i32 %233, 0
  br i1 %cmp151530.not.i.i, label %for.end.i.i.for.end184.i.i_crit_edge, label %for.inc182.peel.i.i

for.end.i.i.for.end184.i.i_crit_edge:             ; preds = %for.end.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end184.i.i

for.inc182.peel.i.i:                              ; preds = %for.end.i.i
  %vclk166.peel.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %93, i32 0, i32 1, i32 0, i32 1
  %234 = ptrtoint ptr %vclk166.peel.i.i to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load i32, ptr %vclk166.peel.i.i, align 4
  %value170.peel.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 2, i32 0, i32 1
  %236 = ptrtoint ptr %value170.peel.i.i to i32
  call void @__asan_store4_noabort(i32 %236)
  store i32 %235, ptr %value170.peel.i.i, align 4
  %arrayidx176.peel.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 2, i32 0
  %237 = ptrtoint ptr %arrayidx176.peel.i.i to i32
  call void @__asan_store1_noabort(i32 %237)
  store i8 1, ptr %arrayidx176.peel.i.i, align 4
  %238 = ptrtoint ptr %vclk_table.i.i to i32
  call void @__asan_store4_noabort(i32 %238)
  store i32 1, ptr %vclk_table.i.i, align 4
  %239 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %93, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %240)
  %cmp151.peel.i.i = icmp ugt i32 %240, 1
  br i1 %cmp151.peel.i.i, label %for.inc182.peel.i.i.lor.lhs.false154.i.i_crit_edge, label %for.inc182.peel.i.i.for.end184.i.i_crit_edge

for.inc182.peel.i.i.for.end184.i.i_crit_edge:     ; preds = %for.inc182.peel.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end184.i.i

for.inc182.peel.i.i.lor.lhs.false154.i.i_crit_edge: ; preds = %for.inc182.peel.i.i
  br label %lor.lhs.false154.i.i

lor.lhs.false154.i.i:                             ; preds = %for.inc182.i.i.lor.lhs.false154.i.i_crit_edge, %for.inc182.peel.i.i.lor.lhs.false154.i.i_crit_edge
  %i.1531.i.i = phi i32 [ %inc183.i.i, %for.inc182.i.i.lor.lhs.false154.i.i_crit_edge ], [ 1, %for.inc182.peel.i.i.lor.lhs.false154.i.i_crit_edge ]
  %241 = ptrtoint ptr %vclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load i32, ptr %vclk_table.i.i, align 4
  %sub157.i.i = add i32 %242, -1
  %value159.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 2, i32 %sub157.i.i, i32 1
  %243 = ptrtoint ptr %value159.i.i to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load i32, ptr %value159.i.i, align 4
  %vclk.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %93, i32 0, i32 1, i32 %i.1531.i.i, i32 1
  %245 = ptrtoint ptr %vclk.i.i to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load i32, ptr %vclk.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %244, i32 %246)
  %cmp162.not.i.i = icmp ugt i32 %244, %246
  br i1 %cmp162.not.i.i, label %lor.lhs.false154.i.i.for.inc182.i.i_crit_edge, label %if.then163.i.i

lor.lhs.false154.i.i.for.inc182.i.i_crit_edge:    ; preds = %lor.lhs.false154.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc182.i.i

if.then163.i.i:                                   ; preds = %lor.lhs.false154.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value170.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 2, i32 %242, i32 1
  %247 = ptrtoint ptr %value170.i.i to i32
  call void @__asan_store4_noabort(i32 %247)
  store i32 %246, ptr %value170.i.i, align 4
  %248 = ptrtoint ptr %vclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load i32, ptr %vclk_table.i.i, align 4
  %arrayidx176.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 2, i32 %249
  %250 = ptrtoint ptr %arrayidx176.i.i to i32
  call void @__asan_store1_noabort(i32 %250)
  store i8 0, ptr %arrayidx176.i.i, align 4
  %251 = load i32, ptr %vclk_table.i.i, align 4
  %inc180.i.i = add i32 %251, 1
  store i32 %inc180.i.i, ptr %vclk_table.i.i, align 4
  br label %for.inc182.i.i

for.inc182.i.i:                                   ; preds = %if.then163.i.i, %lor.lhs.false154.i.i.for.inc182.i.i_crit_edge
  %inc183.i.i = add nuw i32 %i.1531.i.i, 1
  %252 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load i32, ptr %93, align 4
  %cmp151.i.i = icmp ult i32 %inc183.i.i, %253
  br i1 %cmp151.i.i, label %for.inc182.i.i.lor.lhs.false154.i.i_crit_edge, label %for.inc182.i.i.for.end184.i.i_crit_edge, !llvm.loop !967

for.inc182.i.i.for.end184.i.i_crit_edge:          ; preds = %for.inc182.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end184.i.i

for.inc182.i.i.lor.lhs.false154.i.i_crit_edge:    ; preds = %for.inc182.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false154.i.i

for.end184.i.i:                                   ; preds = %for.inc182.i.i.for.end184.i.i_crit_edge, %for.inc182.peel.i.i.for.end184.i.i_crit_edge, %for.end.i.i.for.end184.i.i_crit_edge
  %dpm_state185.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 1
  %254 = ptrtoint ptr %dpm_state185.i.i to i32
  call void @__asan_store4_noabort(i32 %254)
  store i32 255, ptr %dpm_state185.i.i, align 4
  %soft_max_level.i419.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 1, i32 1
  %255 = ptrtoint ptr %soft_max_level.i419.i.i to i32
  call void @__asan_store4_noabort(i32 %255)
  store i32 255, ptr %soft_max_level.i419.i.i, align 4
  %hard_min_level.i420.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 1, i32 2
  %256 = ptrtoint ptr %hard_min_level.i420.i.i to i32
  call void @__asan_store4_noabort(i32 %256)
  store i32 255, ptr %hard_min_level.i420.i.i, align 4
  %hard_max_level.i421.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 4, i32 1, i32 3
  %257 = ptrtoint ptr %hard_max_level.i421.i.i to i32
  call void @__asan_store4_noabort(i32 %257)
  store i32 255, ptr %hard_max_level.i421.i.i, align 4
  %258 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load i32, ptr %93, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %259)
  %cmp190533.not.i.i = icmp eq i32 %259, 0
  br i1 %cmp190533.not.i.i, label %for.end184.i.i.for.end223.i.i_crit_edge, label %for.inc221.peel.i.i

for.end184.i.i.for.end223.i.i_crit_edge:          ; preds = %for.end184.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end223.i.i

for.inc221.peel.i.i:                              ; preds = %for.end184.i.i
  %arrayidx204.peel.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %93, i32 0, i32 1, i32 0
  %260 = ptrtoint ptr %arrayidx204.peel.i.i to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load i32, ptr %arrayidx204.peel.i.i, align 4
  %262 = ptrtoint ptr %dclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load i32, ptr %dclk_table.i.i, align 4
  %value209.peel.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 2, i32 %263, i32 1
  %264 = ptrtoint ptr %value209.peel.i.i to i32
  call void @__asan_store4_noabort(i32 %264)
  store i32 %261, ptr %value209.peel.i.i, align 4
  %265 = load i32, ptr %dclk_table.i.i, align 4
  %arrayidx215.peel.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 2, i32 %265
  %266 = ptrtoint ptr %arrayidx215.peel.i.i to i32
  call void @__asan_store1_noabort(i32 %266)
  store i8 1, ptr %arrayidx215.peel.i.i, align 4
  %267 = load i32, ptr %dclk_table.i.i, align 4
  %inc219.peel.i.i = add i32 %267, 1
  store i32 %inc219.peel.i.i, ptr %dclk_table.i.i, align 4
  %268 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load i32, ptr %93, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %269)
  %cmp190.peel.i.i = icmp ugt i32 %269, 1
  br i1 %cmp190.peel.i.i, label %for.inc221.peel.i.i.lor.lhs.false193.i.i_crit_edge, label %for.inc221.peel.i.i.for.end223.i.i_crit_edge

for.inc221.peel.i.i.for.end223.i.i_crit_edge:     ; preds = %for.inc221.peel.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end223.i.i

for.inc221.peel.i.i.lor.lhs.false193.i.i_crit_edge: ; preds = %for.inc221.peel.i.i
  br label %lor.lhs.false193.i.i

lor.lhs.false193.i.i:                             ; preds = %for.inc221.i.i.lor.lhs.false193.i.i_crit_edge, %for.inc221.peel.i.i.lor.lhs.false193.i.i_crit_edge
  %i.2534.i.i = phi i32 [ %inc222.i.i, %for.inc221.i.i.lor.lhs.false193.i.i_crit_edge ], [ 1, %for.inc221.peel.i.i.lor.lhs.false193.i.i_crit_edge ]
  %270 = ptrtoint ptr %dclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load i32, ptr %dclk_table.i.i, align 4
  %sub196.i.i = add i32 %271, -1
  %value198.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 2, i32 %sub196.i.i, i32 1
  %272 = ptrtoint ptr %value198.i.i to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load i32, ptr %value198.i.i, align 4
  %arrayidx200.i.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %93, i32 0, i32 1, i32 %i.2534.i.i
  %274 = ptrtoint ptr %arrayidx200.i.i to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %arrayidx200.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %273, i32 %275)
  %cmp201.not.i.i = icmp ugt i32 %273, %275
  br i1 %cmp201.not.i.i, label %lor.lhs.false193.i.i.for.inc221.i.i_crit_edge, label %if.then202.i.i

lor.lhs.false193.i.i.for.inc221.i.i_crit_edge:    ; preds = %lor.lhs.false193.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc221.i.i

if.then202.i.i:                                   ; preds = %lor.lhs.false193.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value209.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 2, i32 %271, i32 1
  %276 = ptrtoint ptr %value209.i.i to i32
  call void @__asan_store4_noabort(i32 %276)
  store i32 %275, ptr %value209.i.i, align 4
  %277 = ptrtoint ptr %dclk_table.i.i to i32
  call void @__asan_load4_noabort(i32 %277)
  %278 = load i32, ptr %dclk_table.i.i, align 4
  %arrayidx215.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 2, i32 %278
  %279 = ptrtoint ptr %arrayidx215.i.i to i32
  call void @__asan_store1_noabort(i32 %279)
  store i8 0, ptr %arrayidx215.i.i, align 4
  %280 = load i32, ptr %dclk_table.i.i, align 4
  %inc219.i.i = add i32 %280, 1
  store i32 %inc219.i.i, ptr %dclk_table.i.i, align 4
  br label %for.inc221.i.i

for.inc221.i.i:                                   ; preds = %if.then202.i.i, %lor.lhs.false193.i.i.for.inc221.i.i_crit_edge
  %inc222.i.i = add nuw i32 %i.2534.i.i, 1
  %281 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load i32, ptr %93, align 4
  %cmp190.i.i = icmp ult i32 %inc222.i.i, %282
  br i1 %cmp190.i.i, label %for.inc221.i.i.lor.lhs.false193.i.i_crit_edge, label %for.inc221.i.i.for.end223.i.i_crit_edge, !llvm.loop !968

for.inc221.i.i.for.end223.i.i_crit_edge:          ; preds = %for.inc221.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end223.i.i

for.inc221.i.i.lor.lhs.false193.i.i_crit_edge:    ; preds = %for.inc221.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false193.i.i

for.end223.i.i:                                   ; preds = %for.inc221.i.i.for.end223.i.i_crit_edge, %for.inc221.peel.i.i.for.end223.i.i_crit_edge, %for.end184.i.i.for.end223.i.i_crit_edge
  %dpm_state224.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 1
  %283 = ptrtoint ptr %dpm_state224.i.i to i32
  call void @__asan_store4_noabort(i32 %283)
  store i32 255, ptr %dpm_state224.i.i, align 4
  %soft_max_level.i422.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 1, i32 1
  %284 = ptrtoint ptr %soft_max_level.i422.i.i to i32
  call void @__asan_store4_noabort(i32 %284)
  store i32 255, ptr %soft_max_level.i422.i.i, align 4
  %hard_min_level.i423.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 1, i32 2
  %285 = ptrtoint ptr %hard_min_level.i423.i.i to i32
  call void @__asan_store4_noabort(i32 %285)
  store i32 255, ptr %hard_min_level.i423.i.i, align 4
  %hard_max_level.i424.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 5, i32 1, i32 3
  %286 = ptrtoint ptr %hard_max_level.i424.i.i to i32
  call void @__asan_store4_noabort(i32 %286)
  store i32 255, ptr %hard_max_level.i424.i.i, align 4
  %dcef_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 6
  %287 = ptrtoint ptr %dcef_table.i.i to i32
  call void @__asan_store4_noabort(i32 %287)
  store i32 0, ptr %dcef_table.i.i, align 4
  %288 = ptrtoint ptr %95 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load i32, ptr %95, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %289)
  %cmp1.not.i425.i.i = icmp eq i32 %289, 0
  br i1 %cmp1.not.i425.i.i, label %for.end223.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge, label %for.inc.peel.i431.i.i

for.end223.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge: ; preds = %for.end223.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit446.i.i

for.inc.peel.i431.i.i:                            ; preds = %for.end223.i.i
  %arrayidx7.peel.i426.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %95, i32 0, i32 1, i32 0
  %290 = ptrtoint ptr %arrayidx7.peel.i426.i.i to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load i32, ptr %arrayidx7.peel.i426.i.i, align 4
  %value12.peel.i427.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 2, i32 0, i32 1
  %292 = ptrtoint ptr %value12.peel.i427.i.i to i32
  call void @__asan_store4_noabort(i32 %292)
  store i32 %291, ptr %value12.peel.i427.i.i, align 4
  %arrayidx15.peel.i428.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 2
  %293 = ptrtoint ptr %arrayidx15.peel.i428.i.i to i32
  call void @__asan_store1_noabort(i32 %293)
  store i8 1, ptr %arrayidx15.peel.i428.i.i, align 4
  %294 = ptrtoint ptr %dcef_table.i.i to i32
  call void @__asan_store4_noabort(i32 %294)
  store i32 1, ptr %dcef_table.i.i, align 4
  %295 = ptrtoint ptr %95 to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load i32, ptr %95, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %296)
  %cmp.peel.i430.i.i = icmp ugt i32 %296, 1
  br i1 %cmp.peel.i430.i.i, label %for.inc.peel.i431.i.i.lor.lhs.false.i437.i.i_crit_edge, label %for.inc.peel.i431.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge

for.inc.peel.i431.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge: ; preds = %for.inc.peel.i431.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit446.i.i

for.inc.peel.i431.i.i.lor.lhs.false.i437.i.i_crit_edge: ; preds = %for.inc.peel.i431.i.i
  br label %lor.lhs.false.i437.i.i

lor.lhs.false.i437.i.i:                           ; preds = %for.inc.i445.i.i.lor.lhs.false.i437.i.i_crit_edge, %for.inc.peel.i431.i.i.lor.lhs.false.i437.i.i_crit_edge
  %i.02.i432.i.i = phi i32 [ %inc17.i443.i.i, %for.inc.i445.i.i.lor.lhs.false.i437.i.i_crit_edge ], [ 1, %for.inc.peel.i431.i.i.lor.lhs.false.i437.i.i_crit_edge ]
  %297 = ptrtoint ptr %dcef_table.i.i to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load i32, ptr %dcef_table.i.i, align 4
  %sub.i433.i.i = add i32 %298, -1
  %value.i434.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 2, i32 %sub.i433.i.i, i32 1
  %299 = ptrtoint ptr %value.i434.i.i to i32
  call void @__asan_load4_noabort(i32 %299)
  %300 = load i32, ptr %value.i434.i.i, align 4
  %arrayidx4.i435.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %95, i32 0, i32 1, i32 %i.02.i432.i.i
  %301 = ptrtoint ptr %arrayidx4.i435.i.i to i32
  call void @__asan_load4_noabort(i32 %301)
  %302 = load i32, ptr %arrayidx4.i435.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %300, i32 %302)
  %cmp5.not.i436.i.i = icmp ugt i32 %300, %302
  br i1 %cmp5.not.i436.i.i, label %lor.lhs.false.i437.i.i.for.inc.i445.i.i_crit_edge, label %if.then.i442.i.i

lor.lhs.false.i437.i.i.for.inc.i445.i.i_crit_edge: ; preds = %lor.lhs.false.i437.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i445.i.i

if.then.i442.i.i:                                 ; preds = %lor.lhs.false.i437.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value12.i439.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 2, i32 %298, i32 1
  %303 = ptrtoint ptr %value12.i439.i.i to i32
  call void @__asan_store4_noabort(i32 %303)
  store i32 %302, ptr %value12.i439.i.i, align 4
  %304 = ptrtoint ptr %dcef_table.i.i to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %dcef_table.i.i, align 4
  %arrayidx15.i440.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 2, i32 %305
  %306 = ptrtoint ptr %arrayidx15.i440.i.i to i32
  call void @__asan_store1_noabort(i32 %306)
  store i8 1, ptr %arrayidx15.i440.i.i, align 4
  %307 = load i32, ptr %dcef_table.i.i, align 4
  %inc.i441.i.i = add i32 %307, 1
  store i32 %inc.i441.i.i, ptr %dcef_table.i.i, align 4
  br label %for.inc.i445.i.i

for.inc.i445.i.i:                                 ; preds = %if.then.i442.i.i, %lor.lhs.false.i437.i.i.for.inc.i445.i.i_crit_edge
  %inc17.i443.i.i = add nuw i32 %i.02.i432.i.i, 1
  %308 = ptrtoint ptr %95 to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load i32, ptr %95, align 4
  %cmp.i444.i.i = icmp ult i32 %inc17.i443.i.i, %309
  br i1 %cmp.i444.i.i, label %for.inc.i445.i.i.lor.lhs.false.i437.i.i_crit_edge, label %for.inc.i445.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge, !llvm.loop !964

for.inc.i445.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge: ; preds = %for.inc.i445.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit446.i.i

for.inc.i445.i.i.lor.lhs.false.i437.i.i_crit_edge: ; preds = %for.inc.i445.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false.i437.i.i

vega10_setup_default_single_dpm_table.exit446.i.i: ; preds = %for.inc.i445.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge, %for.inc.peel.i431.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge, %for.end223.i.i.vega10_setup_default_single_dpm_table.exit446.i.i_crit_edge
  %dpm_state226.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 1
  %310 = ptrtoint ptr %dpm_state226.i.i to i32
  call void @__asan_store4_noabort(i32 %310)
  store i32 255, ptr %dpm_state226.i.i, align 4
  %soft_max_level.i447.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 1, i32 1
  %311 = ptrtoint ptr %soft_max_level.i447.i.i to i32
  call void @__asan_store4_noabort(i32 %311)
  store i32 255, ptr %soft_max_level.i447.i.i, align 4
  %hard_min_level.i448.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 1, i32 2
  %312 = ptrtoint ptr %hard_min_level.i448.i.i to i32
  call void @__asan_store4_noabort(i32 %312)
  store i32 255, ptr %hard_min_level.i448.i.i, align 4
  %hard_max_level.i449.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 6, i32 1, i32 3
  %313 = ptrtoint ptr %hard_max_level.i449.i.i to i32
  call void @__asan_store4_noabort(i32 %313)
  store i32 255, ptr %hard_max_level.i449.i.i, align 4
  %pixel_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 7
  %314 = ptrtoint ptr %pixel_table.i.i to i32
  call void @__asan_store4_noabort(i32 %314)
  store i32 0, ptr %pixel_table.i.i, align 4
  %315 = ptrtoint ptr %97 to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load i32, ptr %97, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %316)
  %cmp1.not.i450.i.i = icmp eq i32 %316, 0
  br i1 %cmp1.not.i450.i.i, label %vega10_setup_default_single_dpm_table.exit446.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge, label %for.inc.peel.i456.i.i

vega10_setup_default_single_dpm_table.exit446.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge: ; preds = %vega10_setup_default_single_dpm_table.exit446.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit471.i.i

for.inc.peel.i456.i.i:                            ; preds = %vega10_setup_default_single_dpm_table.exit446.i.i
  %arrayidx7.peel.i451.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %97, i32 0, i32 1, i32 0
  %317 = ptrtoint ptr %arrayidx7.peel.i451.i.i to i32
  call void @__asan_load4_noabort(i32 %317)
  %318 = load i32, ptr %arrayidx7.peel.i451.i.i, align 4
  %value12.peel.i452.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 2, i32 0, i32 1
  %319 = ptrtoint ptr %value12.peel.i452.i.i to i32
  call void @__asan_store4_noabort(i32 %319)
  store i32 %318, ptr %value12.peel.i452.i.i, align 4
  %arrayidx15.peel.i453.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 2
  %320 = ptrtoint ptr %arrayidx15.peel.i453.i.i to i32
  call void @__asan_store1_noabort(i32 %320)
  store i8 1, ptr %arrayidx15.peel.i453.i.i, align 4
  %321 = ptrtoint ptr %pixel_table.i.i to i32
  call void @__asan_store4_noabort(i32 %321)
  store i32 1, ptr %pixel_table.i.i, align 4
  %322 = ptrtoint ptr %97 to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load i32, ptr %97, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %323)
  %cmp.peel.i455.i.i = icmp ugt i32 %323, 1
  br i1 %cmp.peel.i455.i.i, label %for.inc.peel.i456.i.i.lor.lhs.false.i462.i.i_crit_edge, label %for.inc.peel.i456.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge

for.inc.peel.i456.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge: ; preds = %for.inc.peel.i456.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit471.i.i

for.inc.peel.i456.i.i.lor.lhs.false.i462.i.i_crit_edge: ; preds = %for.inc.peel.i456.i.i
  br label %lor.lhs.false.i462.i.i

lor.lhs.false.i462.i.i:                           ; preds = %for.inc.i470.i.i.lor.lhs.false.i462.i.i_crit_edge, %for.inc.peel.i456.i.i.lor.lhs.false.i462.i.i_crit_edge
  %i.02.i457.i.i = phi i32 [ %inc17.i468.i.i, %for.inc.i470.i.i.lor.lhs.false.i462.i.i_crit_edge ], [ 1, %for.inc.peel.i456.i.i.lor.lhs.false.i462.i.i_crit_edge ]
  %324 = ptrtoint ptr %pixel_table.i.i to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load i32, ptr %pixel_table.i.i, align 4
  %sub.i458.i.i = add i32 %325, -1
  %value.i459.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 2, i32 %sub.i458.i.i, i32 1
  %326 = ptrtoint ptr %value.i459.i.i to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load i32, ptr %value.i459.i.i, align 4
  %arrayidx4.i460.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %97, i32 0, i32 1, i32 %i.02.i457.i.i
  %328 = ptrtoint ptr %arrayidx4.i460.i.i to i32
  call void @__asan_load4_noabort(i32 %328)
  %329 = load i32, ptr %arrayidx4.i460.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %327, i32 %329)
  %cmp5.not.i461.i.i = icmp ugt i32 %327, %329
  br i1 %cmp5.not.i461.i.i, label %lor.lhs.false.i462.i.i.for.inc.i470.i.i_crit_edge, label %if.then.i467.i.i

lor.lhs.false.i462.i.i.for.inc.i470.i.i_crit_edge: ; preds = %lor.lhs.false.i462.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i470.i.i

if.then.i467.i.i:                                 ; preds = %lor.lhs.false.i462.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value12.i464.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 2, i32 %325, i32 1
  %330 = ptrtoint ptr %value12.i464.i.i to i32
  call void @__asan_store4_noabort(i32 %330)
  store i32 %329, ptr %value12.i464.i.i, align 4
  %331 = ptrtoint ptr %pixel_table.i.i to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load i32, ptr %pixel_table.i.i, align 4
  %arrayidx15.i465.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 2, i32 %332
  %333 = ptrtoint ptr %arrayidx15.i465.i.i to i32
  call void @__asan_store1_noabort(i32 %333)
  store i8 1, ptr %arrayidx15.i465.i.i, align 4
  %334 = load i32, ptr %pixel_table.i.i, align 4
  %inc.i466.i.i = add i32 %334, 1
  store i32 %inc.i466.i.i, ptr %pixel_table.i.i, align 4
  br label %for.inc.i470.i.i

for.inc.i470.i.i:                                 ; preds = %if.then.i467.i.i, %lor.lhs.false.i462.i.i.for.inc.i470.i.i_crit_edge
  %inc17.i468.i.i = add nuw i32 %i.02.i457.i.i, 1
  %335 = ptrtoint ptr %97 to i32
  call void @__asan_load4_noabort(i32 %335)
  %336 = load i32, ptr %97, align 4
  %cmp.i469.i.i = icmp ult i32 %inc17.i468.i.i, %336
  br i1 %cmp.i469.i.i, label %for.inc.i470.i.i.lor.lhs.false.i462.i.i_crit_edge, label %for.inc.i470.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge, !llvm.loop !964

for.inc.i470.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge: ; preds = %for.inc.i470.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit471.i.i

for.inc.i470.i.i.lor.lhs.false.i462.i.i_crit_edge: ; preds = %for.inc.i470.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false.i462.i.i

vega10_setup_default_single_dpm_table.exit471.i.i: ; preds = %for.inc.i470.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge, %for.inc.peel.i456.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge, %vega10_setup_default_single_dpm_table.exit446.i.i.vega10_setup_default_single_dpm_table.exit471.i.i_crit_edge
  %dpm_state228.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 1
  %337 = ptrtoint ptr %dpm_state228.i.i to i32
  call void @__asan_store4_noabort(i32 %337)
  store i32 255, ptr %dpm_state228.i.i, align 4
  %soft_max_level.i472.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 1, i32 1
  %338 = ptrtoint ptr %soft_max_level.i472.i.i to i32
  call void @__asan_store4_noabort(i32 %338)
  store i32 255, ptr %soft_max_level.i472.i.i, align 4
  %hard_min_level.i473.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 1, i32 2
  %339 = ptrtoint ptr %hard_min_level.i473.i.i to i32
  call void @__asan_store4_noabort(i32 %339)
  store i32 255, ptr %hard_min_level.i473.i.i, align 4
  %hard_max_level.i474.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 7, i32 1, i32 3
  %340 = ptrtoint ptr %hard_max_level.i474.i.i to i32
  call void @__asan_store4_noabort(i32 %340)
  store i32 255, ptr %hard_max_level.i474.i.i, align 4
  %display_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 8
  %341 = ptrtoint ptr %display_table.i.i to i32
  call void @__asan_store4_noabort(i32 %341)
  store i32 0, ptr %display_table.i.i, align 4
  %342 = ptrtoint ptr %99 to i32
  call void @__asan_load4_noabort(i32 %342)
  %343 = load i32, ptr %99, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %343)
  %cmp1.not.i475.i.i = icmp eq i32 %343, 0
  br i1 %cmp1.not.i475.i.i, label %vega10_setup_default_single_dpm_table.exit471.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge, label %for.inc.peel.i481.i.i

vega10_setup_default_single_dpm_table.exit471.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge: ; preds = %vega10_setup_default_single_dpm_table.exit471.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit496.i.i

for.inc.peel.i481.i.i:                            ; preds = %vega10_setup_default_single_dpm_table.exit471.i.i
  %arrayidx7.peel.i476.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %99, i32 0, i32 1, i32 0
  %344 = ptrtoint ptr %arrayidx7.peel.i476.i.i to i32
  call void @__asan_load4_noabort(i32 %344)
  %345 = load i32, ptr %arrayidx7.peel.i476.i.i, align 4
  %value12.peel.i477.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 2, i32 0, i32 1
  %346 = ptrtoint ptr %value12.peel.i477.i.i to i32
  call void @__asan_store4_noabort(i32 %346)
  store i32 %345, ptr %value12.peel.i477.i.i, align 4
  %arrayidx15.peel.i478.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 2
  %347 = ptrtoint ptr %arrayidx15.peel.i478.i.i to i32
  call void @__asan_store1_noabort(i32 %347)
  store i8 1, ptr %arrayidx15.peel.i478.i.i, align 4
  %348 = ptrtoint ptr %display_table.i.i to i32
  call void @__asan_store4_noabort(i32 %348)
  store i32 1, ptr %display_table.i.i, align 4
  %349 = ptrtoint ptr %99 to i32
  call void @__asan_load4_noabort(i32 %349)
  %350 = load i32, ptr %99, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %350)
  %cmp.peel.i480.i.i = icmp ugt i32 %350, 1
  br i1 %cmp.peel.i480.i.i, label %for.inc.peel.i481.i.i.lor.lhs.false.i487.i.i_crit_edge, label %for.inc.peel.i481.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge

for.inc.peel.i481.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge: ; preds = %for.inc.peel.i481.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit496.i.i

for.inc.peel.i481.i.i.lor.lhs.false.i487.i.i_crit_edge: ; preds = %for.inc.peel.i481.i.i
  br label %lor.lhs.false.i487.i.i

lor.lhs.false.i487.i.i:                           ; preds = %for.inc.i495.i.i.lor.lhs.false.i487.i.i_crit_edge, %for.inc.peel.i481.i.i.lor.lhs.false.i487.i.i_crit_edge
  %i.02.i482.i.i = phi i32 [ %inc17.i493.i.i, %for.inc.i495.i.i.lor.lhs.false.i487.i.i_crit_edge ], [ 1, %for.inc.peel.i481.i.i.lor.lhs.false.i487.i.i_crit_edge ]
  %351 = ptrtoint ptr %display_table.i.i to i32
  call void @__asan_load4_noabort(i32 %351)
  %352 = load i32, ptr %display_table.i.i, align 4
  %sub.i483.i.i = add i32 %352, -1
  %value.i484.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 2, i32 %sub.i483.i.i, i32 1
  %353 = ptrtoint ptr %value.i484.i.i to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load i32, ptr %value.i484.i.i, align 4
  %arrayidx4.i485.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %99, i32 0, i32 1, i32 %i.02.i482.i.i
  %355 = ptrtoint ptr %arrayidx4.i485.i.i to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load i32, ptr %arrayidx4.i485.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %354, i32 %356)
  %cmp5.not.i486.i.i = icmp ugt i32 %354, %356
  br i1 %cmp5.not.i486.i.i, label %lor.lhs.false.i487.i.i.for.inc.i495.i.i_crit_edge, label %if.then.i492.i.i

lor.lhs.false.i487.i.i.for.inc.i495.i.i_crit_edge: ; preds = %lor.lhs.false.i487.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i495.i.i

if.then.i492.i.i:                                 ; preds = %lor.lhs.false.i487.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value12.i489.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 2, i32 %352, i32 1
  %357 = ptrtoint ptr %value12.i489.i.i to i32
  call void @__asan_store4_noabort(i32 %357)
  store i32 %356, ptr %value12.i489.i.i, align 4
  %358 = ptrtoint ptr %display_table.i.i to i32
  call void @__asan_load4_noabort(i32 %358)
  %359 = load i32, ptr %display_table.i.i, align 4
  %arrayidx15.i490.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 2, i32 %359
  %360 = ptrtoint ptr %arrayidx15.i490.i.i to i32
  call void @__asan_store1_noabort(i32 %360)
  store i8 1, ptr %arrayidx15.i490.i.i, align 4
  %361 = load i32, ptr %display_table.i.i, align 4
  %inc.i491.i.i = add i32 %361, 1
  store i32 %inc.i491.i.i, ptr %display_table.i.i, align 4
  br label %for.inc.i495.i.i

for.inc.i495.i.i:                                 ; preds = %if.then.i492.i.i, %lor.lhs.false.i487.i.i.for.inc.i495.i.i_crit_edge
  %inc17.i493.i.i = add nuw i32 %i.02.i482.i.i, 1
  %362 = ptrtoint ptr %99 to i32
  call void @__asan_load4_noabort(i32 %362)
  %363 = load i32, ptr %99, align 4
  %cmp.i494.i.i = icmp ult i32 %inc17.i493.i.i, %363
  br i1 %cmp.i494.i.i, label %for.inc.i495.i.i.lor.lhs.false.i487.i.i_crit_edge, label %for.inc.i495.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge, !llvm.loop !964

for.inc.i495.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge: ; preds = %for.inc.i495.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit496.i.i

for.inc.i495.i.i.lor.lhs.false.i487.i.i_crit_edge: ; preds = %for.inc.i495.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false.i487.i.i

vega10_setup_default_single_dpm_table.exit496.i.i: ; preds = %for.inc.i495.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge, %for.inc.peel.i481.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge, %vega10_setup_default_single_dpm_table.exit471.i.i.vega10_setup_default_single_dpm_table.exit496.i.i_crit_edge
  %dpm_state230.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 1
  %364 = ptrtoint ptr %dpm_state230.i.i to i32
  call void @__asan_store4_noabort(i32 %364)
  store i32 255, ptr %dpm_state230.i.i, align 4
  %soft_max_level.i497.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 1, i32 1
  %365 = ptrtoint ptr %soft_max_level.i497.i.i to i32
  call void @__asan_store4_noabort(i32 %365)
  store i32 255, ptr %soft_max_level.i497.i.i, align 4
  %hard_min_level.i498.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 1, i32 2
  %366 = ptrtoint ptr %hard_min_level.i498.i.i to i32
  call void @__asan_store4_noabort(i32 %366)
  store i32 255, ptr %hard_min_level.i498.i.i, align 4
  %hard_max_level.i499.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 8, i32 1, i32 3
  %367 = ptrtoint ptr %hard_max_level.i499.i.i to i32
  call void @__asan_store4_noabort(i32 %367)
  store i32 255, ptr %hard_max_level.i499.i.i, align 4
  %phy_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 9
  %368 = ptrtoint ptr %phy_table.i.i to i32
  call void @__asan_store4_noabort(i32 %368)
  store i32 0, ptr %phy_table.i.i, align 4
  %369 = ptrtoint ptr %101 to i32
  call void @__asan_load4_noabort(i32 %369)
  %370 = load i32, ptr %101, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %370)
  %cmp1.not.i500.i.i = icmp eq i32 %370, 0
  br i1 %cmp1.not.i500.i.i, label %vega10_setup_default_single_dpm_table.exit496.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge, label %for.inc.peel.i506.i.i

vega10_setup_default_single_dpm_table.exit496.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge: ; preds = %vega10_setup_default_single_dpm_table.exit496.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit521.i.i

for.inc.peel.i506.i.i:                            ; preds = %vega10_setup_default_single_dpm_table.exit496.i.i
  %arrayidx7.peel.i501.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %101, i32 0, i32 1, i32 0
  %371 = ptrtoint ptr %arrayidx7.peel.i501.i.i to i32
  call void @__asan_load4_noabort(i32 %371)
  %372 = load i32, ptr %arrayidx7.peel.i501.i.i, align 4
  %value12.peel.i502.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 2, i32 0, i32 1
  %373 = ptrtoint ptr %value12.peel.i502.i.i to i32
  call void @__asan_store4_noabort(i32 %373)
  store i32 %372, ptr %value12.peel.i502.i.i, align 4
  %arrayidx15.peel.i503.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 2
  %374 = ptrtoint ptr %arrayidx15.peel.i503.i.i to i32
  call void @__asan_store1_noabort(i32 %374)
  store i8 1, ptr %arrayidx15.peel.i503.i.i, align 4
  %375 = ptrtoint ptr %phy_table.i.i to i32
  call void @__asan_store4_noabort(i32 %375)
  store i32 1, ptr %phy_table.i.i, align 4
  %376 = ptrtoint ptr %101 to i32
  call void @__asan_load4_noabort(i32 %376)
  %377 = load i32, ptr %101, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %377)
  %cmp.peel.i505.i.i = icmp ugt i32 %377, 1
  br i1 %cmp.peel.i505.i.i, label %for.inc.peel.i506.i.i.lor.lhs.false.i512.i.i_crit_edge, label %for.inc.peel.i506.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge

for.inc.peel.i506.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge: ; preds = %for.inc.peel.i506.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit521.i.i

for.inc.peel.i506.i.i.lor.lhs.false.i512.i.i_crit_edge: ; preds = %for.inc.peel.i506.i.i
  br label %lor.lhs.false.i512.i.i

lor.lhs.false.i512.i.i:                           ; preds = %for.inc.i520.i.i.lor.lhs.false.i512.i.i_crit_edge, %for.inc.peel.i506.i.i.lor.lhs.false.i512.i.i_crit_edge
  %i.02.i507.i.i = phi i32 [ %inc17.i518.i.i, %for.inc.i520.i.i.lor.lhs.false.i512.i.i_crit_edge ], [ 1, %for.inc.peel.i506.i.i.lor.lhs.false.i512.i.i_crit_edge ]
  %378 = ptrtoint ptr %phy_table.i.i to i32
  call void @__asan_load4_noabort(i32 %378)
  %379 = load i32, ptr %phy_table.i.i, align 4
  %sub.i508.i.i = add i32 %379, -1
  %value.i509.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 2, i32 %sub.i508.i.i, i32 1
  %380 = ptrtoint ptr %value.i509.i.i to i32
  call void @__asan_load4_noabort(i32 %380)
  %381 = load i32, ptr %value.i509.i.i, align 4
  %arrayidx4.i510.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %101, i32 0, i32 1, i32 %i.02.i507.i.i
  %382 = ptrtoint ptr %arrayidx4.i510.i.i to i32
  call void @__asan_load4_noabort(i32 %382)
  %383 = load i32, ptr %arrayidx4.i510.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %381, i32 %383)
  %cmp5.not.i511.i.i = icmp ugt i32 %381, %383
  br i1 %cmp5.not.i511.i.i, label %lor.lhs.false.i512.i.i.for.inc.i520.i.i_crit_edge, label %if.then.i517.i.i

lor.lhs.false.i512.i.i.for.inc.i520.i.i_crit_edge: ; preds = %lor.lhs.false.i512.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i520.i.i

if.then.i517.i.i:                                 ; preds = %lor.lhs.false.i512.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %value12.i514.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 2, i32 %379, i32 1
  %384 = ptrtoint ptr %value12.i514.i.i to i32
  call void @__asan_store4_noabort(i32 %384)
  store i32 %383, ptr %value12.i514.i.i, align 4
  %385 = ptrtoint ptr %phy_table.i.i to i32
  call void @__asan_load4_noabort(i32 %385)
  %386 = load i32, ptr %phy_table.i.i, align 4
  %arrayidx15.i515.i.i = getelementptr %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 2, i32 %386
  %387 = ptrtoint ptr %arrayidx15.i515.i.i to i32
  call void @__asan_store1_noabort(i32 %387)
  store i8 1, ptr %arrayidx15.i515.i.i, align 4
  %388 = load i32, ptr %phy_table.i.i, align 4
  %inc.i516.i.i = add i32 %388, 1
  store i32 %inc.i516.i.i, ptr %phy_table.i.i, align 4
  br label %for.inc.i520.i.i

for.inc.i520.i.i:                                 ; preds = %if.then.i517.i.i, %lor.lhs.false.i512.i.i.for.inc.i520.i.i_crit_edge
  %inc17.i518.i.i = add nuw i32 %i.02.i507.i.i, 1
  %389 = ptrtoint ptr %101 to i32
  call void @__asan_load4_noabort(i32 %389)
  %390 = load i32, ptr %101, align 4
  %cmp.i519.i.i = icmp ult i32 %inc17.i518.i.i, %390
  br i1 %cmp.i519.i.i, label %for.inc.i520.i.i.lor.lhs.false.i512.i.i_crit_edge, label %for.inc.i520.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge, !llvm.loop !964

for.inc.i520.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge: ; preds = %for.inc.i520.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_setup_default_single_dpm_table.exit521.i.i

for.inc.i520.i.i.lor.lhs.false.i512.i.i_crit_edge: ; preds = %for.inc.i520.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %lor.lhs.false.i512.i.i

vega10_setup_default_single_dpm_table.exit521.i.i: ; preds = %for.inc.i520.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge, %for.inc.peel.i506.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge, %vega10_setup_default_single_dpm_table.exit496.i.i.vega10_setup_default_single_dpm_table.exit521.i.i_crit_edge
  %dpm_state232.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 1
  %391 = ptrtoint ptr %dpm_state232.i.i to i32
  call void @__asan_store4_noabort(i32 %391)
  store i32 255, ptr %dpm_state232.i.i, align 4
  %soft_max_level.i522.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 1, i32 1
  %392 = ptrtoint ptr %soft_max_level.i522.i.i to i32
  call void @__asan_store4_noabort(i32 %392)
  store i32 255, ptr %soft_max_level.i522.i.i, align 4
  %hard_min_level.i523.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 1, i32 2
  %393 = ptrtoint ptr %hard_min_level.i523.i.i to i32
  call void @__asan_store4_noabort(i32 %393)
  store i32 255, ptr %hard_min_level.i523.i.i, align 4
  %hard_max_level.i524.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %81, i32 0, i32 9, i32 1, i32 3
  %394 = ptrtoint ptr %hard_max_level.i524.i.i to i32
  call void @__asan_store4_noabort(i32 %394)
  store i32 255, ptr %hard_max_level.i524.i.i, align 4
  %395 = ptrtoint ptr %backend.i223 to i32
  call void @__asan_load4_noabort(i32 %395)
  %396 = load ptr, ptr %backend.i223, align 4
  %pcie_table1.i.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %396, i32 0, i32 10
  %397 = ptrtoint ptr %pptable.i224 to i32
  call void @__asan_load4_noabort(i32 %397)
  %398 = load ptr, ptr %pptable.i224, align 4
  %pcie_table2.i.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %398, i32 0, i32 22
  %399 = ptrtoint ptr %pcie_table2.i.i.i to i32
  call void @__asan_load4_noabort(i32 %399)
  %400 = load ptr, ptr %pcie_table2.i.i.i, align 4
  %401 = ptrtoint ptr %400 to i32
  call void @__asan_load4_noabort(i32 %401)
  %402 = load i32, ptr %400, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %402)
  %tobool.not.i.i.i = icmp eq i32 %402, 0
  br i1 %tobool.not.i.i.i, label %if.then.i525.i.i, label %for.cond.preheader.i.i.i

for.cond.preheader.i.i.i:                         ; preds = %vega10_setup_default_single_dpm_table.exit521.i.i
  %pcieSpeedOverride.i.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %396, i32 0, i32 2, i32 18
  %pcieLaneOverride.i.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %396, i32 0, i32 2, i32 17
  %pcieClockOverride.i.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %396, i32 0, i32 2, i32 19
  %403 = ptrtoint ptr %pcieSpeedOverride.i.i.i to i32
  call void @__asan_load1_noabort(i32 %403)
  %404 = load i8, ptr %pcieSpeedOverride.i.i.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %404)
  %tobool10.not.i.i.i = icmp eq i8 %404, 0
  br i1 %tobool10.not.i.i.i, label %if.else.i.i.i, label %for.cond.preheader.i.i.i.if.end17.i.i.i_crit_edge

for.cond.preheader.i.i.i.if.end17.i.i.i_crit_edge: ; preds = %for.cond.preheader.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end17.i.i.i

if.then.i525.i.i:                                 ; preds = %vega10_setup_default_single_dpm_table.exit521.i.i
  %call.i.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_setup_default_pcie_table._rs, ptr noundef nonnull @__func__.vega10_setup_default_pcie_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i.i)
  %tobool3.not.i.i.i = icmp eq i32 %call.i.i.i, 0
  br i1 %tobool3.not.i.i.i, label %if.then.i525.i.i.do.end9.i_crit_edge, label %do.end.i.i.i

if.then.i525.i.i.do.end9.i_crit_edge:             ; preds = %if.then.i525.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end9.i

do.end.i.i.i:                                     ; preds = %if.then.i525.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %call6.i.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.198) #16
  br label %do.end9.i

if.else.i.i.i:                                    ; preds = %for.cond.preheader.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx14.i.i.i = getelementptr %struct.phm_ppt_v1_pcie_table, ptr %400, i32 0, i32 1, i32 0
  %405 = ptrtoint ptr %arrayidx14.i.i.i to i32
  call void @__asan_load1_noabort(i32 %405)
  %406 = load i8, ptr %arrayidx14.i.i.i, align 4
  br label %if.end17.i.i.i

if.end17.i.i.i:                                   ; preds = %if.else.i.i.i, %for.cond.preheader.i.i.i.if.end17.i.i.i_crit_edge
  %.sink.i.i.i = phi i8 [ %406, %if.else.i.i.i ], [ %404, %for.cond.preheader.i.i.i.if.end17.i.i.i_crit_edge ]
  %407 = getelementptr %struct.vega10_dpm_table, ptr %396, i32 0, i32 10, i32 1, i32 0
  %408 = ptrtoint ptr %407 to i32
  call void @__asan_store1_noabort(i32 %408)
  store i8 %.sink.i.i.i, ptr %407, align 1
  %409 = ptrtoint ptr %pcieLaneOverride.i.i.i to i32
  call void @__asan_load1_noabort(i32 %409)
  %410 = load i8, ptr %pcieLaneOverride.i.i.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %410)
  %tobool19.not.i.i.i = icmp eq i8 %410, 0
  br i1 %tobool19.not.i.i.i, label %if.else25.i.i.i, label %if.end17.i.i.i.if.end32.i.i.i_crit_edge

if.end17.i.i.i.if.end32.i.i.i_crit_edge:          ; preds = %if.end17.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end32.i.i.i

if.else25.i.i.i:                                  ; preds = %if.end17.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %lane_width.i.i.i = getelementptr %struct.phm_ppt_v1_pcie_table, ptr %400, i32 0, i32 1, i32 0, i32 1
  %411 = ptrtoint ptr %lane_width.i.i.i to i32
  call void @__asan_load1_noabort(i32 %411)
  %412 = load i8, ptr %lane_width.i.i.i, align 1
  br label %if.end32.i.i.i

if.end32.i.i.i:                                   ; preds = %if.else25.i.i.i, %if.end17.i.i.i.if.end32.i.i.i_crit_edge
  %.sink8.i.i.i = phi i8 [ %412, %if.else25.i.i.i ], [ %410, %if.end17.i.i.i.if.end32.i.i.i_crit_edge ]
  %conv28.i.i.i = zext i8 %.sink8.i.i.i to i32
  %call29.i.i.i = tail call zeroext i8 @encode_pcie_lane_width(i32 noundef %conv28.i.i.i) #13
  %413 = getelementptr %struct.vega10_dpm_table, ptr %396, i32 0, i32 10, i32 2, i32 0
  %414 = ptrtoint ptr %413 to i32
  call void @__asan_store1_noabort(i32 %414)
  store i8 %call29.i.i.i, ptr %413, align 1
  %415 = ptrtoint ptr %pcieClockOverride.i.i.i to i32
  call void @__asan_load4_noabort(i32 %415)
  %416 = load i32, ptr %pcieClockOverride.i.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %416)
  %tobool34.not.i.i.i = icmp eq i32 %416, 0
  br i1 %tobool34.not.i.i.i, label %if.else39.i.i.i, label %if.end32.i.i.i.for.inc.i526.i.i_crit_edge

if.end32.i.i.i.for.inc.i526.i.i_crit_edge:        ; preds = %if.end32.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i526.i.i

if.else39.i.i.i:                                  ; preds = %if.end32.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %pcie_sclk.i.i.i = getelementptr %struct.phm_ppt_v1_pcie_table, ptr %400, i32 0, i32 1, i32 0, i32 4
  %417 = ptrtoint ptr %pcie_sclk.i.i.i to i32
  call void @__asan_load4_noabort(i32 %417)
  %418 = load i32, ptr %pcie_sclk.i.i.i, align 4
  br label %for.inc.i526.i.i

for.inc.i526.i.i:                                 ; preds = %if.else39.i.i.i, %if.end32.i.i.i.for.inc.i526.i.i_crit_edge
  %.sink5.i.i.i = phi i32 [ %418, %if.else39.i.i.i ], [ %416, %if.end32.i.i.i.for.inc.i526.i.i_crit_edge ]
  %419 = getelementptr %struct.vega10_dpm_table, ptr %396, i32 0, i32 10, i32 3, i32 0
  %420 = ptrtoint ptr %419 to i32
  call void @__asan_store4_noabort(i32 %420)
  store i32 %.sink5.i.i.i, ptr %419, align 4
  %421 = ptrtoint ptr %pcieSpeedOverride.i.i.i to i32
  call void @__asan_load1_noabort(i32 %421)
  %422 = load i8, ptr %pcieSpeedOverride.i.i.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %422)
  %tobool10.not.1.i.i.i = icmp eq i8 %422, 0
  br i1 %tobool10.not.1.i.i.i, label %if.else.1.i.i.i, label %for.inc.i526.i.i.if.end17.1.i.i.i_crit_edge

for.inc.i526.i.i.if.end17.1.i.i.i_crit_edge:      ; preds = %for.inc.i526.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end17.1.i.i.i

if.else.1.i.i.i:                                  ; preds = %for.inc.i526.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx14.1.i.i.i = getelementptr %struct.phm_ppt_v1_pcie_table, ptr %400, i32 0, i32 1, i32 1
  %423 = ptrtoint ptr %arrayidx14.1.i.i.i to i32
  call void @__asan_load1_noabort(i32 %423)
  %424 = load i8, ptr %arrayidx14.1.i.i.i, align 4
  br label %if.end17.1.i.i.i

if.end17.1.i.i.i:                                 ; preds = %if.else.1.i.i.i, %for.inc.i526.i.i.if.end17.1.i.i.i_crit_edge
  %.sink6.i.i.i = phi i8 [ %424, %if.else.1.i.i.i ], [ %422, %for.inc.i526.i.i.if.end17.1.i.i.i_crit_edge ]
  %425 = getelementptr %struct.vega10_dpm_table, ptr %396, i32 0, i32 10, i32 1, i32 1
  %426 = ptrtoint ptr %425 to i32
  call void @__asan_store1_noabort(i32 %426)
  store i8 %.sink6.i.i.i, ptr %425, align 1
  %427 = ptrtoint ptr %pcieLaneOverride.i.i.i to i32
  call void @__asan_load1_noabort(i32 %427)
  %428 = load i8, ptr %pcieLaneOverride.i.i.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %428)
  %tobool19.not.1.i.i.i = icmp eq i8 %428, 0
  br i1 %tobool19.not.1.i.i.i, label %if.else25.1.i.i.i, label %if.end17.1.i.i.i.if.end32.1.i.i.i_crit_edge

if.end17.1.i.i.i.if.end32.1.i.i.i_crit_edge:      ; preds = %if.end17.1.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end32.1.i.i.i

if.else25.1.i.i.i:                                ; preds = %if.end17.1.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %lane_width.1.i.i.i = getelementptr %struct.phm_ppt_v1_pcie_table, ptr %400, i32 0, i32 1, i32 1, i32 1
  %429 = ptrtoint ptr %lane_width.1.i.i.i to i32
  call void @__asan_load1_noabort(i32 %429)
  %430 = load i8, ptr %lane_width.1.i.i.i, align 1
  br label %if.end32.1.i.i.i

if.end32.1.i.i.i:                                 ; preds = %if.else25.1.i.i.i, %if.end17.1.i.i.i.if.end32.1.i.i.i_crit_edge
  %.sink9.i.i.i = phi i8 [ %430, %if.else25.1.i.i.i ], [ %428, %if.end17.1.i.i.i.if.end32.1.i.i.i_crit_edge ]
  %conv28.1.i.i.i = zext i8 %.sink9.i.i.i to i32
  %call29.1.i.i.i = tail call zeroext i8 @encode_pcie_lane_width(i32 noundef %conv28.1.i.i.i) #13
  %431 = getelementptr %struct.vega10_dpm_table, ptr %396, i32 0, i32 10, i32 2, i32 1
  %432 = ptrtoint ptr %431 to i32
  call void @__asan_store1_noabort(i32 %432)
  store i8 %call29.1.i.i.i, ptr %431, align 1
  %433 = ptrtoint ptr %pcieClockOverride.i.i.i to i32
  call void @__asan_load4_noabort(i32 %433)
  %434 = load i32, ptr %pcieClockOverride.i.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %434)
  %tobool34.not.1.i.i.i = icmp eq i32 %434, 0
  br i1 %tobool34.not.1.i.i.i, label %if.else39.1.i.i.i, label %if.end32.1.i.i.i.for.inc.1.i.i.i_crit_edge

if.end32.1.i.i.i.for.inc.1.i.i.i_crit_edge:       ; preds = %if.end32.1.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i.i.i

if.else39.1.i.i.i:                                ; preds = %if.end32.1.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %pcie_sclk.1.i.i.i = getelementptr %struct.phm_ppt_v1_pcie_table, ptr %400, i32 0, i32 1, i32 1, i32 4
  %435 = ptrtoint ptr %pcie_sclk.1.i.i.i to i32
  call void @__asan_load4_noabort(i32 %435)
  %436 = load i32, ptr %pcie_sclk.1.i.i.i, align 4
  br label %for.inc.1.i.i.i

for.inc.1.i.i.i:                                  ; preds = %if.else39.1.i.i.i, %if.end32.1.i.i.i.for.inc.1.i.i.i_crit_edge
  %.sink7.i.i.i = phi i32 [ %436, %if.else39.1.i.i.i ], [ %434, %if.end32.1.i.i.i.for.inc.1.i.i.i_crit_edge ]
  %437 = getelementptr %struct.vega10_dpm_table, ptr %396, i32 0, i32 10, i32 3, i32 1
  %438 = ptrtoint ptr %437 to i32
  call void @__asan_store4_noabort(i32 %438)
  store i32 %.sink7.i.i.i, ptr %437, align 4
  %439 = ptrtoint ptr %pcie_table1.i.i.i to i32
  call void @__asan_store2_noabort(i32 %439)
  store i16 2, ptr %pcie_table1.i.i.i, align 4
  br label %do.end9.i

if.then.sink.split.i:                             ; preds = %if.then71.i.i.if.then.sink.split.i_crit_edge, %if.then55.i.i.if.then.sink.split.i_crit_edge, %if.then40.i.i.if.then.sink.split.i_crit_edge, %if.then24.i.i.if.then.sink.split.i_crit_edge, %if.then9.i.i.if.then.sink.split.i_crit_edge, %if.then.i.i228.if.then.sink.split.i_crit_edge
  %.str.177.sink.i = phi ptr [ @.str.177, %if.then.i.i228.if.then.sink.split.i_crit_edge ], [ @.str.181, %if.then9.i.i.if.then.sink.split.i_crit_edge ], [ @.str.185, %if.then24.i.i.if.then.sink.split.i_crit_edge ], [ @.str.189, %if.then40.i.i.if.then.sink.split.i_crit_edge ], [ @.str.193, %if.then55.i.i.if.then.sink.split.i_crit_edge ], [ @.str.197, %if.then71.i.i.if.then.sink.split.i_crit_edge ]
  %call4.i.i230 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.177.sink.i) #16
  br label %if.then.i231

if.then.i231:                                     ; preds = %if.then.sink.split.i, %if.then71.i.i.if.then.i231_crit_edge, %if.then55.i.i.if.then.i231_crit_edge, %if.then40.i.i.if.then.i231_crit_edge, %if.then24.i.i.if.then.i231_crit_edge, %if.then9.i.i.if.then.i231_crit_edge, %if.then.i.i228.if.then.i231_crit_edge
  %call2.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %tobool3.not.i = icmp eq i32 %call2.i, 0
  br i1 %tobool3.not.i, label %if.then.i231.if.then21_crit_edge, label %do.end.i232

if.then.i231.if.then21_crit_edge:                 ; preds = %if.then.i231
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end.i232:                                      ; preds = %if.then.i231
  call void @__sanitizer_cov_trace_pc() #15
  %call6.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.124) #16
  br label %if.then21

do.end9.i:                                        ; preds = %for.inc.1.i.i.i, %do.end.i.i.i, %if.then.i525.i.i.do.end9.i_crit_edge
  %custom_profile_mode.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 53
  %golden_dpm_table.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 1
  %440 = ptrtoint ptr %custom_profile_mode.i.i to i32
  call void @__asan_store4_noabort(i32 %440)
  store i32 0, ptr %custom_profile_mode.i.i, align 4
  %441 = call ptr @memcpy(ptr %golden_dpm_table.i.i, ptr %81, i32 1176)
  %442 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %442)
  %443 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %443)
  %tobool10.not.i = icmp eq i8 %443, 0
  br i1 %tobool10.not.i, label %do.end9.i.vega10_init_smc_table.exit_crit_edge, label %if.end12.i233

do.end9.i.vega10_init_smc_table.exit_crit_edge:   ; preds = %do.end9.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_init_smc_table.exit

if.end12.i233:                                    ; preds = %do.end9.i
  %od_enabled.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %444 = ptrtoint ptr %od_enabled.i to i32
  call void @__asan_load1_noabort(i32 %444)
  %445 = load i8, ptr %od_enabled.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %445)
  %tobool13.not.i = icmp eq i8 %445, 0
  br i1 %tobool13.not.i, label %if.end12.i233.if.end20.i_crit_edge, label %if.then14.i235

if.end12.i233.if.end20.i_crit_edge:               ; preds = %if.end12.i233
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end20.i

if.then14.i235:                                   ; preds = %if.end12.i233
  %max_vddc.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 15, i32 4
  %446 = ptrtoint ptr %max_vddc.i to i32
  call void @__asan_load4_noabort(i32 %446)
  %447 = load i32, ptr %max_vddc.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %447)
  %tobool15.not.i234 = icmp eq i32 %447, 0
  br i1 %tobool15.not.i234, label %if.else.i, label %if.then16.i236

if.then16.i236:                                   ; preds = %if.then14.i235
  %need_update_dpm_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 17
  %448 = ptrtoint ptr %need_update_dpm_table.i to i32
  call void @__asan_load1_noabort(i32 %448)
  %449 = load i8, ptr %need_update_dpm_table.i, align 4
  %450 = or i8 %449, 3
  store i8 %450, ptr %need_update_dpm_table.i, align 4
  %451 = ptrtoint ptr %backend.i223 to i32
  call void @__asan_load4_noabort(i32 %451)
  %452 = load ptr, ptr %backend.i223, align 4
  %453 = ptrtoint ptr %pptable.i224 to i32
  call void @__asan_load4_noabort(i32 %453)
  %454 = load ptr, ptr %pptable.i224, align 4
  %vdd_dep_on_mclk.i381.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %454, i32 0, i32 1
  %455 = ptrtoint ptr %vdd_dep_on_mclk.i381.i to i32
  call void @__asan_load4_noabort(i32 %455)
  %456 = load ptr, ptr %vdd_dep_on_mclk.i381.i, align 4
  %457 = ptrtoint ptr %456 to i32
  call void @__asan_load4_noabort(i32 %457)
  %458 = load i32, ptr %456, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %458)
  %cmp56.not.i.i = icmp eq i32 %458, 0
  br i1 %cmp56.not.i.i, label %if.then16.i236.for.end.i383.i_crit_edge, label %for.body.lr.ph.i.i

if.then16.i236.for.end.i383.i_crit_edge:          ; preds = %if.then16.i236
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i383.i

for.body.lr.ph.i.i:                               ; preds = %if.then16.i236
  %entries2.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %452, i32 0, i32 15, i32 1, i32 1
  br label %for.body.i.i238

for.cond.i.i:                                     ; preds = %for.body.i.i238
  %inc.i382.i = add nuw i32 %i.057.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i382.i, %458
  br i1 %exitcond.not.i.i, label %for.cond.i.i.for.end.i383.i_crit_edge, label %for.cond.i.i.for.body.i.i238_crit_edge

for.cond.i.i.for.body.i.i238_crit_edge:           ; preds = %for.cond.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i.i238

for.cond.i.i.for.end.i383.i_crit_edge:            ; preds = %for.cond.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i383.i

for.body.i.i238:                                  ; preds = %for.cond.i.i.for.body.i.i238_crit_edge, %for.body.lr.ph.i.i
  %i.057.i.i = phi i32 [ 0, %for.body.lr.ph.i.i ], [ %inc.i382.i, %for.cond.i.i.for.body.i.i238_crit_edge ]
  %vddc.i.i237 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %456, i32 0, i32 1, i32 %i.057.i.i, i32 5
  %459 = ptrtoint ptr %vddc.i.i237 to i32
  call void @__asan_load2_noabort(i32 %459)
  %460 = load i16, ptr %vddc.i.i237, align 2
  %vddc4.i.i = getelementptr [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record], ptr %entries2.i.i, i32 0, i32 %i.057.i.i, i32 5
  %461 = ptrtoint ptr %vddc4.i.i to i32
  call void @__asan_load2_noabort(i32 %461)
  %462 = load i16, ptr %vddc4.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %460, i16 %462)
  %cmp6.not.i.i = icmp eq i16 %460, %462
  br i1 %cmp6.not.i.i, label %for.cond.i.i, label %for.body.i.i238.cleanup.sink.split.i.i239_crit_edge

for.body.i.i238.cleanup.sink.split.i.i239_crit_edge: ; preds = %for.body.i.i238
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split.i.i239

for.end.i383.i:                                   ; preds = %for.cond.i.i.for.end.i383.i_crit_edge, %if.then16.i236.for.end.i383.i_crit_edge
  %463 = ptrtoint ptr %454 to i32
  call void @__asan_load4_noabort(i32 %463)
  %464 = load ptr, ptr %454, align 4
  %465 = ptrtoint ptr %464 to i32
  call void @__asan_load4_noabort(i32 %465)
  %466 = load i32, ptr %464, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %466)
  %cmp1358.not.i.i = icmp eq i32 %466, 0
  br i1 %cmp1358.not.i.i, label %for.end.i383.i.if.end20.i_crit_edge, label %for.body15.lr.ph.i.i

for.end.i383.i.if.end20.i_crit_edge:              ; preds = %for.end.i383.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end20.i

for.body15.lr.ph.i.i:                             ; preds = %for.end.i383.i
  %entries20.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %452, i32 0, i32 15, i32 0, i32 1
  br label %for.body15.i.i

for.cond11.i.i:                                   ; preds = %for.body15.i.i
  %inc33.i.i = add nuw i32 %i.159.i.i, 1
  %exitcond60.not.i.i = icmp eq i32 %inc33.i.i, %466
  br i1 %exitcond60.not.i.i, label %for.cond11.i.i.if.end20.i_crit_edge, label %for.cond11.i.i.for.body15.i.i_crit_edge

for.cond11.i.i.for.body15.i.i_crit_edge:          ; preds = %for.cond11.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body15.i.i

for.cond11.i.i.if.end20.i_crit_edge:              ; preds = %for.cond11.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end20.i

for.body15.i.i:                                   ; preds = %for.cond11.i.i.for.body15.i.i_crit_edge, %for.body15.lr.ph.i.i
  %i.159.i.i = phi i32 [ 0, %for.body15.lr.ph.i.i ], [ %inc33.i.i, %for.cond11.i.i.for.body15.i.i_crit_edge ]
  %vddc18.i.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %464, i32 0, i32 1, i32 %i.159.i.i, i32 5
  %467 = ptrtoint ptr %vddc18.i.i to i32
  call void @__asan_load2_noabort(i32 %467)
  %468 = load i16, ptr %vddc18.i.i, align 2
  %vddc22.i.i = getelementptr [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record], ptr %entries20.i.i, i32 0, i32 %i.159.i.i, i32 5
  %469 = ptrtoint ptr %vddc22.i.i to i32
  call void @__asan_load2_noabort(i32 %469)
  %470 = load i16, ptr %vddc22.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %468, i16 %470)
  %cmp24.not.i.i = icmp eq i16 %468, %470
  br i1 %cmp24.not.i.i, label %for.cond11.i.i, label %for.body15.i.i.cleanup.sink.split.i.i239_crit_edge

for.body15.i.i.cleanup.sink.split.i.i239_crit_edge: ; preds = %for.body15.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split.i.i239

cleanup.sink.split.i.i239:                        ; preds = %for.body15.i.i.cleanup.sink.split.i.i239_crit_edge, %for.body.i.i238.cleanup.sink.split.i.i239_crit_edge
  %.sink62.i.i = phi i8 [ 17, %for.body15.i.i.cleanup.sink.split.i.i239_crit_edge ], [ 18, %for.body.i.i238.cleanup.sink.split.i.i239_crit_edge ]
  %need_update_dpm_table.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %452, i32 0, i32 17
  %471 = ptrtoint ptr %need_update_dpm_table.i.i to i32
  call void @__asan_load1_noabort(i32 %471)
  %472 = load i8, ptr %need_update_dpm_table.i.i, align 4
  %473 = or i8 %472, %.sink62.i.i
  store i8 %473, ptr %need_update_dpm_table.i.i, align 4
  br label %if.end20.i

if.else.i:                                        ; preds = %if.then14.i235
  call void @__sanitizer_cov_trace_pc() #15
  tail call fastcc void @vega10_odn_initial_default_setting(ptr noundef %hwmgr) #13
  br label %if.end20.i

if.end20.i:                                       ; preds = %if.else.i, %cleanup.sink.split.i.i239, %for.cond11.i.i.if.end20.i_crit_edge, %for.end.i383.i.if.end20.i_crit_edge, %if.end12.i233.if.end20.i_crit_edge
  %call21.i = call i32 @pp_atomfwctrl_get_voltage_table_v4(ptr noundef %hwmgr, i8 noundef zeroext 1, i8 noundef zeroext 7, ptr noundef nonnull %voltage_table.i) #13
  %max_vid_step.i = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %voltage_table.i, i32 0, i32 5
  %474 = ptrtoint ptr %max_vid_step.i to i32
  call void @__asan_load1_noabort(i32 %474)
  %475 = load i8, ptr %max_vid_step.i, align 2
  %MaxVidStep.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 35
  %476 = ptrtoint ptr %MaxVidStep.i to i32
  call void @__asan_store1_noabort(i32 %476)
  store i8 %475, ptr %MaxVidStep.i, align 2
  %uc_gfx_dpm_voltage_mode.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 29
  %477 = ptrtoint ptr %uc_gfx_dpm_voltage_mode.i to i32
  call void @__asan_load1_noabort(i32 %477)
  %478 = load i8, ptr %uc_gfx_dpm_voltage_mode.i, align 4
  %GfxDpmVoltageMode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 52
  %479 = ptrtoint ptr %GfxDpmVoltageMode.i to i32
  call void @__asan_store1_noabort(i32 %479)
  store i8 %478, ptr %GfxDpmVoltageMode.i, align 4
  %uc_soc_dpm_voltage_mode.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 30
  %480 = ptrtoint ptr %uc_soc_dpm_voltage_mode.i to i32
  call void @__asan_load1_noabort(i32 %480)
  %481 = load i8, ptr %uc_soc_dpm_voltage_mode.i, align 1
  %SocDpmVoltageMode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 53
  %482 = ptrtoint ptr %SocDpmVoltageMode.i to i32
  call void @__asan_store1_noabort(i32 %482)
  store i8 %481, ptr %SocDpmVoltageMode.i, align 1
  %uc_uclk_dpm_voltage_mode.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 31
  %483 = ptrtoint ptr %uc_uclk_dpm_voltage_mode.i to i32
  call void @__asan_load1_noabort(i32 %483)
  %484 = load i8, ptr %uc_uclk_dpm_voltage_mode.i, align 2
  %UclkDpmVoltageMode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 54
  %485 = ptrtoint ptr %UclkDpmVoltageMode.i to i32
  call void @__asan_store1_noabort(i32 %485)
  store i8 %484, ptr %UclkDpmVoltageMode.i, align 2
  %uc_uvd_dpm_voltage_mode.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 32
  %486 = ptrtoint ptr %uc_uvd_dpm_voltage_mode.i to i32
  call void @__asan_load1_noabort(i32 %486)
  %487 = load i8, ptr %uc_uvd_dpm_voltage_mode.i, align 1
  %UvdDpmVoltageMode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 55
  %488 = ptrtoint ptr %UvdDpmVoltageMode.i to i32
  call void @__asan_store1_noabort(i32 %488)
  store i8 %487, ptr %UvdDpmVoltageMode.i, align 1
  %uc_vce_dpm_voltage_mode.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 33
  %489 = ptrtoint ptr %uc_vce_dpm_voltage_mode.i to i32
  call void @__asan_load1_noabort(i32 %489)
  %490 = load i8, ptr %uc_vce_dpm_voltage_mode.i, align 4
  %VceDpmVoltageMode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 56
  %491 = ptrtoint ptr %VceDpmVoltageMode.i to i32
  call void @__asan_store1_noabort(i32 %491)
  store i8 %490, ptr %VceDpmVoltageMode.i, align 4
  %uc_mp0_dpm_voltage_mode.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 34
  %492 = ptrtoint ptr %uc_mp0_dpm_voltage_mode.i to i32
  call void @__asan_load1_noabort(i32 %492)
  %493 = load i8, ptr %uc_mp0_dpm_voltage_mode.i, align 1
  %Mp0DpmVoltageMode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 57
  %494 = ptrtoint ptr %Mp0DpmVoltageMode.i to i32
  call void @__asan_store1_noabort(i32 %494)
  store i8 %493, ptr %Mp0DpmVoltageMode.i, align 1
  %uc_dcef_dpm_voltage_mode.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 35
  %495 = ptrtoint ptr %uc_dcef_dpm_voltage_mode.i to i32
  call void @__asan_load1_noabort(i32 %495)
  %496 = load i8, ptr %uc_dcef_dpm_voltage_mode.i, align 2
  %DisplayDpmVoltageMode.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 58
  %497 = ptrtoint ptr %DisplayDpmVoltageMode.i to i32
  call void @__asan_store1_noabort(i32 %497)
  store i8 %496, ptr %DisplayDpmVoltageMode.i, align 2
  %psi0_enable.i = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %voltage_table.i, i32 0, i32 3
  %498 = ptrtoint ptr %psi0_enable.i to i32
  call void @__asan_load1_noabort(i32 %498)
  %499 = load i8, ptr %psi0_enable.i, align 4
  %psi0_enable22.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 7, i32 3
  %500 = ptrtoint ptr %psi0_enable22.i to i32
  call void @__asan_store1_noabort(i32 %500)
  store i8 %499, ptr %psi0_enable22.i, align 4
  %psi1_enable.i = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %voltage_table.i, i32 0, i32 4
  %501 = ptrtoint ptr %psi1_enable.i to i32
  call void @__asan_load1_noabort(i32 %501)
  %502 = load i8, ptr %psi1_enable.i, align 1
  %psi1_enable24.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 7, i32 4
  %503 = ptrtoint ptr %psi1_enable24.i to i32
  call void @__asan_store1_noabort(i32 %503)
  store i8 %502, ptr %psi1_enable24.i, align 1
  %ulv_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 2, i32 48
  %504 = ptrtoint ptr %ulv_support.i to i32
  call void @__asan_load1_noabort(i32 %504)
  %505 = load i8, ptr %ulv_support.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %505)
  %tobool26.not.i = icmp eq i8 %505, 0
  br i1 %tobool26.not.i, label %if.end20.i.if.end46.i_crit_edge, label %land.lhs.true.i

if.end20.i.if.end46.i_crit_edge:                  ; preds = %if.end20.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end46.i

land.lhs.true.i:                                  ; preds = %if.end20.i
  %us_ulv_voltage_offset.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %83, i32 0, i32 23
  %506 = ptrtoint ptr %us_ulv_voltage_offset.i to i32
  call void @__asan_load2_noabort(i32 %506)
  %507 = load i16, ptr %us_ulv_voltage_offset.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %507)
  %tobool28.not.i = icmp eq i16 %507, 0
  br i1 %tobool28.not.i, label %land.lhs.true.i.if.end46.i_crit_edge, label %if.then29.i

land.lhs.true.i.if.end46.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end46.i

if.then29.i:                                      ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  %508 = ptrtoint ptr %backend.i223 to i32
  call void @__asan_load4_noabort(i32 %508)
  %509 = load ptr, ptr %backend.i223, align 4
  %510 = ptrtoint ptr %pptable.i224 to i32
  call void @__asan_load4_noabort(i32 %510)
  %511 = load ptr, ptr %pptable.i224, align 4
  %us_ulv_voltage_offset.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %511, i32 0, i32 23
  %512 = ptrtoint ptr %us_ulv_voltage_offset.i.i to i32
  call void @__asan_load2_noabort(i32 %512)
  %513 = load i16, ptr %us_ulv_voltage_offset.i.i, align 4
  %conv.i.i = trunc i16 %513 to i8
  %UlvOffsetVid.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %509, i32 0, i32 49, i32 14, i32 28
  %514 = ptrtoint ptr %UlvOffsetVid.i.i to i32
  call void @__asan_store1_noabort(i32 %514)
  store i8 %conv.i.i, ptr %UlvOffsetVid.i.i, align 4
  %us_ulv_smnclk_did.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %511, i32 0, i32 24
  %515 = ptrtoint ptr %us_ulv_smnclk_did.i.i to i32
  call void @__asan_load2_noabort(i32 %515)
  %516 = load i16, ptr %us_ulv_smnclk_did.i.i, align 2
  %conv1.i.i = trunc i16 %516 to i8
  %UlvSmnclkDid.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %509, i32 0, i32 49, i32 14, i32 29
  %517 = ptrtoint ptr %UlvSmnclkDid.i.i to i32
  call void @__asan_store1_noabort(i32 %517)
  store i8 %conv1.i.i, ptr %UlvSmnclkDid.i.i, align 1
  %us_ulv_mp1clk_did.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %511, i32 0, i32 25
  %518 = ptrtoint ptr %us_ulv_mp1clk_did.i.i to i32
  call void @__asan_load2_noabort(i32 %518)
  %519 = load i16, ptr %us_ulv_mp1clk_did.i.i, align 4
  %conv4.i.i = trunc i16 %519 to i8
  %UlvMp1clkDid.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %509, i32 0, i32 49, i32 14, i32 30
  %520 = ptrtoint ptr %UlvMp1clkDid.i.i to i32
  call void @__asan_store1_noabort(i32 %520)
  store i8 %conv4.i.i, ptr %UlvMp1clkDid.i.i, align 2
  %us_ulv_gfxclk_bypass.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %511, i32 0, i32 26
  %521 = ptrtoint ptr %us_ulv_gfxclk_bypass.i.i to i32
  call void @__asan_load2_noabort(i32 %521)
  %522 = load i16, ptr %us_ulv_gfxclk_bypass.i.i, align 2
  %conv7.i.i = trunc i16 %522 to i8
  %UlvGfxclkBypass.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %509, i32 0, i32 49, i32 14, i32 31
  %523 = ptrtoint ptr %UlvGfxclkBypass.i.i to i32
  call void @__asan_store1_noabort(i32 %523)
  store i8 %conv7.i.i, ptr %UlvGfxclkBypass.i.i, align 1
  %psi0_enable.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %509, i32 0, i32 7, i32 3
  %524 = ptrtoint ptr %psi0_enable.i.i to i32
  call void @__asan_load1_noabort(i32 %524)
  %525 = load i8, ptr %psi0_enable.i.i, align 4
  %UlvPhaseSheddingPsi0.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %509, i32 0, i32 49, i32 14, i32 37
  %526 = ptrtoint ptr %UlvPhaseSheddingPsi0.i.i to i32
  call void @__asan_store1_noabort(i32 %526)
  store i8 %525, ptr %UlvPhaseSheddingPsi0.i.i, align 4
  %psi1_enable.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %509, i32 0, i32 7, i32 4
  %527 = ptrtoint ptr %psi1_enable.i.i to i32
  call void @__asan_load1_noabort(i32 %527)
  %528 = load i8, ptr %psi1_enable.i.i, align 1
  %UlvPhaseSheddingPsi1.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %509, i32 0, i32 49, i32 14, i32 38
  %529 = ptrtoint ptr %UlvPhaseSheddingPsi1.i.i to i32
  call void @__asan_store1_noabort(i32 %529)
  store i8 %528, ptr %UlvPhaseSheddingPsi1.i.i, align 1
  br label %if.end46.i

if.end46.i:                                       ; preds = %if.then29.i, %land.lhs.true.i.if.end46.i_crit_edge, %if.end20.i.if.end46.i_crit_edge
  %530 = ptrtoint ptr %backend.i223 to i32
  call void @__asan_load4_noabort(i32 %530)
  %531 = load ptr, ptr %backend.i223, align 4
  %pcie_table2.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %531, i32 0, i32 10
  %532 = ptrtoint ptr %pcie_table2.i.i to i32
  call void @__asan_load2_noabort(i32 %532)
  %533 = load i16, ptr %pcie_table2.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %533)
  %cmp96.not.i.i = icmp eq i16 %533, 0
  br i1 %cmp96.not.i.i, label %if.end46.i.while.body.lr.ph.i.i_crit_edge, label %for.body.lr.ph.i387.i

if.end46.i.while.body.lr.ph.i.i_crit_edge:        ; preds = %if.end46.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph.i.i

for.body.lr.ph.i387.i:                            ; preds = %if.end46.i
  %534 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers.i.i.i, i32 0, i32 1
  br label %for.body.i390.i

for.body.i390.i:                                  ; preds = %for.inc.i396.i.for.body.i390.i_crit_edge, %for.body.lr.ph.i387.i
  %i.097.i.i = phi i32 [ 0, %for.body.lr.ph.i387.i ], [ %inc.i394.i, %for.inc.i396.i.for.body.i390.i_crit_edge ]
  %arrayidx.i.i = getelementptr %struct.vega10_dpm_table, ptr %531, i32 0, i32 10, i32 1, i32 %i.097.i.i
  %535 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load1_noabort(i32 %535)
  %536 = load i8, ptr %arrayidx.i.i, align 1
  %arrayidx4.i.i = getelementptr %struct.vega10_hwmgr, ptr %531, i32 0, i32 49, i32 14, i32 77, i32 %i.097.i.i
  %537 = ptrtoint ptr %arrayidx4.i.i to i32
  call void @__asan_store1_noabort(i32 %537)
  store i8 %536, ptr %arrayidx4.i.i, align 1
  %arrayidx5.i.i = getelementptr %struct.vega10_dpm_table, ptr %531, i32 0, i32 10, i32 2, i32 %i.097.i.i
  %538 = ptrtoint ptr %arrayidx5.i.i to i32
  call void @__asan_load1_noabort(i32 %538)
  %539 = load i8, ptr %arrayidx5.i.i, align 1
  %arrayidx6.i.i = getelementptr %struct.vega10_hwmgr, ptr %531, i32 0, i32 49, i32 14, i32 78, i32 %i.097.i.i
  %540 = ptrtoint ptr %arrayidx6.i.i to i32
  call void @__asan_store1_noabort(i32 %540)
  store i8 %539, ptr %arrayidx6.i.i, align 1
  %arrayidx7.i.i = getelementptr %struct.vega10_dpm_table, ptr %531, i32 0, i32 10, i32 3, i32 %i.097.i.i
  %541 = ptrtoint ptr %arrayidx7.i.i to i32
  call void @__asan_load4_noabort(i32 %541)
  %542 = load i32, ptr %arrayidx7.i.i, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers.i.i.i) #13
  %543 = call ptr @memset(ptr %dividers.i.i.i, i32 255, i32 28)
  %call.i.i388.i = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %542, ptr noundef nonnull %dividers.i.i.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i388.i)
  %tobool.not.i.i389.i = icmp eq i32 %call.i.i388.i, 0
  br i1 %tobool.not.i.i389.i, label %for.inc.i396.i, label %if.then.i.i391.i

if.then.i.i391.i:                                 ; preds = %for.body.i390.i
  %call1.i.i.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_lclk_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_lclk_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i.i.i)
  %tobool2.not.i.i.i = icmp eq i32 %call1.i.i.i, 0
  br i1 %tobool2.not.i.i.i, label %if.then.i.i391.i.do.end.i393.i_crit_edge, label %do.end.i.i392.i

if.then.i.i391.i.do.end.i393.i_crit_edge:         ; preds = %if.then.i.i391.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end.i393.i

do.end.i.i392.i:                                  ; preds = %if.then.i.i391.i
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.203) #16
  br label %do.end.i393.i

do.end.i393.i:                                    ; preds = %do.end.i.i392.i, %if.then.i.i391.i.do.end.i393.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i.i.i) #13
  br label %if.then50.i

for.inc.i396.i:                                   ; preds = %for.body.i390.i
  %arrayidx8.i.i = getelementptr %struct.vega10_hwmgr, ptr %531, i32 0, i32 49, i32 14, i32 79, i32 %i.097.i.i
  %544 = ptrtoint ptr %534 to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %534, align 4
  %conv.i.i.i = trunc i32 %545 to i8
  %546 = ptrtoint ptr %arrayidx8.i.i to i32
  call void @__asan_store1_noabort(i32 %546)
  store i8 %conv.i.i.i, ptr %arrayidx8.i.i, align 1
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i.i.i) #13
  %inc.i394.i = add nuw nsw i32 %i.097.i.i, 1
  %547 = ptrtoint ptr %pcie_table2.i.i to i32
  call void @__asan_load2_noabort(i32 %547)
  %548 = load i16, ptr %pcie_table2.i.i, align 4
  %conv.i395.i = zext i16 %548 to i32
  %cmp.i.i240 = icmp ult i32 %inc.i394.i, %conv.i395.i
  br i1 %cmp.i.i240, label %for.inc.i396.i.for.body.i390.i_crit_edge, label %for.end.i397.i

for.inc.i396.i.for.body.i390.i_crit_edge:         ; preds = %for.inc.i396.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i390.i

for.end.i397.i:                                   ; preds = %for.inc.i396.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.097.i.i)
  %cmp1099.i.i = icmp eq i32 %i.097.i.i, 0
  br i1 %cmp1099.i.i, label %for.end.i397.i.while.body.lr.ph.i.i_crit_edge, label %for.end.i397.i.do.end62.i_crit_edge

for.end.i397.i.do.end62.i_crit_edge:              ; preds = %for.end.i397.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end62.i

for.end.i397.i.while.body.lr.ph.i.i_crit_edge:    ; preds = %for.end.i397.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph.i.i

while.body.lr.ph.i.i:                             ; preds = %for.end.i397.i.while.body.lr.ph.i.i_crit_edge, %if.end46.i.while.body.lr.ph.i.i_crit_edge
  %i.0.lcssa107.i.i = phi i32 [ 1, %for.end.i397.i.while.body.lr.ph.i.i_crit_edge ], [ 0, %if.end46.i.while.body.lr.ph.i.i_crit_edge ]
  %sub.i398.i = add nsw i32 %i.0.lcssa107.i.i, -1
  %arrayidx13.i.i = getelementptr %struct.vega10_dpm_table, ptr %531, i32 0, i32 10, i32 1, i32 %sub.i398.i
  %arrayidx17.i.i = getelementptr %struct.vega10_dpm_table, ptr %531, i32 0, i32 10, i32 2, i32 %sub.i398.i
  %arrayidx21.i.i = getelementptr %struct.vega10_dpm_table, ptr %531, i32 0, i32 10, i32 3, i32 %sub.i398.i
  %549 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers.i74.i.i, i32 0, i32 1
  br label %while.body.i.i

while.body.i.i:                                   ; preds = %if.end32.i.i.while.body.i.i_crit_edge, %while.body.lr.ph.i.i
  %i.1100.i.i = phi i32 [ %i.0.lcssa107.i.i, %while.body.lr.ph.i.i ], [ 1, %if.end32.i.i.while.body.i.i_crit_edge ]
  %550 = ptrtoint ptr %arrayidx13.i.i to i32
  call void @__asan_load1_noabort(i32 %550)
  %551 = load i8, ptr %arrayidx13.i.i, align 1
  %arrayidx15.i.i = getelementptr %struct.vega10_hwmgr, ptr %531, i32 0, i32 49, i32 14, i32 77, i32 %i.1100.i.i
  %552 = ptrtoint ptr %arrayidx15.i.i to i32
  call void @__asan_store1_noabort(i32 %552)
  store i8 %551, ptr %arrayidx15.i.i, align 1
  %553 = ptrtoint ptr %arrayidx17.i.i to i32
  call void @__asan_load1_noabort(i32 %553)
  %554 = load i8, ptr %arrayidx17.i.i, align 1
  %arrayidx19.i.i = getelementptr %struct.vega10_hwmgr, ptr %531, i32 0, i32 49, i32 14, i32 78, i32 %i.1100.i.i
  %555 = ptrtoint ptr %arrayidx19.i.i to i32
  call void @__asan_store1_noabort(i32 %555)
  store i8 %554, ptr %arrayidx19.i.i, align 1
  %556 = ptrtoint ptr %arrayidx21.i.i to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load i32, ptr %arrayidx21.i.i, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers.i74.i.i) #13
  %558 = call ptr @memset(ptr %dividers.i74.i.i, i32 255, i32 28)
  %call.i75.i.i = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %557, ptr noundef nonnull %dividers.i74.i.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i75.i.i)
  %tobool.not.i76.i.i = icmp eq i32 %call.i75.i.i, 0
  br i1 %tobool.not.i76.i.i, label %if.end32.i.i, label %if.then.i79.i.i

if.then.i79.i.i:                                  ; preds = %while.body.i.i
  %call1.i77.i.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_lclk_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_lclk_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i77.i.i)
  %tobool2.not.i78.i.i = icmp eq i32 %call1.i77.i.i, 0
  br i1 %tobool2.not.i78.i.i, label %if.then.i79.i.i.do.end29.i.i_crit_edge, label %do.end.i81.i.i

if.then.i79.i.i.do.end29.i.i_crit_edge:           ; preds = %if.then.i79.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end29.i.i

do.end.i81.i.i:                                   ; preds = %if.then.i79.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i80.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.203) #16
  br label %do.end29.i.i

do.end29.i.i:                                     ; preds = %do.end.i81.i.i, %if.then.i79.i.i.do.end29.i.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i74.i.i) #13
  br label %if.then50.i

if.end32.i.i:                                     ; preds = %while.body.i.i
  %arrayidx23.i.i = getelementptr %struct.vega10_hwmgr, ptr %531, i32 0, i32 49, i32 14, i32 79, i32 %i.1100.i.i
  %559 = ptrtoint ptr %549 to i32
  call void @__asan_load4_noabort(i32 %559)
  %560 = load i32, ptr %549, align 4
  %conv.i82.i.i = trunc i32 %560 to i8
  %561 = ptrtoint ptr %arrayidx23.i.i to i32
  call void @__asan_store1_noabort(i32 %561)
  store i8 %conv.i82.i.i, ptr %arrayidx23.i.i, align 1
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i74.i.i) #13
  %cmp10.i.i = icmp eq i32 %i.1100.i.i, 0
  br i1 %cmp10.i.i, label %if.end32.i.i.while.body.i.i_crit_edge, label %if.end32.i.i.do.end62.i_crit_edge

if.end32.i.i.do.end62.i_crit_edge:                ; preds = %if.end32.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end62.i

if.end32.i.i.while.body.i.i_crit_edge:            ; preds = %if.end32.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.i.i

if.then50.i:                                      ; preds = %do.end29.i.i, %do.end.i393.i
  %i.1100.lcssa.sink.i.i = phi i32 [ %i.1100.i.i, %do.end29.i.i ], [ %i.097.i.i, %do.end.i393.i ]
  %call31.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.199, i32 noundef %i.1100.lcssa.sink.i.i) #16
  %call51.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.129, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call51.i)
  %tobool52.not.i = icmp eq i32 %call51.i, 0
  br i1 %tobool52.not.i, label %if.then50.i.if.then21_crit_edge, label %do.end56.i

if.then50.i.if.then21_crit_edge:                  ; preds = %if.then50.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end56.i:                                       ; preds = %if.then50.i
  call void @__sanitizer_cov_trace_pc() #15
  %call58.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.132) #16
  br label %if.then21

do.end62.i:                                       ; preds = %if.end32.i.i.do.end62.i_crit_edge, %for.end.i397.i.do.end62.i_crit_edge
  %562 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %562)
  %563 = load ptr, ptr %hwmgr, align 4
  %564 = ptrtoint ptr %backend.i223 to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load ptr, ptr %backend.i223, align 4
  %pcie_gen_mask.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %563, i32 0, i32 98, i32 18
  %566 = ptrtoint ptr %pcie_gen_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %566)
  %567 = load i32, ptr %pcie_gen_mask.i.i, align 8
  %and.i.i = and i32 %567, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i402.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i402.i, label %if.else.i.i, label %do.end62.i.if.end22.i.i_crit_edge

do.end62.i.if.end22.i.i_crit_edge:                ; preds = %do.end62.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end22.i.i

if.else.i.i:                                      ; preds = %do.end62.i
  %and5.i.i = and i32 %567, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5.i.i)
  %tobool6.not.i.i = icmp eq i32 %and5.i.i, 0
  br i1 %tobool6.not.i.i, label %if.else8.i.i, label %if.else.i.i.if.end22.i.i_crit_edge

if.else.i.i.if.end22.i.i_crit_edge:               ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end22.i.i

if.else8.i.i:                                     ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %and11.i.i = lshr i32 %567, 17
  %and11.lobit.i.i = and i32 %and11.i.i, 1
  br label %if.end22.i.i

if.end22.i.i:                                     ; preds = %if.else8.i.i, %if.else.i.i.if.end22.i.i_crit_edge, %do.end62.i.if.end22.i.i_crit_edge
  %pcie_gen.0.i.i = phi i32 [ 3, %do.end62.i.if.end22.i.i_crit_edge ], [ 2, %if.else.i.i.if.end22.i.i_crit_edge ], [ %and11.lobit.i.i, %if.else8.i.i ]
  %pcie_mlw_mask.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %563, i32 0, i32 98, i32 19
  %568 = ptrtoint ptr %pcie_mlw_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %568)
  %569 = load i32, ptr %pcie_mlw_mask.i.i, align 4
  %and24.i.i = and i32 %569, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and24.i.i)
  %tobool25.not.i.i = icmp eq i32 %and24.i.i, 0
  br i1 %tobool25.not.i.i, label %if.else27.i.i, label %if.end22.i.i.if.end62.i.i_crit_edge

if.end22.i.i.if.end62.i.i_crit_edge:              ; preds = %if.end22.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end62.i.i

if.else27.i.i:                                    ; preds = %if.end22.i.i
  %and30.i.i = and i32 %569, 1048576
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and30.i.i)
  %tobool31.not.i.i = icmp eq i32 %and30.i.i, 0
  br i1 %tobool31.not.i.i, label %if.else33.i.i, label %if.else27.i.i.if.end62.i.i_crit_edge

if.else27.i.i.if.end62.i.i_crit_edge:             ; preds = %if.else27.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end62.i.i

if.else33.i.i:                                    ; preds = %if.else27.i.i
  %and36.i.i = and i32 %569, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36.i.i)
  %tobool37.not.i.i = icmp eq i32 %and36.i.i, 0
  br i1 %tobool37.not.i.i, label %if.else39.i.i, label %if.else33.i.i.if.end62.i.i_crit_edge

if.else33.i.i.if.end62.i.i_crit_edge:             ; preds = %if.else33.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end62.i.i

if.else39.i.i:                                    ; preds = %if.else33.i.i
  %and42.i.i = and i32 %569, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and42.i.i)
  %tobool43.not.i.i = icmp eq i32 %and42.i.i, 0
  br i1 %tobool43.not.i.i, label %if.else45.i.i, label %if.else39.i.i.if.end62.i.i_crit_edge

if.else39.i.i.if.end62.i.i_crit_edge:             ; preds = %if.else39.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end62.i.i

if.else45.i.i:                                    ; preds = %if.else39.i.i
  %and48.i.i = and i32 %569, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and48.i.i)
  %tobool49.not.i.i = icmp eq i32 %and48.i.i, 0
  br i1 %tobool49.not.i.i, label %if.else51.i.i, label %if.else45.i.i.if.end62.i.i_crit_edge

if.else45.i.i.if.end62.i.i_crit_edge:             ; preds = %if.else45.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end62.i.i

if.else51.i.i:                                    ; preds = %if.else45.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %and54.i.i = lshr i32 %569, 16
  %and54.lobit.i.i = and i32 %and54.i.i, 1
  br label %if.end62.i.i

if.end62.i.i:                                     ; preds = %if.else51.i.i, %if.else45.i.i.if.end62.i.i_crit_edge, %if.else39.i.i.if.end62.i.i_crit_edge, %if.else33.i.i.if.end62.i.i_crit_edge, %if.else27.i.i.if.end62.i.i_crit_edge, %if.end22.i.i.if.end62.i.i_crit_edge
  %pcie_width.0.i.i = phi i32 [ 6, %if.end22.i.i.if.end62.i.i_crit_edge ], [ 5, %if.else27.i.i.if.end62.i.i_crit_edge ], [ 4, %if.else33.i.i.if.end62.i.i_crit_edge ], [ 3, %if.else39.i.i.if.end62.i.i_crit_edge ], [ 2, %if.else45.i.i.if.end62.i.i_crit_edge ], [ %and54.lobit.i.i, %if.else51.i.i ]
  %conv66.i.i = trunc i32 %pcie_gen.0.i.i to i8
  %conv75.i.i = trunc i32 %pcie_width.0.i.i to i8
  %arrayidx.i403.i = getelementptr %struct.vega10_hwmgr, ptr %565, i32 0, i32 49, i32 14, i32 77, i32 0
  %570 = ptrtoint ptr %arrayidx.i403.i to i32
  call void @__asan_load1_noabort(i32 %570)
  %571 = load i8, ptr %arrayidx.i403.i, align 1
  %conv.i404.i = zext i8 %571 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %pcie_gen.0.i.i, i32 %conv.i404.i)
  %cmp63.i.i = icmp ult i32 %pcie_gen.0.i.i, %conv.i404.i
  br i1 %cmp63.i.i, label %if.then65.i.i, label %if.end62.i.i.if.end69.i.i_crit_edge

if.end62.i.i.if.end69.i.i_crit_edge:              ; preds = %if.end62.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end69.i.i

if.then65.i.i:                                    ; preds = %if.end62.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %572 = ptrtoint ptr %arrayidx.i403.i to i32
  call void @__asan_store1_noabort(i32 %572)
  store i8 %conv66.i.i, ptr %arrayidx.i403.i, align 1
  br label %if.end69.i.i

if.end69.i.i:                                     ; preds = %if.then65.i.i, %if.end62.i.i.if.end69.i.i_crit_edge
  %arrayidx70.i.i = getelementptr %struct.vega10_hwmgr, ptr %565, i32 0, i32 49, i32 14, i32 78, i32 0
  %573 = ptrtoint ptr %arrayidx70.i.i to i32
  call void @__asan_load1_noabort(i32 %573)
  %574 = load i8, ptr %arrayidx70.i.i, align 1
  %conv71.i.i = zext i8 %574 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %pcie_width.0.i.i, i32 %conv71.i.i)
  %cmp72.i.i = icmp ult i32 %pcie_width.0.i.i, %conv71.i.i
  br i1 %cmp72.i.i, label %if.then74.i.i, label %if.end69.i.i.for.inc.i405.i_crit_edge

if.end69.i.i.for.inc.i405.i_crit_edge:            ; preds = %if.end69.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i405.i

if.then74.i.i:                                    ; preds = %if.end69.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %575 = ptrtoint ptr %arrayidx70.i.i to i32
  call void @__asan_store1_noabort(i32 %575)
  store i8 %conv75.i.i, ptr %arrayidx70.i.i, align 1
  br label %for.inc.i405.i

for.inc.i405.i:                                   ; preds = %if.then74.i.i, %if.end69.i.i.for.inc.i405.i_crit_edge
  %arrayidx.1.i.i = getelementptr %struct.vega10_hwmgr, ptr %565, i32 0, i32 49, i32 14, i32 77, i32 1
  %576 = ptrtoint ptr %arrayidx.1.i.i to i32
  call void @__asan_load1_noabort(i32 %576)
  %577 = load i8, ptr %arrayidx.1.i.i, align 1
  %conv.1.i.i = zext i8 %577 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %pcie_gen.0.i.i, i32 %conv.1.i.i)
  %cmp63.1.i.i = icmp ult i32 %pcie_gen.0.i.i, %conv.1.i.i
  br i1 %cmp63.1.i.i, label %if.then65.1.i.i, label %for.inc.i405.i.if.end69.1.i.i_crit_edge

for.inc.i405.i.if.end69.1.i.i_crit_edge:          ; preds = %for.inc.i405.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end69.1.i.i

if.then65.1.i.i:                                  ; preds = %for.inc.i405.i
  call void @__sanitizer_cov_trace_pc() #15
  %578 = ptrtoint ptr %arrayidx.1.i.i to i32
  call void @__asan_store1_noabort(i32 %578)
  store i8 %conv66.i.i, ptr %arrayidx.1.i.i, align 1
  br label %if.end69.1.i.i

if.end69.1.i.i:                                   ; preds = %if.then65.1.i.i, %for.inc.i405.i.if.end69.1.i.i_crit_edge
  %arrayidx70.1.i.i = getelementptr %struct.vega10_hwmgr, ptr %565, i32 0, i32 49, i32 14, i32 78, i32 1
  %579 = ptrtoint ptr %arrayidx70.1.i.i to i32
  call void @__asan_load1_noabort(i32 %579)
  %580 = load i8, ptr %arrayidx70.1.i.i, align 1
  %conv71.1.i.i = zext i8 %580 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %pcie_width.0.i.i, i32 %conv71.1.i.i)
  %cmp72.1.i.i = icmp ult i32 %pcie_width.0.i.i, %conv71.1.i.i
  br i1 %cmp72.1.i.i, label %if.then74.1.i.i, label %if.end69.1.i.i.for.inc.1.i.i_crit_edge

if.end69.1.i.i.for.inc.1.i.i_crit_edge:           ; preds = %if.end69.1.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i.i

if.then74.1.i.i:                                  ; preds = %if.end69.1.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %581 = ptrtoint ptr %arrayidx70.1.i.i to i32
  call void @__asan_store1_noabort(i32 %581)
  store i8 %conv75.i.i, ptr %arrayidx70.1.i.i, align 1
  br label %for.inc.1.i.i

for.inc.1.i.i:                                    ; preds = %if.then74.1.i.i, %if.end69.1.i.i.for.inc.1.i.i_crit_edge
  %pcie_dpm_key_disabled.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %565, i32 0, i32 2, i32 20
  %582 = ptrtoint ptr %pcie_dpm_key_disabled.i.i to i32
  call void @__asan_load1_noabort(i32 %582)
  %583 = load i8, ptr %pcie_dpm_key_disabled.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %583)
  %tobool79.not.i.i = icmp eq i8 %583, 0
  br i1 %tobool79.not.i.i, label %for.inc.1.i.i.vega10_override_pcie_parameters.exit.i_crit_edge, label %for.cond81.preheader.i.i

for.inc.1.i.i.vega10_override_pcie_parameters.exit.i_crit_edge: ; preds = %for.inc.1.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_override_pcie_parameters.exit.i

for.cond81.preheader.i.i:                         ; preds = %for.inc.1.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %584 = zext i8 %conv66.i.i to i32
  %585 = call ptr @memset(ptr %arrayidx.i403.i, i32 %584, i32 2)
  %586 = zext i8 %conv75.i.i to i32
  %587 = call ptr @memset(ptr %arrayidx70.i.i, i32 %586, i32 2)
  br label %vega10_override_pcie_parameters.exit.i

vega10_override_pcie_parameters.exit.i:           ; preds = %for.cond81.preheader.i.i, %for.inc.1.i.i.vega10_override_pcie_parameters.exit.i_crit_edge
  %call79.i = call fastcc i32 @vega10_populate_all_graphic_levels(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call79.i)
  %tobool81.not.i = icmp eq i32 %call79.i, 0
  br i1 %tobool81.not.i, label %do.end94.i, label %if.then82.i

if.then82.i:                                      ; preds = %vega10_override_pcie_parameters.exit.i
  %call83.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.137, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call83.i)
  %tobool84.not.i = icmp eq i32 %call83.i, 0
  br i1 %tobool84.not.i, label %if.then82.i.if.then21_crit_edge, label %do.end88.i

if.then82.i.if.then21_crit_edge:                  ; preds = %if.then82.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end88.i:                                       ; preds = %if.then82.i
  call void @__sanitizer_cov_trace_pc() #15
  %call90.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.140) #16
  br label %if.then21

do.end94.i:                                       ; preds = %vega10_override_pcie_parameters.exit.i
  %call95.i241 = call fastcc i32 @vega10_populate_all_memory_levels(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call95.i241)
  %tobool97.not.i = icmp eq i32 %call95.i241, 0
  br i1 %tobool97.not.i, label %do.end110.i, label %if.then98.i

if.then98.i:                                      ; preds = %do.end94.i
  %call99.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.141, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call99.i)
  %tobool100.not.i = icmp eq i32 %call99.i, 0
  br i1 %tobool100.not.i, label %if.then98.i.if.then21_crit_edge, label %do.end104.i

if.then98.i.if.then21_crit_edge:                  ; preds = %if.then98.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end104.i:                                      ; preds = %if.then98.i
  call void @__sanitizer_cov_trace_pc() #15
  %call106.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.144) #16
  br label %if.then21

do.end110.i:                                      ; preds = %do.end94.i
  call fastcc void @vega10_populate_vddc_soc_levels(ptr noundef %hwmgr) #13
  %call111.i = call fastcc i32 @vega10_populate_all_display_clock_levels(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call111.i)
  %tobool113.not.i = icmp eq i32 %call111.i, 0
  br i1 %tobool113.not.i, label %do.end126.i, label %if.then114.i

if.then114.i:                                     ; preds = %do.end110.i
  %call115.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.145, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call115.i)
  %tobool116.not.i = icmp eq i32 %call115.i, 0
  br i1 %tobool116.not.i, label %if.then114.i.if.then21_crit_edge, label %do.end120.i

if.then114.i.if.then21_crit_edge:                 ; preds = %if.then114.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end120.i:                                      ; preds = %if.then114.i
  call void @__sanitizer_cov_trace_pc() #15
  %call122.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.148) #16
  br label %if.then21

do.end126.i:                                      ; preds = %do.end110.i
  %call127.i = call fastcc i32 @vega10_populate_smc_vce_levels(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call127.i)
  %tobool129.not.i = icmp eq i32 %call127.i, 0
  br i1 %tobool129.not.i, label %do.end142.i, label %if.then130.i

if.then130.i:                                     ; preds = %do.end126.i
  %call131.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.149, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call131.i)
  %tobool132.not.i = icmp eq i32 %call131.i, 0
  br i1 %tobool132.not.i, label %if.then130.i.if.then21_crit_edge, label %do.end136.i

if.then130.i.if.then21_crit_edge:                 ; preds = %if.then130.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end136.i:                                      ; preds = %if.then130.i
  call void @__sanitizer_cov_trace_pc() #15
  %call138.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.152) #16
  br label %if.then21

do.end142.i:                                      ; preds = %do.end126.i
  %call143.i = call fastcc i32 @vega10_populate_smc_uvd_levels(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call143.i)
  %tobool145.not.i = icmp eq i32 %call143.i, 0
  br i1 %tobool145.not.i, label %do.end158.i, label %if.then146.i

if.then146.i:                                     ; preds = %do.end142.i
  %call147.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.153, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call147.i)
  %tobool148.not.i = icmp eq i32 %call147.i, 0
  br i1 %tobool148.not.i, label %if.then146.i.if.then21_crit_edge, label %do.end152.i

if.then146.i.if.then21_crit_edge:                 ; preds = %if.then146.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end152.i:                                      ; preds = %if.then146.i
  call void @__sanitizer_cov_trace_pc() #15
  %call154.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.156) #16
  br label %if.then21

do.end158.i:                                      ; preds = %do.end142.i
  %clock_stretcher_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 2, i32 3
  %588 = ptrtoint ptr %clock_stretcher_support.i to i32
  call void @__asan_load1_noabort(i32 %588)
  %589 = load i8, ptr %clock_stretcher_support.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %589)
  %tobool160.not.i = icmp eq i8 %589, 0
  br i1 %tobool160.not.i, label %do.end158.i.if.end178.i_crit_edge, label %if.then161.i

do.end158.i.if.end178.i_crit_edge:                ; preds = %do.end158.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end178.i

if.then161.i:                                     ; preds = %do.end158.i
  call void @__sanitizer_cov_trace_pc() #15
  call fastcc void @vega10_populate_clock_stretcher_table(ptr noundef %hwmgr) #13
  br label %if.end178.i

if.end178.i:                                      ; preds = %if.then161.i, %do.end158.i.if.end178.i_crit_edge
  %call179.i = call i32 @pp_atomfwctrl_get_vbios_bootup_values(ptr noundef %hwmgr, ptr noundef nonnull %boot_up_values.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call179.i)
  %tobool180.not.i = icmp eq i32 %call179.i, 0
  br i1 %tobool180.not.i, label %if.then181.i, label %if.end178.i.if.end207.i_crit_edge

if.end178.i.if.end207.i_crit_edge:                ; preds = %if.end178.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end207.i

if.then181.i:                                     ; preds = %if.end178.i
  %usVddc.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 9
  %590 = ptrtoint ptr %usVddc.i to i32
  call void @__asan_load2_noabort(i32 %590)
  %591 = load i16, ptr %usVddc.i, align 4
  %vbios_boot_state.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 3
  %vddc.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 3, i32 1
  %592 = ptrtoint ptr %vddc.i to i32
  call void @__asan_store2_noabort(i32 %592)
  store i16 %591, ptr %vddc.i, align 2
  %usVddci.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 10
  %593 = ptrtoint ptr %usVddci.i to i32
  call void @__asan_load2_noabort(i32 %593)
  %594 = load i16, ptr %usVddci.i, align 2
  %vddci.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 3, i32 2
  %595 = ptrtoint ptr %vddci.i to i32
  call void @__asan_store2_noabort(i32 %595)
  store i16 %594, ptr %vddci.i, align 4
  %usMvddc.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 11
  %596 = ptrtoint ptr %usMvddc.i to i32
  call void @__asan_load2_noabort(i32 %596)
  %597 = load i16, ptr %usMvddc.i, align 4
  %mvddc.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 3, i32 3
  %598 = ptrtoint ptr %mvddc.i to i32
  call void @__asan_store2_noabort(i32 %598)
  store i16 %597, ptr %mvddc.i, align 2
  %ulGfxClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 1
  %599 = ptrtoint ptr %ulGfxClk.i to i32
  call void @__asan_load4_noabort(i32 %599)
  %600 = load i32, ptr %ulGfxClk.i, align 4
  %gfx_clock.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 3, i32 5
  %601 = ptrtoint ptr %gfx_clock.i to i32
  call void @__asan_store4_noabort(i32 %601)
  store i32 %600, ptr %gfx_clock.i, align 4
  %ulUClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 2
  %602 = ptrtoint ptr %ulUClk.i to i32
  call void @__asan_load4_noabort(i32 %602)
  %603 = load i32, ptr %ulUClk.i, align 4
  %mem_clock.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 3, i32 6
  %604 = ptrtoint ptr %mem_clock.i to i32
  call void @__asan_store4_noabort(i32 %604)
  store i32 %603, ptr %mem_clock.i, align 4
  %ulSocClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 3
  %call186.i = call i32 @pp_atomfwctrl_get_clk_information_by_clkid(ptr noundef %hwmgr, i8 noundef zeroext 1, i8 noundef zeroext 0, ptr noundef %ulSocClk.i) #13
  %ulDCEFClk.i = getelementptr inbounds %struct.pp_atomfwctrl_bios_boot_up_values, ptr %boot_up_values.i, i32 0, i32 4
  %call187.i = call i32 @pp_atomfwctrl_get_clk_information_by_clkid(ptr noundef %hwmgr, i8 noundef zeroext 8, i8 noundef zeroext 0, ptr noundef %ulDCEFClk.i) #13
  %605 = ptrtoint ptr %ulSocClk.i to i32
  call void @__asan_load4_noabort(i32 %605)
  %606 = load i32, ptr %ulSocClk.i, align 4
  %soc_clock.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 3, i32 7
  %607 = ptrtoint ptr %soc_clock.i to i32
  call void @__asan_store4_noabort(i32 %607)
  store i32 %606, ptr %soc_clock.i, align 4
  %608 = ptrtoint ptr %ulDCEFClk.i to i32
  call void @__asan_load4_noabort(i32 %608)
  %609 = load i32, ptr %ulDCEFClk.i, align 4
  %dcef_clock.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 3, i32 8
  %610 = ptrtoint ptr %dcef_clock.i to i32
  call void @__asan_store4_noabort(i32 %610)
  store i32 %609, ptr %dcef_clock.i, align 4
  %611 = ptrtoint ptr %usVddc.i to i32
  call void @__asan_load2_noabort(i32 %611)
  %612 = load i16, ptr %usVddc.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %612)
  %cmp.not.i = icmp eq i16 %612, 0
  br i1 %cmp.not.i, label %if.then181.i.if.end203.i_crit_edge, label %if.then195.i

if.then181.i.if.end203.i_crit_edge:               ; preds = %if.then181.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end203.i

if.then195.i:                                     ; preds = %if.then181.i
  call void @__sanitizer_cov_trace_pc() #15
  %conv193.i = zext i16 %612 to i32
  %mul.i = shl nuw nsw i32 %conv193.i, 2
  %call198.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 26, i32 noundef %mul.i, ptr noundef null) #13
  br label %if.end203.i

if.end203.i:                                      ; preds = %if.then195.i, %if.then181.i.if.end203.i_crit_edge
  %storemerge.i = phi i8 [ 1, %if.then195.i ], [ 0, %if.then181.i.if.end203.i_crit_edge ]
  %613 = ptrtoint ptr %vbios_boot_state.i to i32
  call void @__asan_store1_noabort(i32 %613)
  store i8 %storemerge.i, ptr %vbios_boot_state.i, align 4
  %614 = ptrtoint ptr %dcef_clock.i to i32
  call void @__asan_load4_noabort(i32 %614)
  %615 = load i32, ptr %dcef_clock.i, align 4
  %div.i = udiv i32 %615, 100
  %call206.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 64, i32 noundef %div.i, ptr noundef null) #13
  br label %if.end207.i

if.end207.i:                                      ; preds = %if.end203.i, %if.end178.i.if.end207.i_crit_edge
  call fastcc void @vega10_populate_avfs_parameters(ptr noundef %hwmgr) #13
  %call224.i = call fastcc i32 @vega10_populate_gpio_parameters(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call224.i)
  %tobool226.not.i = icmp eq i32 %call224.i, 0
  br i1 %tobool226.not.i, label %do.end239.i, label %if.then227.i

if.then227.i:                                     ; preds = %if.end207.i
  %call228.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.165, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call228.i)
  %tobool229.not.i = icmp eq i32 %call228.i, 0
  br i1 %tobool229.not.i, label %if.then227.i.if.then21_crit_edge, label %do.end233.i

if.then227.i.if.then21_crit_edge:                 ; preds = %if.then227.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end233.i:                                      ; preds = %if.then227.i
  call void @__sanitizer_cov_trace_pc() #15
  %call235.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.168) #16
  br label %if.then21

do.end239.i:                                      ; preds = %if.end207.i
  %gfxclk_average_alpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 26
  %616 = ptrtoint ptr %gfxclk_average_alpha.i to i32
  call void @__asan_load4_noabort(i32 %616)
  %617 = load i32, ptr %gfxclk_average_alpha.i, align 4
  %conv240.i = trunc i32 %617 to i8
  %GfxclkAverageAlpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 63
  %618 = ptrtoint ptr %GfxclkAverageAlpha.i to i32
  call void @__asan_store1_noabort(i32 %618)
  store i8 %conv240.i, ptr %GfxclkAverageAlpha.i, align 4
  %socclk_average_alpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 27
  %619 = ptrtoint ptr %socclk_average_alpha.i to i32
  call void @__asan_load4_noabort(i32 %619)
  %620 = load i32, ptr %socclk_average_alpha.i, align 4
  %conv241.i = trunc i32 %620 to i8
  %SocclkAverageAlpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 64
  %621 = ptrtoint ptr %SocclkAverageAlpha.i to i32
  call void @__asan_store1_noabort(i32 %621)
  store i8 %conv241.i, ptr %SocclkAverageAlpha.i, align 1
  %uclk_average_alpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 28
  %622 = ptrtoint ptr %uclk_average_alpha.i to i32
  call void @__asan_load4_noabort(i32 %622)
  %623 = load i32, ptr %uclk_average_alpha.i, align 4
  %conv242.i = trunc i32 %623 to i8
  %UclkAverageAlpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 65
  %624 = ptrtoint ptr %UclkAverageAlpha.i to i32
  call void @__asan_store1_noabort(i32 %624)
  store i8 %conv242.i, ptr %UclkAverageAlpha.i, align 2
  %gfx_activity_average_alpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 29
  %625 = ptrtoint ptr %gfx_activity_average_alpha.i to i32
  call void @__asan_load4_noabort(i32 %625)
  %626 = load i32, ptr %gfx_activity_average_alpha.i, align 4
  %conv243.i = trunc i32 %626 to i8
  %GfxActivityAverageAlpha.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %81, i32 0, i32 49, i32 14, i32 66
  %627 = ptrtoint ptr %GfxActivityAverageAlpha.i to i32
  call void @__asan_store1_noabort(i32 %627)
  store i8 %conv243.i, ptr %GfxActivityAverageAlpha.i, align 1
  call fastcc void @vega10_populate_and_upload_avfs_fuse_override(ptr noundef %hwmgr) #13
  %call245.i = call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %pp_table1.i, i16 noundef zeroext 0, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call245.i)
  %tobool247.not.i = icmp eq i32 %call245.i, 0
  br i1 %tobool247.not.i, label %do.end260.i, label %if.then248.i

if.then248.i:                                     ; preds = %do.end239.i
  %call249.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.169, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call249.i)
  %tobool250.not.i = icmp eq i32 %call249.i, 0
  br i1 %tobool250.not.i, label %if.then248.i.if.then21_crit_edge, label %do.end254.i

if.then248.i.if.then21_crit_edge:                 ; preds = %if.then248.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end254.i:                                      ; preds = %if.then248.i
  call void @__sanitizer_cov_trace_pc() #15
  %call256.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.172) #16
  br label %if.then21

do.end260.i:                                      ; preds = %do.end239.i
  %call261.i = call i32 @vega10_avfs_enable(ptr noundef %hwmgr, i1 noundef zeroext true) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call261.i)
  %tobool263.not.i = icmp eq i32 %call261.i, 0
  br i1 %tobool263.not.i, label %do.end276.i, label %if.then264.i

if.then264.i:                                     ; preds = %do.end260.i
  %call265.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_init_smc_table._rs.173, ptr noundef nonnull @__func__.vega10_init_smc_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call265.i)
  %tobool266.not.i = icmp eq i32 %call265.i, 0
  br i1 %tobool266.not.i, label %if.then264.i.if.then21_crit_edge, label %do.end270.i

if.then264.i.if.then21_crit_edge:                 ; preds = %if.then264.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then21

do.end270.i:                                      ; preds = %if.then264.i
  call void @__sanitizer_cov_trace_pc() #15
  %call272.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.176) #16
  br label %if.then21

do.end276.i:                                      ; preds = %do.end260.i
  call void @__sanitizer_cov_trace_pc() #15
  call fastcc void @vega10_acg_enable(ptr noundef %hwmgr) #13
  br label %vega10_init_smc_table.exit

vega10_init_smc_table.exit:                       ; preds = %do.end276.i, %do.end9.i.vega10_init_smc_table.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %boot_up_values.i) #13
  call void @llvm.lifetime.end.p0(i64 276, ptr nonnull %voltage_table.i) #13
  br label %if.end34

if.then21:                                        ; preds = %do.end270.i, %if.then264.i.if.then21_crit_edge, %do.end254.i, %if.then248.i.if.then21_crit_edge, %do.end233.i, %if.then227.i.if.then21_crit_edge, %do.end152.i, %if.then146.i.if.then21_crit_edge, %do.end136.i, %if.then130.i.if.then21_crit_edge, %do.end120.i, %if.then114.i.if.then21_crit_edge, %do.end104.i, %if.then98.i.if.then21_crit_edge, %do.end88.i, %if.then82.i.if.then21_crit_edge, %do.end56.i, %if.then50.i.if.then21_crit_edge, %do.end.i232, %if.then.i231.if.then21_crit_edge
  %retval.0.i242.ph = phi i32 [ -1, %if.then264.i.if.then21_crit_edge ], [ -1, %do.end270.i ], [ %call245.i, %if.then248.i.if.then21_crit_edge ], [ %call245.i, %do.end254.i ], [ %call224.i, %if.then227.i.if.then21_crit_edge ], [ %call224.i, %do.end233.i ], [ %call143.i, %if.then146.i.if.then21_crit_edge ], [ %call143.i, %do.end152.i ], [ %call127.i, %if.then130.i.if.then21_crit_edge ], [ %call127.i, %do.end136.i ], [ %call111.i, %if.then114.i.if.then21_crit_edge ], [ %call111.i, %do.end120.i ], [ %call95.i241, %if.then98.i.if.then21_crit_edge ], [ %call95.i241, %do.end104.i ], [ %call79.i, %if.then82.i.if.then21_crit_edge ], [ %call79.i, %do.end88.i ], [ -1, %if.then50.i.if.then21_crit_edge ], [ -1, %do.end56.i ], [ -22, %if.then.i231.if.then21_crit_edge ], [ -22, %do.end.i232 ]
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %boot_up_values.i) #13
  call void @llvm.lifetime.end.p0(i64 276, ptr nonnull %voltage_table.i) #13
  %call22 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.50, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call22)
  %tobool23.not = icmp eq i32 %call22, 0
  br i1 %tobool23.not, label %if.then21.if.end34_crit_edge, label %do.end27

if.then21.if.end34_crit_edge:                     ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end34

do.end27:                                         ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #15
  %call29 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.53) #16
  br label %if.end34

if.end34:                                         ; preds = %do.end27, %if.then21.if.end34_crit_edge, %vega10_init_smc_table.exit, %lor.lhs.false.if.end34_crit_edge
  %result.1 = phi i32 [ %result.0319, %vega10_init_smc_table.exit ], [ %result.0320, %lor.lhs.false.if.end34_crit_edge ], [ %retval.0.i242.ph, %do.end27 ], [ %retval.0.i242.ph, %if.then21.if.end34_crit_edge ]
  %628 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %628)
  %629 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %629)
  %tobool36.not = icmp eq i8 %629, 0
  br i1 %tobool36.not, label %if.end34.if.end129_crit_edge, label %if.then37

if.end34.if.end129_crit_edge:                     ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end129

if.then37:                                        ; preds = %if.end34
  %platform_descriptor = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %630 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_load4_noabort(i32 %630)
  %631 = load i32, ptr %platform_descriptor, align 4
  %and1.i = and i32 %631, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i243.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i243.not, label %if.then37.if.end56_crit_edge, label %if.then39

if.then37.if.end56_crit_edge:                     ; preds = %if.then37
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end56

if.then39:                                        ; preds = %if.then37
  %backend.i244 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %632 = ptrtoint ptr %backend.i244 to i32
  call void @__asan_load4_noabort(i32 %632)
  %633 = load ptr, ptr %backend.i244, align 4
  %arrayidx.i245 = getelementptr %struct.vega10_hwmgr, ptr %633, i32 0, i32 48, i32 16
  %634 = ptrtoint ptr %arrayidx.i245 to i32
  call void @__asan_load1_noabort(i32 %634)
  %635 = load i8, ptr %arrayidx.i245, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %635)
  %tobool.not.i246 = icmp eq i8 %635, 0
  br i1 %tobool.not.i246, label %if.then39.if.end56_crit_edge, label %if.then.i249

if.then39.if.end56_crit_edge:                     ; preds = %if.then39
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end56

if.then.i249:                                     ; preds = %if.then39
  %enabled.i247 = getelementptr %struct.vega10_hwmgr, ptr %633, i32 0, i32 48, i32 16, i32 1
  %636 = ptrtoint ptr %enabled.i247 to i32
  call void @__asan_load1_noabort(i32 %636)
  %637 = load i8, ptr %enabled.i247, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %637)
  %tobool3.not.i248 = icmp eq i8 %637, 0
  br i1 %tobool3.not.i248, label %if.then.i249.do.body5.i_crit_edge, label %do.end.i251

if.then.i249.do.body5.i_crit_edge:                ; preds = %if.then.i249
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body5.i

do.end.i251:                                      ; preds = %if.then.i249
  call void @__sanitizer_cov_trace_pc() #15
  %call.i250 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.239) #16
  br label %do.body5.i

do.body5.i:                                       ; preds = %do.end.i251, %if.then.i249.do.body5.i_crit_edge
  %smu_feature_bitmap.i252 = getelementptr %struct.vega10_hwmgr, ptr %633, i32 0, i32 48, i32 16, i32 3
  %638 = ptrtoint ptr %smu_feature_bitmap.i252 to i32
  call void @__asan_load4_noabort(i32 %638)
  %639 = load i32, ptr %smu_feature_bitmap.i252, align 4
  %call8.i253 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %639) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.i253)
  %tobool9.not.i = icmp eq i32 %call8.i253, 0
  br i1 %tobool9.not.i, label %do.end22.i254, label %if.then10.i

if.then10.i:                                      ; preds = %do.body5.i
  %call11.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_thermal_protection._rs, ptr noundef nonnull @.str.240) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11.i)
  %tobool12.not.i = icmp eq i32 %call11.i, 0
  br i1 %tobool12.not.i, label %if.then10.i.if.then43_crit_edge, label %do.end16.i

if.then10.i.if.then43_crit_edge:                  ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then43

do.end16.i:                                       ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_pc() #15
  %call18.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.243) #16
  br label %if.then43

do.end22.i254:                                    ; preds = %do.body5.i
  call void @__sanitizer_cov_trace_pc() #15
  %640 = ptrtoint ptr %enabled.i247 to i32
  call void @__asan_store1_noabort(i32 %640)
  store i8 1, ptr %enabled.i247, align 1
  br label %if.end56

if.then43:                                        ; preds = %do.end16.i, %if.then10.i.if.then43_crit_edge
  %call44 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.54, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call44)
  %tobool45.not = icmp eq i32 %call44, 0
  br i1 %tobool45.not, label %if.then43.if.end56_crit_edge, label %do.end49

if.then43.if.end56_crit_edge:                     ; preds = %if.then43
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end56

do.end49:                                         ; preds = %if.then43
  call void @__sanitizer_cov_trace_pc() #15
  %call51 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.57) #16
  br label %if.end56

if.end56:                                         ; preds = %do.end49, %if.then43.if.end56_crit_edge, %do.end22.i254, %if.then39.if.end56_crit_edge, %if.then37.if.end56_crit_edge
  %result.2 = phi i32 [ %result.1, %if.then37.if.end56_crit_edge ], [ -1, %do.end49 ], [ -1, %if.then43.if.end56_crit_edge ], [ %result.1, %do.end22.i254 ], [ %result.1, %if.then39.if.end56_crit_edge ]
  %backend.i256 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %641 = ptrtoint ptr %backend.i256 to i32
  call void @__asan_load4_noabort(i32 %641)
  %642 = load ptr, ptr %backend.i256, align 4
  %arrayidx.i.i257 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %643 = ptrtoint ptr %arrayidx.i.i257 to i32
  call void @__asan_load4_noabort(i32 %643)
  %644 = load i32, ptr %arrayidx.i.i257, align 4
  %and1.i.i = and i32 %644, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i)
  %cmp.i.not.i = icmp eq i32 %and1.i.i, 0
  br i1 %cmp.i.not.i, label %if.end56.do.end72_crit_edge, label %if.then.i260

if.end56.do.end72_crit_edge:                      ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end72

if.then.i260:                                     ; preds = %if.end56
  %arrayidx.i258 = getelementptr %struct.vega10_hwmgr, ptr %642, i32 0, i32 48, i32 21
  %645 = ptrtoint ptr %arrayidx.i258 to i32
  call void @__asan_load1_noabort(i32 %645)
  %646 = load i8, ptr %arrayidx.i258, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %646)
  %tobool.not.i259 = icmp eq i8 %646, 0
  br i1 %tobool.not.i259, label %if.else.i267, label %do.body.i

do.body.i:                                        ; preds = %if.then.i260
  %smu_feature_bitmap.i261 = getelementptr %struct.vega10_hwmgr, ptr %642, i32 0, i32 48, i32 21, i32 3
  %647 = ptrtoint ptr %smu_feature_bitmap.i261 to i32
  call void @__asan_load4_noabort(i32 %647)
  %648 = load i32, ptr %smu_feature_bitmap.i261, align 4
  %call4.i262 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %648) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i262)
  %tobool5.not.i263 = icmp eq i32 %call4.i262, 0
  br i1 %tobool5.not.i263, label %do.end14.i, label %if.then6.i

if.then6.i:                                       ; preds = %do.body.i
  %call7.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_vrhot_feature._rs, ptr noundef nonnull @__func__.vega10_enable_vrhot_feature) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7.i)
  %tobool8.not.i = icmp eq i32 %call7.i, 0
  br i1 %tobool8.not.i, label %if.then6.i.if.then60_crit_edge, label %if.then6.i.if.then60.sink.split_crit_edge

if.then6.i.if.then60.sink.split_crit_edge:        ; preds = %if.then6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then60.sink.split

if.then6.i.if.then60_crit_edge:                   ; preds = %if.then6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then60

do.end14.i:                                       ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled.i266 = getelementptr %struct.vega10_hwmgr, ptr %642, i32 0, i32 48, i32 21, i32 1
  %649 = ptrtoint ptr %enabled.i266 to i32
  call void @__asan_store1_noabort(i32 %649)
  store i8 1, ptr %enabled.i266, align 1
  br label %do.end72

if.else.i267:                                     ; preds = %if.then.i260
  %arrayidx18.i = getelementptr %struct.vega10_hwmgr, ptr %642, i32 0, i32 48, i32 22
  %650 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load1_noabort(i32 %650)
  %651 = load i8, ptr %arrayidx18.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %651)
  %tobool20.not.i = icmp eq i8 %651, 0
  br i1 %tobool20.not.i, label %if.else.i267.do.end72_crit_edge, label %do.body22.i

if.else.i267.do.end72_crit_edge:                  ; preds = %if.else.i267
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end72

do.body22.i:                                      ; preds = %if.else.i267
  %smu_feature_bitmap25.i = getelementptr %struct.vega10_hwmgr, ptr %642, i32 0, i32 48, i32 22, i32 3
  %652 = ptrtoint ptr %smu_feature_bitmap25.i to i32
  call void @__asan_load4_noabort(i32 %652)
  %653 = load i32, ptr %smu_feature_bitmap25.i, align 4
  %call26.i = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %653) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call26.i)
  %tobool27.not.i = icmp eq i32 %call26.i, 0
  br i1 %tobool27.not.i, label %do.end40.i, label %if.then28.i

if.then28.i:                                      ; preds = %do.body22.i
  %call29.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_vrhot_feature._rs.245, ptr noundef nonnull @__func__.vega10_enable_vrhot_feature) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call29.i)
  %tobool30.not.i = icmp eq i32 %call29.i, 0
  br i1 %tobool30.not.i, label %if.then28.i.if.then60_crit_edge, label %if.then28.i.if.then60.sink.split_crit_edge

if.then28.i.if.then60.sink.split_crit_edge:       ; preds = %if.then28.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then60.sink.split

if.then28.i.if.then60_crit_edge:                  ; preds = %if.then28.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then60

do.end40.i:                                       ; preds = %do.body22.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled43.i = getelementptr %struct.vega10_hwmgr, ptr %642, i32 0, i32 48, i32 22, i32 1
  %654 = ptrtoint ptr %enabled43.i to i32
  call void @__asan_store1_noabort(i32 %654)
  store i8 1, ptr %enabled43.i, align 1
  br label %do.end72

if.then60.sink.split:                             ; preds = %if.then28.i.if.then60.sink.split_crit_edge, %if.then6.i.if.then60.sink.split_crit_edge
  %call36.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.244) #16
  br label %if.then60

if.then60:                                        ; preds = %if.then60.sink.split, %if.then28.i.if.then60_crit_edge, %if.then6.i.if.then60_crit_edge
  %call61 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.58, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call61)
  %tobool62.not = icmp eq i32 %call61, 0
  br i1 %tobool62.not, label %if.then60.do.end72_crit_edge, label %do.end66

if.then60.do.end72_crit_edge:                     ; preds = %if.then60
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end72

do.end66:                                         ; preds = %if.then60
  call void @__sanitizer_cov_trace_pc() #15
  %call68 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.61) #16
  br label %do.end72

do.end72:                                         ; preds = %do.end66, %if.then60.do.end72_crit_edge, %do.end40.i, %if.else.i267.do.end72_crit_edge, %do.end14.i, %if.end56.do.end72_crit_edge
  %result.3 = phi i32 [ -1, %do.end66 ], [ -1, %if.then60.do.end72_crit_edge ], [ %result.2, %do.end14.i ], [ %result.2, %do.end40.i ], [ %result.2, %if.else.i267.do.end72_crit_edge ], [ %result.2, %if.end56.do.end72_crit_edge ]
  %655 = ptrtoint ptr %backend.i256 to i32
  call void @__asan_load4_noabort(i32 %655)
  %656 = load ptr, ptr %backend.i256, align 4
  %arrayidx.i270 = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 11
  %657 = ptrtoint ptr %arrayidx.i270 to i32
  call void @__asan_load1_noabort(i32 %657)
  %658 = load i8, ptr %arrayidx.i270, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %658)
  %tobool.not.i271 = icmp eq i8 %658, 0
  br i1 %tobool.not.i271, label %do.end72.if.end15.i_crit_edge, label %do.body.i275

do.end72.if.end15.i_crit_edge:                    ; preds = %do.end72
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15.i

do.body.i275:                                     ; preds = %do.end72
  %smu_feature_bitmap.i272 = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 11, i32 3
  %659 = ptrtoint ptr %smu_feature_bitmap.i272 to i32
  call void @__asan_load4_noabort(i32 %659)
  %660 = load i32, ptr %smu_feature_bitmap.i272, align 4
  %call.i273 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %660) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i273)
  %tobool3.not.i274 = icmp eq i32 %call.i273, 0
  br i1 %tobool3.not.i274, label %do.end12.i, label %if.then4.i

if.then4.i:                                       ; preds = %do.body.i275
  %call5.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_deep_sleep_master_switch._rs, ptr noundef nonnull @__func__.vega10_enable_deep_sleep_master_switch) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i)
  %tobool6.not.i = icmp eq i32 %call5.i, 0
  br i1 %tobool6.not.i, label %if.then4.i.if.then76_crit_edge, label %if.then4.i.if.then76.sink.split_crit_edge

if.then4.i.if.then76.sink.split_crit_edge:        ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then76.sink.split

if.then4.i.if.then76_crit_edge:                   ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then76

do.end12.i:                                       ; preds = %do.body.i275
  call void @__sanitizer_cov_trace_pc() #15
  %enabled.i277 = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 11, i32 1
  %661 = ptrtoint ptr %enabled.i277 to i32
  call void @__asan_store1_noabort(i32 %661)
  store i8 1, ptr %enabled.i277, align 1
  br label %if.end15.i

if.end15.i:                                       ; preds = %do.end12.i, %do.end72.if.end15.i_crit_edge
  %arrayidx17.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 12
  %662 = ptrtoint ptr %arrayidx17.i to i32
  call void @__asan_load1_noabort(i32 %662)
  %663 = load i8, ptr %arrayidx17.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %663)
  %tobool19.not.i = icmp eq i8 %663, 0
  br i1 %tobool19.not.i, label %if.end15.i.if.end43.i_crit_edge, label %do.body21.i

if.end15.i.if.end43.i_crit_edge:                  ; preds = %if.end15.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end43.i

do.body21.i:                                      ; preds = %if.end15.i
  %smu_feature_bitmap24.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 12, i32 3
  %664 = ptrtoint ptr %smu_feature_bitmap24.i to i32
  call void @__asan_load4_noabort(i32 %664)
  %665 = load i32, ptr %smu_feature_bitmap24.i, align 4
  %call25.i = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %665) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25.i)
  %tobool26.not.i278 = icmp eq i32 %call25.i, 0
  br i1 %tobool26.not.i278, label %do.end39.i, label %if.then27.i

if.then27.i:                                      ; preds = %do.body21.i
  %call28.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_deep_sleep_master_switch._rs.249, ptr noundef nonnull @__func__.vega10_enable_deep_sleep_master_switch) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i)
  %tobool29.not.i = icmp eq i32 %call28.i, 0
  br i1 %tobool29.not.i, label %if.then27.i.if.then76_crit_edge, label %if.then27.i.if.then76.sink.split_crit_edge

if.then27.i.if.then76.sink.split_crit_edge:       ; preds = %if.then27.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then76.sink.split

if.then27.i.if.then76_crit_edge:                  ; preds = %if.then27.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then76

do.end39.i:                                       ; preds = %do.body21.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled42.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 12, i32 1
  %666 = ptrtoint ptr %enabled42.i to i32
  call void @__asan_store1_noabort(i32 %666)
  store i8 1, ptr %enabled42.i, align 1
  br label %if.end43.i

if.end43.i:                                       ; preds = %do.end39.i, %if.end15.i.if.end43.i_crit_edge
  %arrayidx45.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 13
  %667 = ptrtoint ptr %arrayidx45.i to i32
  call void @__asan_load1_noabort(i32 %667)
  %668 = load i8, ptr %arrayidx45.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %668)
  %tobool47.not.i = icmp eq i8 %668, 0
  br i1 %tobool47.not.i, label %if.end43.i.if.end71.i_crit_edge, label %do.body49.i

if.end43.i.if.end71.i_crit_edge:                  ; preds = %if.end43.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end71.i

do.body49.i:                                      ; preds = %if.end43.i
  %smu_feature_bitmap52.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 13, i32 3
  %669 = ptrtoint ptr %smu_feature_bitmap52.i to i32
  call void @__asan_load4_noabort(i32 %669)
  %670 = load i32, ptr %smu_feature_bitmap52.i, align 4
  %call53.i = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %670) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call53.i)
  %tobool54.not.i = icmp eq i32 %call53.i, 0
  br i1 %tobool54.not.i, label %do.end67.i, label %if.then55.i

if.then55.i:                                      ; preds = %do.body49.i
  %call56.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_deep_sleep_master_switch._rs.253, ptr noundef nonnull @__func__.vega10_enable_deep_sleep_master_switch) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call56.i)
  %tobool57.not.i = icmp eq i32 %call56.i, 0
  br i1 %tobool57.not.i, label %if.then55.i.if.then76_crit_edge, label %if.then55.i.if.then76.sink.split_crit_edge

if.then55.i.if.then76.sink.split_crit_edge:       ; preds = %if.then55.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then76.sink.split

if.then55.i.if.then76_crit_edge:                  ; preds = %if.then55.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then76

do.end67.i:                                       ; preds = %do.body49.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled70.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 13, i32 1
  %671 = ptrtoint ptr %enabled70.i to i32
  call void @__asan_store1_noabort(i32 %671)
  store i8 1, ptr %enabled70.i, align 1
  br label %if.end71.i

if.end71.i:                                       ; preds = %do.end67.i, %if.end43.i.if.end71.i_crit_edge
  %arrayidx73.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 19
  %672 = ptrtoint ptr %arrayidx73.i to i32
  call void @__asan_load1_noabort(i32 %672)
  %673 = load i8, ptr %arrayidx73.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %673)
  %tobool75.not.i = icmp eq i8 %673, 0
  br i1 %tobool75.not.i, label %if.end71.i.if.end89_crit_edge, label %do.body77.i

if.end71.i.if.end89_crit_edge:                    ; preds = %if.end71.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end89

do.body77.i:                                      ; preds = %if.end71.i
  %smu_feature_bitmap80.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 19, i32 3
  %674 = ptrtoint ptr %smu_feature_bitmap80.i to i32
  call void @__asan_load4_noabort(i32 %674)
  %675 = load i32, ptr %smu_feature_bitmap80.i, align 4
  %call81.i = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %675) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call81.i)
  %tobool82.not.i = icmp eq i32 %call81.i, 0
  br i1 %tobool82.not.i, label %do.end95.i, label %if.then83.i

if.then83.i:                                      ; preds = %do.body77.i
  %call84.i279 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_deep_sleep_master_switch._rs.257, ptr noundef nonnull @__func__.vega10_enable_deep_sleep_master_switch) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call84.i279)
  %tobool85.not.i = icmp eq i32 %call84.i279, 0
  br i1 %tobool85.not.i, label %if.then83.i.if.then76_crit_edge, label %if.then83.i.if.then76.sink.split_crit_edge

if.then83.i.if.then76.sink.split_crit_edge:       ; preds = %if.then83.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then76.sink.split

if.then83.i.if.then76_crit_edge:                  ; preds = %if.then83.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then76

do.end95.i:                                       ; preds = %do.body77.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled98.i = getelementptr %struct.vega10_hwmgr, ptr %656, i32 0, i32 48, i32 19, i32 1
  %676 = ptrtoint ptr %enabled98.i to i32
  call void @__asan_store1_noabort(i32 %676)
  store i8 1, ptr %enabled98.i, align 1
  br label %if.end89

if.then76.sink.split:                             ; preds = %if.then83.i.if.then76.sink.split_crit_edge, %if.then55.i.if.then76.sink.split_crit_edge, %if.then27.i.if.then76.sink.split_crit_edge, %if.then4.i.if.then76.sink.split_crit_edge
  %.str.248.sink = phi ptr [ @.str.248, %if.then4.i.if.then76.sink.split_crit_edge ], [ @.str.252, %if.then27.i.if.then76.sink.split_crit_edge ], [ @.str.256, %if.then55.i.if.then76.sink.split_crit_edge ], [ @.str.260, %if.then83.i.if.then76.sink.split_crit_edge ]
  %call9.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.248.sink) #16
  br label %if.then76

if.then76:                                        ; preds = %if.then76.sink.split, %if.then83.i.if.then76_crit_edge, %if.then55.i.if.then76_crit_edge, %if.then27.i.if.then76_crit_edge, %if.then4.i.if.then76_crit_edge
  %call77 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.62, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call77)
  %tobool78.not = icmp eq i32 %call77, 0
  br i1 %tobool78.not, label %if.then76.if.end89_crit_edge, label %do.end82

if.then76.if.end89_crit_edge:                     ; preds = %if.then76
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end89

do.end82:                                         ; preds = %if.then76
  call void @__sanitizer_cov_trace_pc() #15
  %call84 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.65) #16
  br label %if.end89

if.end89:                                         ; preds = %do.end82, %if.then76.if.end89_crit_edge, %do.end95.i, %if.end71.i.if.end89_crit_edge
  %result.4.ph = phi i32 [ %result.3, %do.end95.i ], [ %result.3, %if.end71.i.if.end89_crit_edge ], [ -22, %if.then76.if.end89_crit_edge ], [ -22, %do.end82 ]
  %677 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %677)
  %.pr331 = load i8, ptr %not_vf, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %.pr331)
  %tobool91.not = icmp eq i8 %.pr331, 0
  br i1 %tobool91.not, label %if.end89.if.end129_crit_edge, label %if.then92

if.end89.if.end129_crit_edge:                     ; preds = %if.end89
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end129

if.then92:                                        ; preds = %if.end89
  %678 = ptrtoint ptr %backend.i256 to i32
  call void @__asan_load4_noabort(i32 %678)
  %679 = load ptr, ptr %backend.i256, align 4
  %smu_feature_bitmap.i282 = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 0, i32 3
  %680 = ptrtoint ptr %smu_feature_bitmap.i282 to i32
  call void @__asan_load4_noabort(i32 %680)
  %681 = load i32, ptr %smu_feature_bitmap.i282, align 4
  %and.i = and i32 %681, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i283 = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i283, label %if.then92.for.inc.i_crit_edge, label %if.then.i286

if.then92.for.inc.i_crit_edge:                    ; preds = %if.then92
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then.i286:                                     ; preds = %if.then92
  %arrayidx.i284 = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 0
  %682 = ptrtoint ptr %arrayidx.i284 to i32
  call void @__asan_load1_noabort(i32 %682)
  %683 = load i8, ptr %arrayidx.i284, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %683)
  %tobool3.not.i285 = icmp eq i8 %683, 0
  br i1 %tobool3.not.i285, label %if.then.i286.for.inc.i_crit_edge, label %if.then4.i288

if.then.i286.for.inc.i_crit_edge:                 ; preds = %if.then.i286
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then4.i288:                                    ; preds = %if.then.i286
  %enabled.i287 = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 0, i32 1
  %684 = ptrtoint ptr %enabled.i287 to i32
  call void @__asan_load1_noabort(i32 %684)
  %685 = load i8, ptr %enabled.i287, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %685)
  %tobool7.not.i = icmp eq i8 %685, 0
  br i1 %tobool7.not.i, label %if.then8.i, label %if.then4.i288.for.inc.i_crit_edge

if.then4.i288.for.inc.i_crit_edge:                ; preds = %if.then4.i288
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then8.i:                                       ; preds = %if.then4.i288
  call void @__sanitizer_cov_trace_pc() #15
  %686 = ptrtoint ptr %enabled.i287 to i32
  call void @__asan_store1_noabort(i32 %686)
  store i8 1, ptr %enabled.i287, align 1
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.then8.i, %if.then4.i288.for.inc.i_crit_edge, %if.then.i286.for.inc.i_crit_edge, %if.then92.for.inc.i_crit_edge
  %feature_mask.1.i = phi i32 [ 0, %if.then4.i288.for.inc.i_crit_edge ], [ %681, %if.then8.i ], [ 0, %if.then.i286.for.inc.i_crit_edge ], [ 0, %if.then92.for.inc.i_crit_edge ]
  %smu_feature_bitmap.1.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 1, i32 3
  %687 = ptrtoint ptr %smu_feature_bitmap.1.i to i32
  call void @__asan_load4_noabort(i32 %687)
  %688 = load i32, ptr %smu_feature_bitmap.1.i, align 4
  %and.1.i = and i32 %688, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1.i)
  %tobool.not.1.i = icmp eq i32 %and.1.i, 0
  br i1 %tobool.not.1.i, label %for.inc.i.for.inc.1.i_crit_edge, label %if.then.1.i

for.inc.i.for.inc.1.i_crit_edge:                  ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i

if.then.1.i:                                      ; preds = %for.inc.i
  %arrayidx.1.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 1
  %689 = ptrtoint ptr %arrayidx.1.i to i32
  call void @__asan_load1_noabort(i32 %689)
  %690 = load i8, ptr %arrayidx.1.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %690)
  %tobool3.not.1.i = icmp eq i8 %690, 0
  br i1 %tobool3.not.1.i, label %if.then.1.i.for.inc.1.i_crit_edge, label %if.then4.1.i

if.then.1.i.for.inc.1.i_crit_edge:                ; preds = %if.then.1.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i

if.then4.1.i:                                     ; preds = %if.then.1.i
  %enabled.1.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 1, i32 1
  %691 = ptrtoint ptr %enabled.1.i to i32
  call void @__asan_load1_noabort(i32 %691)
  %692 = load i8, ptr %enabled.1.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %692)
  %tobool7.not.1.i = icmp eq i8 %692, 0
  br i1 %tobool7.not.1.i, label %if.then8.1.i, label %if.then4.1.i.for.inc.1.i_crit_edge

if.then4.1.i.for.inc.1.i_crit_edge:               ; preds = %if.then4.1.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i

if.then8.1.i:                                     ; preds = %if.then4.1.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.1.i = or i32 %688, %feature_mask.1.i
  %693 = ptrtoint ptr %enabled.1.i to i32
  call void @__asan_store1_noabort(i32 %693)
  store i8 1, ptr %enabled.1.i, align 1
  br label %for.inc.1.i

for.inc.1.i:                                      ; preds = %if.then8.1.i, %if.then4.1.i.for.inc.1.i_crit_edge, %if.then.1.i.for.inc.1.i_crit_edge, %for.inc.i.for.inc.1.i_crit_edge
  %feature_mask.1.1.i = phi i32 [ %feature_mask.1.i, %if.then4.1.i.for.inc.1.i_crit_edge ], [ %or.1.i, %if.then8.1.i ], [ %feature_mask.1.i, %if.then.1.i.for.inc.1.i_crit_edge ], [ %feature_mask.1.i, %for.inc.i.for.inc.1.i_crit_edge ]
  %smu_feature_bitmap.2.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 2, i32 3
  %694 = ptrtoint ptr %smu_feature_bitmap.2.i to i32
  call void @__asan_load4_noabort(i32 %694)
  %695 = load i32, ptr %smu_feature_bitmap.2.i, align 4
  %and.2.i = and i32 %695, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.2.i)
  %tobool.not.2.i = icmp eq i32 %and.2.i, 0
  br i1 %tobool.not.2.i, label %for.inc.1.i.for.inc.2.i_crit_edge, label %if.then.2.i

for.inc.1.i.for.inc.2.i_crit_edge:                ; preds = %for.inc.1.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.2.i

if.then.2.i:                                      ; preds = %for.inc.1.i
  %arrayidx.2.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 2
  %696 = ptrtoint ptr %arrayidx.2.i to i32
  call void @__asan_load1_noabort(i32 %696)
  %697 = load i8, ptr %arrayidx.2.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %697)
  %tobool3.not.2.i = icmp eq i8 %697, 0
  br i1 %tobool3.not.2.i, label %if.then.2.i.for.inc.2.i_crit_edge, label %if.then4.2.i

if.then.2.i.for.inc.2.i_crit_edge:                ; preds = %if.then.2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.2.i

if.then4.2.i:                                     ; preds = %if.then.2.i
  %enabled.2.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 2, i32 1
  %698 = ptrtoint ptr %enabled.2.i to i32
  call void @__asan_load1_noabort(i32 %698)
  %699 = load i8, ptr %enabled.2.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %699)
  %tobool7.not.2.i = icmp eq i8 %699, 0
  br i1 %tobool7.not.2.i, label %if.then8.2.i, label %if.then4.2.i.for.inc.2.i_crit_edge

if.then4.2.i.for.inc.2.i_crit_edge:               ; preds = %if.then4.2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.2.i

if.then8.2.i:                                     ; preds = %if.then4.2.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.2.i = or i32 %695, %feature_mask.1.1.i
  %700 = ptrtoint ptr %enabled.2.i to i32
  call void @__asan_store1_noabort(i32 %700)
  store i8 1, ptr %enabled.2.i, align 1
  br label %for.inc.2.i

for.inc.2.i:                                      ; preds = %if.then8.2.i, %if.then4.2.i.for.inc.2.i_crit_edge, %if.then.2.i.for.inc.2.i_crit_edge, %for.inc.1.i.for.inc.2.i_crit_edge
  %feature_mask.1.2.i = phi i32 [ %feature_mask.1.1.i, %if.then4.2.i.for.inc.2.i_crit_edge ], [ %or.2.i, %if.then8.2.i ], [ %feature_mask.1.1.i, %if.then.2.i.for.inc.2.i_crit_edge ], [ %feature_mask.1.1.i, %for.inc.1.i.for.inc.2.i_crit_edge ]
  %smu_feature_bitmap.3.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 3, i32 3
  %701 = ptrtoint ptr %smu_feature_bitmap.3.i to i32
  call void @__asan_load4_noabort(i32 %701)
  %702 = load i32, ptr %smu_feature_bitmap.3.i, align 4
  %and.3.i = and i32 %702, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.3.i)
  %tobool.not.3.i = icmp eq i32 %and.3.i, 0
  br i1 %tobool.not.3.i, label %for.inc.2.i.for.inc.3.i_crit_edge, label %if.then.3.i

for.inc.2.i.for.inc.3.i_crit_edge:                ; preds = %for.inc.2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.3.i

if.then.3.i:                                      ; preds = %for.inc.2.i
  %arrayidx.3.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 3
  %703 = ptrtoint ptr %arrayidx.3.i to i32
  call void @__asan_load1_noabort(i32 %703)
  %704 = load i8, ptr %arrayidx.3.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %704)
  %tobool3.not.3.i = icmp eq i8 %704, 0
  br i1 %tobool3.not.3.i, label %if.then.3.i.for.inc.3.i_crit_edge, label %if.then4.3.i

if.then.3.i.for.inc.3.i_crit_edge:                ; preds = %if.then.3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.3.i

if.then4.3.i:                                     ; preds = %if.then.3.i
  %enabled.3.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 3, i32 1
  %705 = ptrtoint ptr %enabled.3.i to i32
  call void @__asan_load1_noabort(i32 %705)
  %706 = load i8, ptr %enabled.3.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %706)
  %tobool7.not.3.i = icmp eq i8 %706, 0
  br i1 %tobool7.not.3.i, label %if.then8.3.i, label %if.then4.3.i.for.inc.3.i_crit_edge

if.then4.3.i.for.inc.3.i_crit_edge:               ; preds = %if.then4.3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.3.i

if.then8.3.i:                                     ; preds = %if.then4.3.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.3.i = or i32 %702, %feature_mask.1.2.i
  %707 = ptrtoint ptr %enabled.3.i to i32
  call void @__asan_store1_noabort(i32 %707)
  store i8 1, ptr %enabled.3.i, align 1
  br label %for.inc.3.i

for.inc.3.i:                                      ; preds = %if.then8.3.i, %if.then4.3.i.for.inc.3.i_crit_edge, %if.then.3.i.for.inc.3.i_crit_edge, %for.inc.2.i.for.inc.3.i_crit_edge
  %feature_mask.1.3.i = phi i32 [ %feature_mask.1.2.i, %if.then4.3.i.for.inc.3.i_crit_edge ], [ %or.3.i, %if.then8.3.i ], [ %feature_mask.1.2.i, %if.then.3.i.for.inc.3.i_crit_edge ], [ %feature_mask.1.2.i, %for.inc.2.i.for.inc.3.i_crit_edge ]
  %smu_feature_bitmap.4.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 4, i32 3
  %708 = ptrtoint ptr %smu_feature_bitmap.4.i to i32
  call void @__asan_load4_noabort(i32 %708)
  %709 = load i32, ptr %smu_feature_bitmap.4.i, align 4
  %and.4.i = and i32 %709, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.4.i)
  %tobool.not.4.i = icmp eq i32 %and.4.i, 0
  br i1 %tobool.not.4.i, label %for.inc.3.i.for.inc.4.i_crit_edge, label %if.then.4.i

for.inc.3.i.for.inc.4.i_crit_edge:                ; preds = %for.inc.3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.4.i

if.then.4.i:                                      ; preds = %for.inc.3.i
  %arrayidx.4.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 4
  %710 = ptrtoint ptr %arrayidx.4.i to i32
  call void @__asan_load1_noabort(i32 %710)
  %711 = load i8, ptr %arrayidx.4.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %711)
  %tobool3.not.4.i = icmp eq i8 %711, 0
  br i1 %tobool3.not.4.i, label %if.then.4.i.for.inc.4.i_crit_edge, label %if.then4.4.i

if.then.4.i.for.inc.4.i_crit_edge:                ; preds = %if.then.4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.4.i

if.then4.4.i:                                     ; preds = %if.then.4.i
  %enabled.4.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 4, i32 1
  %712 = ptrtoint ptr %enabled.4.i to i32
  call void @__asan_load1_noabort(i32 %712)
  %713 = load i8, ptr %enabled.4.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %713)
  %tobool7.not.4.i = icmp eq i8 %713, 0
  br i1 %tobool7.not.4.i, label %if.then8.4.i, label %if.then4.4.i.for.inc.4.i_crit_edge

if.then4.4.i.for.inc.4.i_crit_edge:               ; preds = %if.then4.4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.4.i

if.then8.4.i:                                     ; preds = %if.then4.4.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.4.i = or i32 %709, %feature_mask.1.3.i
  %714 = ptrtoint ptr %enabled.4.i to i32
  call void @__asan_store1_noabort(i32 %714)
  store i8 1, ptr %enabled.4.i, align 1
  br label %for.inc.4.i

for.inc.4.i:                                      ; preds = %if.then8.4.i, %if.then4.4.i.for.inc.4.i_crit_edge, %if.then.4.i.for.inc.4.i_crit_edge, %for.inc.3.i.for.inc.4.i_crit_edge
  %feature_mask.1.4.i = phi i32 [ %feature_mask.1.3.i, %if.then4.4.i.for.inc.4.i_crit_edge ], [ %or.4.i, %if.then8.4.i ], [ %feature_mask.1.3.i, %if.then.4.i.for.inc.4.i_crit_edge ], [ %feature_mask.1.3.i, %for.inc.3.i.for.inc.4.i_crit_edge ]
  %smu_feature_bitmap.5.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 5, i32 3
  %715 = ptrtoint ptr %smu_feature_bitmap.5.i to i32
  call void @__asan_load4_noabort(i32 %715)
  %716 = load i32, ptr %smu_feature_bitmap.5.i, align 4
  %and.5.i = and i32 %716, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.5.i)
  %tobool.not.5.i = icmp eq i32 %and.5.i, 0
  br i1 %tobool.not.5.i, label %for.inc.4.i.for.inc.5.i_crit_edge, label %if.then.5.i

for.inc.4.i.for.inc.5.i_crit_edge:                ; preds = %for.inc.4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.5.i

if.then.5.i:                                      ; preds = %for.inc.4.i
  %arrayidx.5.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 5
  %717 = ptrtoint ptr %arrayidx.5.i to i32
  call void @__asan_load1_noabort(i32 %717)
  %718 = load i8, ptr %arrayidx.5.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %718)
  %tobool3.not.5.i = icmp eq i8 %718, 0
  br i1 %tobool3.not.5.i, label %if.then.5.i.for.inc.5.i_crit_edge, label %if.then4.5.i

if.then.5.i.for.inc.5.i_crit_edge:                ; preds = %if.then.5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.5.i

if.then4.5.i:                                     ; preds = %if.then.5.i
  %enabled.5.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 5, i32 1
  %719 = ptrtoint ptr %enabled.5.i to i32
  call void @__asan_load1_noabort(i32 %719)
  %720 = load i8, ptr %enabled.5.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %720)
  %tobool7.not.5.i = icmp eq i8 %720, 0
  br i1 %tobool7.not.5.i, label %if.then8.5.i, label %if.then4.5.i.for.inc.5.i_crit_edge

if.then4.5.i.for.inc.5.i_crit_edge:               ; preds = %if.then4.5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.5.i

if.then8.5.i:                                     ; preds = %if.then4.5.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.5.i = or i32 %716, %feature_mask.1.4.i
  %721 = ptrtoint ptr %enabled.5.i to i32
  call void @__asan_store1_noabort(i32 %721)
  store i8 1, ptr %enabled.5.i, align 1
  br label %for.inc.5.i

for.inc.5.i:                                      ; preds = %if.then8.5.i, %if.then4.5.i.for.inc.5.i_crit_edge, %if.then.5.i.for.inc.5.i_crit_edge, %for.inc.4.i.for.inc.5.i_crit_edge
  %feature_mask.1.5.i = phi i32 [ %feature_mask.1.4.i, %if.then4.5.i.for.inc.5.i_crit_edge ], [ %or.5.i, %if.then8.5.i ], [ %feature_mask.1.4.i, %if.then.5.i.for.inc.5.i_crit_edge ], [ %feature_mask.1.4.i, %for.inc.4.i.for.inc.5.i_crit_edge ]
  %smu_feature_bitmap.6.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 6, i32 3
  %722 = ptrtoint ptr %smu_feature_bitmap.6.i to i32
  call void @__asan_load4_noabort(i32 %722)
  %723 = load i32, ptr %smu_feature_bitmap.6.i, align 4
  %and.6.i = and i32 %723, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.6.i)
  %tobool.not.6.i = icmp eq i32 %and.6.i, 0
  br i1 %tobool.not.6.i, label %for.inc.5.i.for.inc.6.i_crit_edge, label %if.then.6.i

for.inc.5.i.for.inc.6.i_crit_edge:                ; preds = %for.inc.5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.6.i

if.then.6.i:                                      ; preds = %for.inc.5.i
  %arrayidx.6.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 6
  %724 = ptrtoint ptr %arrayidx.6.i to i32
  call void @__asan_load1_noabort(i32 %724)
  %725 = load i8, ptr %arrayidx.6.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %725)
  %tobool3.not.6.i = icmp eq i8 %725, 0
  br i1 %tobool3.not.6.i, label %if.then.6.i.for.inc.6.i_crit_edge, label %if.then4.6.i

if.then.6.i.for.inc.6.i_crit_edge:                ; preds = %if.then.6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.6.i

if.then4.6.i:                                     ; preds = %if.then.6.i
  %enabled.6.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 6, i32 1
  %726 = ptrtoint ptr %enabled.6.i to i32
  call void @__asan_load1_noabort(i32 %726)
  %727 = load i8, ptr %enabled.6.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %727)
  %tobool7.not.6.i = icmp eq i8 %727, 0
  br i1 %tobool7.not.6.i, label %if.then8.6.i, label %if.then4.6.i.for.inc.6.i_crit_edge

if.then4.6.i.for.inc.6.i_crit_edge:               ; preds = %if.then4.6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.6.i

if.then8.6.i:                                     ; preds = %if.then4.6.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.6.i = or i32 %723, %feature_mask.1.5.i
  %728 = ptrtoint ptr %enabled.6.i to i32
  call void @__asan_store1_noabort(i32 %728)
  store i8 1, ptr %enabled.6.i, align 1
  br label %for.inc.6.i

for.inc.6.i:                                      ; preds = %if.then8.6.i, %if.then4.6.i.for.inc.6.i_crit_edge, %if.then.6.i.for.inc.6.i_crit_edge, %for.inc.5.i.for.inc.6.i_crit_edge
  %feature_mask.1.6.i = phi i32 [ %feature_mask.1.5.i, %if.then4.6.i.for.inc.6.i_crit_edge ], [ %or.6.i, %if.then8.6.i ], [ %feature_mask.1.5.i, %if.then.6.i.for.inc.6.i_crit_edge ], [ %feature_mask.1.5.i, %for.inc.5.i.for.inc.6.i_crit_edge ]
  %smu_feature_bitmap.7.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 7, i32 3
  %729 = ptrtoint ptr %smu_feature_bitmap.7.i to i32
  call void @__asan_load4_noabort(i32 %729)
  %730 = load i32, ptr %smu_feature_bitmap.7.i, align 4
  %and.7.i = and i32 %730, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.7.i)
  %tobool.not.7.i = icmp eq i32 %and.7.i, 0
  br i1 %tobool.not.7.i, label %for.inc.6.i.for.inc.7.i_crit_edge, label %if.then.7.i

for.inc.6.i.for.inc.7.i_crit_edge:                ; preds = %for.inc.6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.7.i

if.then.7.i:                                      ; preds = %for.inc.6.i
  %arrayidx.7.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 7
  %731 = ptrtoint ptr %arrayidx.7.i to i32
  call void @__asan_load1_noabort(i32 %731)
  %732 = load i8, ptr %arrayidx.7.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %732)
  %tobool3.not.7.i = icmp eq i8 %732, 0
  br i1 %tobool3.not.7.i, label %if.then.7.i.for.inc.7.i_crit_edge, label %if.then4.7.i

if.then.7.i.for.inc.7.i_crit_edge:                ; preds = %if.then.7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.7.i

if.then4.7.i:                                     ; preds = %if.then.7.i
  %enabled.7.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 7, i32 1
  %733 = ptrtoint ptr %enabled.7.i to i32
  call void @__asan_load1_noabort(i32 %733)
  %734 = load i8, ptr %enabled.7.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %734)
  %tobool7.not.7.i = icmp eq i8 %734, 0
  br i1 %tobool7.not.7.i, label %if.then8.7.i, label %if.then4.7.i.for.inc.7.i_crit_edge

if.then4.7.i.for.inc.7.i_crit_edge:               ; preds = %if.then4.7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.7.i

if.then8.7.i:                                     ; preds = %if.then4.7.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.7.i = or i32 %730, %feature_mask.1.6.i
  %735 = ptrtoint ptr %enabled.7.i to i32
  call void @__asan_store1_noabort(i32 %735)
  store i8 1, ptr %enabled.7.i, align 1
  br label %for.inc.7.i

for.inc.7.i:                                      ; preds = %if.then8.7.i, %if.then4.7.i.for.inc.7.i_crit_edge, %if.then.7.i.for.inc.7.i_crit_edge, %for.inc.6.i.for.inc.7.i_crit_edge
  %feature_mask.1.7.i = phi i32 [ %feature_mask.1.6.i, %if.then4.7.i.for.inc.7.i_crit_edge ], [ %or.7.i, %if.then8.7.i ], [ %feature_mask.1.6.i, %if.then.7.i.for.inc.7.i_crit_edge ], [ %feature_mask.1.6.i, %for.inc.6.i.for.inc.7.i_crit_edge ]
  %smu_feature_bitmap.8.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 8, i32 3
  %736 = ptrtoint ptr %smu_feature_bitmap.8.i to i32
  call void @__asan_load4_noabort(i32 %736)
  %737 = load i32, ptr %smu_feature_bitmap.8.i, align 4
  %and.8.i = and i32 %737, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.8.i)
  %tobool.not.8.i = icmp eq i32 %and.8.i, 0
  br i1 %tobool.not.8.i, label %for.inc.7.i.for.inc.8.i_crit_edge, label %if.then.8.i

for.inc.7.i.for.inc.8.i_crit_edge:                ; preds = %for.inc.7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.8.i

if.then.8.i:                                      ; preds = %for.inc.7.i
  %arrayidx.8.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 8
  %738 = ptrtoint ptr %arrayidx.8.i to i32
  call void @__asan_load1_noabort(i32 %738)
  %739 = load i8, ptr %arrayidx.8.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %739)
  %tobool3.not.8.i = icmp eq i8 %739, 0
  br i1 %tobool3.not.8.i, label %if.then.8.i.for.inc.8.i_crit_edge, label %if.then4.8.i

if.then.8.i.for.inc.8.i_crit_edge:                ; preds = %if.then.8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.8.i

if.then4.8.i:                                     ; preds = %if.then.8.i
  %enabled.8.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 8, i32 1
  %740 = ptrtoint ptr %enabled.8.i to i32
  call void @__asan_load1_noabort(i32 %740)
  %741 = load i8, ptr %enabled.8.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %741)
  %tobool7.not.8.i = icmp eq i8 %741, 0
  br i1 %tobool7.not.8.i, label %if.then8.8.i, label %if.then4.8.i.for.inc.8.i_crit_edge

if.then4.8.i.for.inc.8.i_crit_edge:               ; preds = %if.then4.8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.8.i

if.then8.8.i:                                     ; preds = %if.then4.8.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.8.i = or i32 %737, %feature_mask.1.7.i
  %742 = ptrtoint ptr %enabled.8.i to i32
  call void @__asan_store1_noabort(i32 %742)
  store i8 1, ptr %enabled.8.i, align 1
  br label %for.inc.8.i

for.inc.8.i:                                      ; preds = %if.then8.8.i, %if.then4.8.i.for.inc.8.i_crit_edge, %if.then.8.i.for.inc.8.i_crit_edge, %for.inc.7.i.for.inc.8.i_crit_edge
  %feature_mask.1.8.i = phi i32 [ %feature_mask.1.7.i, %if.then4.8.i.for.inc.8.i_crit_edge ], [ %or.8.i, %if.then8.8.i ], [ %feature_mask.1.7.i, %if.then.8.i.for.inc.8.i_crit_edge ], [ %feature_mask.1.7.i, %for.inc.7.i.for.inc.8.i_crit_edge ]
  %smu_feature_bitmap.9.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 9, i32 3
  %743 = ptrtoint ptr %smu_feature_bitmap.9.i to i32
  call void @__asan_load4_noabort(i32 %743)
  %744 = load i32, ptr %smu_feature_bitmap.9.i, align 4
  %and.9.i = and i32 %744, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.9.i)
  %tobool.not.9.i = icmp eq i32 %and.9.i, 0
  br i1 %tobool.not.9.i, label %for.inc.8.i.for.inc.9.i_crit_edge, label %if.then.9.i

for.inc.8.i.for.inc.9.i_crit_edge:                ; preds = %for.inc.8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.9.i

if.then.9.i:                                      ; preds = %for.inc.8.i
  %arrayidx.9.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 9
  %745 = ptrtoint ptr %arrayidx.9.i to i32
  call void @__asan_load1_noabort(i32 %745)
  %746 = load i8, ptr %arrayidx.9.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %746)
  %tobool3.not.9.i = icmp eq i8 %746, 0
  br i1 %tobool3.not.9.i, label %if.then.9.i.for.inc.9.i_crit_edge, label %if.then4.9.i

if.then.9.i.for.inc.9.i_crit_edge:                ; preds = %if.then.9.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.9.i

if.then4.9.i:                                     ; preds = %if.then.9.i
  %enabled.9.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 9, i32 1
  %747 = ptrtoint ptr %enabled.9.i to i32
  call void @__asan_load1_noabort(i32 %747)
  %748 = load i8, ptr %enabled.9.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %748)
  %tobool7.not.9.i = icmp eq i8 %748, 0
  br i1 %tobool7.not.9.i, label %if.then8.9.i, label %if.then4.9.i.for.inc.9.i_crit_edge

if.then4.9.i.for.inc.9.i_crit_edge:               ; preds = %if.then4.9.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.9.i

if.then8.9.i:                                     ; preds = %if.then4.9.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.9.i = or i32 %744, %feature_mask.1.8.i
  %749 = ptrtoint ptr %enabled.9.i to i32
  call void @__asan_store1_noabort(i32 %749)
  store i8 1, ptr %enabled.9.i, align 1
  br label %for.inc.9.i

for.inc.9.i:                                      ; preds = %if.then8.9.i, %if.then4.9.i.for.inc.9.i_crit_edge, %if.then.9.i.for.inc.9.i_crit_edge, %for.inc.8.i.for.inc.9.i_crit_edge
  %feature_mask.1.9.i = phi i32 [ %feature_mask.1.8.i, %if.then4.9.i.for.inc.9.i_crit_edge ], [ %or.9.i, %if.then8.9.i ], [ %feature_mask.1.8.i, %if.then.9.i.for.inc.9.i_crit_edge ], [ %feature_mask.1.8.i, %for.inc.8.i.for.inc.9.i_crit_edge ]
  %call.i289 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %feature_mask.1.9.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i289)
  %tobool17.not.i = icmp eq i32 %call.i289, 0
  br i1 %tobool17.not.i, label %for.inc.9.i.if.end35.i_crit_edge, label %for.body21.preheader.i

for.inc.9.i.if.end35.i_crit_edge:                 ; preds = %for.inc.9.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35.i

for.body21.preheader.i:                           ; preds = %for.inc.9.i
  %750 = ptrtoint ptr %smu_feature_bitmap.i282 to i32
  call void @__asan_load4_noabort(i32 %750)
  %751 = load i32, ptr %smu_feature_bitmap.i282, align 4
  %and25.i = and i32 %751, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.i)
  %tobool26.not.i290 = icmp eq i32 %and25.i, 0
  br i1 %tobool26.not.i290, label %for.body21.preheader.i.for.inc32.i_crit_edge, label %if.then27.i291

for.body21.preheader.i.for.inc32.i_crit_edge:     ; preds = %for.body21.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.i

if.then27.i291:                                   ; preds = %for.body21.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 0, i32 1
  %752 = ptrtoint ptr %enabled30.i to i32
  call void @__asan_store1_noabort(i32 %752)
  store i8 0, ptr %enabled30.i, align 1
  br label %for.inc32.i

for.inc32.i:                                      ; preds = %if.then27.i291, %for.body21.preheader.i.for.inc32.i_crit_edge
  %753 = ptrtoint ptr %smu_feature_bitmap.1.i to i32
  call void @__asan_load4_noabort(i32 %753)
  %754 = load i32, ptr %smu_feature_bitmap.1.i, align 4
  %and25.1.i = and i32 %754, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.1.i)
  %tobool26.not.1.i = icmp eq i32 %and25.1.i, 0
  br i1 %tobool26.not.1.i, label %for.inc32.i.for.inc32.1.i_crit_edge, label %if.then27.1.i

for.inc32.i.for.inc32.1.i_crit_edge:              ; preds = %for.inc32.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.1.i

if.then27.1.i:                                    ; preds = %for.inc32.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.1.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 1, i32 1
  %755 = ptrtoint ptr %enabled30.1.i to i32
  call void @__asan_store1_noabort(i32 %755)
  store i8 0, ptr %enabled30.1.i, align 1
  br label %for.inc32.1.i

for.inc32.1.i:                                    ; preds = %if.then27.1.i, %for.inc32.i.for.inc32.1.i_crit_edge
  %756 = ptrtoint ptr %smu_feature_bitmap.2.i to i32
  call void @__asan_load4_noabort(i32 %756)
  %757 = load i32, ptr %smu_feature_bitmap.2.i, align 4
  %and25.2.i = and i32 %757, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.2.i)
  %tobool26.not.2.i = icmp eq i32 %and25.2.i, 0
  br i1 %tobool26.not.2.i, label %for.inc32.1.i.for.inc32.2.i_crit_edge, label %if.then27.2.i

for.inc32.1.i.for.inc32.2.i_crit_edge:            ; preds = %for.inc32.1.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.2.i

if.then27.2.i:                                    ; preds = %for.inc32.1.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.2.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 2, i32 1
  %758 = ptrtoint ptr %enabled30.2.i to i32
  call void @__asan_store1_noabort(i32 %758)
  store i8 0, ptr %enabled30.2.i, align 1
  br label %for.inc32.2.i

for.inc32.2.i:                                    ; preds = %if.then27.2.i, %for.inc32.1.i.for.inc32.2.i_crit_edge
  %759 = ptrtoint ptr %smu_feature_bitmap.3.i to i32
  call void @__asan_load4_noabort(i32 %759)
  %760 = load i32, ptr %smu_feature_bitmap.3.i, align 4
  %and25.3.i = and i32 %760, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.3.i)
  %tobool26.not.3.i = icmp eq i32 %and25.3.i, 0
  br i1 %tobool26.not.3.i, label %for.inc32.2.i.for.inc32.3.i_crit_edge, label %if.then27.3.i

for.inc32.2.i.for.inc32.3.i_crit_edge:            ; preds = %for.inc32.2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.3.i

if.then27.3.i:                                    ; preds = %for.inc32.2.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.3.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 3, i32 1
  %761 = ptrtoint ptr %enabled30.3.i to i32
  call void @__asan_store1_noabort(i32 %761)
  store i8 0, ptr %enabled30.3.i, align 1
  br label %for.inc32.3.i

for.inc32.3.i:                                    ; preds = %if.then27.3.i, %for.inc32.2.i.for.inc32.3.i_crit_edge
  %762 = ptrtoint ptr %smu_feature_bitmap.4.i to i32
  call void @__asan_load4_noabort(i32 %762)
  %763 = load i32, ptr %smu_feature_bitmap.4.i, align 4
  %and25.4.i = and i32 %763, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.4.i)
  %tobool26.not.4.i = icmp eq i32 %and25.4.i, 0
  br i1 %tobool26.not.4.i, label %for.inc32.3.i.for.inc32.4.i_crit_edge, label %if.then27.4.i

for.inc32.3.i.for.inc32.4.i_crit_edge:            ; preds = %for.inc32.3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.4.i

if.then27.4.i:                                    ; preds = %for.inc32.3.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.4.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 4, i32 1
  %764 = ptrtoint ptr %enabled30.4.i to i32
  call void @__asan_store1_noabort(i32 %764)
  store i8 0, ptr %enabled30.4.i, align 1
  br label %for.inc32.4.i

for.inc32.4.i:                                    ; preds = %if.then27.4.i, %for.inc32.3.i.for.inc32.4.i_crit_edge
  %765 = ptrtoint ptr %smu_feature_bitmap.5.i to i32
  call void @__asan_load4_noabort(i32 %765)
  %766 = load i32, ptr %smu_feature_bitmap.5.i, align 4
  %and25.5.i = and i32 %766, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.5.i)
  %tobool26.not.5.i = icmp eq i32 %and25.5.i, 0
  br i1 %tobool26.not.5.i, label %for.inc32.4.i.for.inc32.5.i_crit_edge, label %if.then27.5.i

for.inc32.4.i.for.inc32.5.i_crit_edge:            ; preds = %for.inc32.4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.5.i

if.then27.5.i:                                    ; preds = %for.inc32.4.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.5.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 5, i32 1
  %767 = ptrtoint ptr %enabled30.5.i to i32
  call void @__asan_store1_noabort(i32 %767)
  store i8 0, ptr %enabled30.5.i, align 1
  br label %for.inc32.5.i

for.inc32.5.i:                                    ; preds = %if.then27.5.i, %for.inc32.4.i.for.inc32.5.i_crit_edge
  %768 = ptrtoint ptr %smu_feature_bitmap.6.i to i32
  call void @__asan_load4_noabort(i32 %768)
  %769 = load i32, ptr %smu_feature_bitmap.6.i, align 4
  %and25.6.i = and i32 %769, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.6.i)
  %tobool26.not.6.i = icmp eq i32 %and25.6.i, 0
  br i1 %tobool26.not.6.i, label %for.inc32.5.i.for.inc32.6.i_crit_edge, label %if.then27.6.i

for.inc32.5.i.for.inc32.6.i_crit_edge:            ; preds = %for.inc32.5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.6.i

if.then27.6.i:                                    ; preds = %for.inc32.5.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.6.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 6, i32 1
  %770 = ptrtoint ptr %enabled30.6.i to i32
  call void @__asan_store1_noabort(i32 %770)
  store i8 0, ptr %enabled30.6.i, align 1
  br label %for.inc32.6.i

for.inc32.6.i:                                    ; preds = %if.then27.6.i, %for.inc32.5.i.for.inc32.6.i_crit_edge
  %771 = ptrtoint ptr %smu_feature_bitmap.7.i to i32
  call void @__asan_load4_noabort(i32 %771)
  %772 = load i32, ptr %smu_feature_bitmap.7.i, align 4
  %and25.7.i = and i32 %772, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.7.i)
  %tobool26.not.7.i = icmp eq i32 %and25.7.i, 0
  br i1 %tobool26.not.7.i, label %for.inc32.6.i.for.inc32.7.i_crit_edge, label %if.then27.7.i

for.inc32.6.i.for.inc32.7.i_crit_edge:            ; preds = %for.inc32.6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.7.i

if.then27.7.i:                                    ; preds = %for.inc32.6.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.7.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 7, i32 1
  %773 = ptrtoint ptr %enabled30.7.i to i32
  call void @__asan_store1_noabort(i32 %773)
  store i8 0, ptr %enabled30.7.i, align 1
  br label %for.inc32.7.i

for.inc32.7.i:                                    ; preds = %if.then27.7.i, %for.inc32.6.i.for.inc32.7.i_crit_edge
  %774 = ptrtoint ptr %smu_feature_bitmap.8.i to i32
  call void @__asan_load4_noabort(i32 %774)
  %775 = load i32, ptr %smu_feature_bitmap.8.i, align 4
  %and25.8.i = and i32 %775, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.8.i)
  %tobool26.not.8.i = icmp eq i32 %and25.8.i, 0
  br i1 %tobool26.not.8.i, label %for.inc32.7.i.for.inc32.8.i_crit_edge, label %if.then27.8.i

for.inc32.7.i.for.inc32.8.i_crit_edge:            ; preds = %for.inc32.7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc32.8.i

if.then27.8.i:                                    ; preds = %for.inc32.7.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.8.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 8, i32 1
  %776 = ptrtoint ptr %enabled30.8.i to i32
  call void @__asan_store1_noabort(i32 %776)
  store i8 0, ptr %enabled30.8.i, align 1
  br label %for.inc32.8.i

for.inc32.8.i:                                    ; preds = %if.then27.8.i, %for.inc32.7.i.for.inc32.8.i_crit_edge
  %777 = ptrtoint ptr %smu_feature_bitmap.9.i to i32
  call void @__asan_load4_noabort(i32 %777)
  %778 = load i32, ptr %smu_feature_bitmap.9.i, align 4
  %and25.9.i = and i32 %778, %feature_mask.1.9.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25.9.i)
  %tobool26.not.9.i = icmp eq i32 %and25.9.i, 0
  br i1 %tobool26.not.9.i, label %for.inc32.8.i.if.end35.i_crit_edge, label %if.then27.9.i

for.inc32.8.i.if.end35.i_crit_edge:               ; preds = %for.inc32.8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35.i

if.then27.9.i:                                    ; preds = %for.inc32.8.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled30.9.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 9, i32 1
  %779 = ptrtoint ptr %enabled30.9.i to i32
  call void @__asan_store1_noabort(i32 %779)
  store i8 0, ptr %enabled30.9.i, align 1
  br label %if.end35.i

if.end35.i:                                       ; preds = %if.then27.9.i, %for.inc32.8.i.if.end35.i_crit_edge, %for.inc.9.i.if.end35.i_crit_edge
  %arrayidx37.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 24
  %780 = ptrtoint ptr %arrayidx37.i to i32
  call void @__asan_load1_noabort(i32 %780)
  %781 = load i8, ptr %arrayidx37.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %781)
  %tobool39.not.i = icmp eq i8 %781, 0
  br i1 %tobool39.not.i, label %if.end35.i.if.end61.i_crit_edge, label %do.body.i293

if.end35.i.if.end61.i_crit_edge:                  ; preds = %if.end35.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end61.i

do.body.i293:                                     ; preds = %if.end35.i
  %smu_feature_bitmap45.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 24, i32 3
  %782 = ptrtoint ptr %smu_feature_bitmap45.i to i32
  call void @__asan_load4_noabort(i32 %782)
  %783 = load i32, ptr %smu_feature_bitmap45.i, align 4
  %call46.i = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %783) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call46.i)
  %tobool47.not.i292 = icmp eq i32 %call46.i, 0
  br i1 %tobool47.not.i292, label %do.end57.i, label %if.then48.i

if.then48.i:                                      ; preds = %do.body.i293
  %call49.i294 = call i32 @___ratelimit(ptr noundef nonnull @vega10_start_dpm._rs, ptr noundef nonnull @__func__.vega10_start_dpm) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49.i294)
  %tobool50.not.i = icmp eq i32 %call49.i294, 0
  br i1 %tobool50.not.i, label %if.then48.i.if.then96_crit_edge, label %if.then48.i.if.then96.sink.split_crit_edge

if.then48.i.if.then96.sink.split_crit_edge:       ; preds = %if.then48.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then96.sink.split

if.then48.i.if.then96_crit_edge:                  ; preds = %if.then48.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then96

do.end57.i:                                       ; preds = %do.body.i293
  call void @__sanitizer_cov_trace_pc() #15
  %enabled60.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 24, i32 1
  %784 = ptrtoint ptr %enabled60.i to i32
  call void @__asan_store1_noabort(i32 %784)
  store i8 1, ptr %enabled60.i, align 1
  br label %if.end61.i

if.end61.i:                                       ; preds = %do.end57.i, %if.end35.i.if.end61.i_crit_edge
  %vbios_boot_state.i297 = getelementptr inbounds %struct.vega10_hwmgr, ptr %679, i32 0, i32 3
  %785 = ptrtoint ptr %vbios_boot_state.i297 to i32
  call void @__asan_load1_noabort(i32 %785)
  %786 = load i8, ptr %vbios_boot_state.i297, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %786)
  %tobool62.not.i = icmp eq i8 %786, 0
  br i1 %tobool62.not.i, label %if.end61.i.if.end67.i300_crit_edge, label %if.then63.i

if.end61.i.if.end67.i300_crit_edge:               ; preds = %if.end61.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end67.i300

if.then63.i:                                      ; preds = %if.end61.i
  call void @__sanitizer_cov_trace_pc() #15
  %call64.i = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 26, i32 noundef 0, ptr noundef null) #13
  %787 = ptrtoint ptr %vbios_boot_state.i297 to i32
  call void @__asan_store1_noabort(i32 %787)
  store i8 0, ptr %vbios_boot_state.i297, align 4
  br label %if.end67.i300

if.end67.i300:                                    ; preds = %if.then63.i, %if.end61.i.if.end67.i300_crit_edge
  %arrayidx.i.i298 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 4
  %788 = ptrtoint ptr %arrayidx.i.i298 to i32
  call void @__asan_load4_noabort(i32 %788)
  %789 = load i32, ptr %arrayidx.i.i298, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %789)
  %cmp.i.not.i299 = icmp sgt i32 %789, -1
  br i1 %cmp.i.not.i299, label %if.end67.i300.if.end98.i_crit_edge, label %if.then69.i

if.end67.i300.if.end98.i_crit_edge:               ; preds = %if.end67.i300
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end98.i

if.then69.i:                                      ; preds = %if.end67.i300
  %arrayidx71.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 20
  %790 = ptrtoint ptr %arrayidx71.i to i32
  call void @__asan_load1_noabort(i32 %790)
  %791 = load i8, ptr %arrayidx71.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %791)
  %tobool73.not.i = icmp eq i8 %791, 0
  br i1 %tobool73.not.i, label %if.then69.i.if.end98.i_crit_edge, label %do.body75.i

if.then69.i.if.end98.i_crit_edge:                 ; preds = %if.then69.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end98.i

do.body75.i:                                      ; preds = %if.then69.i
  %smu_feature_bitmap78.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 20, i32 3
  %792 = ptrtoint ptr %smu_feature_bitmap78.i to i32
  call void @__asan_load4_noabort(i32 %792)
  %793 = load i32, ptr %smu_feature_bitmap78.i, align 4
  %call79.i301 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %793) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call79.i301)
  %tobool80.not.i = icmp eq i32 %call79.i301, 0
  br i1 %tobool80.not.i, label %do.end93.i, label %if.then81.i

if.then81.i:                                      ; preds = %do.body75.i
  %call82.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_start_dpm._rs.262, ptr noundef nonnull @__func__.vega10_start_dpm) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call82.i)
  %tobool83.not.i = icmp eq i32 %call82.i, 0
  br i1 %tobool83.not.i, label %if.then81.i.if.then96_crit_edge, label %if.then81.i.if.then96.sink.split_crit_edge

if.then81.i.if.then96.sink.split_crit_edge:       ; preds = %if.then81.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then96.sink.split

if.then81.i.if.then96_crit_edge:                  ; preds = %if.then81.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then96

do.end93.i:                                       ; preds = %do.body75.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled96.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 20, i32 1
  %794 = ptrtoint ptr %enabled96.i to i32
  call void @__asan_store1_noabort(i32 %794)
  store i8 1, ptr %enabled96.i, align 1
  br label %if.end98.i

if.end98.i:                                       ; preds = %do.end93.i, %if.then69.i.if.end98.i_crit_edge, %if.end67.i300.if.end98.i_crit_edge
  %pcie_dpm_key_disabled.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %679, i32 0, i32 2, i32 20
  %795 = ptrtoint ptr %pcie_dpm_key_disabled.i to i32
  call void @__asan_load1_noabort(i32 %795)
  %796 = load i8, ptr %pcie_dpm_key_disabled.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %796)
  %tobool99.not.i = icmp eq i8 %796, 0
  br i1 %tobool99.not.i, label %if.end98.i.if.end109_crit_edge, label %do.body101.i

if.end98.i.if.end109_crit_edge:                   ; preds = %if.end98.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end109

do.body101.i:                                     ; preds = %if.end98.i
  %797 = ptrtoint ptr %smu_feature_bitmap.8.i to i32
  call void @__asan_load4_noabort(i32 %797)
  %798 = load i32, ptr %smu_feature_bitmap.8.i, align 4
  %call105.i = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %798) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call105.i)
  %tobool106.not.i = icmp eq i32 %call105.i, 0
  br i1 %tobool106.not.i, label %do.end119.i, label %if.then107.i

if.then107.i:                                     ; preds = %do.body101.i
  %call108.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_start_dpm._rs.265, ptr noundef nonnull @__func__.vega10_start_dpm) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call108.i)
  %tobool109.not.i = icmp eq i32 %call108.i, 0
  br i1 %tobool109.not.i, label %if.then107.i.if.then96_crit_edge, label %if.then107.i.if.then96.sink.split_crit_edge

if.then107.i.if.then96.sink.split_crit_edge:      ; preds = %if.then107.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then96.sink.split

if.then107.i.if.then96_crit_edge:                 ; preds = %if.then107.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then96

do.end119.i:                                      ; preds = %do.body101.i
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx103.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 8
  %enabled122.i = getelementptr %struct.vega10_hwmgr, ptr %679, i32 0, i32 48, i32 8, i32 1
  %799 = ptrtoint ptr %enabled122.i to i32
  call void @__asan_store1_noabort(i32 %799)
  store i8 0, ptr %enabled122.i, align 1
  %800 = ptrtoint ptr %arrayidx103.i to i32
  call void @__asan_store1_noabort(i32 %800)
  store i8 0, ptr %arrayidx103.i, align 4
  br label %if.end109

if.then96.sink.split:                             ; preds = %if.then107.i.if.then96.sink.split_crit_edge, %if.then81.i.if.then96.sink.split_crit_edge, %if.then48.i.if.then96.sink.split_crit_edge
  %.str.261.sink = phi ptr [ @.str.261, %if.then48.i.if.then96.sink.split_crit_edge ], [ @.str.248, %if.then81.i.if.then96.sink.split_crit_edge ], [ @.str.268, %if.then107.i.if.then96.sink.split_crit_edge ]
  %retval.0.i303.ph.ph = phi i32 [ -22, %if.then48.i.if.then96.sink.split_crit_edge ], [ -1, %if.then81.i.if.then96.sink.split_crit_edge ], [ -22, %if.then107.i.if.then96.sink.split_crit_edge ]
  %call53.i295 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.261.sink) #16
  br label %if.then96

if.then96:                                        ; preds = %if.then96.sink.split, %if.then107.i.if.then96_crit_edge, %if.then81.i.if.then96_crit_edge, %if.then48.i.if.then96_crit_edge
  %retval.0.i303.ph = phi i32 [ -22, %if.then107.i.if.then96_crit_edge ], [ -1, %if.then81.i.if.then96_crit_edge ], [ -22, %if.then48.i.if.then96_crit_edge ], [ %retval.0.i303.ph.ph, %if.then96.sink.split ]
  %call97 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.66, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call97)
  %tobool98.not = icmp eq i32 %call97, 0
  br i1 %tobool98.not, label %if.then96.if.end109_crit_edge, label %do.end102

if.then96.if.end109_crit_edge:                    ; preds = %if.then96
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end109

do.end102:                                        ; preds = %if.then96
  call void @__sanitizer_cov_trace_pc() #15
  %call104 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.69) #16
  br label %if.end109

if.end109:                                        ; preds = %do.end102, %if.then96.if.end109_crit_edge, %do.end119.i, %if.end98.i.if.end109_crit_edge
  %result.5.ph = phi i32 [ %result.4.ph, %do.end119.i ], [ %result.4.ph, %if.end98.i.if.end109_crit_edge ], [ %retval.0.i303.ph, %if.then96.if.end109_crit_edge ], [ %retval.0.i303.ph, %do.end102 ]
  %801 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %801)
  %.pr337 = load i8, ptr %not_vf, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %.pr337)
  %tobool111.not = icmp eq i8 %.pr337, 0
  br i1 %tobool111.not, label %if.end109.if.end129_crit_edge, label %if.then112

if.end109.if.end129_crit_edge:                    ; preds = %if.end109
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end129

if.then112:                                       ; preds = %if.end109
  %call113 = call i32 @vega10_enable_didt_config(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call113)
  %tobool115.not = icmp eq i32 %call113, 0
  br i1 %tobool115.not, label %if.then112.if.end129_crit_edge, label %if.then116

if.then112.if.end129_crit_edge:                   ; preds = %if.then112
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end129

if.then116:                                       ; preds = %if.then112
  %call117 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.70, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call117)
  %tobool118.not = icmp eq i32 %call117, 0
  br i1 %tobool118.not, label %if.then116.if.end129_crit_edge, label %do.end122

if.then116.if.end129_crit_edge:                   ; preds = %if.then116
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end129

do.end122:                                        ; preds = %if.then116
  call void @__sanitizer_cov_trace_pc() #15
  %call124 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.73) #16
  br label %if.end129

if.end129:                                        ; preds = %do.end122, %if.then116.if.end129_crit_edge, %if.then112.if.end129_crit_edge, %if.end109.if.end129_crit_edge, %if.end89.if.end129_crit_edge, %if.end34.if.end129_crit_edge
  %result.5341 = phi i32 [ %result.5.ph, %if.then112.if.end129_crit_edge ], [ %result.5.ph, %do.end122 ], [ %result.5.ph, %if.then116.if.end129_crit_edge ], [ %result.5.ph, %if.end109.if.end129_crit_edge ], [ %result.4.ph, %if.end89.if.end129_crit_edge ], [ %result.1, %if.end34.if.end129_crit_edge ]
  %call130 = call i32 @vega10_enable_power_containment(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call130)
  %tobool132.not = icmp eq i32 %call130, 0
  br i1 %tobool132.not, label %if.end129.do.end145_crit_edge, label %if.then133

if.end129.do.end145_crit_edge:                    ; preds = %if.end129
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end145

if.then133:                                       ; preds = %if.end129
  %call134 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.74, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call134)
  %tobool135.not = icmp eq i32 %call134, 0
  br i1 %tobool135.not, label %if.then133.do.end145_crit_edge, label %do.end139

if.then133.do.end145_crit_edge:                   ; preds = %if.then133
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end145

do.end139:                                        ; preds = %if.then133
  call void @__sanitizer_cov_trace_pc() #15
  %call141 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.77) #16
  br label %do.end145

do.end145:                                        ; preds = %do.end139, %if.then133.do.end145_crit_edge, %if.end129.do.end145_crit_edge
  %result.6 = phi i32 [ %result.5341, %if.end129.do.end145_crit_edge ], [ %call130, %do.end139 ], [ %call130, %if.then133.do.end145_crit_edge ]
  %802 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %802)
  %803 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %803)
  %tobool147.not = icmp eq i8 %803, 0
  br i1 %tobool147.not, label %do.end145.if.end181_crit_edge, label %if.then148

do.end145.if.end181_crit_edge:                    ; preds = %do.end145
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end181

if.then148:                                       ; preds = %do.end145
  %call149 = call i32 @vega10_power_control_set_level(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call149)
  %tobool151.not = icmp eq i32 %call149, 0
  br i1 %tobool151.not, label %if.then148.do.end164_crit_edge, label %if.then152

if.then148.do.end164_crit_edge:                   ; preds = %if.then148
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end164

if.then152:                                       ; preds = %if.then148
  %call153 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.78, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call153)
  %tobool154.not = icmp eq i32 %call153, 0
  br i1 %tobool154.not, label %if.then152.do.end164_crit_edge, label %do.end158

if.then152.do.end164_crit_edge:                   ; preds = %if.then152
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end164

do.end158:                                        ; preds = %if.then152
  call void @__sanitizer_cov_trace_pc() #15
  %call160 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.81) #16
  br label %do.end164

do.end164:                                        ; preds = %do.end158, %if.then152.do.end164_crit_edge, %if.then148.do.end164_crit_edge
  %result.7 = phi i32 [ %result.6, %if.then148.do.end164_crit_edge ], [ %call149, %do.end158 ], [ %call149, %if.then152.do.end164_crit_edge ]
  %backend.i304 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %804 = ptrtoint ptr %backend.i304 to i32
  call void @__asan_load4_noabort(i32 %804)
  %805 = load ptr, ptr %backend.i304, align 4
  %ulv_support.i305 = getelementptr inbounds %struct.vega10_hwmgr, ptr %805, i32 0, i32 2, i32 48
  %806 = ptrtoint ptr %ulv_support.i305 to i32
  call void @__asan_load1_noabort(i32 %806)
  %807 = load i8, ptr %ulv_support.i305, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %807)
  %tobool.not.i306 = icmp eq i8 %807, 0
  br i1 %tobool.not.i306, label %do.end164.if.end181_crit_edge, label %do.body.i309

do.end164.if.end181_crit_edge:                    ; preds = %do.end164
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end181

do.body.i309:                                     ; preds = %do.end164
  %smu_feature_bitmap.i307 = getelementptr %struct.vega10_hwmgr, ptr %805, i32 0, i32 48, i32 6, i32 3
  %808 = ptrtoint ptr %smu_feature_bitmap.i307 to i32
  call void @__asan_load4_noabort(i32 %808)
  %809 = load i32, ptr %smu_feature_bitmap.i307, align 4
  %call.i308 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %809) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i308)
  %tobool1.not.i = icmp eq i32 %call.i308, 0
  br i1 %tobool1.not.i, label %do.end10.i, label %if.then2.i

if.then2.i:                                       ; preds = %do.body.i309
  %call3.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_ulv._rs, ptr noundef nonnull @__func__.vega10_enable_ulv) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i)
  %tobool4.not.i = icmp eq i32 %call3.i, 0
  br i1 %tobool4.not.i, label %if.then2.i.if.then168_crit_edge, label %do.end.i311

if.then2.i.if.then168_crit_edge:                  ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then168

do.end.i311:                                      ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #15
  %call7.i310 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.269) #16
  br label %if.then168

do.end10.i:                                       ; preds = %do.body.i309
  call void @__sanitizer_cov_trace_pc() #15
  %enabled.i312 = getelementptr %struct.vega10_hwmgr, ptr %805, i32 0, i32 48, i32 6, i32 1
  %810 = ptrtoint ptr %enabled.i312 to i32
  call void @__asan_store1_noabort(i32 %810)
  store i8 1, ptr %enabled.i312, align 1
  br label %if.end181

if.then168:                                       ; preds = %do.end.i311, %if.then2.i.if.then168_crit_edge
  %call169 = call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_dpm_tasks._rs.82, ptr noundef nonnull @__func__.vega10_enable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call169)
  %tobool170.not = icmp eq i32 %call169, 0
  br i1 %tobool170.not, label %if.then168.if.end181_crit_edge, label %do.end174

if.then168.if.end181_crit_edge:                   ; preds = %if.then168
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end181

do.end174:                                        ; preds = %if.then168
  call void @__sanitizer_cov_trace_pc() #15
  %call176 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.85) #16
  br label %if.end181

if.end181:                                        ; preds = %do.end174, %if.then168.if.end181_crit_edge, %do.end10.i, %do.end164.if.end181_crit_edge, %do.end145.if.end181_crit_edge
  %result.8 = phi i32 [ %result.6, %do.end145.if.end181_crit_edge ], [ -1, %do.end174 ], [ -1, %if.then168.if.end181_crit_edge ], [ %result.7, %do.end10.i ], [ %result.7, %do.end164.if.end181_crit_edge ]
  ret i32 %result.8
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_disable_dpm_tasks(ptr noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %not_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %0 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %platform_descriptor = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %2 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %platform_descriptor, align 4
  %and1.i = and i32 %3, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %if.end.if.end3_crit_edge, label %if.then1

if.end.if.end3_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end3

if.then1:                                         ; preds = %if.end
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %4 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %backend.i, align 4
  %arrayidx.i = getelementptr %struct.vega10_hwmgr, ptr %5, i32 0, i32 48, i32 16
  %6 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %arrayidx.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.not.i = icmp eq i8 %7, 0
  br i1 %tobool.not.i, label %if.then1.if.end3_crit_edge, label %if.then.i

if.then1.if.end3_crit_edge:                       ; preds = %if.then1
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end3

if.then.i:                                        ; preds = %if.then1
  %enabled.i = getelementptr %struct.vega10_hwmgr, ptr %5, i32 0, i32 48, i32 16, i32 1
  %8 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %enabled.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool3.not.i = icmp eq i8 %9, 0
  br i1 %tobool3.not.i, label %do.end.i, label %if.then.i.do.body5.i_crit_edge

if.then.i.do.body5.i_crit_edge:                   ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body5.i

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.295) #16
  br label %do.body5.i

do.body5.i:                                       ; preds = %do.end.i, %if.then.i.do.body5.i_crit_edge
  %smu_feature_bitmap.i = getelementptr %struct.vega10_hwmgr, ptr %5, i32 0, i32 48, i32 16, i32 3
  %10 = ptrtoint ptr %smu_feature_bitmap.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %smu_feature_bitmap.i, align 4
  %call8.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %11) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.i)
  %tobool9.not.i = icmp eq i32 %call8.i, 0
  br i1 %tobool9.not.i, label %do.end22.i, label %if.then10.i

if.then10.i:                                      ; preds = %do.body5.i
  %call11.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_thermal_protection._rs, ptr noundef nonnull @.str.296) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11.i)
  %tobool12.not.i = icmp eq i32 %call11.i, 0
  br i1 %tobool12.not.i, label %if.then10.i.if.end3_crit_edge, label %do.end16.i

if.then10.i.if.end3_crit_edge:                    ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end3

do.end16.i:                                       ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_pc() #15
  %call18.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.299) #16
  br label %if.end3

do.end22.i:                                       ; preds = %do.body5.i
  call void @__sanitizer_cov_trace_pc() #15
  %12 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 0, ptr %enabled.i, align 1
  br label %if.end3

if.end3:                                          ; preds = %do.end22.i, %do.end16.i, %if.then10.i.if.end3_crit_edge, %if.then1.if.end3_crit_edge, %if.end.if.end3_crit_edge
  %call4 = tail call i32 @vega10_disable_power_containment(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %cmp = icmp eq i32 %call4, 0
  br i1 %cmp, label %if.end3.do.end14_crit_edge, label %if.then5

if.end3.do.end14_crit_edge:                       ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end14

if.then5:                                         ; preds = %if.end3
  %call6 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_dpm_tasks._rs, ptr noundef nonnull @__func__.vega10_disable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %if.then5.do.end14_crit_edge, label %do.end

if.then5.do.end14_crit_edge:                      ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end14

do.end:                                           ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  %call10 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.270) #16
  br label %do.end14

do.end14:                                         ; preds = %do.end, %if.then5.do.end14_crit_edge, %if.end3.do.end14_crit_edge
  %call15 = tail call i32 @vega10_disable_didt_config(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15)
  %cmp17 = icmp eq i32 %call15, 0
  br i1 %cmp17, label %do.end14.do.end30_crit_edge, label %if.then18

do.end14.do.end30_crit_edge:                      ; preds = %do.end14
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end30

if.then18:                                        ; preds = %do.end14
  %call19 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_dpm_tasks._rs.271, ptr noundef nonnull @__func__.vega10_disable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19)
  %tobool20.not = icmp eq i32 %call19, 0
  br i1 %tobool20.not, label %if.then18.do.end30_crit_edge, label %do.end24

if.then18.do.end30_crit_edge:                     ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end30

do.end24:                                         ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #15
  %call26 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.274) #16
  br label %do.end30

do.end30:                                         ; preds = %do.end24, %if.then18.do.end30_crit_edge, %do.end14.do.end30_crit_edge
  %result.1 = phi i32 [ %call4, %do.end14.do.end30_crit_edge ], [ %call15, %do.end24 ], [ %call15, %if.then18.do.end30_crit_edge ]
  %backend.i136 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %13 = ptrtoint ptr %backend.i136 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %backend.i136, align 4
  %arrayidx.i137 = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 48, i32 10
  %15 = ptrtoint ptr %arrayidx.i137 to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %arrayidx.i137, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.not.i138 = icmp eq i8 %16, 0
  br i1 %tobool.not.i138, label %do.end30.do.end46_crit_edge, label %if.then.i140

do.end30.do.end46_crit_edge:                      ; preds = %do.end30
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end46

if.then.i140:                                     ; preds = %do.end30
  %enabled.i139 = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 48, i32 10, i32 1
  %17 = ptrtoint ptr %enabled.i139 to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %enabled.i139, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool6.not.i = icmp eq i8 %18, 0
  br i1 %tobool6.not.i, label %if.then.i140.do.end46_crit_edge, label %if.end.i

if.then.i140.do.end46_crit_edge:                  ; preds = %if.then.i140
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end46

if.end.i:                                         ; preds = %if.then.i140
  %smu_feature_bitmap.i141 = getelementptr %struct.vega10_hwmgr, ptr %14, i32 0, i32 48, i32 10, i32 3
  %19 = ptrtoint ptr %smu_feature_bitmap.i141 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %smu_feature_bitmap.i141, align 4
  %call30.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %20) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30.i)
  %tobool31.not.i = icmp eq i32 %call30.i, 0
  br i1 %tobool31.not.i, label %do.end44.i, label %if.then32.i

if.then32.i:                                      ; preds = %if.end.i
  %call33.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_avfs_enable._rs.407, ptr noundef nonnull @__func__.vega10_avfs_enable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33.i)
  %tobool34.not.i = icmp eq i32 %call33.i, 0
  br i1 %tobool34.not.i, label %if.then32.i.if.then34_crit_edge, label %do.end38.i

if.then32.i.if.then34_crit_edge:                  ; preds = %if.then32.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then34

do.end38.i:                                       ; preds = %if.then32.i
  call void @__sanitizer_cov_trace_pc() #15
  %call40.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.410) #16
  br label %if.then34

do.end44.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  %21 = ptrtoint ptr %enabled.i139 to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 0, ptr %enabled.i139, align 1
  br label %do.end46

if.then34:                                        ; preds = %do.end38.i, %if.then32.i.if.then34_crit_edge
  %call35 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_dpm_tasks._rs.275, ptr noundef nonnull @__func__.vega10_disable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call35)
  %tobool36.not = icmp eq i32 %call35, 0
  br i1 %tobool36.not, label %if.then34.do.end46_crit_edge, label %do.end40

if.then34.do.end46_crit_edge:                     ; preds = %if.then34
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end46

do.end40:                                         ; preds = %if.then34
  call void @__sanitizer_cov_trace_pc() #15
  %call42 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.278) #16
  br label %do.end46

do.end46:                                         ; preds = %do.end40, %if.then34.do.end46_crit_edge, %do.end44.i, %if.then.i140.do.end46_crit_edge, %do.end30.do.end46_crit_edge
  %result.2 = phi i32 [ -1, %do.end40 ], [ -1, %if.then34.do.end46_crit_edge ], [ %result.1, %if.then.i140.do.end46_crit_edge ], [ %result.1, %do.end44.i ], [ %result.1, %do.end30.do.end46_crit_edge ]
  %22 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool.not.i142 = icmp eq i8 %23, 0
  br i1 %tobool.not.i142, label %do.end46.do.end62_crit_edge, label %if.end.i145

do.end46.do.end62_crit_edge:                      ; preds = %do.end46
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end62

if.end.i145:                                      ; preds = %do.end46
  %24 = ptrtoint ptr %backend.i136 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %backend.i136, align 4
  %arrayidx.i144 = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 24
  %26 = ptrtoint ptr %arrayidx.i144 to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %arrayidx.i144, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %27)
  %tobool1.not.i = icmp eq i8 %27, 0
  br i1 %tobool1.not.i, label %if.end.i145.if.end19.i_crit_edge, label %do.body.i

if.end.i145.if.end19.i_crit_edge:                 ; preds = %if.end.i145
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end19.i

do.body.i:                                        ; preds = %if.end.i145
  %smu_feature_bitmap.i146 = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 24, i32 3
  %28 = ptrtoint ptr %smu_feature_bitmap.i146 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %smu_feature_bitmap.i146, align 4
  %call.i147 = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %29) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i147)
  %tobool6.not.i148 = icmp eq i32 %call.i147, 0
  br i1 %tobool6.not.i148, label %do.end16.i153, label %if.then7.i

if.then7.i:                                       ; preds = %do.body.i
  %call8.i149 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_stop_dpm._rs, ptr noundef nonnull @__func__.vega10_stop_dpm) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.i149)
  %tobool9.not.i150 = icmp eq i32 %call8.i149, 0
  br i1 %tobool9.not.i150, label %if.then7.i.if.then50_crit_edge, label %do.end.i151

if.then7.i.if.then50_crit_edge:                   ; preds = %if.then7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then50

do.end.i151:                                      ; preds = %if.then7.i
  call void @__sanitizer_cov_trace_pc() #15
  %call12.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.300) #16
  br label %if.then50

do.end16.i153:                                    ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled.i152 = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 24, i32 1
  %30 = ptrtoint ptr %enabled.i152 to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 0, ptr %enabled.i152, align 1
  br label %if.end19.i

if.end19.i:                                       ; preds = %do.end16.i153, %if.end.i145.if.end19.i_crit_edge
  %smu_feature_bitmap24.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 0, i32 3
  %31 = ptrtoint ptr %smu_feature_bitmap24.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %smu_feature_bitmap24.i, align 4
  %and.i = and i32 %32, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool25.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool25.not.i, label %if.end19.i.for.inc.i_crit_edge, label %if.then26.i

if.end19.i.for.inc.i_crit_edge:                   ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then26.i:                                      ; preds = %if.end19.i
  %arrayidx23.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 0
  %33 = ptrtoint ptr %arrayidx23.i to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %arrayidx23.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %34)
  %tobool30.not.i = icmp eq i8 %34, 0
  br i1 %tobool30.not.i, label %if.then26.i.for.inc.i_crit_edge, label %if.then31.i

if.then26.i.for.inc.i_crit_edge:                  ; preds = %if.then26.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then31.i:                                      ; preds = %if.then26.i
  %enabled34.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 0, i32 1
  %35 = ptrtoint ptr %enabled34.i to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %enabled34.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %36)
  %tobool35.not.i = icmp eq i8 %36, 0
  br i1 %tobool35.not.i, label %if.then31.i.for.inc.i_crit_edge, label %if.then36.i

if.then31.i.for.inc.i_crit_edge:                  ; preds = %if.then31.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then36.i:                                      ; preds = %if.then31.i
  call void @__sanitizer_cov_trace_pc() #15
  %37 = ptrtoint ptr %enabled34.i to i32
  call void @__asan_store1_noabort(i32 %37)
  store i8 0, ptr %enabled34.i, align 1
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.then36.i, %if.then31.i.for.inc.i_crit_edge, %if.then26.i.for.inc.i_crit_edge, %if.end19.i.for.inc.i_crit_edge
  %feature_mask.1.i = phi i32 [ %32, %if.then36.i ], [ 0, %if.then31.i.for.inc.i_crit_edge ], [ 0, %if.then26.i.for.inc.i_crit_edge ], [ 0, %if.end19.i.for.inc.i_crit_edge ]
  %smu_feature_bitmap24.1.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 1, i32 3
  %38 = ptrtoint ptr %smu_feature_bitmap24.1.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %smu_feature_bitmap24.1.i, align 4
  %and.1.i = and i32 %39, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1.i)
  %tobool25.not.1.i = icmp eq i32 %and.1.i, 0
  br i1 %tobool25.not.1.i, label %for.inc.i.for.inc.1.i_crit_edge, label %if.then26.1.i

for.inc.i.for.inc.1.i_crit_edge:                  ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i

if.then26.1.i:                                    ; preds = %for.inc.i
  %arrayidx23.1.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 1
  %40 = ptrtoint ptr %arrayidx23.1.i to i32
  call void @__asan_load1_noabort(i32 %40)
  %41 = load i8, ptr %arrayidx23.1.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %41)
  %tobool30.not.1.i = icmp eq i8 %41, 0
  br i1 %tobool30.not.1.i, label %if.then26.1.i.for.inc.1.i_crit_edge, label %if.then31.1.i

if.then26.1.i.for.inc.1.i_crit_edge:              ; preds = %if.then26.1.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i

if.then31.1.i:                                    ; preds = %if.then26.1.i
  %enabled34.1.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 1, i32 1
  %42 = ptrtoint ptr %enabled34.1.i to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %enabled34.1.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %43)
  %tobool35.not.1.i = icmp eq i8 %43, 0
  br i1 %tobool35.not.1.i, label %if.then31.1.i.for.inc.1.i_crit_edge, label %if.then36.1.i

if.then31.1.i.for.inc.1.i_crit_edge:              ; preds = %if.then31.1.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i

if.then36.1.i:                                    ; preds = %if.then31.1.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.1.i = or i32 %39, %feature_mask.1.i
  %44 = ptrtoint ptr %enabled34.1.i to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 0, ptr %enabled34.1.i, align 1
  br label %for.inc.1.i

for.inc.1.i:                                      ; preds = %if.then36.1.i, %if.then31.1.i.for.inc.1.i_crit_edge, %if.then26.1.i.for.inc.1.i_crit_edge, %for.inc.i.for.inc.1.i_crit_edge
  %feature_mask.1.1.i = phi i32 [ %or.1.i, %if.then36.1.i ], [ %feature_mask.1.i, %if.then31.1.i.for.inc.1.i_crit_edge ], [ %feature_mask.1.i, %if.then26.1.i.for.inc.1.i_crit_edge ], [ %feature_mask.1.i, %for.inc.i.for.inc.1.i_crit_edge ]
  %smu_feature_bitmap24.2.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 2, i32 3
  %45 = ptrtoint ptr %smu_feature_bitmap24.2.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %smu_feature_bitmap24.2.i, align 4
  %and.2.i = and i32 %46, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.2.i)
  %tobool25.not.2.i = icmp eq i32 %and.2.i, 0
  br i1 %tobool25.not.2.i, label %for.inc.1.i.for.inc.2.i_crit_edge, label %if.then26.2.i

for.inc.1.i.for.inc.2.i_crit_edge:                ; preds = %for.inc.1.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.2.i

if.then26.2.i:                                    ; preds = %for.inc.1.i
  %arrayidx23.2.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 2
  %47 = ptrtoint ptr %arrayidx23.2.i to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %arrayidx23.2.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %48)
  %tobool30.not.2.i = icmp eq i8 %48, 0
  br i1 %tobool30.not.2.i, label %if.then26.2.i.for.inc.2.i_crit_edge, label %if.then31.2.i

if.then26.2.i.for.inc.2.i_crit_edge:              ; preds = %if.then26.2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.2.i

if.then31.2.i:                                    ; preds = %if.then26.2.i
  %enabled34.2.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 2, i32 1
  %49 = ptrtoint ptr %enabled34.2.i to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %enabled34.2.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %50)
  %tobool35.not.2.i = icmp eq i8 %50, 0
  br i1 %tobool35.not.2.i, label %if.then31.2.i.for.inc.2.i_crit_edge, label %if.then36.2.i

if.then31.2.i.for.inc.2.i_crit_edge:              ; preds = %if.then31.2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.2.i

if.then36.2.i:                                    ; preds = %if.then31.2.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.2.i = or i32 %46, %feature_mask.1.1.i
  %51 = ptrtoint ptr %enabled34.2.i to i32
  call void @__asan_store1_noabort(i32 %51)
  store i8 0, ptr %enabled34.2.i, align 1
  br label %for.inc.2.i

for.inc.2.i:                                      ; preds = %if.then36.2.i, %if.then31.2.i.for.inc.2.i_crit_edge, %if.then26.2.i.for.inc.2.i_crit_edge, %for.inc.1.i.for.inc.2.i_crit_edge
  %feature_mask.1.2.i = phi i32 [ %or.2.i, %if.then36.2.i ], [ %feature_mask.1.1.i, %if.then31.2.i.for.inc.2.i_crit_edge ], [ %feature_mask.1.1.i, %if.then26.2.i.for.inc.2.i_crit_edge ], [ %feature_mask.1.1.i, %for.inc.1.i.for.inc.2.i_crit_edge ]
  %smu_feature_bitmap24.3.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 3, i32 3
  %52 = ptrtoint ptr %smu_feature_bitmap24.3.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %smu_feature_bitmap24.3.i, align 4
  %and.3.i = and i32 %53, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.3.i)
  %tobool25.not.3.i = icmp eq i32 %and.3.i, 0
  br i1 %tobool25.not.3.i, label %for.inc.2.i.for.inc.3.i_crit_edge, label %if.then26.3.i

for.inc.2.i.for.inc.3.i_crit_edge:                ; preds = %for.inc.2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.3.i

if.then26.3.i:                                    ; preds = %for.inc.2.i
  %arrayidx23.3.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 3
  %54 = ptrtoint ptr %arrayidx23.3.i to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %arrayidx23.3.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %55)
  %tobool30.not.3.i = icmp eq i8 %55, 0
  br i1 %tobool30.not.3.i, label %if.then26.3.i.for.inc.3.i_crit_edge, label %if.then31.3.i

if.then26.3.i.for.inc.3.i_crit_edge:              ; preds = %if.then26.3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.3.i

if.then31.3.i:                                    ; preds = %if.then26.3.i
  %enabled34.3.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 3, i32 1
  %56 = ptrtoint ptr %enabled34.3.i to i32
  call void @__asan_load1_noabort(i32 %56)
  %57 = load i8, ptr %enabled34.3.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %57)
  %tobool35.not.3.i = icmp eq i8 %57, 0
  br i1 %tobool35.not.3.i, label %if.then31.3.i.for.inc.3.i_crit_edge, label %if.then36.3.i

if.then31.3.i.for.inc.3.i_crit_edge:              ; preds = %if.then31.3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.3.i

if.then36.3.i:                                    ; preds = %if.then31.3.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.3.i = or i32 %53, %feature_mask.1.2.i
  %58 = ptrtoint ptr %enabled34.3.i to i32
  call void @__asan_store1_noabort(i32 %58)
  store i8 0, ptr %enabled34.3.i, align 1
  br label %for.inc.3.i

for.inc.3.i:                                      ; preds = %if.then36.3.i, %if.then31.3.i.for.inc.3.i_crit_edge, %if.then26.3.i.for.inc.3.i_crit_edge, %for.inc.2.i.for.inc.3.i_crit_edge
  %feature_mask.1.3.i = phi i32 [ %or.3.i, %if.then36.3.i ], [ %feature_mask.1.2.i, %if.then31.3.i.for.inc.3.i_crit_edge ], [ %feature_mask.1.2.i, %if.then26.3.i.for.inc.3.i_crit_edge ], [ %feature_mask.1.2.i, %for.inc.2.i.for.inc.3.i_crit_edge ]
  %smu_feature_bitmap24.4.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 4, i32 3
  %59 = ptrtoint ptr %smu_feature_bitmap24.4.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %smu_feature_bitmap24.4.i, align 4
  %and.4.i = and i32 %60, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.4.i)
  %tobool25.not.4.i = icmp eq i32 %and.4.i, 0
  br i1 %tobool25.not.4.i, label %for.inc.3.i.for.inc.4.i_crit_edge, label %if.then26.4.i

for.inc.3.i.for.inc.4.i_crit_edge:                ; preds = %for.inc.3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.4.i

if.then26.4.i:                                    ; preds = %for.inc.3.i
  %arrayidx23.4.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 4
  %61 = ptrtoint ptr %arrayidx23.4.i to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %arrayidx23.4.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %62)
  %tobool30.not.4.i = icmp eq i8 %62, 0
  br i1 %tobool30.not.4.i, label %if.then26.4.i.for.inc.4.i_crit_edge, label %if.then31.4.i

if.then26.4.i.for.inc.4.i_crit_edge:              ; preds = %if.then26.4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.4.i

if.then31.4.i:                                    ; preds = %if.then26.4.i
  %enabled34.4.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 4, i32 1
  %63 = ptrtoint ptr %enabled34.4.i to i32
  call void @__asan_load1_noabort(i32 %63)
  %64 = load i8, ptr %enabled34.4.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %64)
  %tobool35.not.4.i = icmp eq i8 %64, 0
  br i1 %tobool35.not.4.i, label %if.then31.4.i.for.inc.4.i_crit_edge, label %if.then36.4.i

if.then31.4.i.for.inc.4.i_crit_edge:              ; preds = %if.then31.4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.4.i

if.then36.4.i:                                    ; preds = %if.then31.4.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.4.i = or i32 %60, %feature_mask.1.3.i
  %65 = ptrtoint ptr %enabled34.4.i to i32
  call void @__asan_store1_noabort(i32 %65)
  store i8 0, ptr %enabled34.4.i, align 1
  br label %for.inc.4.i

for.inc.4.i:                                      ; preds = %if.then36.4.i, %if.then31.4.i.for.inc.4.i_crit_edge, %if.then26.4.i.for.inc.4.i_crit_edge, %for.inc.3.i.for.inc.4.i_crit_edge
  %feature_mask.1.4.i = phi i32 [ %or.4.i, %if.then36.4.i ], [ %feature_mask.1.3.i, %if.then31.4.i.for.inc.4.i_crit_edge ], [ %feature_mask.1.3.i, %if.then26.4.i.for.inc.4.i_crit_edge ], [ %feature_mask.1.3.i, %for.inc.3.i.for.inc.4.i_crit_edge ]
  %smu_feature_bitmap24.5.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 5, i32 3
  %66 = ptrtoint ptr %smu_feature_bitmap24.5.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %smu_feature_bitmap24.5.i, align 4
  %and.5.i = and i32 %67, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.5.i)
  %tobool25.not.5.i = icmp eq i32 %and.5.i, 0
  br i1 %tobool25.not.5.i, label %for.inc.4.i.for.inc.5.i_crit_edge, label %if.then26.5.i

for.inc.4.i.for.inc.5.i_crit_edge:                ; preds = %for.inc.4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.5.i

if.then26.5.i:                                    ; preds = %for.inc.4.i
  %arrayidx23.5.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 5
  %68 = ptrtoint ptr %arrayidx23.5.i to i32
  call void @__asan_load1_noabort(i32 %68)
  %69 = load i8, ptr %arrayidx23.5.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %69)
  %tobool30.not.5.i = icmp eq i8 %69, 0
  br i1 %tobool30.not.5.i, label %if.then26.5.i.for.inc.5.i_crit_edge, label %if.then31.5.i

if.then26.5.i.for.inc.5.i_crit_edge:              ; preds = %if.then26.5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.5.i

if.then31.5.i:                                    ; preds = %if.then26.5.i
  %enabled34.5.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 5, i32 1
  %70 = ptrtoint ptr %enabled34.5.i to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load i8, ptr %enabled34.5.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %71)
  %tobool35.not.5.i = icmp eq i8 %71, 0
  br i1 %tobool35.not.5.i, label %if.then31.5.i.for.inc.5.i_crit_edge, label %if.then36.5.i

if.then31.5.i.for.inc.5.i_crit_edge:              ; preds = %if.then31.5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.5.i

if.then36.5.i:                                    ; preds = %if.then31.5.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.5.i = or i32 %67, %feature_mask.1.4.i
  %72 = ptrtoint ptr %enabled34.5.i to i32
  call void @__asan_store1_noabort(i32 %72)
  store i8 0, ptr %enabled34.5.i, align 1
  br label %for.inc.5.i

for.inc.5.i:                                      ; preds = %if.then36.5.i, %if.then31.5.i.for.inc.5.i_crit_edge, %if.then26.5.i.for.inc.5.i_crit_edge, %for.inc.4.i.for.inc.5.i_crit_edge
  %feature_mask.1.5.i = phi i32 [ %or.5.i, %if.then36.5.i ], [ %feature_mask.1.4.i, %if.then31.5.i.for.inc.5.i_crit_edge ], [ %feature_mask.1.4.i, %if.then26.5.i.for.inc.5.i_crit_edge ], [ %feature_mask.1.4.i, %for.inc.4.i.for.inc.5.i_crit_edge ]
  %smu_feature_bitmap24.6.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 6, i32 3
  %73 = ptrtoint ptr %smu_feature_bitmap24.6.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %smu_feature_bitmap24.6.i, align 4
  %and.6.i = and i32 %74, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.6.i)
  %tobool25.not.6.i = icmp eq i32 %and.6.i, 0
  br i1 %tobool25.not.6.i, label %for.inc.5.i.for.inc.6.i_crit_edge, label %if.then26.6.i

for.inc.5.i.for.inc.6.i_crit_edge:                ; preds = %for.inc.5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.6.i

if.then26.6.i:                                    ; preds = %for.inc.5.i
  %arrayidx23.6.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 6
  %75 = ptrtoint ptr %arrayidx23.6.i to i32
  call void @__asan_load1_noabort(i32 %75)
  %76 = load i8, ptr %arrayidx23.6.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %76)
  %tobool30.not.6.i = icmp eq i8 %76, 0
  br i1 %tobool30.not.6.i, label %if.then26.6.i.for.inc.6.i_crit_edge, label %if.then31.6.i

if.then26.6.i.for.inc.6.i_crit_edge:              ; preds = %if.then26.6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.6.i

if.then31.6.i:                                    ; preds = %if.then26.6.i
  %enabled34.6.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 6, i32 1
  %77 = ptrtoint ptr %enabled34.6.i to i32
  call void @__asan_load1_noabort(i32 %77)
  %78 = load i8, ptr %enabled34.6.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %78)
  %tobool35.not.6.i = icmp eq i8 %78, 0
  br i1 %tobool35.not.6.i, label %if.then31.6.i.for.inc.6.i_crit_edge, label %if.then36.6.i

if.then31.6.i.for.inc.6.i_crit_edge:              ; preds = %if.then31.6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.6.i

if.then36.6.i:                                    ; preds = %if.then31.6.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.6.i = or i32 %74, %feature_mask.1.5.i
  %79 = ptrtoint ptr %enabled34.6.i to i32
  call void @__asan_store1_noabort(i32 %79)
  store i8 0, ptr %enabled34.6.i, align 1
  br label %for.inc.6.i

for.inc.6.i:                                      ; preds = %if.then36.6.i, %if.then31.6.i.for.inc.6.i_crit_edge, %if.then26.6.i.for.inc.6.i_crit_edge, %for.inc.5.i.for.inc.6.i_crit_edge
  %feature_mask.1.6.i = phi i32 [ %or.6.i, %if.then36.6.i ], [ %feature_mask.1.5.i, %if.then31.6.i.for.inc.6.i_crit_edge ], [ %feature_mask.1.5.i, %if.then26.6.i.for.inc.6.i_crit_edge ], [ %feature_mask.1.5.i, %for.inc.5.i.for.inc.6.i_crit_edge ]
  %smu_feature_bitmap24.7.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 7, i32 3
  %80 = ptrtoint ptr %smu_feature_bitmap24.7.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %smu_feature_bitmap24.7.i, align 4
  %and.7.i = and i32 %81, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.7.i)
  %tobool25.not.7.i = icmp eq i32 %and.7.i, 0
  br i1 %tobool25.not.7.i, label %for.inc.6.i.for.inc.7.i_crit_edge, label %if.then26.7.i

for.inc.6.i.for.inc.7.i_crit_edge:                ; preds = %for.inc.6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.7.i

if.then26.7.i:                                    ; preds = %for.inc.6.i
  %arrayidx23.7.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 7
  %82 = ptrtoint ptr %arrayidx23.7.i to i32
  call void @__asan_load1_noabort(i32 %82)
  %83 = load i8, ptr %arrayidx23.7.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %83)
  %tobool30.not.7.i = icmp eq i8 %83, 0
  br i1 %tobool30.not.7.i, label %if.then26.7.i.for.inc.7.i_crit_edge, label %if.then31.7.i

if.then26.7.i.for.inc.7.i_crit_edge:              ; preds = %if.then26.7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.7.i

if.then31.7.i:                                    ; preds = %if.then26.7.i
  %enabled34.7.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 7, i32 1
  %84 = ptrtoint ptr %enabled34.7.i to i32
  call void @__asan_load1_noabort(i32 %84)
  %85 = load i8, ptr %enabled34.7.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %85)
  %tobool35.not.7.i = icmp eq i8 %85, 0
  br i1 %tobool35.not.7.i, label %if.then31.7.i.for.inc.7.i_crit_edge, label %if.then36.7.i

if.then31.7.i.for.inc.7.i_crit_edge:              ; preds = %if.then31.7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.7.i

if.then36.7.i:                                    ; preds = %if.then31.7.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.7.i = or i32 %81, %feature_mask.1.6.i
  %86 = ptrtoint ptr %enabled34.7.i to i32
  call void @__asan_store1_noabort(i32 %86)
  store i8 0, ptr %enabled34.7.i, align 1
  br label %for.inc.7.i

for.inc.7.i:                                      ; preds = %if.then36.7.i, %if.then31.7.i.for.inc.7.i_crit_edge, %if.then26.7.i.for.inc.7.i_crit_edge, %for.inc.6.i.for.inc.7.i_crit_edge
  %feature_mask.1.7.i = phi i32 [ %or.7.i, %if.then36.7.i ], [ %feature_mask.1.6.i, %if.then31.7.i.for.inc.7.i_crit_edge ], [ %feature_mask.1.6.i, %if.then26.7.i.for.inc.7.i_crit_edge ], [ %feature_mask.1.6.i, %for.inc.6.i.for.inc.7.i_crit_edge ]
  %smu_feature_bitmap24.8.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 8, i32 3
  %87 = ptrtoint ptr %smu_feature_bitmap24.8.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %smu_feature_bitmap24.8.i, align 4
  %and.8.i = and i32 %88, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.8.i)
  %tobool25.not.8.i = icmp eq i32 %and.8.i, 0
  br i1 %tobool25.not.8.i, label %for.inc.7.i.for.inc.8.i_crit_edge, label %if.then26.8.i

for.inc.7.i.for.inc.8.i_crit_edge:                ; preds = %for.inc.7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.8.i

if.then26.8.i:                                    ; preds = %for.inc.7.i
  %arrayidx23.8.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 8
  %89 = ptrtoint ptr %arrayidx23.8.i to i32
  call void @__asan_load1_noabort(i32 %89)
  %90 = load i8, ptr %arrayidx23.8.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %90)
  %tobool30.not.8.i = icmp eq i8 %90, 0
  br i1 %tobool30.not.8.i, label %if.then26.8.i.for.inc.8.i_crit_edge, label %if.then31.8.i

if.then26.8.i.for.inc.8.i_crit_edge:              ; preds = %if.then26.8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.8.i

if.then31.8.i:                                    ; preds = %if.then26.8.i
  %enabled34.8.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 8, i32 1
  %91 = ptrtoint ptr %enabled34.8.i to i32
  call void @__asan_load1_noabort(i32 %91)
  %92 = load i8, ptr %enabled34.8.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %92)
  %tobool35.not.8.i = icmp eq i8 %92, 0
  br i1 %tobool35.not.8.i, label %if.then31.8.i.for.inc.8.i_crit_edge, label %if.then36.8.i

if.then31.8.i.for.inc.8.i_crit_edge:              ; preds = %if.then31.8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.8.i

if.then36.8.i:                                    ; preds = %if.then31.8.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.8.i = or i32 %88, %feature_mask.1.7.i
  %93 = ptrtoint ptr %enabled34.8.i to i32
  call void @__asan_store1_noabort(i32 %93)
  store i8 0, ptr %enabled34.8.i, align 1
  br label %for.inc.8.i

for.inc.8.i:                                      ; preds = %if.then36.8.i, %if.then31.8.i.for.inc.8.i_crit_edge, %if.then26.8.i.for.inc.8.i_crit_edge, %for.inc.7.i.for.inc.8.i_crit_edge
  %feature_mask.1.8.i = phi i32 [ %or.8.i, %if.then36.8.i ], [ %feature_mask.1.7.i, %if.then31.8.i.for.inc.8.i_crit_edge ], [ %feature_mask.1.7.i, %if.then26.8.i.for.inc.8.i_crit_edge ], [ %feature_mask.1.7.i, %for.inc.7.i.for.inc.8.i_crit_edge ]
  %smu_feature_bitmap24.9.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 9, i32 3
  %94 = ptrtoint ptr %smu_feature_bitmap24.9.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %smu_feature_bitmap24.9.i, align 4
  %and.9.i = and i32 %95, 783
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.9.i)
  %tobool25.not.9.i = icmp eq i32 %and.9.i, 0
  br i1 %tobool25.not.9.i, label %for.inc.8.i.for.inc.9.i_crit_edge, label %if.then26.9.i

for.inc.8.i.for.inc.9.i_crit_edge:                ; preds = %for.inc.8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.9.i

if.then26.9.i:                                    ; preds = %for.inc.8.i
  %arrayidx23.9.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 9
  %96 = ptrtoint ptr %arrayidx23.9.i to i32
  call void @__asan_load1_noabort(i32 %96)
  %97 = load i8, ptr %arrayidx23.9.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %97)
  %tobool30.not.9.i = icmp eq i8 %97, 0
  br i1 %tobool30.not.9.i, label %if.then26.9.i.for.inc.9.i_crit_edge, label %if.then31.9.i

if.then26.9.i.for.inc.9.i_crit_edge:              ; preds = %if.then26.9.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.9.i

if.then31.9.i:                                    ; preds = %if.then26.9.i
  %enabled34.9.i = getelementptr %struct.vega10_hwmgr, ptr %25, i32 0, i32 48, i32 9, i32 1
  %98 = ptrtoint ptr %enabled34.9.i to i32
  call void @__asan_load1_noabort(i32 %98)
  %99 = load i8, ptr %enabled34.9.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %99)
  %tobool35.not.9.i = icmp eq i8 %99, 0
  br i1 %tobool35.not.9.i, label %if.then31.9.i.for.inc.9.i_crit_edge, label %if.then36.9.i

if.then31.9.i.for.inc.9.i_crit_edge:              ; preds = %if.then31.9.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.9.i

if.then36.9.i:                                    ; preds = %if.then31.9.i
  call void @__sanitizer_cov_trace_pc() #15
  %or.9.i = or i32 %95, %feature_mask.1.8.i
  %100 = ptrtoint ptr %enabled34.9.i to i32
  call void @__asan_store1_noabort(i32 %100)
  store i8 0, ptr %enabled34.9.i, align 1
  br label %for.inc.9.i

for.inc.9.i:                                      ; preds = %if.then36.9.i, %if.then31.9.i.for.inc.9.i_crit_edge, %if.then26.9.i.for.inc.9.i_crit_edge, %for.inc.8.i.for.inc.9.i_crit_edge
  %feature_mask.1.9.i = phi i32 [ %or.9.i, %if.then36.9.i ], [ %feature_mask.1.8.i, %if.then31.9.i.for.inc.9.i_crit_edge ], [ %feature_mask.1.8.i, %if.then26.9.i.for.inc.9.i_crit_edge ], [ %feature_mask.1.8.i, %for.inc.8.i.for.inc.9.i_crit_edge ]
  %call46.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %feature_mask.1.9.i) #13
  br label %do.end62

if.then50:                                        ; preds = %do.end.i151, %if.then7.i.if.then50_crit_edge
  %call51 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_dpm_tasks._rs.279, ptr noundef nonnull @__func__.vega10_disable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call51)
  %tobool52.not = icmp eq i32 %call51, 0
  br i1 %tobool52.not, label %if.then50.do.end62_crit_edge, label %do.end56

if.then50.do.end62_crit_edge:                     ; preds = %if.then50
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end62

do.end56:                                         ; preds = %if.then50
  call void @__sanitizer_cov_trace_pc() #15
  %call58 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.282) #16
  br label %do.end62

do.end62:                                         ; preds = %do.end56, %if.then50.do.end62_crit_edge, %for.inc.9.i, %do.end46.do.end62_crit_edge
  %result.3 = phi i32 [ -22, %do.end56 ], [ -22, %if.then50.do.end62_crit_edge ], [ %result.2, %for.inc.9.i ], [ %result.2, %do.end46.do.end62_crit_edge ]
  %101 = ptrtoint ptr %backend.i136 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %backend.i136, align 4
  %arrayidx.i156 = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 11
  %103 = ptrtoint ptr %arrayidx.i156 to i32
  call void @__asan_load1_noabort(i32 %103)
  %104 = load i8, ptr %arrayidx.i156, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %104)
  %tobool.not.i157 = icmp eq i8 %104, 0
  br i1 %tobool.not.i157, label %do.end62.if.end15.i_crit_edge, label %do.body.i161

do.end62.if.end15.i_crit_edge:                    ; preds = %do.end62
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15.i

do.body.i161:                                     ; preds = %do.end62
  %smu_feature_bitmap.i158 = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 11, i32 3
  %105 = ptrtoint ptr %smu_feature_bitmap.i158 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %smu_feature_bitmap.i158, align 4
  %call.i159 = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %106) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i159)
  %tobool3.not.i160 = icmp eq i32 %call.i159, 0
  br i1 %tobool3.not.i160, label %do.end12.i, label %if.then4.i

if.then4.i:                                       ; preds = %do.body.i161
  %call5.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_deep_sleep_master_switch._rs, ptr noundef nonnull @__func__.vega10_disable_deep_sleep_master_switch) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i)
  %tobool6.not.i162 = icmp eq i32 %call5.i, 0
  br i1 %tobool6.not.i162, label %if.then4.i.if.then66_crit_edge, label %if.then4.i.if.then66.sink.split_crit_edge

if.then4.i.if.then66.sink.split_crit_edge:        ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then66.sink.split

if.then4.i.if.then66_crit_edge:                   ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then66

do.end12.i:                                       ; preds = %do.body.i161
  call void @__sanitizer_cov_trace_pc() #15
  %enabled.i164 = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 11, i32 1
  %107 = ptrtoint ptr %enabled.i164 to i32
  call void @__asan_store1_noabort(i32 %107)
  store i8 0, ptr %enabled.i164, align 1
  br label %if.end15.i

if.end15.i:                                       ; preds = %do.end12.i, %do.end62.if.end15.i_crit_edge
  %arrayidx17.i = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 12
  %108 = ptrtoint ptr %arrayidx17.i to i32
  call void @__asan_load1_noabort(i32 %108)
  %109 = load i8, ptr %arrayidx17.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %109)
  %tobool19.not.i = icmp eq i8 %109, 0
  br i1 %tobool19.not.i, label %if.end15.i.if.end43.i_crit_edge, label %do.body21.i

if.end15.i.if.end43.i_crit_edge:                  ; preds = %if.end15.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end43.i

do.body21.i:                                      ; preds = %if.end15.i
  %smu_feature_bitmap24.i165 = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 12, i32 3
  %110 = ptrtoint ptr %smu_feature_bitmap24.i165 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %smu_feature_bitmap24.i165, align 4
  %call25.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %111) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25.i)
  %tobool26.not.i = icmp eq i32 %call25.i, 0
  br i1 %tobool26.not.i, label %do.end39.i, label %if.then27.i

if.then27.i:                                      ; preds = %do.body21.i
  %call28.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_deep_sleep_master_switch._rs.302, ptr noundef nonnull @__func__.vega10_disable_deep_sleep_master_switch) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28.i)
  %tobool29.not.i = icmp eq i32 %call28.i, 0
  br i1 %tobool29.not.i, label %if.then27.i.if.then66_crit_edge, label %if.then27.i.if.then66.sink.split_crit_edge

if.then27.i.if.then66.sink.split_crit_edge:       ; preds = %if.then27.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then66.sink.split

if.then27.i.if.then66_crit_edge:                  ; preds = %if.then27.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then66

do.end39.i:                                       ; preds = %do.body21.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled42.i = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 12, i32 1
  %112 = ptrtoint ptr %enabled42.i to i32
  call void @__asan_store1_noabort(i32 %112)
  store i8 0, ptr %enabled42.i, align 1
  br label %if.end43.i

if.end43.i:                                       ; preds = %do.end39.i, %if.end15.i.if.end43.i_crit_edge
  %arrayidx45.i = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 13
  %113 = ptrtoint ptr %arrayidx45.i to i32
  call void @__asan_load1_noabort(i32 %113)
  %114 = load i8, ptr %arrayidx45.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %114)
  %tobool47.not.i = icmp eq i8 %114, 0
  br i1 %tobool47.not.i, label %if.end43.i.if.end71.i_crit_edge, label %do.body49.i

if.end43.i.if.end71.i_crit_edge:                  ; preds = %if.end43.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end71.i

do.body49.i:                                      ; preds = %if.end43.i
  %smu_feature_bitmap52.i = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 13, i32 3
  %115 = ptrtoint ptr %smu_feature_bitmap52.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %smu_feature_bitmap52.i, align 4
  %call53.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %116) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call53.i)
  %tobool54.not.i = icmp eq i32 %call53.i, 0
  br i1 %tobool54.not.i, label %do.end67.i, label %if.then55.i

if.then55.i:                                      ; preds = %do.body49.i
  %call56.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_deep_sleep_master_switch._rs.306, ptr noundef nonnull @__func__.vega10_disable_deep_sleep_master_switch) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call56.i)
  %tobool57.not.i = icmp eq i32 %call56.i, 0
  br i1 %tobool57.not.i, label %if.then55.i.if.then66_crit_edge, label %if.then55.i.if.then66.sink.split_crit_edge

if.then55.i.if.then66.sink.split_crit_edge:       ; preds = %if.then55.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then66.sink.split

if.then55.i.if.then66_crit_edge:                  ; preds = %if.then55.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then66

do.end67.i:                                       ; preds = %do.body49.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled70.i = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 13, i32 1
  %117 = ptrtoint ptr %enabled70.i to i32
  call void @__asan_store1_noabort(i32 %117)
  store i8 0, ptr %enabled70.i, align 1
  br label %if.end71.i

if.end71.i:                                       ; preds = %do.end67.i, %if.end43.i.if.end71.i_crit_edge
  %arrayidx73.i = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 19
  %118 = ptrtoint ptr %arrayidx73.i to i32
  call void @__asan_load1_noabort(i32 %118)
  %119 = load i8, ptr %arrayidx73.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %119)
  %tobool75.not.i = icmp eq i8 %119, 0
  br i1 %tobool75.not.i, label %if.end71.i.do.end78_crit_edge, label %do.body77.i

if.end71.i.do.end78_crit_edge:                    ; preds = %if.end71.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end78

do.body77.i:                                      ; preds = %if.end71.i
  %smu_feature_bitmap80.i = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 19, i32 3
  %120 = ptrtoint ptr %smu_feature_bitmap80.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %smu_feature_bitmap80.i, align 4
  %call81.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %121) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call81.i)
  %tobool82.not.i = icmp eq i32 %call81.i, 0
  br i1 %tobool82.not.i, label %do.end95.i, label %if.then83.i

if.then83.i:                                      ; preds = %do.body77.i
  %call84.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_deep_sleep_master_switch._rs.310, ptr noundef nonnull @__func__.vega10_disable_deep_sleep_master_switch) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call84.i)
  %tobool85.not.i = icmp eq i32 %call84.i, 0
  br i1 %tobool85.not.i, label %if.then83.i.if.then66_crit_edge, label %if.then83.i.if.then66.sink.split_crit_edge

if.then83.i.if.then66.sink.split_crit_edge:       ; preds = %if.then83.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then66.sink.split

if.then83.i.if.then66_crit_edge:                  ; preds = %if.then83.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then66

do.end95.i:                                       ; preds = %do.body77.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled98.i = getelementptr %struct.vega10_hwmgr, ptr %102, i32 0, i32 48, i32 19, i32 1
  %122 = ptrtoint ptr %enabled98.i to i32
  call void @__asan_store1_noabort(i32 %122)
  store i8 0, ptr %enabled98.i, align 1
  br label %do.end78

if.then66.sink.split:                             ; preds = %if.then83.i.if.then66.sink.split_crit_edge, %if.then55.i.if.then66.sink.split_crit_edge, %if.then27.i.if.then66.sink.split_crit_edge, %if.then4.i.if.then66.sink.split_crit_edge
  %.str.301.sink = phi ptr [ @.str.301, %if.then4.i.if.then66.sink.split_crit_edge ], [ @.str.305, %if.then27.i.if.then66.sink.split_crit_edge ], [ @.str.309, %if.then55.i.if.then66.sink.split_crit_edge ], [ @.str.313, %if.then83.i.if.then66.sink.split_crit_edge ]
  %call9.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.301.sink) #16
  br label %if.then66

if.then66:                                        ; preds = %if.then66.sink.split, %if.then83.i.if.then66_crit_edge, %if.then55.i.if.then66_crit_edge, %if.then27.i.if.then66_crit_edge, %if.then4.i.if.then66_crit_edge
  %call67 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_dpm_tasks._rs.283, ptr noundef nonnull @__func__.vega10_disable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call67)
  %tobool68.not = icmp eq i32 %call67, 0
  br i1 %tobool68.not, label %if.then66.do.end78_crit_edge, label %do.end72

if.then66.do.end78_crit_edge:                     ; preds = %if.then66
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end78

do.end72:                                         ; preds = %if.then66
  call void @__sanitizer_cov_trace_pc() #15
  %call74 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.286) #16
  br label %do.end78

do.end78:                                         ; preds = %do.end72, %if.then66.do.end78_crit_edge, %do.end95.i, %if.end71.i.do.end78_crit_edge
  %result.4 = phi i32 [ -22, %do.end72 ], [ -22, %if.then66.do.end78_crit_edge ], [ %result.3, %if.end71.i.do.end78_crit_edge ], [ %result.3, %do.end95.i ]
  %123 = ptrtoint ptr %backend.i136 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %backend.i136, align 4
  %ulv_support.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %124, i32 0, i32 2, i32 48
  %125 = ptrtoint ptr %ulv_support.i to i32
  call void @__asan_load1_noabort(i32 %125)
  %126 = load i8, ptr %ulv_support.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %126)
  %tobool.not.i168 = icmp eq i8 %126, 0
  br i1 %tobool.not.i168, label %do.end78.do.end94_crit_edge, label %do.body.i172

do.end78.do.end94_crit_edge:                      ; preds = %do.end78
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end94

do.body.i172:                                     ; preds = %do.end78
  %smu_feature_bitmap.i169 = getelementptr %struct.vega10_hwmgr, ptr %124, i32 0, i32 48, i32 6, i32 3
  %127 = ptrtoint ptr %smu_feature_bitmap.i169 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %smu_feature_bitmap.i169, align 4
  %call.i170 = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %128) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i170)
  %tobool1.not.i171 = icmp eq i32 %call.i170, 0
  br i1 %tobool1.not.i171, label %do.end10.i, label %if.then2.i

if.then2.i:                                       ; preds = %do.body.i172
  %call3.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_ulv._rs, ptr noundef nonnull @__func__.vega10_disable_ulv) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i)
  %tobool4.not.i = icmp eq i32 %call3.i, 0
  br i1 %tobool4.not.i, label %if.then2.i.if.then82_crit_edge, label %do.end.i173

if.then2.i.if.then82_crit_edge:                   ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then82

do.end.i173:                                      ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #15
  %call7.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.314) #16
  br label %if.then82

do.end10.i:                                       ; preds = %do.body.i172
  call void @__sanitizer_cov_trace_pc() #15
  %enabled.i174 = getelementptr %struct.vega10_hwmgr, ptr %124, i32 0, i32 48, i32 6, i32 1
  %129 = ptrtoint ptr %enabled.i174 to i32
  call void @__asan_store1_noabort(i32 %129)
  store i8 0, ptr %enabled.i174, align 1
  br label %do.end94

if.then82:                                        ; preds = %do.end.i173, %if.then2.i.if.then82_crit_edge
  %call83 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_dpm_tasks._rs.287, ptr noundef nonnull @__func__.vega10_disable_dpm_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call83)
  %tobool84.not = icmp eq i32 %call83, 0
  br i1 %tobool84.not, label %if.then82.do.end94_crit_edge, label %do.end88

if.then82.do.end94_crit_edge:                     ; preds = %if.then82
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end94

do.end88:                                         ; preds = %if.then82
  call void @__sanitizer_cov_trace_pc() #15
  %call90 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.290) #16
  br label %do.end94

do.end94:                                         ; preds = %do.end88, %if.then82.do.end94_crit_edge, %do.end10.i, %do.end78.do.end94_crit_edge
  %result.5 = phi i32 [ -22, %do.end88 ], [ -22, %if.then82.do.end94_crit_edge ], [ %result.4, %do.end10.i ], [ %result.4, %do.end78.do.end94_crit_edge ]
  %130 = ptrtoint ptr %backend.i136 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %backend.i136, align 4
  %arrayidx.i177 = getelementptr %struct.vega10_hwmgr, ptr %131, i32 0, i32 48, i32 28
  %132 = ptrtoint ptr %arrayidx.i177 to i32
  call void @__asan_load1_noabort(i32 %132)
  %133 = load i8, ptr %arrayidx.i177, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %133)
  %tobool.not.i178 = icmp eq i8 %133, 0
  br i1 %tobool.not.i178, label %do.end94.vega10_acg_disable.exit_crit_edge, label %land.lhs.true.i

do.end94.vega10_acg_disable.exit_crit_edge:       ; preds = %do.end94
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_acg_disable.exit

land.lhs.true.i:                                  ; preds = %do.end94
  %enabled.i179 = getelementptr %struct.vega10_hwmgr, ptr %131, i32 0, i32 48, i32 28, i32 1
  %134 = ptrtoint ptr %enabled.i179 to i32
  call void @__asan_load1_noabort(i32 %134)
  %135 = load i8, ptr %enabled.i179, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %135)
  %tobool3.not.i180 = icmp eq i8 %135, 0
  br i1 %tobool3.not.i180, label %land.lhs.true.i.vega10_acg_disable.exit_crit_edge, label %if.then.i184

land.lhs.true.i.vega10_acg_disable.exit_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_acg_disable.exit

if.then.i184:                                     ; preds = %land.lhs.true.i
  %smu_feature_bitmap.i181 = getelementptr %struct.vega10_hwmgr, ptr %131, i32 0, i32 48, i32 28, i32 3
  %136 = ptrtoint ptr %smu_feature_bitmap.i181 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %smu_feature_bitmap.i181, align 4
  %call.i182 = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %137) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i182)
  %tobool6.not.i183 = icmp eq i32 %call.i182, 0
  br i1 %tobool6.not.i183, label %if.then7.i185, label %if.then.i184.vega10_acg_disable.exit_crit_edge

if.then.i184.vega10_acg_disable.exit_crit_edge:   ; preds = %if.then.i184
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_acg_disable.exit

if.then7.i185:                                    ; preds = %if.then.i184
  call void @__sanitizer_cov_trace_pc() #15
  %138 = ptrtoint ptr %enabled.i179 to i32
  call void @__asan_store1_noabort(i32 %138)
  store i8 0, ptr %enabled.i179, align 1
  br label %vega10_acg_disable.exit

vega10_acg_disable.exit:                          ; preds = %if.then7.i185, %if.then.i184.vega10_acg_disable.exit_crit_edge, %land.lhs.true.i.vega10_acg_disable.exit_crit_edge, %do.end94.vega10_acg_disable.exit_crit_edge
  %139 = ptrtoint ptr %backend.i136 to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %backend.i136, align 4
  %arrayidx.i187 = getelementptr %struct.vega10_hwmgr, ptr %140, i32 0, i32 48, i32 29
  %141 = ptrtoint ptr %arrayidx.i187 to i32
  call void @__asan_load1_noabort(i32 %141)
  %142 = load i8, ptr %arrayidx.i187, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %142)
  %tobool.not.i188 = icmp eq i8 %142, 0
  br i1 %tobool.not.i188, label %vega10_acg_disable.exit.cleanup_crit_edge, label %if.then.i191

vega10_acg_disable.exit.cleanup_crit_edge:        ; preds = %vega10_acg_disable.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then.i191:                                     ; preds = %vega10_acg_disable.exit
  %enabled.i189 = getelementptr %struct.vega10_hwmgr, ptr %140, i32 0, i32 48, i32 29, i32 1
  %143 = ptrtoint ptr %enabled.i189 to i32
  call void @__asan_load1_noabort(i32 %143)
  %144 = load i8, ptr %enabled.i189, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %144)
  %cmp.i190 = icmp eq i8 %144, 0
  br i1 %cmp.i190, label %do.end.i193, label %if.then.i191.do.body10.i_crit_edge

if.then.i191.do.body10.i_crit_edge:               ; preds = %if.then.i191
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body10.i

do.end.i193:                                      ; preds = %if.then.i191
  call void @__sanitizer_cov_trace_pc() #15
  %call.i192 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.86, ptr noundef nonnull @.str.89) #16
  br label %do.body10.i

do.body10.i:                                      ; preds = %do.end.i193, %if.then.i191.do.body10.i_crit_edge
  %smu_feature_bitmap.i194 = getelementptr %struct.vega10_hwmgr, ptr %140, i32 0, i32 48, i32 29, i32 3
  %145 = ptrtoint ptr %smu_feature_bitmap.i194 to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %smu_feature_bitmap.i194, align 4
  %call14.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %146) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.i)
  %tobool15.not.i = icmp eq i32 %call14.i, 0
  br i1 %tobool15.not.i, label %do.end28.i, label %if.then16.i

if.then16.i:                                      ; preds = %do.body10.i
  %call17.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_disable_PCC_limit_feature._rs, ptr noundef nonnull @.str.87) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17.i)
  %tobool18.not.i = icmp eq i32 %call17.i, 0
  br i1 %tobool18.not.i, label %if.then16.i.cleanup_crit_edge, label %do.end22.i195

if.then16.i.cleanup_crit_edge:                    ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end22.i195:                                    ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #15
  %call24.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.92) #16
  br label %cleanup

do.end28.i:                                       ; preds = %do.body10.i
  call void @__sanitizer_cov_trace_pc() #15
  %147 = ptrtoint ptr %enabled.i189 to i32
  call void @__asan_store1_noabort(i32 %147)
  store i8 0, ptr %enabled.i189, align 1
  br label %cleanup

cleanup:                                          ; preds = %do.end28.i, %do.end22.i195, %if.then16.i.cleanup_crit_edge, %vega10_acg_disable.exit.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ %result.5, %vega10_acg_disable.exit.cleanup_crit_edge ], [ %result.5, %if.then16.i.cleanup_crit_edge ], [ %result.5, %do.end22.i195 ], [ %result.5, %do.end28.i ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega10_patch_boot_state(ptr nocapture noundef readnone %hwmgr, ptr nocapture noundef readnone %hw_ps) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_get_pp_table_entry(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state) #0 align 64 {
cast_phw_vega10_power_state.exit:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 11
  %0 = ptrtoint ptr %hardware to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 538116871, ptr %hardware, align 4
  %call2 = tail call i32 @vega10_get_powerplay_table_entry(ptr noundef %hwmgr, i32 noundef %entry_index, ptr noundef %state, ptr noundef nonnull @vega10_get_pp_table_entry_callback_func) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end, label %cast_phw_vega10_power_state.exit.cleanup_crit_edge

cast_phw_vega10_power_state.exit.cleanup_crit_edge: ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %cast_phw_vega10_power_state.exit
  %disallowOnDC = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 4, i32 1
  %1 = ptrtoint ptr %disallowOnDC to i32
  call void @__asan_load1_noabort(i32 %1)
  %2 = load i8, ptr %disallowOnDC, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %2)
  %tobool3.not = icmp eq i8 %2, 0
  br i1 %tobool3.not, label %if.then4, label %if.end.if.end5_crit_edge

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end5

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %dc_compatible = getelementptr inbounds %struct.vega10_power_state, ptr %hardware, i32 0, i32 4
  %3 = ptrtoint ptr %dc_compatible to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 1, ptr %dc_compatible, align 2
  br label %if.end5

if.end5:                                          ; preds = %if.then4, %if.end.if.end5_crit_edge
  %uvd_clocks = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 10
  %4 = ptrtoint ptr %uvd_clocks to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %uvd_clocks, align 4
  %uvd_clks = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1
  %6 = ptrtoint ptr %uvd_clks to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %5, ptr %uvd_clks, align 4
  %DCLK = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 0, i32 10, i32 1
  %7 = ptrtoint ptr %DCLK to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %DCLK, align 4
  %dclk = getelementptr inbounds %struct.pp_power_state, ptr %state, i32 1, i32 1
  %9 = ptrtoint ptr %dclk to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %8, ptr %dclk, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %cast_phw_vega10_power_state.exit.cleanup_crit_edge
  ret i32 %call2
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_get_number_of_powerplay_table_entries(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vega10_power_gate_vce(ptr noundef %hwmgr, i1 noundef zeroext %bgate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %bgate to i8
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %vce_power_gated = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 45
  %2 = ptrtoint ptr %vce_power_gated to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 %frombool, ptr %vce_power_gated, align 1
  %lnot = xor i1 %bgate, true
  %frombool.i = zext i1 %lnot to i8
  %3 = load ptr, ptr %backend, align 4
  %arrayidx.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 5
  %4 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %arrayidx.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not.i = icmp eq i8 %5, 0
  br i1 %tobool.not.i, label %entry.vega10_enable_disable_vce_dpm.exit_crit_edge, label %do.body.i

entry.vega10_enable_disable_vce_dpm.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_enable_disable_vce_dpm.exit

do.body.i:                                        ; preds = %entry
  %smu_feature_bitmap.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 5, i32 3
  %6 = ptrtoint ptr %smu_feature_bitmap.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %smu_feature_bitmap.i, align 4
  %call.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext %lnot, i32 noundef %7) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool4.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool4.not.i, label %do.end13.i, label %if.then5.i

if.then5.i:                                       ; preds = %do.body.i
  %call6.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_disable_vce_dpm._rs, ptr noundef nonnull @__func__.vega10_enable_disable_vce_dpm) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6.i)
  %tobool7.not.i = icmp eq i32 %call6.i, 0
  br i1 %tobool7.not.i, label %if.then5.i.vega10_enable_disable_vce_dpm.exit_crit_edge, label %do.end.i

if.then5.i.vega10_enable_disable_vce_dpm.exit_crit_edge: ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_enable_disable_vce_dpm.exit

do.end.i:                                         ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #15
  %call10.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.3) #16
  br label %vega10_enable_disable_vce_dpm.exit

do.end13.i:                                       ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 5, i32 1
  %8 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %frombool.i, ptr %enabled.i, align 1
  br label %vega10_enable_disable_vce_dpm.exit

vega10_enable_disable_vce_dpm.exit:               ; preds = %do.end13.i, %do.end.i, %if.then5.i.vega10_enable_disable_vce_dpm.exit_crit_edge, %entry.vega10_enable_disable_vce_dpm.exit_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vega10_power_gate_uvd(ptr noundef %hwmgr, i1 noundef zeroext %bgate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %bgate to i8
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %uvd_power_gated = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 44
  %2 = ptrtoint ptr %uvd_power_gated to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 %frombool, ptr %uvd_power_gated, align 4
  %lnot = xor i1 %bgate, true
  %frombool.i = zext i1 %lnot to i8
  %3 = load ptr, ptr %backend, align 4
  %arrayidx.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 4
  %4 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %arrayidx.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not.i = icmp eq i8 %5, 0
  br i1 %tobool.not.i, label %entry.vega10_enable_disable_uvd_dpm.exit_crit_edge, label %do.body.i

entry.vega10_enable_disable_uvd_dpm.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_enable_disable_uvd_dpm.exit

do.body.i:                                        ; preds = %entry
  %smu_feature_bitmap.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 4, i32 3
  %6 = ptrtoint ptr %smu_feature_bitmap.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %smu_feature_bitmap.i, align 4
  %call.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext %lnot, i32 noundef %7) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool4.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool4.not.i, label %do.end13.i, label %if.then5.i

if.then5.i:                                       ; preds = %do.body.i
  %call6.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_enable_disable_uvd_dpm._rs, ptr noundef nonnull @__func__.vega10_enable_disable_uvd_dpm) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6.i)
  %tobool7.not.i = icmp eq i32 %call6.i, 0
  br i1 %tobool7.not.i, label %if.then5.i.vega10_enable_disable_uvd_dpm.exit_crit_edge, label %do.end.i

if.then5.i.vega10_enable_disable_uvd_dpm.exit_crit_edge: ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_enable_disable_uvd_dpm.exit

do.end.i:                                         ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #15
  %call10.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.320) #16
  br label %vega10_enable_disable_uvd_dpm.exit

do.end13.i:                                       ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #15
  %enabled.i = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 48, i32 4, i32 1
  %8 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %frombool.i, ptr %enabled.i, align 1
  br label %vega10_enable_disable_uvd_dpm.exit

vega10_enable_disable_uvd_dpm.exit:               ; preds = %do.end13.i, %do.end.i, %if.then5.i.vega10_enable_disable_uvd_dpm.exit_crit_edge, %entry.vega10_enable_disable_uvd_dpm.exit_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_dpm_get_mclk(ptr noundef readonly %hwmgr, i1 noundef zeroext %low) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %hwmgr, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %0 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %request_ps, align 4
  %cmp1 = icmp eq ptr %1, null
  br i1 %cmp1, label %if.end.cleanup_crit_edge, label %if.end3

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end3:                                          ; preds = %if.end
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %1, i32 0, i32 11
  %2 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i = icmp eq i32 %3, 538116871
  br i1 %cmp.i, label %if.end3.cast_phw_vega10_power_state.exit_crit_edge, label %if.then.i

if.end3.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %if.end3
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_phw_vega10_power_state.exit

cast_phw_vega10_power_state.exit:                 ; preds = %do.end.i, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, %if.end3.cast_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge ], [ %hardware, %if.end3.cast_phw_vega10_power_state.exit_crit_edge ]
  br i1 %low, label %cast_phw_vega10_power_state.exit.cleanup.sink.split_crit_edge, label %if.else

cast_phw_vega10_power_state.exit.cleanup.sink.split_crit_edge: ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split

if.else:                                          ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %4 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %5 to i32
  %sub = add nsw i32 %conv, -1
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %if.else, %cast_phw_vega10_power_state.exit.cleanup.sink.split_crit_edge
  %sub.sink = phi i32 [ %sub, %if.else ], [ 0, %cast_phw_vega10_power_state.exit.cleanup.sink.split_crit_edge ]
  %mem_clock7 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %sub.sink, i32 2
  %6 = ptrtoint ptr %mem_clock7 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mem_clock7, align 4
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ %7, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_dpm_get_sclk(ptr noundef readonly %hwmgr, i1 noundef zeroext %low) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %hwmgr, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %0 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %request_ps, align 4
  %cmp1 = icmp eq ptr %1, null
  br i1 %cmp1, label %if.end.cleanup_crit_edge, label %if.end3

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end3:                                          ; preds = %if.end
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %1, i32 0, i32 11
  %2 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i = icmp eq i32 %3, 538116871
  br i1 %cmp.i, label %if.end3.cast_phw_vega10_power_state.exit_crit_edge, label %if.then.i

if.end3.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %if.end3
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_phw_vega10_power_state.exit

cast_phw_vega10_power_state.exit:                 ; preds = %do.end.i, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, %if.end3.cast_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge ], [ %hardware, %if.end3.cast_phw_vega10_power_state.exit_crit_edge ]
  br i1 %low, label %cast_phw_vega10_power_state.exit.cleanup.sink.split_crit_edge, label %if.else

cast_phw_vega10_power_state.exit.cleanup.sink.split_crit_edge: ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split

if.else:                                          ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %4 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %5 to i32
  %sub = add nsw i32 %conv, -1
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %if.else, %cast_phw_vega10_power_state.exit.cleanup.sink.split_crit_edge
  %sub.sink = phi i32 [ %sub, %if.else ], [ 0, %cast_phw_vega10_power_state.exit.cleanup.sink.split_crit_edge ]
  %gfx_clock7 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %sub.sink, i32 1
  %6 = ptrtoint ptr %gfx_clock7 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %gfx_clock7, align 4
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ %7, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_set_power_state_tasks(ptr noundef %hwmgr, ptr nocapture noundef readonly %input) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pp_table1 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14
  %pnew_state.i = getelementptr inbounds %struct.phm_set_power_state_input, ptr %input, i32 0, i32 1
  %2 = ptrtoint ptr %pnew_state.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pnew_state.i, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %5)
  %cmp.i.i = icmp eq i32 %5, 538116871
  br i1 %cmp.i.i, label %entry.cast_const_phw_vega10_power_state.exit.i_crit_edge, label %if.then.i.i

entry.cast_const_phw_vega10_power_state.exit.i_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit.i

if.then.i.i:                                      ; preds = %entry
  %call.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i.cast_const_phw_vega10_power_state.exit.i_crit_edge, label %do.end.i.i

if.then.i.i.cast_const_phw_vega10_power_state.exit.i_crit_edge: ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit.i

do.end.i.i:                                       ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_const_phw_vega10_power_state.exit.i

cast_const_phw_vega10_power_state.exit.i:         ; preds = %do.end.i.i, %if.then.i.i.cast_const_phw_vega10_power_state.exit.i_crit_edge, %entry.cast_const_phw_vega10_power_state.exit.i_crit_edge
  %retval.0.i.i = phi ptr [ null, %do.end.i.i ], [ null, %if.then.i.i.cast_const_phw_vega10_power_state.exit.i_crit_edge ], [ %3, %entry.cast_const_phw_vega10_power_state.exit.i_crit_edge ]
  %gfx_table.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 1
  %performance_level_count.i = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i.i, i32 0, i32 3
  %6 = ptrtoint ptr %performance_level_count.i to i32
  call void @__asan_load2_noabort(i32 %6)
  %7 = load i16, ptr %performance_level_count.i, align 4
  %conv.i = zext i16 %7 to i32
  %sub.i = add nsw i32 %conv.i, -1
  %gfx_clock.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i.i, i32 0, i32 6, i32 %sub.i, i32 1
  %8 = ptrtoint ptr %gfx_clock.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %gfx_clock.i, align 4
  %mem_table.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2
  %mem_clock.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i.i, i32 0, i32 6, i32 %sub.i, i32 2
  %10 = ptrtoint ptr %mem_clock.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %mem_clock.i, align 4
  %12 = ptrtoint ptr %gfx_table.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %gfx_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %cmp3.not.i = icmp eq i32 %13, 0
  br i1 %cmp3.not.i, label %cast_const_phw_vega10_power_state.exit.i.if.then14.i_crit_edge, label %cast_const_phw_vega10_power_state.exit.i.for.body.i_crit_edge

cast_const_phw_vega10_power_state.exit.i.for.body.i_crit_edge: ; preds = %cast_const_phw_vega10_power_state.exit.i
  br label %for.body.i

cast_const_phw_vega10_power_state.exit.i.if.then14.i_crit_edge: ; preds = %cast_const_phw_vega10_power_state.exit.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then14.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %cast_const_phw_vega10_power_state.exit.i.for.body.i_crit_edge
  %i.04.i = phi i32 [ %inc.i, %for.inc.i.for.body.i_crit_edge ], [ 0, %cast_const_phw_vega10_power_state.exit.i.for.body.i_crit_edge ]
  %value.i = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %i.04.i, i32 1
  %14 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %value.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %9, i32 %15)
  %cmp9.i = icmp eq i32 %9, %15
  br i1 %cmp9.i, label %for.body.i.if.end29.i_crit_edge, label %for.inc.i

for.body.i.if.end29.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end29.i

for.inc.i:                                        ; preds = %for.body.i
  %inc.i = add nuw i32 %i.04.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %13
  br i1 %exitcond.not.i, label %if.then14.loopexit.i, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i

if.then14.loopexit.i:                             ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  %phi.bo.i = add i32 %13, -1
  br label %if.then14.i

if.then14.i:                                      ; preds = %if.then14.loopexit.i, %cast_const_phw_vega10_power_state.exit.i.if.then14.i_crit_edge
  %i.0.lcssa.i = phi i32 [ -1, %cast_const_phw_vega10_power_state.exit.i.if.then14.i_crit_edge ], [ %phi.bo.i, %if.then14.loopexit.i ]
  %value18.i = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %i.0.lcssa.i, i32 1
  %16 = ptrtoint ptr %value18.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %value18.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %9, i32 %17)
  %cmp19.i = icmp ugt i32 %9, %17
  br i1 %cmp19.i, label %if.then21.i, label %if.then14.i.if.end29.i_crit_edge

if.then14.i.if.end29.i_crit_edge:                 ; preds = %if.then14.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end29.i

if.then21.i:                                      ; preds = %if.then14.i
  call void @__sanitizer_cov_trace_pc() #15
  %need_update_dpm_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %18 = ptrtoint ptr %need_update_dpm_table.i to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %need_update_dpm_table.i, align 4
  %20 = or i8 %19, 1
  store i8 %20, ptr %need_update_dpm_table.i, align 4
  %21 = ptrtoint ptr %value18.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %9, ptr %value18.i, align 4
  br label %if.end29.i

if.end29.i:                                       ; preds = %if.then21.i, %if.then14.i.if.end29.i_crit_edge, %for.body.i.if.end29.i_crit_edge
  %22 = ptrtoint ptr %mem_table.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %mem_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %23)
  %cmp325.not.i = icmp eq i32 %23, 0
  br i1 %cmp325.not.i, label %if.end29.i.if.then48.i_crit_edge, label %if.end29.i.for.body34.i_crit_edge

if.end29.i.for.body34.i_crit_edge:                ; preds = %if.end29.i
  br label %for.body34.i

if.end29.i.if.then48.i_crit_edge:                 ; preds = %if.end29.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then48.i

for.body34.i:                                     ; preds = %for.inc42.i.for.body34.i_crit_edge, %if.end29.i.for.body34.i_crit_edge
  %i.16.i = phi i32 [ %inc43.i, %for.inc42.i.for.body34.i_crit_edge ], [ 0, %if.end29.i.for.body34.i_crit_edge ]
  %value37.i = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %i.16.i, i32 1
  %24 = ptrtoint ptr %value37.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %value37.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %25)
  %cmp38.i = icmp eq i32 %11, %25
  br i1 %cmp38.i, label %for.body34.i.if.end65.i_crit_edge, label %for.inc42.i

for.body34.i.if.end65.i_crit_edge:                ; preds = %for.body34.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end65.i

for.inc42.i:                                      ; preds = %for.body34.i
  %inc43.i = add nuw i32 %i.16.i, 1
  %exitcond8.not.i = icmp eq i32 %inc43.i, %23
  br i1 %exitcond8.not.i, label %if.then48.loopexit.i, label %for.inc42.i.for.body34.i_crit_edge

for.inc42.i.for.body34.i_crit_edge:               ; preds = %for.inc42.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body34.i

if.then48.loopexit.i:                             ; preds = %for.inc42.i
  call void @__sanitizer_cov_trace_pc() #15
  %phi.bo9.i = add i32 %23, -1
  br label %if.then48.i

if.then48.i:                                      ; preds = %if.then48.loopexit.i, %if.end29.i.if.then48.i_crit_edge
  %i.1.lcssa.i = phi i32 [ -1, %if.end29.i.if.then48.i_crit_edge ], [ %phi.bo9.i, %if.then48.loopexit.i ]
  %value52.i = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %i.1.lcssa.i, i32 1
  %26 = ptrtoint ptr %value52.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %value52.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %27)
  %cmp53.i = icmp ugt i32 %11, %27
  br i1 %cmp53.i, label %if.then55.i, label %if.then48.i.if.end65.i_crit_edge

if.then48.i.if.end65.i_crit_edge:                 ; preds = %if.then48.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end65.i

if.then55.i:                                      ; preds = %if.then48.i
  call void @__sanitizer_cov_trace_pc() #15
  %need_update_dpm_table56.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %28 = ptrtoint ptr %need_update_dpm_table56.i to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %need_update_dpm_table56.i, align 4
  %30 = or i8 %29, 2
  store i8 %30, ptr %need_update_dpm_table56.i, align 4
  %31 = ptrtoint ptr %value52.i to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %11, ptr %value52.i, align 4
  br label %if.end65.i

if.end65.i:                                       ; preds = %if.then55.i, %if.then48.i.if.end65.i_crit_edge, %for.body34.i.if.end65.i_crit_edge
  %num_existing_displays.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 23, i32 1
  %32 = ptrtoint ptr %num_existing_displays.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %num_existing_displays.i, align 4
  %display_config.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %34 = ptrtoint ptr %display_config.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %display_config.i, align 4
  %num_display.i = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %35, i32 0, i32 4
  %36 = ptrtoint ptr %num_display.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %num_display.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %33, i32 %37)
  %cmp66.not.i = icmp eq i32 %33, %37
  br i1 %cmp66.not.i, label %if.end65.i.vega10_find_dpm_states_clocks_in_dpm_table.exit_crit_edge, label %if.then68.i

if.end65.i.vega10_find_dpm_states_clocks_in_dpm_table.exit_crit_edge: ; preds = %if.end65.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_dpm_states_clocks_in_dpm_table.exit

if.then68.i:                                      ; preds = %if.end65.i
  call void @__sanitizer_cov_trace_pc() #15
  %need_update_dpm_table69.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %38 = ptrtoint ptr %need_update_dpm_table69.i to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %need_update_dpm_table69.i, align 4
  %40 = or i8 %39, 8
  store i8 %40, ptr %need_update_dpm_table69.i, align 4
  br label %vega10_find_dpm_states_clocks_in_dpm_table.exit

vega10_find_dpm_states_clocks_in_dpm_table.exit:  ; preds = %if.then68.i, %if.end65.i.vega10_find_dpm_states_clocks_in_dpm_table.exit_crit_edge
  %41 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %backend, align 4
  %need_update_dpm_table.i104 = getelementptr inbounds %struct.vega10_hwmgr, ptr %42, i32 0, i32 17
  %43 = ptrtoint ptr %need_update_dpm_table.i104 to i32
  call void @__asan_load1_noabort(i32 %43)
  %44 = load i8, ptr %need_update_dpm_table.i104, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %44)
  %tobool.not.i = icmp eq i8 %44, 0
  br i1 %tobool.not.i, label %vega10_find_dpm_states_clocks_in_dpm_table.exit.do.end25_crit_edge, label %if.end.i

vega10_find_dpm_states_clocks_in_dpm_table.exit.do.end25_crit_edge: ; preds = %vega10_find_dpm_states_clocks_in_dpm_table.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end25

if.end.i:                                         ; preds = %vega10_find_dpm_states_clocks_in_dpm_table.exit
  %od_enabled.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %45 = ptrtoint ptr %od_enabled.i to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %od_enabled.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %46)
  %tobool2.not.i = icmp eq i8 %46, 0
  %47 = and i8 %44, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %47)
  %tobool4.not.i = icmp eq i8 %47, 0
  %or.cond.i = select i1 %tobool2.not.i, i1 true, i1 %tobool4.not.i
  br i1 %or.cond.i, label %if.end.i.if.end10.i_crit_edge, label %for.cond.preheader.i

if.end.i.if.end10.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end10.i

for.cond.preheader.i:                             ; preds = %if.end.i
  %gfx_table.i105 = getelementptr inbounds %struct.vega10_dpm_table, ptr %42, i32 0, i32 1
  %48 = ptrtoint ptr %gfx_table.i105 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %gfx_table.i105, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %49)
  %cmp1.not.i = icmp eq i32 %49, 0
  br i1 %cmp1.not.i, label %for.cond.preheader.i.if.end10thread-pre-split.i_crit_edge, label %for.cond.preheader.i.for.body.i108_crit_edge

for.cond.preheader.i.for.body.i108_crit_edge:     ; preds = %for.cond.preheader.i
  br label %for.body.i108

for.cond.preheader.i.if.end10thread-pre-split.i_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end10thread-pre-split.i

for.body.i108:                                    ; preds = %for.body.i108.for.body.i108_crit_edge, %for.cond.preheader.i.for.body.i108_crit_edge
  %count.02.i = phi i32 [ %inc.i107, %for.body.i108.for.body.i108_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i108_crit_edge ]
  %arrayidx.i = getelementptr %struct.vega10_hwmgr, ptr %42, i32 0, i32 15, i32 0, i32 1, i32 %count.02.i
  %50 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx.i, align 4
  %value.i106 = getelementptr %struct.vega10_dpm_table, ptr %42, i32 0, i32 1, i32 2, i32 %count.02.i, i32 1
  %52 = ptrtoint ptr %value.i106 to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 %51, ptr %value.i106, align 4
  %inc.i107 = add nuw i32 %count.02.i, 1
  %53 = ptrtoint ptr %gfx_table.i105 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %gfx_table.i105, align 4
  %cmp.i = icmp ult i32 %inc.i107, %54
  br i1 %cmp.i, label %for.body.i108.for.body.i108_crit_edge, label %for.body.i108.if.end10thread-pre-split.i_crit_edge

for.body.i108.if.end10thread-pre-split.i_crit_edge: ; preds = %for.body.i108
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end10thread-pre-split.i

for.body.i108.for.body.i108_crit_edge:            ; preds = %for.body.i108
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i108

if.end10thread-pre-split.i:                       ; preds = %for.body.i108.if.end10thread-pre-split.i_crit_edge, %for.cond.preheader.i.if.end10thread-pre-split.i_crit_edge
  %55 = ptrtoint ptr %od_enabled.i to i32
  call void @__asan_load1_noabort(i32 %55)
  %.pr.i = load i8, ptr %od_enabled.i, align 4
  br label %if.end10.i

if.end10.i:                                       ; preds = %if.end10thread-pre-split.i, %if.end.i.if.end10.i_crit_edge
  %56 = phi i8 [ %.pr.i, %if.end10thread-pre-split.i ], [ %46, %if.end.i.if.end10.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %56)
  %tobool12.not.i = icmp eq i8 %56, 0
  br i1 %tobool12.not.i, label %if.end10.i.if.end35.i_crit_edge, label %land.lhs.true14.i

if.end10.i.if.end35.i_crit_edge:                  ; preds = %if.end10.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35.i

land.lhs.true14.i:                                ; preds = %if.end10.i
  %57 = ptrtoint ptr %need_update_dpm_table.i104 to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %need_update_dpm_table.i104, align 4
  %59 = and i8 %58, 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %59)
  %tobool18.not.i = icmp eq i8 %59, 0
  br i1 %tobool18.not.i, label %land.lhs.true14.i.if.end35.i_crit_edge, label %for.cond20.preheader.i

land.lhs.true14.i.if.end35.i_crit_edge:           ; preds = %land.lhs.true14.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35.i

for.cond20.preheader.i:                           ; preds = %land.lhs.true14.i
  %mem_table.i109 = getelementptr inbounds %struct.vega10_dpm_table, ptr %42, i32 0, i32 2
  %60 = ptrtoint ptr %mem_table.i109 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %mem_table.i109, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %61)
  %cmp223.not.i = icmp eq i32 %61, 0
  br i1 %cmp223.not.i, label %for.cond20.preheader.i.if.end35.i_crit_edge, label %for.cond20.preheader.i.for.body24.i_crit_edge

for.cond20.preheader.i.for.body24.i_crit_edge:    ; preds = %for.cond20.preheader.i
  br label %for.body24.i

for.cond20.preheader.i.if.end35.i_crit_edge:      ; preds = %for.cond20.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35.i

for.body24.i:                                     ; preds = %for.body24.i.for.body24.i_crit_edge, %for.cond20.preheader.i.for.body24.i_crit_edge
  %count.14.i = phi i32 [ %inc33.i, %for.body24.i.for.body24.i_crit_edge ], [ 0, %for.cond20.preheader.i.for.body24.i_crit_edge ]
  %arrayidx26.i = getelementptr %struct.vega10_hwmgr, ptr %42, i32 0, i32 15, i32 1, i32 1, i32 %count.14.i
  %62 = ptrtoint ptr %arrayidx26.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx26.i, align 4
  %value31.i = getelementptr %struct.vega10_dpm_table, ptr %42, i32 0, i32 2, i32 2, i32 %count.14.i, i32 1
  %64 = ptrtoint ptr %value31.i to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 %63, ptr %value31.i, align 4
  %inc33.i = add nuw i32 %count.14.i, 1
  %65 = ptrtoint ptr %mem_table.i109 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %mem_table.i109, align 4
  %cmp22.i = icmp ult i32 %inc33.i, %66
  br i1 %cmp22.i, label %for.body24.i.for.body24.i_crit_edge, label %for.body24.i.if.end35.i_crit_edge

for.body24.i.if.end35.i_crit_edge:                ; preds = %for.body24.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35.i

for.body24.i.for.body24.i_crit_edge:              ; preds = %for.body24.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body24.i

if.end35.i:                                       ; preds = %for.body24.i.if.end35.i_crit_edge, %for.cond20.preheader.i.if.end35.i_crit_edge, %land.lhs.true14.i.if.end35.i_crit_edge, %if.end10.i.if.end35.i_crit_edge
  %67 = ptrtoint ptr %need_update_dpm_table.i104 to i32
  call void @__asan_load1_noabort(i32 %67)
  %68 = load i8, ptr %need_update_dpm_table.i104, align 4
  %69 = and i8 %68, 37
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %69)
  %tobool39.not.i = icmp eq i8 %69, 0
  br i1 %tobool39.not.i, label %if.end35.i.if.end53.i_crit_edge, label %if.then40.i

if.end35.i.if.end53.i_crit_edge:                  ; preds = %if.end35.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end53.i

if.then40.i:                                      ; preds = %if.end35.i
  %call.i = tail call fastcc i32 @vega10_populate_all_graphic_levels(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %cmp41.i = icmp eq i32 %call.i, 0
  br i1 %cmp41.i, label %if.then40.i.if.end53.i_crit_edge, label %if.then43.i

if.then40.i.if.end53.i_crit_edge:                 ; preds = %if.then40.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end53.i

if.then43.i:                                      ; preds = %if.then40.i
  %call44.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_and_upload_sclk_mclk_dpm_levels._rs, ptr noundef nonnull @__func__.vega10_populate_and_upload_sclk_mclk_dpm_levels) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call44.i)
  %tobool45.not.i = icmp eq i32 %call44.i, 0
  br i1 %tobool45.not.i, label %if.then43.i.if.then13_crit_edge, label %if.then43.i.if.then13.sink.split_crit_edge

if.then43.i.if.then13.sink.split_crit_edge:       ; preds = %if.then43.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then13.sink.split

if.then43.i.if.then13_crit_edge:                  ; preds = %if.then43.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then13

if.end53.i:                                       ; preds = %if.then40.i.if.end53.i_crit_edge, %if.end35.i.if.end53.i_crit_edge
  %70 = ptrtoint ptr %need_update_dpm_table.i104 to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load i8, ptr %need_update_dpm_table.i104, align 4
  %72 = and i8 %71, 10
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %72)
  %tobool57.not.i = icmp eq i8 %72, 0
  br i1 %tobool57.not.i, label %if.end53.i.if.end76.i_crit_edge, label %if.then58.i

if.end53.i.if.end76.i_crit_edge:                  ; preds = %if.end53.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end76.i

if.then58.i:                                      ; preds = %if.end53.i
  %call59.i = tail call fastcc i32 @vega10_populate_all_memory_levels(ptr noundef %hwmgr) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call59.i)
  %cmp61.i = icmp eq i32 %call59.i, 0
  br i1 %cmp61.i, label %if.then58.i.if.end76.i_crit_edge, label %if.then63.i

if.then58.i.if.end76.i_crit_edge:                 ; preds = %if.then58.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end76.i

if.then63.i:                                      ; preds = %if.then58.i
  %call64.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_and_upload_sclk_mclk_dpm_levels._rs.338, ptr noundef nonnull @__func__.vega10_populate_and_upload_sclk_mclk_dpm_levels) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call64.i)
  %tobool65.not.i = icmp eq i32 %call64.i, 0
  br i1 %tobool65.not.i, label %if.then63.i.if.then13_crit_edge, label %if.then63.i.if.then13.sink.split_crit_edge

if.then63.i.if.then13.sink.split_crit_edge:       ; preds = %if.then63.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then13.sink.split

if.then63.i.if.then13_crit_edge:                  ; preds = %if.then63.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then13

if.end76.i:                                       ; preds = %if.then58.i.if.end76.i_crit_edge, %if.end53.i.if.end76.i_crit_edge
  %73 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %backend, align 4
  %75 = ptrtoint ptr %od_enabled.i to i32
  call void @__asan_load1_noabort(i32 %75)
  %76 = load i8, ptr %od_enabled.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %76)
  %tobool.not.i.i110 = icmp eq i8 %76, 0
  br i1 %tobool.not.i.i110, label %if.else.i.i, label %if.then.i.i111

if.then.i.i111:                                   ; preds = %if.end76.i
  call void @__sanitizer_cov_trace_pc() #15
  %vddc_lookup_table2.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %74, i32 0, i32 15, i32 3
  br label %if.end.i.i

if.else.i.i:                                      ; preds = %if.end76.i
  call void @__sanitizer_cov_trace_pc() #15
  %pptable.i.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %77 = ptrtoint ptr %pptable.i.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %pptable.i.i, align 4
  %vddc_lookup_table3.i.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %78, i32 0, i32 18
  %79 = ptrtoint ptr %vddc_lookup_table3.i.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %vddc_lookup_table3.i.i, align 4
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %if.else.i.i, %if.then.i.i111
  %vddc_lookup_table.0.i.i = phi ptr [ %vddc_lookup_table2.i.i, %if.then.i.i111 ], [ %80, %if.else.i.i ]
  %81 = ptrtoint ptr %vddc_lookup_table.0.i.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %vddc_lookup_table.0.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %82)
  %cmp21.not.i.i = icmp eq i32 %82, 0
  br i1 %cmp21.not.i.i, label %if.end.i.i.while.body.preheader.i.i_crit_edge, label %if.end.i.i.for.body.i.i_crit_edge

if.end.i.i.for.body.i.i_crit_edge:                ; preds = %if.end.i.i
  br label %for.body.i.i

if.end.i.i.while.body.preheader.i.i_crit_edge:    ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.preheader.i.i

while.cond.preheader.i.i:                         ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %82)
  %cmp524.i.i = icmp ult i32 %82, 8
  br i1 %cmp524.i.i, label %while.cond.preheader.i.i.while.body.preheader.i.i_crit_edge, label %while.cond.preheader.i.i.do.end25_crit_edge

while.cond.preheader.i.i.do.end25_crit_edge:      ; preds = %while.cond.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end25

while.cond.preheader.i.i.while.body.preheader.i.i_crit_edge: ; preds = %while.cond.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.preheader.i.i

while.body.preheader.i.i:                         ; preds = %while.cond.preheader.i.i.while.body.preheader.i.i_crit_edge, %if.end.i.i.while.body.preheader.i.i_crit_edge
  %soc_vid.0.lcssa29.i.i = phi i8 [ %call.i.i112, %while.cond.preheader.i.i.while.body.preheader.i.i_crit_edge ], [ 0, %if.end.i.i.while.body.preheader.i.i_crit_edge ]
  %83 = add nuw nsw i32 %82, 4788
  %uglygep.i.i = getelementptr i8, ptr %74, i32 %83
  %84 = sub nuw nsw i32 8, %82
  %85 = zext i8 %soc_vid.0.lcssa29.i.i to i32
  %86 = call ptr @memset(ptr %uglygep.i.i, i32 %85, i32 %84)
  br label %do.end25

for.body.i.i:                                     ; preds = %for.body.i.i.for.body.i.i_crit_edge, %if.end.i.i.for.body.i.i_crit_edge
  %i.022.i.i = phi i32 [ %inc.i.i, %for.body.i.i.for.body.i.i_crit_edge ], [ 0, %if.end.i.i.for.body.i.i_crit_edge ]
  %us_vdd.i.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %vddc_lookup_table.0.i.i, i32 0, i32 1, i32 %i.022.i.i, i32 1
  %87 = ptrtoint ptr %us_vdd.i.i to i32
  call void @__asan_load2_noabort(i32 %87)
  %88 = load i16, ptr %us_vdd.i.i, align 2
  %call.i.i112 = tail call zeroext i8 @convert_to_vid(i16 noundef zeroext %88) #13
  %arrayidx4.i.i = getelementptr %struct.vega10_hwmgr, ptr %74, i32 0, i32 49, i32 14, i32 32, i32 %i.022.i.i
  %89 = ptrtoint ptr %arrayidx4.i.i to i32
  call void @__asan_store1_noabort(i32 %89)
  store i8 %call.i.i112, ptr %arrayidx4.i.i, align 1
  %inc.i.i = add nuw i32 %i.022.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %82
  br i1 %exitcond.not.i.i, label %while.cond.preheader.i.i, label %for.body.i.i.for.body.i.i_crit_edge

for.body.i.i.for.body.i.i_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i.i

if.then13.sink.split:                             ; preds = %if.then63.i.if.then13.sink.split_crit_edge, %if.then43.i.if.then13.sink.split_crit_edge
  %.str.337.sink = phi ptr [ @.str.337, %if.then43.i.if.then13.sink.split_crit_edge ], [ @.str.341, %if.then63.i.if.then13.sink.split_crit_edge ]
  %call48.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull %.str.337.sink) #16
  br label %if.then13

if.then13:                                        ; preds = %if.then13.sink.split, %if.then63.i.if.then13_crit_edge, %if.then43.i.if.then13_crit_edge
  %call14 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_set_power_state_tasks._rs.322, ptr noundef nonnull @__func__.vega10_set_power_state_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.then13.do.end25_crit_edge, label %do.end19

if.then13.do.end25_crit_edge:                     ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end25

do.end19:                                         ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #15
  %call21 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.325) #16
  br label %do.end25

do.end25:                                         ; preds = %do.end19, %if.then13.do.end25_crit_edge, %while.body.preheader.i.i, %while.cond.preheader.i.i.do.end25_crit_edge, %vega10_find_dpm_states_clocks_in_dpm_table.exit.do.end25_crit_edge
  %90 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %backend, align 4
  %92 = ptrtoint ptr %pnew_state.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %pnew_state.i, align 4
  %94 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %93, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %95)
  %cmp.i.i115 = icmp eq i32 %95, 538116871
  br i1 %cmp.i.i115, label %do.end25.cast_const_phw_vega10_power_state.exit.i122_crit_edge, label %if.then.i.i118

do.end25.cast_const_phw_vega10_power_state.exit.i122_crit_edge: ; preds = %do.end25
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit.i122

if.then.i.i118:                                   ; preds = %do.end25
  %call.i.i116 = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i116)
  %tobool.not.i.i117 = icmp eq i32 %call.i.i116, 0
  br i1 %tobool.not.i.i117, label %if.then.i.i118.cast_const_phw_vega10_power_state.exit.i122_crit_edge, label %do.end.i.i120

if.then.i.i118.cast_const_phw_vega10_power_state.exit.i122_crit_edge: ; preds = %if.then.i.i118
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit.i122

do.end.i.i120:                                    ; preds = %if.then.i.i118
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i.i119 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_const_phw_vega10_power_state.exit.i122

cast_const_phw_vega10_power_state.exit.i122:      ; preds = %do.end.i.i120, %if.then.i.i118.cast_const_phw_vega10_power_state.exit.i122_crit_edge, %do.end25.cast_const_phw_vega10_power_state.exit.i122_crit_edge
  %retval.0.i.i121 = phi ptr [ null, %do.end.i.i120 ], [ null, %if.then.i.i118.cast_const_phw_vega10_power_state.exit.i122_crit_edge ], [ %93, %do.end25.cast_const_phw_vega10_power_state.exit.i122_crit_edge ]
  %performance_level_count.i.i = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i.i121, i32 0, i32 3
  %96 = ptrtoint ptr %performance_level_count.i.i to i32
  call void @__asan_load2_noabort(i32 %96)
  %97 = load i16, ptr %performance_level_count.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %97)
  %cmp.not.i.i = icmp eq i16 %97, 0
  br i1 %cmp.not.i.i, label %if.then.i133.i, label %do.end7.i.i

if.then.i133.i:                                   ; preds = %cast_const_phw_vega10_power_state.exit.i122
  %call.i131.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_trim_dpm_states._rs, ptr noundef nonnull @__func__.vega10_trim_dpm_states) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i131.i)
  %tobool.not.i132.i = icmp eq i32 %call.i131.i, 0
  br i1 %tobool.not.i132.i, label %if.then.i133.i.if.then.i_crit_edge, label %do.end.i134.i

if.then.i133.i.if.then.i_crit_edge:               ; preds = %if.then.i133.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then.i

do.end.i134.i:                                    ; preds = %if.then.i133.i
  call void @__sanitizer_cov_trace_pc() #15
  %call4.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.351) #16
  br label %if.then.i

do.end7.i.i:                                      ; preds = %cast_const_phw_vega10_power_state.exit.i122
  %98 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %backend, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 1, i16 %97)
  %cmp10.i.i = icmp ne i16 %97, 1
  %cond.i.i = zext i1 %cmp10.i.i to i32
  %performance_levels.i.i = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i.i121, i32 0, i32 6
  %100 = ptrtoint ptr %performance_levels.i.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %performance_levels.i.i, align 4
  %arrayidx13.i.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i.i121, i32 0, i32 6, i32 %cond.i.i
  %102 = ptrtoint ptr %arrayidx13.i.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %arrayidx13.i.i, align 4
  %104 = ptrtoint ptr %99 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %99, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %105)
  %cmp2.not.i.i.i = icmp eq i32 %105, 0
  br i1 %cmp2.not.i.i.i, label %do.end7.i.i.vega10_trim_single_dpm_states.exit.i.i_crit_edge, label %do.end7.i.i.for.body.i.i.i_crit_edge

do.end7.i.i.for.body.i.i.i_crit_edge:             ; preds = %do.end7.i.i
  br label %for.body.i.i.i

do.end7.i.i.vega10_trim_single_dpm_states.exit.i.i_crit_edge: ; preds = %do.end7.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_trim_single_dpm_states.exit.i.i

for.body.i.i.i:                                   ; preds = %for.body.i.i.i.for.body.i.i.i_crit_edge, %do.end7.i.i.for.body.i.i.i_crit_edge
  %i.03.i.i.i = phi i32 [ %inc.i.i.i, %for.body.i.i.i.for.body.i.i.i_crit_edge ], [ 0, %do.end7.i.i.for.body.i.i.i_crit_edge ]
  %arrayidx.i.i.i = getelementptr %struct.vega10_single_dpm_table, ptr %99, i32 0, i32 2, i32 %i.03.i.i.i
  %value.i.i.i = getelementptr %struct.vega10_single_dpm_table, ptr %99, i32 0, i32 2, i32 %i.03.i.i.i, i32 1
  %106 = ptrtoint ptr %value.i.i.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %value.i.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %107, i32 %101)
  %cmp1.i.i.i = icmp uge i32 %107, %101
  call void @__sanitizer_cov_trace_cmp4(i32 %107, i32 %103)
  %cmp5.i.i.i = icmp ule i32 %107, %103
  %not.or.cond.i.i.i = and i1 %cmp1.i.i.i, %cmp5.i.i.i
  %storemerge.i.i.i = zext i1 %not.or.cond.i.i.i to i8
  %108 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_store1_noabort(i32 %108)
  store i8 %storemerge.i.i.i, ptr %arrayidx.i.i.i, align 4
  %inc.i.i.i = add nuw i32 %i.03.i.i.i, 1
  %109 = ptrtoint ptr %99 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %99, align 4
  %cmp.i.i.i = icmp ult i32 %inc.i.i.i, %110
  br i1 %cmp.i.i.i, label %for.body.i.i.i.for.body.i.i.i_crit_edge, label %for.body.i.i.i.vega10_trim_single_dpm_states.exit.i.i_crit_edge

for.body.i.i.i.vega10_trim_single_dpm_states.exit.i.i_crit_edge: ; preds = %for.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_trim_single_dpm_states.exit.i.i

for.body.i.i.i.for.body.i.i.i_crit_edge:          ; preds = %for.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i.i.i

vega10_trim_single_dpm_states.exit.i.i:           ; preds = %for.body.i.i.i.vega10_trim_single_dpm_states.exit.i.i_crit_edge, %do.end7.i.i.vega10_trim_single_dpm_states.exit.i.i_crit_edge
  %gfx_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %99, i32 0, i32 1
  %gfx_clock.i.i = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i.i121, i32 0, i32 6, i32 0, i32 1
  %111 = ptrtoint ptr %gfx_clock.i.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %gfx_clock.i.i, align 4
  %gfx_clock21.i.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i.i121, i32 0, i32 6, i32 %cond.i.i, i32 1
  %113 = ptrtoint ptr %gfx_clock21.i.i to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %gfx_clock21.i.i, align 4
  %disable_dpm_mask.i.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %99, i32 0, i32 47
  %115 = ptrtoint ptr %disable_dpm_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %disable_dpm_mask.i.i, align 4
  %117 = ptrtoint ptr %gfx_table.i.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load i32, ptr %gfx_table.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %118)
  %cmp2.not.i46.i.i = icmp eq i32 %118, 0
  br i1 %cmp2.not.i46.i.i, label %vega10_trim_single_dpm_states.exit.i.i.vega10_trim_single_dpm_states_with_mask.exit.i.i_crit_edge, label %vega10_trim_single_dpm_states.exit.i.i.for.body.i55.i.i_crit_edge

vega10_trim_single_dpm_states.exit.i.i.for.body.i55.i.i_crit_edge: ; preds = %vega10_trim_single_dpm_states.exit.i.i
  br label %for.body.i55.i.i

vega10_trim_single_dpm_states.exit.i.i.vega10_trim_single_dpm_states_with_mask.exit.i.i_crit_edge: ; preds = %vega10_trim_single_dpm_states.exit.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_trim_single_dpm_states_with_mask.exit.i.i

for.body.i55.i.i:                                 ; preds = %for.body.i55.i.i.for.body.i55.i.i_crit_edge, %vega10_trim_single_dpm_states.exit.i.i.for.body.i55.i.i_crit_edge
  %i.03.i47.i.i = phi i32 [ %inc.i53.i.i, %for.body.i55.i.i.for.body.i55.i.i_crit_edge ], [ 0, %vega10_trim_single_dpm_states.exit.i.i.for.body.i55.i.i_crit_edge ]
  %arrayidx.i48.i.i = getelementptr %struct.vega10_dpm_table, ptr %99, i32 0, i32 1, i32 2, i32 %i.03.i47.i.i
  %value.i49.i.i = getelementptr %struct.vega10_dpm_table, ptr %99, i32 0, i32 1, i32 2, i32 %i.03.i47.i.i, i32 1
  %119 = ptrtoint ptr %value.i49.i.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %value.i49.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %120, i32 %112)
  %cmp1.i50.i.i = icmp uge i32 %120, %112
  call void @__sanitizer_cov_trace_cmp4(i32 %120, i32 %114)
  %cmp5.i51.i.i = icmp ule i32 %120, %114
  %shl.i.i.i = shl nuw i32 1, %i.03.i47.i.i
  %and.i.i.i = and i32 %shl.i.i.i, %116
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool.not.i.i.i = icmp ne i32 %and.i.i.i, 0
  %not.or.cond.i52.i.i = and i1 %cmp1.i50.i.i, %cmp5.i51.i.i
  %narrow.i.i.i = select i1 %not.or.cond.i52.i.i, i1 %tobool.not.i.i.i, i1 false
  %.sink.i.i.i = zext i1 %narrow.i.i.i to i8
  %121 = ptrtoint ptr %arrayidx.i48.i.i to i32
  call void @__asan_store1_noabort(i32 %121)
  store i8 %.sink.i.i.i, ptr %arrayidx.i48.i.i, align 4
  %inc.i53.i.i = add nuw i32 %i.03.i47.i.i, 1
  %122 = ptrtoint ptr %gfx_table.i.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %gfx_table.i.i, align 4
  %cmp.i54.i.i = icmp ult i32 %inc.i53.i.i, %123
  br i1 %cmp.i54.i.i, label %for.body.i55.i.i.for.body.i55.i.i_crit_edge, label %for.body.i55.i.i.vega10_trim_single_dpm_states_with_mask.exit.i.i_crit_edge

for.body.i55.i.i.vega10_trim_single_dpm_states_with_mask.exit.i.i_crit_edge: ; preds = %for.body.i55.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_trim_single_dpm_states_with_mask.exit.i.i

for.body.i55.i.i.for.body.i55.i.i_crit_edge:      ; preds = %for.body.i55.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i55.i.i

vega10_trim_single_dpm_states_with_mask.exit.i.i: ; preds = %for.body.i55.i.i.vega10_trim_single_dpm_states_with_mask.exit.i.i_crit_edge, %vega10_trim_single_dpm_states.exit.i.i.vega10_trim_single_dpm_states_with_mask.exit.i.i_crit_edge
  %mem_table.i.i = getelementptr inbounds %struct.vega10_dpm_table, ptr %99, i32 0, i32 2
  %mem_clock.i.i = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i.i121, i32 0, i32 6, i32 0, i32 2
  %124 = ptrtoint ptr %mem_clock.i.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %mem_clock.i.i, align 4
  %mem_clock28.i.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i.i121, i32 0, i32 6, i32 %cond.i.i, i32 2
  %126 = ptrtoint ptr %mem_clock28.i.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %mem_clock28.i.i, align 4
  %128 = ptrtoint ptr %mem_table.i.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %mem_table.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %129)
  %cmp2.not.i56.i.i = icmp eq i32 %129, 0
  br i1 %cmp2.not.i56.i.i, label %vega10_trim_single_dpm_states_with_mask.exit.i.i.do.end9.i_crit_edge, label %vega10_trim_single_dpm_states_with_mask.exit.i.i.for.body.i66.i.i_crit_edge

vega10_trim_single_dpm_states_with_mask.exit.i.i.for.body.i66.i.i_crit_edge: ; preds = %vega10_trim_single_dpm_states_with_mask.exit.i.i
  br label %for.body.i66.i.i

vega10_trim_single_dpm_states_with_mask.exit.i.i.do.end9.i_crit_edge: ; preds = %vega10_trim_single_dpm_states_with_mask.exit.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end9.i

for.body.i66.i.i:                                 ; preds = %for.body.i66.i.i.for.body.i66.i.i_crit_edge, %vega10_trim_single_dpm_states_with_mask.exit.i.i.for.body.i66.i.i_crit_edge
  %i.03.i57.i.i = phi i32 [ %inc.i64.i.i, %for.body.i66.i.i.for.body.i66.i.i_crit_edge ], [ 0, %vega10_trim_single_dpm_states_with_mask.exit.i.i.for.body.i66.i.i_crit_edge ]
  %arrayidx.i58.i.i = getelementptr %struct.vega10_dpm_table, ptr %99, i32 0, i32 2, i32 2, i32 %i.03.i57.i.i
  %value.i59.i.i = getelementptr %struct.vega10_dpm_table, ptr %99, i32 0, i32 2, i32 2, i32 %i.03.i57.i.i, i32 1
  %130 = ptrtoint ptr %value.i59.i.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %value.i59.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %131, i32 %125)
  %cmp1.i60.i.i = icmp uge i32 %131, %125
  call void @__sanitizer_cov_trace_cmp4(i32 %131, i32 %127)
  %cmp5.i61.i.i = icmp ule i32 %131, %127
  %not.or.cond.i62.i.i = and i1 %cmp1.i60.i.i, %cmp5.i61.i.i
  %storemerge.i63.i.i = zext i1 %not.or.cond.i62.i.i to i8
  %132 = ptrtoint ptr %arrayidx.i58.i.i to i32
  call void @__asan_store1_noabort(i32 %132)
  store i8 %storemerge.i63.i.i, ptr %arrayidx.i58.i.i, align 4
  %inc.i64.i.i = add nuw i32 %i.03.i57.i.i, 1
  %133 = ptrtoint ptr %mem_table.i.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %mem_table.i.i, align 4
  %cmp.i65.i.i = icmp ult i32 %inc.i64.i.i, %134
  br i1 %cmp.i65.i.i, label %for.body.i66.i.i.for.body.i66.i.i_crit_edge, label %for.body.i66.i.i.do.end9.i_crit_edge

for.body.i66.i.i.do.end9.i_crit_edge:             ; preds = %for.body.i66.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end9.i

for.body.i66.i.i.for.body.i66.i.i_crit_edge:      ; preds = %for.body.i66.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i66.i.i

if.then.i:                                        ; preds = %do.end.i134.i, %if.then.i133.i.if.then.i_crit_edge
  %call2.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_generate_dpm_level_enable_mask._rs, ptr noundef nonnull @__func__.vega10_generate_dpm_level_enable_mask) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %tobool3.not.i = icmp eq i32 %call2.i, 0
  br i1 %tobool3.not.i, label %if.then.i.if.then29_crit_edge, label %do.end.i123

if.then.i.if.then29_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then29

do.end.i123:                                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call6.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.342) #16
  br label %if.then29

do.end9.i:                                        ; preds = %for.body.i66.i.i.do.end9.i_crit_edge, %vega10_trim_single_dpm_states_with_mask.exit.i.i.do.end9.i_crit_edge
  %gfx_table.i124 = getelementptr inbounds %struct.vega10_dpm_table, ptr %91, i32 0, i32 1
  %135 = ptrtoint ptr %gfx_table.i124 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load i32, ptr %gfx_table.i124, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %136)
  %cmp5.not.i.i = icmp eq i32 %136, 0
  br i1 %cmp5.not.i.i, label %vega10_find_lowest_dpm_level.exit.thread.i, label %do.end9.i.for.body.i.i125_crit_edge

do.end9.i.for.body.i.i125_crit_edge:              ; preds = %do.end9.i
  br label %for.body.i.i125

vega10_find_lowest_dpm_level.exit.thread.i:       ; preds = %do.end9.i
  call void @__sanitizer_cov_trace_pc() #15
  %smc_state_table197.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49
  %gfx_boot_level198.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49, i32 1
  %137 = ptrtoint ptr %gfx_boot_level198.i to i32
  call void @__asan_store4_noabort(i32 %137)
  store i32 0, ptr %gfx_boot_level198.i, align 4
  br label %for.cond.i.preheader.i

for.body.i.i125:                                  ; preds = %for.inc.i.i.for.body.i.i125_crit_edge, %do.end9.i.for.body.i.i125_crit_edge
  %i.06.i.i = phi i32 [ %inc.i.i126, %for.inc.i.i.for.body.i.i125_crit_edge ], [ 0, %do.end9.i.for.body.i.i125_crit_edge ]
  %arrayidx.i.i = getelementptr %struct.vega10_dpm_table, ptr %91, i32 0, i32 1, i32 2, i32 %i.06.i.i
  %138 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load1_noabort(i32 %138)
  %139 = load i8, ptr %arrayidx.i.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %139)
  %tobool.not.i136.i = icmp eq i8 %139, 0
  br i1 %tobool.not.i136.i, label %for.inc.i.i, label %for.body.i.i125.vega10_find_lowest_dpm_level.exit.i_crit_edge

for.body.i.i125.vega10_find_lowest_dpm_level.exit.i_crit_edge: ; preds = %for.body.i.i125
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit.i

for.inc.i.i:                                      ; preds = %for.body.i.i125
  %inc.i.i126 = add nuw i32 %i.06.i.i, 1
  %exitcond.not.i.i127 = icmp eq i32 %inc.i.i126, %136
  br i1 %exitcond.not.i.i127, label %for.inc.i.i.vega10_find_lowest_dpm_level.exit.i_crit_edge, label %for.inc.i.i.for.body.i.i125_crit_edge

for.inc.i.i.for.body.i.i125_crit_edge:            ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i.i125

for.inc.i.i.vega10_find_lowest_dpm_level.exit.i_crit_edge: ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit.i

vega10_find_lowest_dpm_level.exit.i:              ; preds = %for.inc.i.i.vega10_find_lowest_dpm_level.exit.i_crit_edge, %for.body.i.i125.vega10_find_lowest_dpm_level.exit.i_crit_edge
  %i.0.lcssa.i.i = phi i32 [ %i.06.i.i, %for.body.i.i125.vega10_find_lowest_dpm_level.exit.i_crit_edge ], [ %136, %for.inc.i.i.vega10_find_lowest_dpm_level.exit.i_crit_edge ]
  %smc_state_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49
  %gfx_boot_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49, i32 1
  %140 = ptrtoint ptr %gfx_boot_level.i to i32
  call void @__asan_store4_noabort(i32 %140)
  store i32 %i.0.lcssa.i.i, ptr %gfx_boot_level.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %136)
  %cmp.i137.i = icmp ult i32 %136, 9
  br i1 %cmp.i137.i, label %vega10_find_lowest_dpm_level.exit.i.for.cond.i.preheader.i_crit_edge, label %do.end.i142.i

vega10_find_lowest_dpm_level.exit.i.for.cond.i.preheader.i_crit_edge: ; preds = %vega10_find_lowest_dpm_level.exit.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i.preheader.i

for.cond.i.preheader.i:                           ; preds = %vega10_find_lowest_dpm_level.exit.i.for.cond.i.preheader.i_crit_edge, %vega10_find_lowest_dpm_level.exit.thread.i
  %gfx_boot_level203.i = phi ptr [ %gfx_boot_level198.i, %vega10_find_lowest_dpm_level.exit.thread.i ], [ %gfx_boot_level.i, %vega10_find_lowest_dpm_level.exit.i.for.cond.i.preheader.i_crit_edge ]
  %smc_state_table201.i = phi ptr [ %smc_state_table197.i, %vega10_find_lowest_dpm_level.exit.thread.i ], [ %smc_state_table.i, %vega10_find_lowest_dpm_level.exit.i.for.cond.i.preheader.i_crit_edge ]
  br label %for.cond.i.i

for.cond.i.i:                                     ; preds = %for.body.i140.i.for.cond.i.i_crit_edge, %for.cond.i.preheader.i
  %i.0.i.i = phi i32 [ %sub.i.i, %for.body.i140.i.for.cond.i.i_crit_edge ], [ %136, %for.cond.i.preheader.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0.i.i)
  %cmp2.not.i.i = icmp eq i32 %i.0.i.i, 0
  br i1 %cmp2.not.i.i, label %for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge, label %for.body.i140.i

for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge: ; preds = %for.cond.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit.i

for.body.i140.i:                                  ; preds = %for.cond.i.i
  %sub.i.i = add i32 %i.0.i.i, -1
  %arrayidx.i138.i = getelementptr %struct.vega10_dpm_table, ptr %91, i32 0, i32 1, i32 2, i32 %sub.i.i
  %141 = ptrtoint ptr %arrayidx.i138.i to i32
  call void @__asan_load1_noabort(i32 %141)
  %142 = load i8, ptr %arrayidx.i138.i, align 4, !range !961
  %tobool.not.i139.i = icmp eq i8 %142, 0
  br i1 %tobool.not.i139.i, label %for.body.i140.i.for.cond.i.i_crit_edge, label %for.body.i140.i.vega10_find_highest_dpm_level.exit.i_crit_edge

for.body.i140.i.vega10_find_highest_dpm_level.exit.i_crit_edge: ; preds = %for.body.i140.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit.i

for.body.i140.i.for.cond.i.i_crit_edge:           ; preds = %for.body.i140.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i.i

do.end.i142.i:                                    ; preds = %vega10_find_lowest_dpm_level.exit.i
  call void @__sanitizer_cov_trace_pc() #15
  %call.i141.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.39) #16
  br label %vega10_find_highest_dpm_level.exit.i

vega10_find_highest_dpm_level.exit.i:             ; preds = %do.end.i142.i, %for.body.i140.i.vega10_find_highest_dpm_level.exit.i_crit_edge, %for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge
  %gfx_boot_level202.i = phi ptr [ %gfx_boot_level.i, %do.end.i142.i ], [ %gfx_boot_level203.i, %for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge ], [ %gfx_boot_level203.i, %for.body.i140.i.vega10_find_highest_dpm_level.exit.i_crit_edge ]
  %smc_state_table200.i = phi ptr [ %smc_state_table.i, %do.end.i142.i ], [ %smc_state_table201.i, %for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge ], [ %smc_state_table201.i, %for.body.i140.i.vega10_find_highest_dpm_level.exit.i_crit_edge ]
  %retval.0.i143.i = phi i32 [ 7, %do.end.i142.i ], [ %sub.i.i, %for.body.i140.i.vega10_find_highest_dpm_level.exit.i_crit_edge ], [ 0, %for.cond.i.i.vega10_find_highest_dpm_level.exit.i_crit_edge ]
  %gfx_max_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49, i32 6
  %143 = ptrtoint ptr %gfx_max_level.i to i32
  call void @__asan_store4_noabort(i32 %143)
  store i32 %retval.0.i143.i, ptr %gfx_max_level.i, align 4
  %mem_table.i128 = getelementptr inbounds %struct.vega10_dpm_table, ptr %91, i32 0, i32 2
  %144 = ptrtoint ptr %mem_table.i128 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %mem_table.i128, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %145)
  %cmp5.not.i144.i = icmp eq i32 %145, 0
  br i1 %cmp5.not.i144.i, label %vega10_find_lowest_dpm_level.exit153.thread.i, label %vega10_find_highest_dpm_level.exit.i.for.body.i148.i_crit_edge

vega10_find_highest_dpm_level.exit.i.for.body.i148.i_crit_edge: ; preds = %vega10_find_highest_dpm_level.exit.i
  br label %for.body.i148.i

vega10_find_lowest_dpm_level.exit153.thread.i:    ; preds = %vega10_find_highest_dpm_level.exit.i
  call void @__sanitizer_cov_trace_pc() #15
  %mem_boot_level205.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49, i32 3
  %146 = ptrtoint ptr %mem_boot_level205.i to i32
  call void @__asan_store4_noabort(i32 %146)
  store i32 0, ptr %mem_boot_level205.i, align 4
  br label %for.cond.i157.preheader.i

for.body.i148.i:                                  ; preds = %for.inc.i151.i.for.body.i148.i_crit_edge, %vega10_find_highest_dpm_level.exit.i.for.body.i148.i_crit_edge
  %i.06.i145.i = phi i32 [ %inc.i149.i, %for.inc.i151.i.for.body.i148.i_crit_edge ], [ 0, %vega10_find_highest_dpm_level.exit.i.for.body.i148.i_crit_edge ]
  %arrayidx.i146.i = getelementptr %struct.vega10_dpm_table, ptr %91, i32 0, i32 2, i32 2, i32 %i.06.i145.i
  %147 = ptrtoint ptr %arrayidx.i146.i to i32
  call void @__asan_load1_noabort(i32 %147)
  %148 = load i8, ptr %arrayidx.i146.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %148)
  %tobool.not.i147.i = icmp eq i8 %148, 0
  br i1 %tobool.not.i147.i, label %for.inc.i151.i, label %for.body.i148.i.vega10_find_lowest_dpm_level.exit153.i_crit_edge

for.body.i148.i.vega10_find_lowest_dpm_level.exit153.i_crit_edge: ; preds = %for.body.i148.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit153.i

for.inc.i151.i:                                   ; preds = %for.body.i148.i
  %inc.i149.i = add nuw i32 %i.06.i145.i, 1
  %exitcond.not.i150.i = icmp eq i32 %inc.i149.i, %145
  br i1 %exitcond.not.i150.i, label %for.inc.i151.i.vega10_find_lowest_dpm_level.exit153.i_crit_edge, label %for.inc.i151.i.for.body.i148.i_crit_edge

for.inc.i151.i.for.body.i148.i_crit_edge:         ; preds = %for.inc.i151.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i148.i

for.inc.i151.i.vega10_find_lowest_dpm_level.exit153.i_crit_edge: ; preds = %for.inc.i151.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit153.i

vega10_find_lowest_dpm_level.exit153.i:           ; preds = %for.inc.i151.i.vega10_find_lowest_dpm_level.exit153.i_crit_edge, %for.body.i148.i.vega10_find_lowest_dpm_level.exit153.i_crit_edge
  %i.0.lcssa.i152.i = phi i32 [ %i.06.i145.i, %for.body.i148.i.vega10_find_lowest_dpm_level.exit153.i_crit_edge ], [ %145, %for.inc.i151.i.vega10_find_lowest_dpm_level.exit153.i_crit_edge ]
  %mem_boot_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49, i32 3
  %149 = ptrtoint ptr %mem_boot_level.i to i32
  call void @__asan_store4_noabort(i32 %149)
  store i32 %i.0.lcssa.i152.i, ptr %mem_boot_level.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %145)
  %cmp.i154.i = icmp ult i32 %145, 9
  br i1 %cmp.i154.i, label %vega10_find_lowest_dpm_level.exit153.i.for.cond.i157.preheader.i_crit_edge, label %do.end.i163.i

vega10_find_lowest_dpm_level.exit153.i.for.cond.i157.preheader.i_crit_edge: ; preds = %vega10_find_lowest_dpm_level.exit153.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i157.preheader.i

for.cond.i157.preheader.i:                        ; preds = %vega10_find_lowest_dpm_level.exit153.i.for.cond.i157.preheader.i_crit_edge, %vega10_find_lowest_dpm_level.exit153.thread.i
  %mem_boot_level208.i = phi ptr [ %mem_boot_level205.i, %vega10_find_lowest_dpm_level.exit153.thread.i ], [ %mem_boot_level.i, %vega10_find_lowest_dpm_level.exit153.i.for.cond.i157.preheader.i_crit_edge ]
  br label %for.cond.i157.i

for.cond.i157.i:                                  ; preds = %for.body.i161.i.for.cond.i157.i_crit_edge, %for.cond.i157.preheader.i
  %i.0.i155.i = phi i32 [ %sub.i158.i, %for.body.i161.i.for.cond.i157.i_crit_edge ], [ %145, %for.cond.i157.preheader.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0.i155.i)
  %cmp2.not.i156.i = icmp eq i32 %i.0.i155.i, 0
  br i1 %cmp2.not.i156.i, label %for.cond.i157.i.vega10_find_highest_dpm_level.exit165.i_crit_edge, label %for.body.i161.i

for.cond.i157.i.vega10_find_highest_dpm_level.exit165.i_crit_edge: ; preds = %for.cond.i157.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit165.i

for.body.i161.i:                                  ; preds = %for.cond.i157.i
  %sub.i158.i = add i32 %i.0.i155.i, -1
  %arrayidx.i159.i = getelementptr %struct.vega10_dpm_table, ptr %91, i32 0, i32 2, i32 2, i32 %sub.i158.i
  %150 = ptrtoint ptr %arrayidx.i159.i to i32
  call void @__asan_load1_noabort(i32 %150)
  %151 = load i8, ptr %arrayidx.i159.i, align 4, !range !961
  %tobool.not.i160.i = icmp eq i8 %151, 0
  br i1 %tobool.not.i160.i, label %for.body.i161.i.for.cond.i157.i_crit_edge, label %for.body.i161.i.vega10_find_highest_dpm_level.exit165.i_crit_edge

for.body.i161.i.vega10_find_highest_dpm_level.exit165.i_crit_edge: ; preds = %for.body.i161.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit165.i

for.body.i161.i.for.cond.i157.i_crit_edge:        ; preds = %for.body.i161.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i157.i

do.end.i163.i:                                    ; preds = %vega10_find_lowest_dpm_level.exit153.i
  call void @__sanitizer_cov_trace_pc() #15
  %call.i162.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.39) #16
  br label %vega10_find_highest_dpm_level.exit165.i

vega10_find_highest_dpm_level.exit165.i:          ; preds = %do.end.i163.i, %for.body.i161.i.vega10_find_highest_dpm_level.exit165.i_crit_edge, %for.cond.i157.i.vega10_find_highest_dpm_level.exit165.i_crit_edge
  %mem_boot_level207.i = phi ptr [ %mem_boot_level.i, %do.end.i163.i ], [ %mem_boot_level208.i, %for.cond.i157.i.vega10_find_highest_dpm_level.exit165.i_crit_edge ], [ %mem_boot_level208.i, %for.body.i161.i.vega10_find_highest_dpm_level.exit165.i_crit_edge ]
  %retval.0.i164.i = phi i32 [ 7, %do.end.i163.i ], [ %sub.i158.i, %for.body.i161.i.vega10_find_highest_dpm_level.exit165.i_crit_edge ], [ 0, %for.cond.i157.i.vega10_find_highest_dpm_level.exit165.i_crit_edge ]
  %mem_max_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49, i32 7
  %152 = ptrtoint ptr %mem_max_level.i to i32
  call void @__asan_store4_noabort(i32 %152)
  store i32 %retval.0.i164.i, ptr %mem_max_level.i, align 4
  %153 = ptrtoint ptr %91 to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load i32, ptr %91, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %154)
  %cmp5.not.i166.i = icmp eq i32 %154, 0
  br i1 %cmp5.not.i166.i, label %vega10_find_lowest_dpm_level.exit175.thread.i, label %vega10_find_highest_dpm_level.exit165.i.for.body.i170.i_crit_edge

vega10_find_highest_dpm_level.exit165.i.for.body.i170.i_crit_edge: ; preds = %vega10_find_highest_dpm_level.exit165.i
  br label %for.body.i170.i

vega10_find_lowest_dpm_level.exit175.thread.i:    ; preds = %vega10_find_highest_dpm_level.exit165.i
  call void @__sanitizer_cov_trace_pc() #15
  %155 = ptrtoint ptr %smc_state_table200.i to i32
  call void @__asan_store4_noabort(i32 %155)
  store i32 0, ptr %smc_state_table200.i, align 4
  br label %for.cond.i179.i.preheader

for.body.i170.i:                                  ; preds = %for.inc.i173.i.for.body.i170.i_crit_edge, %vega10_find_highest_dpm_level.exit165.i.for.body.i170.i_crit_edge
  %i.06.i167.i = phi i32 [ %inc.i171.i, %for.inc.i173.i.for.body.i170.i_crit_edge ], [ 0, %vega10_find_highest_dpm_level.exit165.i.for.body.i170.i_crit_edge ]
  %arrayidx.i168.i = getelementptr %struct.vega10_single_dpm_table, ptr %91, i32 0, i32 2, i32 %i.06.i167.i
  %156 = ptrtoint ptr %arrayidx.i168.i to i32
  call void @__asan_load1_noabort(i32 %156)
  %157 = load i8, ptr %arrayidx.i168.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %157)
  %tobool.not.i169.i = icmp eq i8 %157, 0
  br i1 %tobool.not.i169.i, label %for.inc.i173.i, label %for.body.i170.i.vega10_find_lowest_dpm_level.exit175.i_crit_edge

for.body.i170.i.vega10_find_lowest_dpm_level.exit175.i_crit_edge: ; preds = %for.body.i170.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit175.i

for.inc.i173.i:                                   ; preds = %for.body.i170.i
  %inc.i171.i = add nuw i32 %i.06.i167.i, 1
  %exitcond.not.i172.i = icmp eq i32 %inc.i171.i, %154
  br i1 %exitcond.not.i172.i, label %for.inc.i173.i.vega10_find_lowest_dpm_level.exit175.i_crit_edge, label %for.inc.i173.i.for.body.i170.i_crit_edge

for.inc.i173.i.for.body.i170.i_crit_edge:         ; preds = %for.inc.i173.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i170.i

for.inc.i173.i.vega10_find_lowest_dpm_level.exit175.i_crit_edge: ; preds = %for.inc.i173.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_lowest_dpm_level.exit175.i

vega10_find_lowest_dpm_level.exit175.i:           ; preds = %for.inc.i173.i.vega10_find_lowest_dpm_level.exit175.i_crit_edge, %for.body.i170.i.vega10_find_lowest_dpm_level.exit175.i_crit_edge
  %i.0.lcssa.i174.i = phi i32 [ %i.06.i167.i, %for.body.i170.i.vega10_find_lowest_dpm_level.exit175.i_crit_edge ], [ %154, %for.inc.i173.i.vega10_find_lowest_dpm_level.exit175.i_crit_edge ]
  %158 = ptrtoint ptr %smc_state_table200.i to i32
  call void @__asan_store4_noabort(i32 %158)
  store i32 %i.0.lcssa.i174.i, ptr %smc_state_table200.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %154)
  %cmp.i176.i = icmp ult i32 %154, 9
  br i1 %cmp.i176.i, label %vega10_find_lowest_dpm_level.exit175.i.for.cond.i179.i.preheader_crit_edge, label %do.end.i185.i

vega10_find_lowest_dpm_level.exit175.i.for.cond.i179.i.preheader_crit_edge: ; preds = %vega10_find_lowest_dpm_level.exit175.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i179.i.preheader

for.cond.i179.i.preheader:                        ; preds = %vega10_find_lowest_dpm_level.exit175.i.for.cond.i179.i.preheader_crit_edge, %vega10_find_lowest_dpm_level.exit175.thread.i
  br label %for.cond.i179.i

for.cond.i179.i:                                  ; preds = %for.body.i183.i.for.cond.i179.i_crit_edge, %for.cond.i179.i.preheader
  %i.0.i177.i = phi i32 [ %sub.i180.i, %for.body.i183.i.for.cond.i179.i_crit_edge ], [ %154, %for.cond.i179.i.preheader ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0.i177.i)
  %cmp2.not.i178.i = icmp eq i32 %i.0.i177.i, 0
  br i1 %cmp2.not.i178.i, label %for.cond.i179.i.vega10_find_highest_dpm_level.exit187.i_crit_edge, label %for.body.i183.i

for.cond.i179.i.vega10_find_highest_dpm_level.exit187.i_crit_edge: ; preds = %for.cond.i179.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit187.i

for.body.i183.i:                                  ; preds = %for.cond.i179.i
  %sub.i180.i = add i32 %i.0.i177.i, -1
  %arrayidx.i181.i = getelementptr %struct.vega10_single_dpm_table, ptr %91, i32 0, i32 2, i32 %sub.i180.i
  %159 = ptrtoint ptr %arrayidx.i181.i to i32
  call void @__asan_load1_noabort(i32 %159)
  %160 = load i8, ptr %arrayidx.i181.i, align 4, !range !961
  %tobool.not.i182.i = icmp eq i8 %160, 0
  br i1 %tobool.not.i182.i, label %for.body.i183.i.for.cond.i179.i_crit_edge, label %for.body.i183.i.vega10_find_highest_dpm_level.exit187.i_crit_edge

for.body.i183.i.vega10_find_highest_dpm_level.exit187.i_crit_edge: ; preds = %for.body.i183.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_find_highest_dpm_level.exit187.i

for.body.i183.i.for.cond.i179.i_crit_edge:        ; preds = %for.body.i183.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond.i179.i

do.end.i185.i:                                    ; preds = %vega10_find_lowest_dpm_level.exit175.i
  call void @__sanitizer_cov_trace_pc() #15
  %call.i184.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.39) #16
  br label %vega10_find_highest_dpm_level.exit187.i

vega10_find_highest_dpm_level.exit187.i:          ; preds = %do.end.i185.i, %for.body.i183.i.vega10_find_highest_dpm_level.exit187.i_crit_edge, %for.cond.i179.i.vega10_find_highest_dpm_level.exit187.i_crit_edge
  %retval.0.i186.i = phi i32 [ 7, %do.end.i185.i ], [ 0, %for.cond.i179.i.vega10_find_highest_dpm_level.exit187.i_crit_edge ], [ %sub.i180.i, %for.body.i183.i.vega10_find_highest_dpm_level.exit187.i_crit_edge ]
  %soc_max_level.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %91, i32 0, i32 49, i32 8
  %161 = ptrtoint ptr %soc_max_level.i to i32
  call void @__asan_store4_noabort(i32 %161)
  store i32 %retval.0.i186.i, ptr %soc_max_level.i, align 4
  tail call fastcc void @vega10_upload_dpm_bootup_level(ptr noundef %hwmgr) #13
  tail call fastcc void @vega10_upload_dpm_max_level(ptr noundef %hwmgr) #13
  %162 = ptrtoint ptr %gfx_boot_level202.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %gfx_boot_level202.i, align 4
  %164 = ptrtoint ptr %gfx_max_level.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load i32, ptr %gfx_max_level.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %163, i32 %165)
  %cmp190.i = icmp ult i32 %163, %165
  br i1 %cmp190.i, label %vega10_find_highest_dpm_level.exit187.i.for.body.i132_crit_edge, label %vega10_find_highest_dpm_level.exit187.i.for.end.i_crit_edge

vega10_find_highest_dpm_level.exit187.i.for.end.i_crit_edge: ; preds = %vega10_find_highest_dpm_level.exit187.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i

vega10_find_highest_dpm_level.exit187.i.for.body.i132_crit_edge: ; preds = %vega10_find_highest_dpm_level.exit187.i
  br label %for.body.i132

for.body.i132:                                    ; preds = %for.body.i132.for.body.i132_crit_edge, %vega10_find_highest_dpm_level.exit187.i.for.body.i132_crit_edge
  %i.0191.i = phi i32 [ %inc.i130, %for.body.i132.for.body.i132_crit_edge ], [ %163, %vega10_find_highest_dpm_level.exit187.i.for.body.i132_crit_edge ]
  %arrayidx.i129 = getelementptr %struct.vega10_dpm_table, ptr %91, i32 0, i32 1, i32 2, i32 %i.0191.i
  %166 = ptrtoint ptr %arrayidx.i129 to i32
  call void @__asan_store1_noabort(i32 %166)
  store i8 1, ptr %arrayidx.i129, align 4
  %inc.i130 = add nuw i32 %i.0191.i, 1
  %167 = ptrtoint ptr %gfx_max_level.i to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load i32, ptr %gfx_max_level.i, align 4
  %cmp.i131 = icmp ult i32 %inc.i130, %168
  br i1 %cmp.i131, label %for.body.i132.for.body.i132_crit_edge, label %for.body.i132.for.end.i_crit_edge

for.body.i132.for.end.i_crit_edge:                ; preds = %for.body.i132
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i

for.body.i132.for.body.i132_crit_edge:            ; preds = %for.body.i132
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i132

for.end.i:                                        ; preds = %for.body.i132.for.end.i_crit_edge, %vega10_find_highest_dpm_level.exit187.i.for.end.i_crit_edge
  %169 = ptrtoint ptr %mem_boot_level207.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %mem_boot_level207.i, align 4
  %171 = ptrtoint ptr %mem_max_level.i to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %mem_max_level.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %170, i32 %172)
  %cmp72192.i = icmp ult i32 %170, %172
  br i1 %cmp72192.i, label %for.end.i.for.body73.i_crit_edge, label %for.end.i.for.end81.i_crit_edge

for.end.i.for.end81.i_crit_edge:                  ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end81.i

for.end.i.for.body73.i_crit_edge:                 ; preds = %for.end.i
  br label %for.body73.i

for.body73.i:                                     ; preds = %for.body73.i.for.body73.i_crit_edge, %for.end.i.for.body73.i_crit_edge
  %i.1193.i = phi i32 [ %inc80.i, %for.body73.i.for.body73.i_crit_edge ], [ %170, %for.end.i.for.body73.i_crit_edge ]
  %arrayidx77.i = getelementptr %struct.vega10_dpm_table, ptr %91, i32 0, i32 2, i32 2, i32 %i.1193.i
  %173 = ptrtoint ptr %arrayidx77.i to i32
  call void @__asan_store1_noabort(i32 %173)
  store i8 1, ptr %arrayidx77.i, align 4
  %inc80.i = add nuw i32 %i.1193.i, 1
  %174 = ptrtoint ptr %mem_max_level.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %mem_max_level.i, align 4
  %cmp72.i = icmp ult i32 %inc80.i, %175
  br i1 %cmp72.i, label %for.body73.i.for.body73.i_crit_edge, label %for.body73.i.for.end81.i_crit_edge

for.body73.i.for.end81.i_crit_edge:               ; preds = %for.body73.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end81.i

for.body73.i.for.body73.i_crit_edge:              ; preds = %for.body73.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body73.i

for.end81.i:                                      ; preds = %for.body73.i.for.end81.i_crit_edge, %for.end.i.for.end81.i_crit_edge
  %176 = ptrtoint ptr %smc_state_table200.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %smc_state_table200.i, align 4
  %178 = ptrtoint ptr %soc_max_level.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %soc_max_level.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %177, i32 %179)
  %cmp87194.i = icmp ult i32 %177, %179
  br i1 %cmp87194.i, label %for.end81.i.for.body88.i_crit_edge, label %for.end81.i.do.end41_crit_edge

for.end81.i.do.end41_crit_edge:                   ; preds = %for.end81.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end41

for.end81.i.for.body88.i_crit_edge:               ; preds = %for.end81.i
  br label %for.body88.i

for.body88.i:                                     ; preds = %for.body88.i.for.body88.i_crit_edge, %for.end81.i.for.body88.i_crit_edge
  %i.2195.i = phi i32 [ %inc95.i, %for.body88.i.for.body88.i_crit_edge ], [ %177, %for.end81.i.for.body88.i_crit_edge ]
  %arrayidx92.i = getelementptr %struct.vega10_single_dpm_table, ptr %91, i32 0, i32 2, i32 %i.2195.i
  %180 = ptrtoint ptr %arrayidx92.i to i32
  call void @__asan_store1_noabort(i32 %180)
  store i8 1, ptr %arrayidx92.i, align 4
  %inc95.i = add nuw i32 %i.2195.i, 1
  %181 = ptrtoint ptr %soc_max_level.i to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load i32, ptr %soc_max_level.i, align 4
  %cmp87.i = icmp ult i32 %inc95.i, %182
  br i1 %cmp87.i, label %for.body88.i.for.body88.i_crit_edge, label %for.body88.i.do.end41_crit_edge

for.body88.i.do.end41_crit_edge:                  ; preds = %for.body88.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end41

for.body88.i.for.body88.i_crit_edge:              ; preds = %for.body88.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body88.i

if.then29:                                        ; preds = %do.end.i123, %if.then.i.if.then29_crit_edge
  %call30 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_set_power_state_tasks._rs.326, ptr noundef nonnull @__func__.vega10_set_power_state_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %if.then29.do.end41_crit_edge, label %do.end35

if.then29.do.end41_crit_edge:                     ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end41

do.end35:                                         ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #15
  %call37 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.329) #16
  br label %do.end41

do.end41:                                         ; preds = %do.end35, %if.then29.do.end41_crit_edge, %for.body88.i.do.end41_crit_edge, %for.end81.i.do.end41_crit_edge
  %183 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load ptr, ptr %backend, align 4
  %arrayidx.i.i135 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 3
  %185 = ptrtoint ptr %arrayidx.i.i135 to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %arrayidx.i.i135, align 4
  %and1.i.i = and i32 %186, 67108864
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i)
  %cmp.i.not.i = icmp eq i32 %and1.i.i, 0
  br i1 %cmp.i.not.i, label %do.end41.vega10_update_sclk_threshold.exit_crit_edge, label %land.lhs.true.i

do.end41.vega10_update_sclk_threshold.exit_crit_edge: ; preds = %do.end41
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_sclk_threshold.exit

land.lhs.true.i:                                  ; preds = %do.end41
  %low_sclk_interrupt_threshold1.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %184, i32 0, i32 21
  %187 = ptrtoint ptr %low_sclk_interrupt_threshold1.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %low_sclk_interrupt_threshold1.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %188)
  %cmp.not.i = icmp eq i32 %188, 0
  br i1 %cmp.not.i, label %land.lhs.true.i.vega10_update_sclk_threshold.exit_crit_edge, label %if.then.i136

land.lhs.true.i.vega10_update_sclk_threshold.exit_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_sclk_threshold.exit

if.then.i136:                                     ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  %189 = tail call i32 @llvm.bswap.i32(i32 %188) #13
  %LowGfxclkInterruptThreshold.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %184, i32 0, i32 49, i32 14, i32 62
  %190 = ptrtoint ptr %LowGfxclkInterruptThreshold.i to i32
  call void @__asan_store4_noabort(i32 %190)
  store i32 %189, ptr %LowGfxclkInterruptThreshold.i, align 4
  %call3.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 32, i32 noundef %188, ptr noundef null) #13
  br label %vega10_update_sclk_threshold.exit

vega10_update_sclk_threshold.exit:                ; preds = %if.then.i136, %land.lhs.true.i.vega10_update_sclk_threshold.exit_crit_edge, %do.end41.vega10_update_sclk_threshold.exit_crit_edge
  %call58 = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %pp_table1, i16 noundef zeroext 0, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool60.not = icmp eq i32 %call58, 0
  br i1 %tobool60.not, label %do.end73, label %if.then61

if.then61:                                        ; preds = %vega10_update_sclk_threshold.exit
  %call62 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_set_power_state_tasks._rs.334, ptr noundef nonnull @__func__.vega10_set_power_state_tasks) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call62)
  %tobool63.not = icmp eq i32 %call62, 0
  br i1 %tobool63.not, label %if.then61.cleanup_crit_edge, label %do.end67

if.then61.cleanup_crit_edge:                      ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end67:                                         ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #15
  %call69 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.172) #16
  br label %cleanup

do.end73:                                         ; preds = %vega10_update_sclk_threshold.exit
  %hardcode_pp_table = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 14
  %191 = ptrtoint ptr %hardcode_pp_table to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load ptr, ptr %hardcode_pp_table, align 4
  %cmp.not = icmp eq ptr %192, null
  br i1 %cmp.not, label %do.end73.if.end76_crit_edge, label %if.then74

do.end73.if.end76_crit_edge:                      ; preds = %do.end73
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end76

if.then74:                                        ; preds = %do.end73
  call void @__sanitizer_cov_trace_pc() #15
  %need_update_dpm_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %193 = ptrtoint ptr %need_update_dpm_table to i32
  call void @__asan_load1_noabort(i32 %193)
  %194 = load i8, ptr %need_update_dpm_table, align 4
  %195 = or i8 %194, 16
  store i8 %195, ptr %need_update_dpm_table, align 4
  br label %if.end76

if.end76:                                         ; preds = %if.then74, %do.end73.if.end76_crit_edge
  %196 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %backend, align 4
  %need_update_dpm_table.i139 = getelementptr inbounds %struct.vega10_hwmgr, ptr %197, i32 0, i32 17
  %198 = ptrtoint ptr %need_update_dpm_table.i139 to i32
  call void @__asan_load1_noabort(i32 %198)
  %199 = load i8, ptr %need_update_dpm_table.i139, align 4
  %200 = and i8 %199, 16
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %200)
  %tobool.not.i140 = icmp eq i8 %200, 0
  br i1 %tobool.not.i140, label %if.else.i, label %if.then.i143

if.then.i143:                                     ; preds = %if.end76
  %arrayidx.i.i141 = getelementptr %struct.vega10_hwmgr, ptr %197, i32 0, i32 48, i32 10
  %201 = ptrtoint ptr %arrayidx.i.i141 to i32
  call void @__asan_load1_noabort(i32 %201)
  %202 = load i8, ptr %arrayidx.i.i141, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %202)
  %tobool.not.i.i142 = icmp eq i8 %202, 0
  br i1 %tobool.not.i.i142, label %if.then.i143.vega10_update_avfs.exit_crit_edge, label %if.then.i.i144

if.then.i143.vega10_update_avfs.exit_crit_edge:   ; preds = %if.then.i143
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

if.then.i.i144:                                   ; preds = %if.then.i143
  %enabled.i.i = getelementptr %struct.vega10_hwmgr, ptr %197, i32 0, i32 48, i32 10, i32 1
  %203 = ptrtoint ptr %enabled.i.i to i32
  call void @__asan_load1_noabort(i32 %203)
  %204 = load i8, ptr %enabled.i.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %204)
  %tobool6.not.i.i = icmp eq i8 %204, 0
  br i1 %tobool6.not.i.i, label %if.then.i.i144.vega10_update_avfs.exit_crit_edge, label %if.end.i.i145

if.then.i.i144.vega10_update_avfs.exit_crit_edge: ; preds = %if.then.i.i144
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

if.end.i.i145:                                    ; preds = %if.then.i.i144
  %smu_feature_bitmap.i.i = getelementptr %struct.vega10_hwmgr, ptr %197, i32 0, i32 48, i32 10, i32 3
  %205 = ptrtoint ptr %smu_feature_bitmap.i.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load i32, ptr %smu_feature_bitmap.i.i, align 4
  %call30.i.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %206) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30.i.i)
  %tobool31.not.i.i = icmp eq i32 %call30.i.i, 0
  br i1 %tobool31.not.i.i, label %do.end44.i.i, label %if.then32.i.i

if.then32.i.i:                                    ; preds = %if.end.i.i145
  %call33.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_avfs_enable._rs.407, ptr noundef nonnull @__func__.vega10_avfs_enable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33.i.i)
  %tobool34.not.i.i = icmp eq i32 %call33.i.i, 0
  br i1 %tobool34.not.i.i, label %if.then32.i.i.vega10_update_avfs.exit_crit_edge, label %do.end38.i.i

if.then32.i.i.vega10_update_avfs.exit_crit_edge:  ; preds = %if.then32.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

do.end38.i.i:                                     ; preds = %if.then32.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %call40.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.410) #16
  br label %vega10_update_avfs.exit

do.end44.i.i:                                     ; preds = %if.end.i.i145
  call void @__sanitizer_cov_trace_pc() #15
  %207 = ptrtoint ptr %enabled.i.i to i32
  call void @__asan_store1_noabort(i32 %207)
  store i8 0, ptr %enabled.i.i, align 1
  br label %vega10_update_avfs.exit

if.else.i:                                        ; preds = %if.end76
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %199)
  %tobool2.not.i146 = icmp eq i8 %199, 0
  %arrayidx.i30.i = getelementptr %struct.vega10_hwmgr, ptr %197, i32 0, i32 48, i32 10
  %208 = ptrtoint ptr %arrayidx.i30.i to i32
  call void @__asan_load1_noabort(i32 %208)
  %209 = load i8, ptr %arrayidx.i30.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %209)
  %tobool.not.i31.i = icmp eq i8 %209, 0
  br i1 %tobool2.not.i146, label %if.else6.i, label %if.then3.i

if.then3.i:                                       ; preds = %if.else.i
  br i1 %tobool.not.i31.i, label %if.then3.i.vega10_avfs_enable.exit18.i_crit_edge, label %if.then.i6.i

if.then3.i.vega10_avfs_enable.exit18.i_crit_edge: ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_avfs_enable.exit18.i

if.then.i6.i:                                     ; preds = %if.then3.i
  %enabled.i4.i = getelementptr %struct.vega10_hwmgr, ptr %197, i32 0, i32 48, i32 10, i32 1
  %210 = ptrtoint ptr %enabled.i4.i to i32
  call void @__asan_load1_noabort(i32 %210)
  %211 = load i8, ptr %enabled.i4.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %211)
  %tobool6.not.i5.i = icmp eq i8 %211, 0
  br i1 %tobool6.not.i5.i, label %if.then.i6.i.vega10_avfs_enable.exit18.i_crit_edge, label %if.end.i8.i

if.then.i6.i.vega10_avfs_enable.exit18.i_crit_edge: ; preds = %if.then.i6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_avfs_enable.exit18.i

if.end.i8.i:                                      ; preds = %if.then.i6.i
  %smu_feature_bitmap.i7.i = getelementptr %struct.vega10_hwmgr, ptr %197, i32 0, i32 48, i32 10, i32 3
  %212 = ptrtoint ptr %smu_feature_bitmap.i7.i to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load i32, ptr %smu_feature_bitmap.i7.i, align 4
  %call30.i9.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %213) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30.i9.i)
  %tobool31.not.i10.i = icmp eq i32 %call30.i9.i, 0
  br i1 %tobool31.not.i10.i, label %do.end44.i16.i, label %if.then32.i13.i

if.then32.i13.i:                                  ; preds = %if.end.i8.i
  %call33.i11.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_avfs_enable._rs.407, ptr noundef nonnull @__func__.vega10_avfs_enable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33.i11.i)
  %tobool34.not.i12.i = icmp eq i32 %call33.i11.i, 0
  br i1 %tobool34.not.i12.i, label %if.then32.i13.i.vega10_avfs_enable.exit18.i_crit_edge, label %do.end38.i15.i

if.then32.i13.i.vega10_avfs_enable.exit18.i_crit_edge: ; preds = %if.then32.i13.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_avfs_enable.exit18.i

do.end38.i15.i:                                   ; preds = %if.then32.i13.i
  call void @__sanitizer_cov_trace_pc() #15
  %call40.i14.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.410) #16
  br label %vega10_avfs_enable.exit18.i

do.end44.i16.i:                                   ; preds = %if.end.i8.i
  call void @__sanitizer_cov_trace_pc() #15
  %214 = ptrtoint ptr %enabled.i4.i to i32
  call void @__asan_store1_noabort(i32 %214)
  store i8 0, ptr %enabled.i4.i, align 1
  br label %vega10_avfs_enable.exit18.i

vega10_avfs_enable.exit18.i:                      ; preds = %do.end44.i16.i, %do.end38.i15.i, %if.then32.i13.i.vega10_avfs_enable.exit18.i_crit_edge, %if.then.i6.i.vega10_avfs_enable.exit18.i_crit_edge, %if.then3.i.vega10_avfs_enable.exit18.i_crit_edge
  %215 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load ptr, ptr %backend, align 4
  %arrayidx.i20.i = getelementptr %struct.vega10_hwmgr, ptr %216, i32 0, i32 48, i32 10
  %217 = ptrtoint ptr %arrayidx.i20.i to i32
  call void @__asan_load1_noabort(i32 %217)
  %218 = load i8, ptr %arrayidx.i20.i, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %218)
  %tobool.not.i21.i = icmp eq i8 %218, 0
  br i1 %tobool.not.i21.i, label %vega10_avfs_enable.exit18.i.vega10_update_avfs.exit_crit_edge, label %if.then.i24.i

vega10_avfs_enable.exit18.i.vega10_update_avfs.exit_crit_edge: ; preds = %vega10_avfs_enable.exit18.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

if.then.i24.i:                                    ; preds = %vega10_avfs_enable.exit18.i
  %enabled.i22.i = getelementptr %struct.vega10_hwmgr, ptr %216, i32 0, i32 48, i32 10, i32 1
  %219 = ptrtoint ptr %enabled.i22.i to i32
  call void @__asan_load1_noabort(i32 %219)
  %220 = load i8, ptr %enabled.i22.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %220)
  %tobool6.not.i23.i = icmp eq i8 %220, 1
  br i1 %tobool6.not.i23.i, label %if.then.i24.i.vega10_update_avfs.exit_crit_edge, label %if.end.i26.i

if.then.i24.i.vega10_update_avfs.exit_crit_edge:  ; preds = %if.then.i24.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

if.end.i26.i:                                     ; preds = %if.then.i24.i
  %smu_feature_bitmap.i25.i = getelementptr %struct.vega10_hwmgr, ptr %216, i32 0, i32 48, i32 10, i32 3
  %221 = ptrtoint ptr %smu_feature_bitmap.i25.i to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %smu_feature_bitmap.i25.i, align 4
  %call.i.i147 = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %222) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i147)
  %tobool12.not.i.i = icmp eq i32 %call.i.i147, 0
  br i1 %tobool12.not.i.i, label %do.end22.i.i, label %if.then13.i.i

if.then13.i.i:                                    ; preds = %if.end.i26.i
  %call14.i.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_avfs_enable._rs, ptr noundef nonnull @__func__.vega10_avfs_enable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.i.i)
  %tobool15.not.i.i = icmp eq i32 %call14.i.i, 0
  br i1 %tobool15.not.i.i, label %if.then13.i.i.vega10_update_avfs.exit_crit_edge, label %do.end.i.i148

if.then13.i.i.vega10_update_avfs.exit_crit_edge:  ; preds = %if.then13.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

do.end.i.i148:                                    ; preds = %if.then13.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %call18.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.406) #16
  br label %vega10_update_avfs.exit

do.end22.i.i:                                     ; preds = %if.end.i26.i
  call void @__sanitizer_cov_trace_pc() #15
  %223 = ptrtoint ptr %enabled.i22.i to i32
  call void @__asan_store1_noabort(i32 %223)
  store i8 1, ptr %enabled.i22.i, align 1
  br label %vega10_update_avfs.exit

if.else6.i:                                       ; preds = %if.else.i
  br i1 %tobool.not.i31.i, label %if.else6.i.vega10_update_avfs.exit_crit_edge, label %if.then.i34.i

if.else6.i.vega10_update_avfs.exit_crit_edge:     ; preds = %if.else6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

if.then.i34.i:                                    ; preds = %if.else6.i
  %enabled.i32.i = getelementptr %struct.vega10_hwmgr, ptr %197, i32 0, i32 48, i32 10, i32 1
  %224 = ptrtoint ptr %enabled.i32.i to i32
  call void @__asan_load1_noabort(i32 %224)
  %225 = load i8, ptr %enabled.i32.i, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %225)
  %tobool6.not.i33.i = icmp eq i8 %225, 1
  br i1 %tobool6.not.i33.i, label %if.then.i34.i.vega10_update_avfs.exit_crit_edge, label %if.end.i36.i

if.then.i34.i.vega10_update_avfs.exit_crit_edge:  ; preds = %if.then.i34.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

if.end.i36.i:                                     ; preds = %if.then.i34.i
  %smu_feature_bitmap.i35.i = getelementptr %struct.vega10_hwmgr, ptr %197, i32 0, i32 48, i32 10, i32 3
  %226 = ptrtoint ptr %smu_feature_bitmap.i35.i to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %smu_feature_bitmap.i35.i, align 4
  %call.i37.i = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %227) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i37.i)
  %tobool12.not.i38.i = icmp eq i32 %call.i37.i, 0
  br i1 %tobool12.not.i38.i, label %do.end22.i44.i, label %if.then13.i41.i

if.then13.i41.i:                                  ; preds = %if.end.i36.i
  %call14.i39.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_avfs_enable._rs, ptr noundef nonnull @__func__.vega10_avfs_enable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.i39.i)
  %tobool15.not.i40.i = icmp eq i32 %call14.i39.i, 0
  br i1 %tobool15.not.i40.i, label %if.then13.i41.i.vega10_update_avfs.exit_crit_edge, label %do.end.i43.i

if.then13.i41.i.vega10_update_avfs.exit_crit_edge: ; preds = %if.then13.i41.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_update_avfs.exit

do.end.i43.i:                                     ; preds = %if.then13.i41.i
  call void @__sanitizer_cov_trace_pc() #15
  %call18.i42.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.406) #16
  br label %vega10_update_avfs.exit

do.end22.i44.i:                                   ; preds = %if.end.i36.i
  call void @__sanitizer_cov_trace_pc() #15
  %228 = ptrtoint ptr %enabled.i32.i to i32
  call void @__asan_store1_noabort(i32 %228)
  store i8 1, ptr %enabled.i32.i, align 1
  br label %vega10_update_avfs.exit

vega10_update_avfs.exit:                          ; preds = %do.end22.i44.i, %do.end.i43.i, %if.then13.i41.i.vega10_update_avfs.exit_crit_edge, %if.then.i34.i.vega10_update_avfs.exit_crit_edge, %if.else6.i.vega10_update_avfs.exit_crit_edge, %do.end22.i.i, %do.end.i.i148, %if.then13.i.i.vega10_update_avfs.exit_crit_edge, %if.then.i24.i.vega10_update_avfs.exit_crit_edge, %vega10_avfs_enable.exit18.i.vega10_update_avfs.exit_crit_edge, %do.end44.i.i, %do.end38.i.i, %if.then32.i.i.vega10_update_avfs.exit_crit_edge, %if.then.i.i144.vega10_update_avfs.exit_crit_edge, %if.then.i143.vega10_update_avfs.exit_crit_edge
  %need_update_dpm_table78 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %229 = ptrtoint ptr %need_update_dpm_table78 to i32
  call void @__asan_load1_noabort(i32 %229)
  %230 = load i8, ptr %need_update_dpm_table78, align 4
  %231 = and i8 %230, 16
  store i8 %231, ptr %need_update_dpm_table78, align 4
  br label %cleanup

cleanup:                                          ; preds = %vega10_update_avfs.exit, %do.end67, %if.then61.cleanup_crit_edge
  ret i32 %call58
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_notify_smc_display_config_after_ps_adjustment(ptr noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %dcef_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 6
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %vdd_dep_on_mclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 1
  %4 = ptrtoint ptr %vdd_dep_on_mclk to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %vdd_dep_on_mclk, align 4
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %6 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %7, i32 0, i32 4
  %8 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %num_display, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %9)
  %cmp = icmp ugt i32 %9, 1
  br i1 %cmp, label %land.lhs.true, label %entry.if.else_crit_edge

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true:                                    ; preds = %entry
  %multi_monitor_in_sync = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %7, i32 0, i32 14
  %10 = ptrtoint ptr %multi_monitor_in_sync to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %multi_monitor_in_sync, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool.not = icmp eq i8 %11, 0
  br i1 %tobool.not, label %land.lhs.true3, label %land.lhs.true.if.else_crit_edge

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true3:                                   ; preds = %land.lhs.true
  %12 = ptrtoint ptr %7 to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %7, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool5.not = icmp eq i8 %13, 0
  br i1 %tobool5.not, label %land.lhs.true3.if.end_crit_edge, label %land.lhs.true3.if.else_crit_edge

land.lhs.true3.if.else_crit_edge:                 ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true3.if.end_crit_edge:                  ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

if.else:                                          ; preds = %land.lhs.true3.if.else_crit_edge, %land.lhs.true.if.else_crit_edge, %entry.if.else_crit_edge
  br label %if.end

if.end:                                           ; preds = %if.else, %land.lhs.true3.if.end_crit_edge
  %.sink = phi i32 [ 1, %if.else ], [ 0, %land.lhs.true3.if.end_crit_edge ]
  %call.i72 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 66, i32 noundef %.sink, ptr noundef null) #13
  %14 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %display_config, align 4
  %min_dcef_set_clk = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %15, i32 0, i32 20
  %16 = ptrtoint ptr %min_dcef_set_clk to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %min_dcef_set_clk, align 4
  %min_dcef_deep_sleep_set_clk = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %15, i32 0, i32 21
  %18 = ptrtoint ptr %min_dcef_deep_sleep_set_clk to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %min_dcef_deep_sleep_set_clk, align 4
  %min_mem_set_clock = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %15, i32 0, i32 7
  %20 = ptrtoint ptr %min_mem_set_clock to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %min_mem_set_clock, align 4
  %22 = ptrtoint ptr %dcef_table to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %dcef_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %23)
  %cmp978.not = icmp eq i32 %23, 0
  br i1 %cmp978.not, label %if.end.do.body28_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

if.end.do.body28_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body28

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.end.for.body_crit_edge
  %i.079 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %value = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 6, i32 2, i32 %i.079, i32 1
  %24 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %25, i32 %17)
  %cmp11 = icmp eq i32 %25, %17
  br i1 %cmp11, label %if.then21, label %for.inc

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.079, 1
  %exitcond.not = icmp eq i32 %inc, %23
  br i1 %exitcond.not, label %for.inc.do.body28_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.inc.do.body28_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body28

if.then21:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  %26 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %value, align 4
  %mul = mul i32 %27, 10
  %div.i = udiv i32 %mul, 1000
  %shl.i = shl i32 %div.i, 16
  %call4.i = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 76, i32 noundef %shl.i, ptr noundef null) #13
  %div = udiv i32 %19, 100
  %call23 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 64, i32 noundef %div, ptr noundef null) #13
  br label %if.end38

do.body28:                                        ; preds = %for.inc.do.body28_crit_edge, %if.end.do.body28_crit_edge
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega10_notify_smc_display_config_after_ps_adjustment.__UNIQUE_ID_ddebug343, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega10_notify_smc_display_config_after_ps_adjustment, %if.then34)) #13
          to label %if.end38 [label %if.then34], !srcloc !969

if.then34:                                        ; preds = %do.body28
  call void @__sanitizer_cov_trace_pc() #15
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega10_notify_smc_display_config_after_ps_adjustment.__UNIQUE_ID_ddebug343, ptr noundef nonnull @.str.356) #13
  br label %if.end38

if.end38:                                         ; preds = %if.then34, %do.body28, %if.then21
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %21)
  %cmp40.not = icmp eq i32 %21, 0
  br i1 %cmp40.not, label %if.end38.if.end46_crit_edge, label %if.then41

if.end38.if.end46_crit_edge:                      ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end46

if.then41:                                        ; preds = %if.end38
  %cmp.i = icmp eq ptr %5, null
  br i1 %cmp.i, label %if.then41.vega10_get_uclk_index.exit_crit_edge, label %lor.lhs.false.i

if.then41.vega10_get_uclk_index.exit_crit_edge:   ; preds = %if.then41
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_uclk_index.exit

lor.lhs.false.i:                                  ; preds = %if.then41
  %28 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %29)
  %cmp2.i = icmp eq i32 %29, 0
  br i1 %cmp2.i, label %lor.lhs.false.i.vega10_get_uclk_index.exit_crit_edge, label %for.cond.preheader.i

lor.lhs.false.i.vega10_get_uclk_index.exit_crit_edge: ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_uclk_index.exit

for.cond.preheader.i:                             ; preds = %lor.lhs.false.i
  %conv5.i = and i32 %29, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %conv5.i)
  %cmp62.not.i = icmp eq i32 %conv5.i, 0
  br i1 %cmp62.not.i, label %for.cond.preheader.i.vega10_get_uclk_index.exit_crit_edge, label %for.body.preheader.i

for.cond.preheader.i.vega10_get_uclk_index.exit_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_uclk_index.exit

for.body.preheader.i:                             ; preds = %for.cond.preheader.i
  %wide.trip.count = and i32 %29, 255
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.preheader.i
  %indvars.iv = phi i32 [ %indvars.iv.next, %for.inc.i.for.body.i_crit_edge ], [ 0, %for.body.preheader.i ]
  %arrayidx.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %indvars.iv
  %30 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %31, i32 %21)
  %cmp8.not.i = icmp ult i32 %31, %21
  br i1 %cmp8.not.i, label %for.inc.i, label %for.body.i.vega10_get_uclk_index.exit_crit_edge

for.body.i.vega10_get_uclk_index.exit_crit_edge:  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_uclk_index.exit

for.inc.i:                                        ; preds = %for.body.i
  %indvars.iv.next = add nuw nsw i32 %indvars.iv, 1
  %exitcond82.not = icmp eq i32 %indvars.iv.next, %wide.trip.count
  br i1 %exitcond82.not, label %for.end.loopexit.i, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i

for.end.loopexit.i:                               ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  %phi.bo.i = add i32 %29, 255
  br label %vega10_get_uclk_index.exit

vega10_get_uclk_index.exit:                       ; preds = %for.end.loopexit.i, %for.body.i.vega10_get_uclk_index.exit_crit_edge, %for.cond.preheader.i.vega10_get_uclk_index.exit_crit_edge, %lor.lhs.false.i.vega10_get_uclk_index.exit_crit_edge, %if.then41.vega10_get_uclk_index.exit_crit_edge
  %retval.0.i74 = phi i32 [ 0, %lor.lhs.false.i.vega10_get_uclk_index.exit_crit_edge ], [ 0, %if.then41.vega10_get_uclk_index.exit_crit_edge ], [ 255, %for.cond.preheader.i.vega10_get_uclk_index.exit_crit_edge ], [ %phi.bo.i, %for.end.loopexit.i ], [ %indvars.iv, %for.body.i.vega10_get_uclk_index.exit_crit_edge ]
  %conv = and i32 %retval.0.i74, 255
  %call44 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 36, i32 noundef %conv, ptr noundef null) #13
  %dpm_state = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 1
  %32 = ptrtoint ptr %dpm_state to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %conv, ptr %dpm_state, align 4
  br label %if.end46

if.end46:                                         ; preds = %vega10_get_uclk_index.exit, %if.end38.if.end46_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_display_configuration_changed_task(ptr noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %water_marks_bitmap = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 13
  %2 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %water_marks_bitmap, align 4
  %4 = and i32 %3, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %4)
  %5 = icmp eq i32 %4, 1
  br i1 %5, label %if.then, label %entry.if.end15_crit_edge

entry.if.end15_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15

if.then:                                          ; preds = %entry
  %water_marks_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 15
  %call = tail call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %water_marks_table, i16 noundef zeroext 1, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool4.not = icmp eq i32 %call, 0
  br i1 %tobool4.not, label %if.then5, label %do.end13

if.then5:                                         ; preds = %if.then
  %call6 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_display_configuration_changed_task._rs, ptr noundef nonnull @__func__.vega10_display_configuration_changed_task) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %if.then5.cleanup_crit_edge, label %do.end

if.then5.cleanup_crit_edge:                       ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  %call10 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.357) #16
  br label %cleanup

do.end13:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %6 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %water_marks_bitmap, align 4
  %or = or i32 %7, 2
  store i32 %or, ptr %water_marks_bitmap, align 4
  br label %if.end15

if.end15:                                         ; preds = %do.end13, %entry.if.end15_crit_edge
  %result.0 = phi i32 [ %call, %do.end13 ], [ 0, %entry.if.end15_crit_edge ]
  %8 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %water_marks_bitmap, align 4
  %and17 = and i32 %9, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17)
  %tobool18.not = icmp eq i32 %and17, 0
  br i1 %tobool18.not, label %if.end15.cleanup_crit_edge, label %if.then19

if.end15.cleanup_crit_edge:                       ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then19:                                        ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #15
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %10 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %11, i32 0, i32 4
  %12 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %num_display, align 4
  %call20 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 86, i32 noundef %13, ptr noundef null) #13
  br label %cleanup

cleanup:                                          ; preds = %if.then19, %if.end15.cleanup_crit_edge, %do.end, %if.then5.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %do.end ], [ -22, %if.then5.cleanup_crit_edge ], [ %result.0, %if.then19 ], [ %result.0, %if.end15.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_thermal_stop_thermal_controller(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_fan_ctrl_get_fan_speed_info(ptr noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vega10_set_fan_control_mode(ptr noundef %hwmgr, i32 noundef %mode) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %not_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %0 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.sw.epilog_crit_edge, label %if.end

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.end:                                           ; preds = %entry
  %2 = zext i32 %mode to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.491)
  switch i32 %mode, label %if.end.sw.epilog_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
    i32 2, label %sw.bb6
  ]

if.end.sw.epilog_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %call = tail call i32 @vega10_fan_ctrl_set_fan_speed_pwm(ptr noundef %hwmgr, i32 noundef 255) #13
  br label %sw.epilog

sw.bb1:                                           ; preds = %if.end
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %3 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %4, 1073741824
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %sw.bb1.sw.epilog_crit_edge, label %if.then3

sw.bb1.sw.epilog_crit_edge:                       ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.then3:                                         ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #15
  %call4 = tail call i32 @vega10_fan_ctrl_stop_smc_fan_control(ptr noundef %hwmgr) #13
  br label %sw.epilog

sw.bb6:                                           ; preds = %if.end
  %arrayidx.i19 = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 1
  %5 = ptrtoint ptr %arrayidx.i19 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %arrayidx.i19, align 4
  %and1.i20 = and i32 %6, 1073741824
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i20)
  %cmp.i21.not = icmp eq i32 %and1.i20, 0
  br i1 %cmp.i21.not, label %sw.bb6.sw.epilog_crit_edge, label %if.then11

sw.bb6.sw.epilog_crit_edge:                       ; preds = %sw.bb6
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.then11:                                        ; preds = %sw.bb6
  call void @__sanitizer_cov_trace_pc() #15
  %call12 = tail call i32 @vega10_fan_ctrl_start_smc_fan_control(ptr noundef %hwmgr) #13
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then11, %sw.bb6.sw.epilog_crit_edge, %if.then3, %sw.bb1.sw.epilog_crit_edge, %sw.bb, %if.end.sw.epilog_crit_edge, %entry.sw.epilog_crit_edge
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega10_get_fan_control_mode(ptr nocapture noundef readonly %hwmgr) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %enabled = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 25, i32 1
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp = icmp eq i8 %3, 0
  %. = select i1 %cmp, i32 1, i32 2
  ret i32 %.
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_fan_ctrl_set_fan_speed_pwm(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_fan_ctrl_get_fan_speed_pwm(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_fan_ctrl_set_fan_speed_rpm(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_fan_ctrl_get_fan_speed_rpm(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_fan_ctrl_reset_fan_speed_to_default(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_thermal_ctrl_uninitialize_thermal_controller(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu9_register_irq_handlers(ptr noundef) #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal zeroext i1 @vega10_check_smc_update_required_for_display_configuration(ptr nocapture noundef readonly %hwmgr) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %num_existing_displays = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 23, i32 1
  %2 = ptrtoint ptr %num_existing_displays to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_existing_displays, align 4
  %display_config = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 45
  %4 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %display_config, align 4
  %num_display = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %5, i32 0, i32 4
  %6 = ptrtoint ptr %num_display to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %num_display, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %7)
  %cmp.not = icmp ne i32 %3, %7
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %8 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %9, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %entry.if.end7_crit_edge, label %if.then1

entry.if.end7_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end7

if.then1:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %display_timing = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 23
  %10 = ptrtoint ptr %display_timing to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %display_timing, align 4
  %min_core_set_clock_in_sr = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %5, i32 0, i32 10
  %12 = ptrtoint ptr %min_core_set_clock_in_sr to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %min_core_set_clock_in_sr, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %13)
  %cmp4.not = icmp ne i32 %11, %13
  %spec.select = select i1 %cmp4.not, i1 true, i1 %cmp.not
  br label %if.end7

if.end7:                                          ; preds = %if.then1, %entry.if.end7_crit_edge
  %is_update_required.1.off0 = phi i1 [ %cmp.not, %entry.if.end7_crit_edge ], [ %spec.select, %if.then1 ]
  ret i1 %is_update_required.1.off0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_check_states_equal(ptr nocapture noundef readnone %hwmgr, ptr noundef readonly %pstate1, ptr noundef readonly %pstate2, ptr noundef %equal) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %pstate1, null
  %cmp1 = icmp eq ptr %pstate2, null
  %or.cond = or i1 %cmp, %cmp1
  %cmp3 = icmp eq ptr %equal, null
  %or.cond76 = or i1 %or.cond, %cmp3
  br i1 %or.cond76, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %0 = ptrtoint ptr %pstate1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pstate1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %1)
  %cmp.i = icmp eq i32 %1, 538116871
  br i1 %cmp.i, label %if.end.cast_const_phw_vega10_power_state.exit_crit_edge, label %if.then.i

if.end.cast_const_phw_vega10_power_state.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %if.end
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_const_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_const_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_const_phw_vega10_power_state.exit

cast_const_phw_vega10_power_state.exit:           ; preds = %do.end.i, %if.then.i.cast_const_phw_vega10_power_state.exit_crit_edge, %if.end.cast_const_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_const_phw_vega10_power_state.exit_crit_edge ], [ %pstate1, %if.end.cast_const_phw_vega10_power_state.exit_crit_edge ]
  %2 = ptrtoint ptr %pstate2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pstate2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %3)
  %cmp.i77 = icmp eq i32 %3, 538116871
  br i1 %cmp.i77, label %cast_const_phw_vega10_power_state.exit.cast_const_phw_vega10_power_state.exit84_crit_edge, label %if.then.i80

cast_const_phw_vega10_power_state.exit.cast_const_phw_vega10_power_state.exit84_crit_edge: ; preds = %cast_const_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit84

if.then.i80:                                      ; preds = %cast_const_phw_vega10_power_state.exit
  %call.i78 = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i78)
  %tobool.not.i79 = icmp eq i32 %call.i78, 0
  br i1 %tobool.not.i79, label %if.then.i80.cast_const_phw_vega10_power_state.exit84_crit_edge, label %do.end.i82

if.then.i80.cast_const_phw_vega10_power_state.exit84_crit_edge: ; preds = %if.then.i80
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit84

do.end.i82:                                       ; preds = %if.then.i80
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i81 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_const_phw_vega10_power_state.exit84

cast_const_phw_vega10_power_state.exit84:         ; preds = %do.end.i82, %if.then.i80.cast_const_phw_vega10_power_state.exit84_crit_edge, %cast_const_phw_vega10_power_state.exit.cast_const_phw_vega10_power_state.exit84_crit_edge
  %retval.0.i83 = phi ptr [ null, %do.end.i82 ], [ null, %if.then.i80.cast_const_phw_vega10_power_state.exit84_crit_edge ], [ %pstate2, %cast_const_phw_vega10_power_state.exit.cast_const_phw_vega10_power_state.exit84_crit_edge ]
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %4 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %performance_level_count, align 4
  %performance_level_count5 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 3
  %6 = ptrtoint ptr %performance_level_count5 to i32
  call void @__asan_load2_noabort(i32 %6)
  %7 = load i16, ptr %performance_level_count5, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %5, i16 %7)
  %cmp7.not = icmp eq i16 %5, %7
  br i1 %cmp7.not, label %for.cond.preheader, label %cast_const_phw_vega10_power_state.exit84.cleanup.sink.split_crit_edge

cast_const_phw_vega10_power_state.exit84.cleanup.sink.split_crit_edge: ; preds = %cast_const_phw_vega10_power_state.exit84
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split

for.cond.preheader:                               ; preds = %cast_const_phw_vega10_power_state.exit84
  %conv12 = zext i16 %5 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %5)
  %cmp1386.not = icmp eq i16 %5, 0
  br i1 %cmp1386.not, label %for.cond.preheader.for.end_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.cond:                                         ; preds = %vega10_are_power_levels_equal.exit
  %inc = add nuw nsw i32 %i.087, 1
  %exitcond.not = icmp eq i32 %inc, %conv12
  br i1 %exitcond.not, label %for.cond.for.end_crit_edge, label %for.cond.for.body_crit_edge

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.cond.for.end_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.087 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %i.087
  %arrayidx16 = getelementptr %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 6, i32 %i.087
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx, align 4
  %10 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx16, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %9, i32 %11)
  %cmp.i85 = icmp eq i32 %9, %11
  br i1 %cmp.i85, label %land.lhs.true.i, label %for.body.cleanup.sink.split_crit_edge

for.body.cleanup.sink.split_crit_edge:            ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split

land.lhs.true.i:                                  ; preds = %for.body
  %gfx_clock.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %i.087, i32 1
  %12 = ptrtoint ptr %gfx_clock.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %gfx_clock.i, align 4
  %gfx_clock2.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 6, i32 %i.087, i32 1
  %14 = ptrtoint ptr %gfx_clock2.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %gfx_clock2.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %13, i32 %15)
  %cmp3.i = icmp eq i32 %13, %15
  br i1 %cmp3.i, label %vega10_are_power_levels_equal.exit, label %land.lhs.true.i.cleanup.sink.split_crit_edge

land.lhs.true.i.cleanup.sink.split_crit_edge:     ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split

vega10_are_power_levels_equal.exit:               ; preds = %land.lhs.true.i
  %mem_clock.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %i.087, i32 2
  %16 = ptrtoint ptr %mem_clock.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %mem_clock.i, align 4
  %mem_clock4.i = getelementptr %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 6, i32 %i.087, i32 2
  %18 = ptrtoint ptr %mem_clock4.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %mem_clock4.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %17, i32 %19)
  %cmp5.i = icmp eq i32 %17, %19
  br i1 %cmp5.i, label %for.cond, label %vega10_are_power_levels_equal.exit.cleanup.sink.split_crit_edge

vega10_are_power_levels_equal.exit.cleanup.sink.split_crit_edge: ; preds = %vega10_are_power_levels_equal.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split

for.end:                                          ; preds = %for.cond.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %uvd_clks = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 1
  %20 = ptrtoint ptr %uvd_clks to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %uvd_clks, align 4
  %uvd_clks20 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 1
  %22 = ptrtoint ptr %uvd_clks20 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %uvd_clks20, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %21, i32 %23)
  %cmp22 = icmp eq i32 %21, %23
  br i1 %cmp22, label %land.rhs, label %for.end.land.end_crit_edge

for.end.land.end_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.end

land.rhs:                                         ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  %dclk = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 1, i32 1
  %24 = ptrtoint ptr %dclk to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %dclk, align 4
  %dclk26 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 1, i32 1
  %26 = ptrtoint ptr %dclk26 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %dclk26, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %25, i32 %27)
  %cmp27 = icmp eq i32 %25, %27
  br label %land.end

land.end:                                         ; preds = %land.rhs, %for.end.land.end_crit_edge
  %28 = phi i1 [ false, %for.end.land.end_crit_edge ], [ %cmp27, %land.rhs ]
  %frombool = zext i1 %28 to i8
  %29 = ptrtoint ptr %equal to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %frombool, ptr %equal, align 1
  %vce_clks = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 2
  %30 = ptrtoint ptr %vce_clks to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %vce_clks, align 4
  %vce_clks29 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 2
  %32 = ptrtoint ptr %vce_clks29 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %vce_clks29, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %31, i32 %33)
  %cmp31 = icmp eq i32 %31, %33
  br i1 %cmp31, label %land.rhs33, label %land.end.land.end39_crit_edge

land.end.land.end39_crit_edge:                    ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.end39

land.rhs33:                                       ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #15
  %ecclk = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 2, i32 1
  %34 = ptrtoint ptr %ecclk to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %ecclk, align 4
  %ecclk36 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 2, i32 1
  %36 = ptrtoint ptr %ecclk36 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %ecclk36, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %35, i32 %37)
  %cmp37 = icmp eq i32 %35, %37
  %phi.cast = zext i1 %cmp37 to i32
  br label %land.end39

land.end39:                                       ; preds = %land.rhs33, %land.end.land.end39_crit_edge
  %38 = phi i32 [ 0, %land.end.land.end39_crit_edge ], [ %phi.cast, %land.rhs33 ]
  %39 = zext i1 %28 to i32
  %and = and i32 %38, %39
  %40 = trunc i32 %and to i8
  %41 = ptrtoint ptr %equal to i32
  call void @__asan_store1_noabort(i32 %41)
  store i8 %40, ptr %equal, align 1
  %sclk_threshold = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 5
  %42 = ptrtoint ptr %sclk_threshold to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %sclk_threshold, align 4
  %sclk_threshold43 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i83, i32 0, i32 5
  %44 = ptrtoint ptr %sclk_threshold43 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %sclk_threshold43, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %43, i32 %45)
  %cmp44 = icmp eq i32 %43, %45
  %conv45 = zext i1 %cmp44 to i32
  %and48 = and i32 %and, %conv45
  %46 = trunc i32 %and48 to i8
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %land.end39, %vega10_are_power_levels_equal.exit.cleanup.sink.split_crit_edge, %land.lhs.true.i.cleanup.sink.split_crit_edge, %for.body.cleanup.sink.split_crit_edge, %cast_const_phw_vega10_power_state.exit84.cleanup.sink.split_crit_edge
  %.sink = phi i8 [ %46, %land.end39 ], [ 0, %cast_const_phw_vega10_power_state.exit84.cleanup.sink.split_crit_edge ], [ 0, %for.body.cleanup.sink.split_crit_edge ], [ 0, %land.lhs.true.i.cleanup.sink.split_crit_edge ], [ 0, %vega10_are_power_levels_equal.exit.cleanup.sink.split_crit_edge ]
  %47 = ptrtoint ptr %equal to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 %.sink, ptr %equal, align 1
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ 0, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega10_get_dal_power_level(ptr nocapture noundef readonly %hwmgr, ptr nocapture noundef writeonly %info) #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %0 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pptable, align 4
  %max_clock_voltage_on_ac = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %1, i32 0, i32 14
  %2 = ptrtoint ptr %max_clock_voltage_on_ac to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %max_clock_voltage_on_ac, align 4
  %4 = ptrtoint ptr %info to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %3, ptr %info, align 4
  %mclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %1, i32 0, i32 14, i32 1
  %5 = ptrtoint ptr %mclk to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %mclk, align 4
  %memory_max_clock = getelementptr inbounds %struct.amd_pp_simple_clock_info, ptr %info, i32 0, i32 1
  %7 = ptrtoint ptr %memory_max_clock to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %memory_max_clock, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_get_performance_level(ptr noundef readnone %hwmgr, ptr noundef readonly %state, i32 noundef %designation, i32 noundef %index, ptr noundef writeonly %level) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %level, null
  %cmp1 = icmp eq ptr %hwmgr, null
  %or.cond = or i1 %cmp1, %cmp
  %cmp3 = icmp eq ptr %state, null
  %or.cond20 = or i1 %cmp3, %or.cond
  br i1 %or.cond20, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %0 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %state, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %1)
  %cmp.i = icmp eq i32 %1, 538116871
  br i1 %cmp.i, label %if.end.cast_const_phw_vega10_power_state.exit_crit_edge, label %if.then.i

if.end.cast_const_phw_vega10_power_state.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %if.end
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_const_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_const_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_const_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_const_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_const_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_const_phw_vega10_power_state.exit

cast_const_phw_vega10_power_state.exit:           ; preds = %do.end.i, %if.then.i.cast_const_phw_vega10_power_state.exit_crit_edge, %if.end.cast_const_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_const_phw_vega10_power_state.exit_crit_edge ], [ %state, %if.end.cast_const_phw_vega10_power_state.exit_crit_edge ]
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %2 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %2)
  %3 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %3 to i32
  %sub = add nsw i32 %conv, -1
  %4 = tail call i32 @llvm.umin.i32(i32 %sub, i32 %index)
  %gfx_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %4, i32 1
  %5 = ptrtoint ptr %gfx_clock to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %gfx_clock, align 4
  %7 = ptrtoint ptr %level to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %level, align 4
  %mem_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %4, i32 2
  %8 = ptrtoint ptr %mem_clock to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %mem_clock, align 4
  %memory_clock = getelementptr inbounds %struct.PHM_PerformanceLevel, ptr %level, i32 0, i32 1
  %10 = ptrtoint ptr %memory_clock to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %memory_clock, align 4
  br label %cleanup

cleanup:                                          ; preds = %cast_const_phw_vega10_power_state.exit, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %cast_const_phw_vega10_power_state.exit ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_get_clock_by_type_with_latency(ptr nocapture noundef readonly %hwmgr, i32 noundef %type, ptr nocapture noundef %clocks) #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.492)
  switch i32 %type, label %entry.return_crit_edge [
    i32 2, label %sw.bb
    i32 3, label %sw.bb1
    i32 4, label %sw.bb2
    i32 5, label %sw.bb3
  ]

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

sw.bb:                                            ; preds = %entry
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %1 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %pptable.i, align 4
  %3 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %2, align 4
  %5 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 0, ptr %clocks, align 4
  %6 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %4, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp16.not.i = icmp eq i32 %7, 0
  br i1 %cmp16.not.i, label %sw.bb.return_crit_edge, label %sw.bb.for.body.i_crit_edge

sw.bb.for.body.i_crit_edge:                       ; preds = %sw.bb
  br label %for.body.i

sw.bb.return_crit_edge:                           ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %sw.bb.for.body.i_crit_edge
  %i.017.i = phi i32 [ %inc7.i, %for.inc.i.for.body.i_crit_edge ], [ 0, %sw.bb.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %4, i32 0, i32 1, i32 %i.017.i
  %8 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %tobool.not.i = icmp eq i32 %9, 0
  br i1 %tobool.not.i, label %for.body.i.for.inc.i_crit_edge, label %if.then.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  %mul.i = mul i32 %9, 10
  %10 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %clocks, align 4
  %arrayidx5.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %11
  %12 = ptrtoint ptr %arrayidx5.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %mul.i, ptr %arrayidx5.i, align 4
  %inc.i = add i32 %11, 1
  store i32 %inc.i, ptr %clocks, align 4
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.then.i, %for.body.i.for.inc.i_crit_edge
  %inc7.i = add nuw i32 %i.017.i, 1
  %13 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %4, align 4
  %cmp.i = icmp ult i32 %inc7.i, %14
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.return_crit_edge

for.inc.i.return_crit_edge:                       ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i

sw.bb1:                                           ; preds = %entry
  %pptable.i10 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %15 = ptrtoint ptr %pptable.i10 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %pptable.i10, align 4
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %16, i32 0, i32 1
  %17 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %19 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %backend.i, align 4
  %21 = ptrtoint ptr %18 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %18, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %22)
  %cmp36.not.i = icmp eq i32 %22, 0
  br i1 %cmp36.not.i, label %sw.bb1.vega10_get_memclocks.exit_crit_edge, label %sw.bb1.for.body.i13_crit_edge

sw.bb1.for.body.i13_crit_edge:                    ; preds = %sw.bb1
  br label %for.body.i13

sw.bb1.vega10_get_memclocks.exit_crit_edge:       ; preds = %sw.bb1
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_memclocks.exit

for.body.i13:                                     ; preds = %for.inc.i19.for.body.i13_crit_edge, %sw.bb1.for.body.i13_crit_edge
  %i.038.i = phi i32 [ %inc16.i, %for.inc.i19.for.body.i13_crit_edge ], [ 0, %sw.bb1.for.body.i13_crit_edge ]
  %j.037.i = phi i32 [ %j.1.i, %for.inc.i19.for.body.i13_crit_edge ], [ 0, %sw.bb1.for.body.i13_crit_edge ]
  %arrayidx.i11 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %18, i32 0, i32 1, i32 %i.038.i
  %23 = ptrtoint ptr %arrayidx.i11 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %arrayidx.i11, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %24)
  %tobool.not.i12 = icmp eq i32 %24, 0
  br i1 %tobool.not.i12, label %for.body.i13.for.inc.i19_crit_edge, label %if.then.i17

for.body.i13.for.inc.i19_crit_edge:               ; preds = %for.body.i13
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i19

if.then.i17:                                      ; preds = %for.body.i13
  call void @__sanitizer_cov_trace_pc() #15
  %mul.i14 = mul i32 %24, 10
  %arrayidx5.i15 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %j.037.i
  %25 = ptrtoint ptr %arrayidx5.i15 to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %mul.i14, ptr %arrayidx5.i15, align 4
  %26 = ptrtoint ptr %arrayidx.i11 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx.i11, align 4
  %arrayidx10.i = getelementptr %struct.vega10_hwmgr, ptr %20, i32 0, i32 4, i32 1, i32 %j.037.i
  %28 = ptrtoint ptr %arrayidx10.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %27, ptr %arrayidx10.i, align 4
  %latency.i = getelementptr %struct.vega10_hwmgr, ptr %20, i32 0, i32 4, i32 1, i32 %j.037.i, i32 1
  %29 = ptrtoint ptr %latency.i to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 25, ptr %latency.i, align 4
  %latency_in_us.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %j.037.i, i32 1
  %30 = ptrtoint ptr %latency_in_us.i to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 25, ptr %latency_in_us.i, align 4
  %inc.i16 = add i32 %j.037.i, 1
  br label %for.inc.i19

for.inc.i19:                                      ; preds = %if.then.i17, %for.body.i13.for.inc.i19_crit_edge
  %j.1.i = phi i32 [ %inc.i16, %if.then.i17 ], [ %j.037.i, %for.body.i13.for.inc.i19_crit_edge ]
  %inc16.i = add nuw i32 %i.038.i, 1
  %31 = ptrtoint ptr %18 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %18, align 4
  %cmp.i18 = icmp ult i32 %inc16.i, %32
  br i1 %cmp.i18, label %for.inc.i19.for.body.i13_crit_edge, label %for.inc.i19.vega10_get_memclocks.exit_crit_edge

for.inc.i19.vega10_get_memclocks.exit_crit_edge:  ; preds = %for.inc.i19
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_memclocks.exit

for.inc.i19.for.body.i13_crit_edge:               ; preds = %for.inc.i19
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i13

vega10_get_memclocks.exit:                        ; preds = %for.inc.i19.vega10_get_memclocks.exit_crit_edge, %sw.bb1.vega10_get_memclocks.exit_crit_edge
  %j.0.lcssa.i = phi i32 [ 0, %sw.bb1.vega10_get_memclocks.exit_crit_edge ], [ %j.1.i, %for.inc.i19.vega10_get_memclocks.exit_crit_edge ]
  %mclk_latency_table17.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %20, i32 0, i32 4
  %33 = ptrtoint ptr %mclk_latency_table17.i to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %j.0.lcssa.i, ptr %mclk_latency_table17.i, align 4
  %34 = ptrtoint ptr %clocks to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %j.0.lcssa.i, ptr %clocks, align 4
  br label %return

sw.bb2:                                           ; preds = %entry
  %pptable.i20 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %35 = ptrtoint ptr %pptable.i20 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %pptable.i20, align 4
  %vdd_dep_on_dcefclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %36, i32 0, i32 3
  %37 = ptrtoint ptr %vdd_dep_on_dcefclk.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %vdd_dep_on_dcefclk.i, align 4
  %39 = ptrtoint ptr %38 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %38, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %40)
  %cmp12.not.i = icmp eq i32 %40, 0
  br i1 %cmp12.not.i, label %sw.bb2.return_crit_edge, label %sw.bb2.for.body.i26_crit_edge

sw.bb2.for.body.i26_crit_edge:                    ; preds = %sw.bb2
  br label %for.body.i26

sw.bb2.return_crit_edge:                          ; preds = %sw.bb2
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

for.body.i26:                                     ; preds = %for.body.i26.for.body.i26_crit_edge, %sw.bb2.for.body.i26_crit_edge
  %i.013.i = phi i32 [ %inc4.i, %for.body.i26.for.body.i26_crit_edge ], [ 0, %sw.bb2.for.body.i26_crit_edge ]
  %arrayidx.i21 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %38, i32 0, i32 1, i32 %i.013.i
  %41 = ptrtoint ptr %arrayidx.i21 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx.i21, align 4
  %mul.i22 = mul i32 %42, 10
  %arrayidx1.i = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.013.i
  %43 = ptrtoint ptr %arrayidx1.i to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %mul.i22, ptr %arrayidx1.i, align 4
  %latency_in_us.i23 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.013.i, i32 1
  %44 = ptrtoint ptr %latency_in_us.i23 to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 0, ptr %latency_in_us.i23, align 4
  %45 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %clocks, align 4
  %inc.i24 = add i32 %46, 1
  store i32 %inc.i24, ptr %clocks, align 4
  %inc4.i = add nuw i32 %i.013.i, 1
  %47 = ptrtoint ptr %38 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %38, align 4
  %cmp.i25 = icmp ult i32 %inc4.i, %48
  br i1 %cmp.i25, label %for.body.i26.for.body.i26_crit_edge, label %for.body.i26.return_crit_edge

for.body.i26.return_crit_edge:                    ; preds = %for.body.i26
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

for.body.i26.for.body.i26_crit_edge:              ; preds = %for.body.i26
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i26

sw.bb3:                                           ; preds = %entry
  %pptable.i27 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %49 = ptrtoint ptr %pptable.i27 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %pptable.i27, align 4
  %vdd_dep_on_socclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %50, i32 0, i32 2
  %51 = ptrtoint ptr %vdd_dep_on_socclk.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %vdd_dep_on_socclk.i, align 4
  %53 = ptrtoint ptr %52 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %52, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %54)
  %cmp12.not.i28 = icmp eq i32 %54, 0
  br i1 %cmp12.not.i28, label %sw.bb3.return_crit_edge, label %sw.bb3.for.body.i37_crit_edge

sw.bb3.for.body.i37_crit_edge:                    ; preds = %sw.bb3
  br label %for.body.i37

sw.bb3.return_crit_edge:                          ; preds = %sw.bb3
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

for.body.i37:                                     ; preds = %for.body.i37.for.body.i37_crit_edge, %sw.bb3.for.body.i37_crit_edge
  %i.013.i29 = phi i32 [ %inc4.i35, %for.body.i37.for.body.i37_crit_edge ], [ 0, %sw.bb3.for.body.i37_crit_edge ]
  %arrayidx.i30 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %52, i32 0, i32 1, i32 %i.013.i29
  %55 = ptrtoint ptr %arrayidx.i30 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx.i30, align 4
  %mul.i31 = mul i32 %56, 10
  %arrayidx1.i32 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.013.i29
  %57 = ptrtoint ptr %arrayidx1.i32 to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %mul.i31, ptr %arrayidx1.i32, align 4
  %latency_in_us.i33 = getelementptr %struct.pp_clock_levels_with_latency, ptr %clocks, i32 0, i32 1, i32 %i.013.i29, i32 1
  %58 = ptrtoint ptr %latency_in_us.i33 to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 0, ptr %latency_in_us.i33, align 4
  %59 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %clocks, align 4
  %inc.i34 = add i32 %60, 1
  store i32 %inc.i34, ptr %clocks, align 4
  %inc4.i35 = add nuw i32 %i.013.i29, 1
  %61 = ptrtoint ptr %52 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %52, align 4
  %cmp.i36 = icmp ult i32 %inc4.i35, %62
  br i1 %cmp.i36, label %for.body.i37.for.body.i37_crit_edge, label %for.body.i37.return_crit_edge

for.body.i37.return_crit_edge:                    ; preds = %for.body.i37
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

for.body.i37.for.body.i37_crit_edge:              ; preds = %for.body.i37
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i37

return:                                           ; preds = %for.body.i37.return_crit_edge, %sw.bb3.return_crit_edge, %for.body.i26.return_crit_edge, %sw.bb2.return_crit_edge, %vega10_get_memclocks.exit, %for.inc.i.return_crit_edge, %sw.bb.return_crit_edge, %entry.return_crit_edge
  %retval.0 = phi i32 [ -1, %entry.return_crit_edge ], [ 0, %vega10_get_memclocks.exit ], [ 0, %sw.bb.return_crit_edge ], [ 0, %sw.bb2.return_crit_edge ], [ 0, %sw.bb3.return_crit_edge ], [ 0, %for.inc.i.return_crit_edge ], [ 0, %for.body.i26.return_crit_edge ], [ 0, %for.body.i37.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_get_clock_by_type_with_voltage(ptr nocapture noundef readonly %hwmgr, i32 noundef %type, ptr nocapture noundef %clocks) #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %0 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pptable, align 4
  %2 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.493)
  switch i32 %type, label %entry.cleanup_crit_edge [
    i32 3, label %sw.bb
    i32 4, label %sw.bb1
    i32 1, label %sw.bb2
    i32 6, label %sw.bb3
    i32 7, label %sw.bb4
  ]

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_mclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %1, i32 0, i32 1
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_dcefclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %1, i32 0, i32 3
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_dispclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %1, i32 0, i32 5
  br label %sw.epilog

sw.bb3:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_pixclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %1, i32 0, i32 4
  br label %sw.epilog

sw.bb4:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_phyclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %1, i32 0, i32 6
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb4, %sw.bb3, %sw.bb2, %sw.bb1, %sw.bb
  %dep_table.0.in = phi ptr [ %vdd_dep_on_phyclk, %sw.bb4 ], [ %vdd_dep_on_pixclk, %sw.bb3 ], [ %vdd_dep_on_dispclk, %sw.bb2 ], [ %vdd_dep_on_dcefclk, %sw.bb1 ], [ %vdd_dep_on_mclk, %sw.bb ]
  %3 = ptrtoint ptr %dep_table.0.in to i32
  call void @__asan_load4_noabort(i32 %3)
  %dep_table.0 = load ptr, ptr %dep_table.0.in, align 4
  %4 = ptrtoint ptr %dep_table.0 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %dep_table.0, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %cmp34.not = icmp eq i32 %5, 0
  br i1 %cmp34.not, label %sw.epilog.cleanup_crit_edge, label %for.body.lr.ph

sw.epilog.cleanup_crit_edge:                      ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body.lr.ph:                                   ; preds = %sw.epilog
  %vddc_lookup_table = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %1, i32 0, i32 18
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %i.035 = phi i32 [ 0, %for.body.lr.ph ], [ %inc12, %for.body.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_table.0, i32 0, i32 1, i32 %i.035
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx, align 4
  %mul = mul i32 %7, 10
  %arrayidx5 = getelementptr %struct.pp_clock_levels_with_voltage, ptr %clocks, i32 0, i32 1, i32 %i.035
  %8 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %mul, ptr %arrayidx5, align 4
  %9 = ptrtoint ptr %vddc_lookup_table to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %vddc_lookup_table, align 4
  %vddInd = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_table.0, i32 0, i32 1, i32 %i.035, i32 1
  %11 = ptrtoint ptr %vddInd to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %vddInd, align 4
  %idxprom = zext i8 %12 to i32
  %us_vdd = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %10, i32 0, i32 1, i32 %idxprom, i32 1
  %13 = ptrtoint ptr %us_vdd to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %us_vdd, align 2
  %conv = zext i16 %14 to i32
  %voltage_in_mv = getelementptr %struct.pp_clock_levels_with_voltage, ptr %clocks, i32 0, i32 1, i32 %i.035, i32 1
  %15 = ptrtoint ptr %voltage_in_mv to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 %conv, ptr %voltage_in_mv, align 4
  %16 = ptrtoint ptr %clocks to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %clocks, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %clocks, align 4
  %inc12 = add nuw i32 %i.035, 1
  %18 = ptrtoint ptr %dep_table.0 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %dep_table.0, align 4
  %cmp = icmp ult i32 %inc12, %19
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

cleanup:                                          ; preds = %for.body.cleanup_crit_edge, %sw.epilog.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -1, %entry.cleanup_crit_edge ], [ 0, %sw.epilog.cleanup_crit_edge ], [ 0, %for.body.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_set_watermarks_for_clocks_ranges(ptr nocapture noundef readonly %hwmgr, ptr noundef %clock_range) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %disable_water_mark = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 51
  %2 = ptrtoint ptr %disable_water_mark to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %disable_water_mark, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %water_marks_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 15
  %call = tail call i32 @smu_set_watermarks_for_clocks_ranges(ptr noundef %water_marks_table, ptr noundef %clock_range) #13
  %water_marks_bitmap = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 13
  %4 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 1, ptr %water_marks_bitmap, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_display_clock_voltage_request(ptr noundef %hwmgr, ptr nocapture noundef readonly %clock_req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %clock_req to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %clock_req, align 4
  %clock_freq_in_khz = getelementptr inbounds %struct.pp_display_clock_request, ptr %clock_req, i32 0, i32 1
  %2 = ptrtoint ptr %clock_freq_in_khz to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %clock_freq_in_khz, align 4
  %div = udiv i32 %3, 1000
  %switch.tableidx = add i32 %1, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %switch.tableidx)
  %4 = icmp ult i32 %switch.tableidx, 7
  br i1 %4, label %switch.hole_check, label %entry.sw.epilog_crit_edge

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

sw.epilog:                                        ; preds = %switch.hole_check.sw.epilog_crit_edge, %entry.sw.epilog_crit_edge
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.358) #16
  br label %if.end

switch.hole_check:                                ; preds = %entry
  %switch.maskindex = trunc i32 %switch.tableidx to i8
  %switch.shifted = lshr i8 105, %switch.maskindex
  %5 = and i8 %switch.shifted, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %switch.lobit.not = icmp eq i8 %5, 0
  br i1 %switch.lobit.not, label %switch.hole_check.sw.epilog_crit_edge, label %switch.lookup

switch.hole_check.sw.epilog_crit_edge:            ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

switch.lookup:                                    ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #15
  %switch.gep = getelementptr inbounds [7 x i32], ptr @switch.table.vega10_display_clock_voltage_request, i32 0, i32 %switch.tableidx
  %6 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %6)
  %switch.load = load i32, ptr %switch.gep, align 4
  %shl = shl i32 %div, 16
  %or = or i32 %switch.load, %shl
  %call4 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 76, i32 noundef %or, ptr noundef null) #13
  br label %if.end

if.end:                                           ; preds = %switch.lookup, %sw.epilog
  %result.011 = phi i32 [ 0, %switch.lookup ], [ -1, %sw.epilog ]
  ret i32 %result.011
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_power_off_asic(ptr noundef %hwmgr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %call = tail call i32 @vega10_disable_dpm_tasks(ptr noundef %hwmgr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %entry.do.end7_crit_edge, label %if.then

entry.do.end7_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end7

if.then:                                          ; preds = %entry
  %call1 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_power_off_asic._rs, ptr noundef nonnull @__func__.vega10_power_off_asic) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.then.do.end7_crit_edge, label %do.end

if.then.do.end7_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end7

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.360) #16
  br label %do.end7

do.end7:                                          ; preds = %do.end, %if.then.do.end7_crit_edge, %entry.do.end7_crit_edge
  %water_marks_bitmap = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 13
  %2 = ptrtoint ptr %water_marks_bitmap to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %water_marks_bitmap, align 4
  %and = and i32 %3, -3
  store i32 %and, ptr %water_marks_bitmap, align 4
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_force_clock_level(ptr noundef %hwmgr, i32 noundef %type, i32 noundef %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.494)
  switch i32 %type, label %entry.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb34
    i32 3, label %sw.bb84
    i32 5, label %do.end137
  ]

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool.not = icmp eq i32 %mask, 0
  %3 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !963
  %spec.select = select i1 %tobool.not, i32 0, i32 %3
  %gfx_boot_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 1
  %4 = ptrtoint ptr %gfx_boot_level to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %spec.select, ptr %gfx_boot_level, align 4
  %5 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #13, !range !963
  %sub3 = sub nsw i32 31, %5
  %cond6 = select i1 %tobool.not, i32 0, i32 %sub3
  %gfx_max_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 6
  %6 = ptrtoint ptr %gfx_max_level to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %cond6, ptr %gfx_max_level, align 4
  tail call fastcc void @vega10_upload_dpm_bootup_level(ptr noundef %hwmgr)
  tail call fastcc void @vega10_upload_dpm_max_level(ptr noundef %hwmgr)
  br label %cleanup

sw.bb34:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool35.not = icmp eq i32 %mask, 0
  %7 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !963
  %spec.select163 = select i1 %tobool35.not, i32 0, i32 %7
  %mem_boot_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 3
  %8 = ptrtoint ptr %mem_boot_level to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %spec.select163, ptr %mem_boot_level, align 4
  %9 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #13, !range !963
  %sub47 = sub nsw i32 31, %9
  %cond50 = select i1 %tobool35.not, i32 0, i32 %sub47
  %mem_max_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 7
  %10 = ptrtoint ptr %mem_max_level to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %cond50, ptr %mem_max_level, align 4
  tail call fastcc void @vega10_upload_dpm_bootup_level(ptr noundef %hwmgr)
  tail call fastcc void @vega10_upload_dpm_max_level(ptr noundef %hwmgr)
  br label %cleanup

sw.bb84:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool85.not = icmp eq i32 %mask, 0
  %11 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !963
  %spec.select164 = select i1 %tobool85.not, i32 0, i32 %11
  %smc_state_table93 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49
  %12 = ptrtoint ptr %smc_state_table93 to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %spec.select164, ptr %smc_state_table93, align 4
  %13 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #13, !range !963
  %sub97 = sub nsw i32 31, %13
  %cond100 = select i1 %tobool85.not, i32 0, i32 %sub97
  %soc_max_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 8
  %14 = ptrtoint ptr %soc_max_level to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %cond100, ptr %soc_max_level, align 4
  tail call fastcc void @vega10_upload_dpm_bootup_level(ptr noundef %hwmgr)
  tail call fastcc void @vega10_upload_dpm_max_level(ptr noundef %hwmgr)
  br label %cleanup

do.end137:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call139 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.378) #16
  br label %cleanup

cleanup:                                          ; preds = %do.end137, %sw.bb84, %sw.bb34, %sw.bb, %entry.cleanup_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_print_clock_levels(ptr noundef %hwmgr, i32 noundef %type, ptr nocapture noundef writeonly %buf) #0 align 64 {
entry:
  %now = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %gfx_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 1
  %mem_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2
  %dcef_table5 = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 6
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %now) #13
  %2 = ptrtoint ptr %now to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %now, align 4, !annotation !962
  %3 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %3, ptr @__sancov_gen_cov_switch_values.495)
  switch i32 %type, label %entry.sw.epilog_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb13
    i32 3, label %sw.bb35
    i32 5, label %sw.bb57
    i32 2, label %sw.bb83
    i32 8, label %sw.bb154
    i32 9, label %sw.bb177
    i32 11, label %sw.bb205
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

sw.bb:                                            ; preds = %entry
  %sclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 28
  %4 = ptrtoint ptr %sclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %sclk_dpm_key_disabled, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  br i1 %tobool.not, label %if.end, label %sw.bb.sw.epilog_crit_edge

sw.bb.sw.epilog_crit_edge:                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.end:                                           ; preds = %sw.bb
  %call = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 35, ptr noundef nonnull %now) #13
  %pp_one_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 6
  %6 = ptrtoint ptr %pp_one_vf to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %pp_one_vf, align 2, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool6.not = icmp eq i8 %7, 0
  br i1 %tobool6.not, label %if.end.if.end9_crit_edge, label %land.lhs.true

if.end.if.end9_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end9

land.lhs.true:                                    ; preds = %if.end
  %dpm_level = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 18
  %8 = ptrtoint ptr %dpm_level to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %dpm_level, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %9)
  %cmp = icmp eq i32 %9, 128
  br i1 %cmp, label %land.lhs.true.for.body.preheader_crit_edge, label %land.lhs.true.if.end9_crit_edge

land.lhs.true.if.end9_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end9

land.lhs.true.for.body.preheader_crit_edge:       ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.preheader

if.end9:                                          ; preds = %land.lhs.true.if.end9_crit_edge, %if.end.if.end9_crit_edge
  %10 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %gfx_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %cmp10394 = icmp sgt i32 %11, 0
  br i1 %cmp10394, label %if.end9.for.body.preheader_crit_edge, label %if.end9.sw.epilog_crit_edge

if.end9.sw.epilog_crit_edge:                      ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.end9.for.body.preheader_crit_edge:             ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.preheader

for.body.preheader:                               ; preds = %if.end9.for.body.preheader_crit_edge, %land.lhs.true.for.body.preheader_crit_edge
  %count.0406 = phi i32 [ %11, %if.end9.for.body.preheader_crit_edge ], [ 5, %land.lhs.true.for.body.preheader_crit_edge ]
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %size.0396 = phi i32 [ %add, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %i.0395 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %add.ptr = getelementptr i8, ptr %buf, i32 %size.0396
  %value = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %i.0395, i32 1
  %12 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %value, align 4
  %div = udiv i32 %13, 100
  %14 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %now, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.0395, i32 %15)
  %cmp11 = icmp eq i32 %i.0395, %15
  %cond = select i1 %cmp11, ptr @.str.381, ptr @.str.382
  %call12 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr, ptr noundef nonnull @.str.380, i32 noundef %i.0395, i32 noundef %div, ptr noundef nonnull %cond)
  %add = add i32 %call12, %size.0396
  %inc = add nuw nsw i32 %i.0395, 1
  %exitcond.not = icmp eq i32 %inc, %count.0406
  br i1 %exitcond.not, label %for.body.sw.epilog_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.body.sw.epilog_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

sw.bb13:                                          ; preds = %entry
  %mclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 15
  %16 = ptrtoint ptr %mclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %mclk_dpm_key_disabled, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool15.not = icmp eq i8 %17, 0
  br i1 %tobool15.not, label %if.end17, label %sw.bb13.sw.epilog_crit_edge

sw.bb13.sw.epilog_crit_edge:                      ; preds = %sw.bb13
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.end17:                                         ; preds = %sw.bb13
  %call18 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 38, ptr noundef nonnull %now) #13
  %18 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %mem_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp21390.not = icmp eq i32 %19, 0
  br i1 %cmp21390.not, label %if.end17.sw.epilog_crit_edge, label %if.end17.for.body22_crit_edge

if.end17.for.body22_crit_edge:                    ; preds = %if.end17
  br label %for.body22

if.end17.sw.epilog_crit_edge:                     ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body22:                                       ; preds = %for.body22.for.body22_crit_edge, %if.end17.for.body22_crit_edge
  %size.1392 = phi i32 [ %add31, %for.body22.for.body22_crit_edge ], [ 0, %if.end17.for.body22_crit_edge ]
  %i.1391 = phi i32 [ %inc33, %for.body22.for.body22_crit_edge ], [ 0, %if.end17.for.body22_crit_edge ]
  %add.ptr23 = getelementptr i8, ptr %buf, i32 %size.1392
  %value26 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %i.1391, i32 1
  %20 = ptrtoint ptr %value26 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %value26, align 4
  %div27 = udiv i32 %21, 100
  %22 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %now, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.1391, i32 %23)
  %cmp28 = icmp eq i32 %i.1391, %23
  %cond29 = select i1 %cmp28, ptr @.str.381, ptr @.str.382
  %call30 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr23, ptr noundef nonnull @.str.380, i32 noundef %i.1391, i32 noundef %div27, ptr noundef nonnull %cond29)
  %add31 = add i32 %call30, %size.1392
  %inc33 = add nuw i32 %i.1391, 1
  %24 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %mem_table, align 4
  %cmp21 = icmp ult i32 %inc33, %25
  br i1 %cmp21, label %for.body22.for.body22_crit_edge, label %for.body22.sw.epilog_crit_edge

for.body22.sw.epilog_crit_edge:                   ; preds = %for.body22
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body22.for.body22_crit_edge:                  ; preds = %for.body22
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body22

sw.bb35:                                          ; preds = %entry
  %socclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 33
  %26 = ptrtoint ptr %socclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %socclk_dpm_key_disabled, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %27)
  %tobool37.not = icmp eq i8 %27, 0
  br i1 %tobool37.not, label %if.end39, label %sw.bb35.sw.epilog_crit_edge

sw.bb35.sw.epilog_crit_edge:                      ; preds = %sw.bb35
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.end39:                                         ; preds = %sw.bb35
  %call40 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 49, ptr noundef nonnull %now) #13
  %28 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %29)
  %cmp43386.not = icmp eq i32 %29, 0
  br i1 %cmp43386.not, label %if.end39.sw.epilog_crit_edge, label %if.end39.for.body44_crit_edge

if.end39.for.body44_crit_edge:                    ; preds = %if.end39
  br label %for.body44

if.end39.sw.epilog_crit_edge:                     ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body44:                                       ; preds = %for.body44.for.body44_crit_edge, %if.end39.for.body44_crit_edge
  %size.2388 = phi i32 [ %add53, %for.body44.for.body44_crit_edge ], [ 0, %if.end39.for.body44_crit_edge ]
  %i.2387 = phi i32 [ %inc55, %for.body44.for.body44_crit_edge ], [ 0, %if.end39.for.body44_crit_edge ]
  %add.ptr45 = getelementptr i8, ptr %buf, i32 %size.2388
  %value48 = getelementptr %struct.vega10_single_dpm_table, ptr %1, i32 0, i32 2, i32 %i.2387, i32 1
  %30 = ptrtoint ptr %value48 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %value48, align 4
  %div49 = udiv i32 %31, 100
  %32 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %now, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.2387, i32 %33)
  %cmp50 = icmp eq i32 %i.2387, %33
  %cond51 = select i1 %cmp50, ptr @.str.381, ptr @.str.382
  %call52 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr45, ptr noundef nonnull @.str.380, i32 noundef %i.2387, i32 noundef %div49, ptr noundef nonnull %cond51)
  %add53 = add i32 %call52, %size.2388
  %inc55 = add nuw i32 %i.2387, 1
  %34 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %1, align 4
  %cmp43 = icmp ult i32 %inc55, %35
  br i1 %cmp43, label %for.body44.for.body44_crit_edge, label %for.body44.sw.epilog_crit_edge

for.body44.sw.epilog_crit_edge:                   ; preds = %for.body44
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body44.for.body44_crit_edge:                  ; preds = %for.body44
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body44

sw.bb57:                                          ; preds = %entry
  %dcefclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 21
  %36 = ptrtoint ptr %dcefclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %dcefclk_dpm_key_disabled, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %37)
  %tobool59.not = icmp eq i8 %37, 0
  br i1 %tobool59.not, label %if.end61, label %sw.bb57.sw.epilog_crit_edge

sw.bb57.sw.epilog_crit_edge:                      ; preds = %sw.bb57
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.end61:                                         ; preds = %sw.bb57
  %call62 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 77, i32 noundef 5, ptr noundef nonnull %now) #13
  %38 = ptrtoint ptr %dcef_table5 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %dcef_table5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %39)
  %cmp65382.not = icmp eq i32 %39, 0
  br i1 %cmp65382.not, label %if.end61.sw.epilog_crit_edge, label %if.end61.for.body66_crit_edge

if.end61.for.body66_crit_edge:                    ; preds = %if.end61
  br label %for.body66

if.end61.sw.epilog_crit_edge:                     ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body66:                                       ; preds = %for.body66.for.body66_crit_edge, %if.end61.for.body66_crit_edge
  %size.3384 = phi i32 [ %add79, %for.body66.for.body66_crit_edge ], [ 0, %if.end61.for.body66_crit_edge ]
  %i.3383 = phi i32 [ %inc81, %for.body66.for.body66_crit_edge ], [ 0, %if.end61.for.body66_crit_edge ]
  %add.ptr67 = getelementptr i8, ptr %buf, i32 %size.3384
  %value70 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 6, i32 2, i32 %i.3383, i32 1
  %40 = ptrtoint ptr %value70 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %value70, align 4
  %div71 = udiv i32 %41, 100
  %42 = ptrtoint ptr %now to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %now, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %div71, i32 %43)
  %cmp76 = icmp eq i32 %div71, %43
  %cond77 = select i1 %cmp76, ptr @.str.381, ptr @.str.382
  %call78 = call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr67, ptr noundef nonnull @.str.380, i32 noundef %i.3383, i32 noundef %div71, ptr noundef nonnull %cond77)
  %add79 = add i32 %call78, %size.3384
  %inc81 = add nuw i32 %i.3383, 1
  %44 = ptrtoint ptr %dcef_table5 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %dcef_table5, align 4
  %cmp65 = icmp ult i32 %inc81, %45
  br i1 %cmp65, label %for.body66.for.body66_crit_edge, label %for.body66.sw.epilog_crit_edge

for.body66.sw.epilog_crit_edge:                   ; preds = %for.body66
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body66.for.body66_crit_edge:                  ; preds = %for.body66
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body66

sw.bb83:                                          ; preds = %entry
  %46 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %hwmgr, align 4
  %pcie_rreg.i = getelementptr inbounds %struct.amdgpu_device, ptr %47, i32 0, i32 39
  %48 = ptrtoint ptr %pcie_rreg.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %pcie_rreg.i, align 8
  %call.i = tail call i32 %49(ptr noundef %47, i32 noundef 286524048) #13
  %and.i = lshr i32 %call.i, 13
  %shr.i = and i32 %and.i, 3
  %50 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %hwmgr, align 4
  %pcie_rreg.i363 = getelementptr inbounds %struct.amdgpu_device, ptr %51, i32 0, i32 39
  %52 = ptrtoint ptr %pcie_rreg.i363 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %pcie_rreg.i363, align 8
  %call.i364 = tail call i32 %53(ptr noundef %51, i32 noundef 286524040) #13
  %and.i365 = lshr i32 %call.i364, 4
  %shr.i366 = and i32 %and.i365, 7
  %arrayidx89 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 77, i32 0
  %54 = ptrtoint ptr %arrayidx89 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %arrayidx89, align 1
  %conv = zext i8 %55 to i32
  %arrayidx90 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 78, i32 0
  %56 = ptrtoint ptr %arrayidx90 to i32
  call void @__asan_load1_noabort(i32 %56)
  %57 = load i8, ptr %arrayidx90, align 1
  %conv91 = zext i8 %57 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %55)
  %58 = icmp ult i8 %55, 3
  br i1 %58, label %switch.lookup, label %cond.false102

cond.false102:                                    ; preds = %sw.bb83
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %55)
  %cmp103 = icmp eq i8 %55, 3
  %cond105 = select i1 %cmp103, ptr @.str.387, ptr @.str.382
  br label %cond.end109

switch.lookup:                                    ; preds = %sw.bb83
  call void @__sanitizer_cov_trace_pc() #15
  %59 = sext i8 %55 to i32
  %switch.gep = getelementptr inbounds [3 x ptr], ptr @switch.table.vega10_print_clock_levels, i32 0, i32 %59
  %60 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %60)
  %switch.load = load ptr, ptr %switch.gep, align 4
  br label %cond.end109

cond.end109:                                      ; preds = %switch.lookup, %cond.false102
  %cond110 = phi ptr [ %cond105, %cond.false102 ], [ %switch.load, %switch.lookup ]
  %switch.tableidx = add i8 %57, -1
  call void @__sanitizer_cov_trace_const_cmp1(i8 5, i8 %switch.tableidx)
  %61 = icmp ult i8 %switch.tableidx, 5
  br i1 %61, label %switch.lookup417, label %cond.false130

cond.false130:                                    ; preds = %cond.end109
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp1(i8 6, i8 %57)
  %cmp131 = icmp eq i8 %57, 6
  %cond133 = select i1 %cmp131, ptr @.str.393, ptr @.str.382
  br label %cond.end142

switch.lookup417:                                 ; preds = %cond.end109
  call void @__sanitizer_cov_trace_pc() #15
  %62 = sext i8 %switch.tableidx to i32
  %switch.gep418 = getelementptr inbounds [5 x ptr], ptr @switch.table.vega10_print_clock_levels.481, i32 0, i32 %62
  %63 = ptrtoint ptr %switch.gep418 to i32
  call void @__asan_load4_noabort(i32 %63)
  %switch.load419 = load ptr, ptr %switch.gep418, align 4
  br label %cond.end142

cond.end142:                                      ; preds = %switch.lookup417, %cond.false130
  %cond143 = phi ptr [ %cond133, %cond.false130 ], [ %switch.load419, %switch.lookup417 ]
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.i, i32 %conv)
  %cmp144 = icmp eq i32 %shr.i, %conv
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.i366, i32 %conv91)
  %cmp146 = icmp eq i32 %shr.i366, %conv91
  %spec.select = select i1 %cmp144, i1 %cmp146, i1 false
  %cond148 = select i1 %spec.select, ptr @.str.381, ptr @.str.382
  %call149 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.383, i32 noundef 0, ptr noundef nonnull %cond110, ptr noundef nonnull %cond143, ptr noundef nonnull %cond148)
  %arrayidx89.1 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 77, i32 1
  %64 = ptrtoint ptr %arrayidx89.1 to i32
  call void @__asan_load1_noabort(i32 %64)
  %65 = load i8, ptr %arrayidx89.1, align 1
  %conv.1 = zext i8 %65 to i32
  %arrayidx90.1 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 78, i32 1
  %66 = ptrtoint ptr %arrayidx90.1 to i32
  call void @__asan_load1_noabort(i32 %66)
  %67 = load i8, ptr %arrayidx90.1, align 1
  %conv91.1 = zext i8 %67 to i32
  %add.ptr92.1 = getelementptr i8, ptr %buf, i32 %call149
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %65)
  %68 = icmp ult i8 %65, 3
  br i1 %68, label %switch.lookup420, label %cond.false102.1

cond.false102.1:                                  ; preds = %cond.end142
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %65)
  %cmp103.1 = icmp eq i8 %65, 3
  %cond105.1 = select i1 %cmp103.1, ptr @.str.387, ptr @.str.382
  br label %cond.end109.1

switch.lookup420:                                 ; preds = %cond.end142
  call void @__sanitizer_cov_trace_pc() #15
  %69 = sext i8 %65 to i32
  %switch.gep421 = getelementptr inbounds [3 x ptr], ptr @switch.table.vega10_print_clock_levels.482, i32 0, i32 %69
  %70 = ptrtoint ptr %switch.gep421 to i32
  call void @__asan_load4_noabort(i32 %70)
  %switch.load422 = load ptr, ptr %switch.gep421, align 4
  br label %cond.end109.1

cond.end109.1:                                    ; preds = %switch.lookup420, %cond.false102.1
  %cond110.1 = phi ptr [ %cond105.1, %cond.false102.1 ], [ %switch.load422, %switch.lookup420 ]
  %switch.tableidx424 = add i8 %67, -1
  call void @__sanitizer_cov_trace_const_cmp1(i8 5, i8 %switch.tableidx424)
  %71 = icmp ult i8 %switch.tableidx424, 5
  br i1 %71, label %switch.lookup423, label %cond.false130.1

cond.false130.1:                                  ; preds = %cond.end109.1
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp1(i8 6, i8 %67)
  %cmp131.1 = icmp eq i8 %67, 6
  %cond133.1 = select i1 %cmp131.1, ptr @.str.393, ptr @.str.382
  br label %cond.end142.1

switch.lookup423:                                 ; preds = %cond.end109.1
  call void @__sanitizer_cov_trace_pc() #15
  %72 = sext i8 %switch.tableidx424 to i32
  %switch.gep425 = getelementptr inbounds [5 x ptr], ptr @switch.table.vega10_print_clock_levels.483, i32 0, i32 %72
  %73 = ptrtoint ptr %switch.gep425 to i32
  call void @__asan_load4_noabort(i32 %73)
  %switch.load426 = load ptr, ptr %switch.gep425, align 4
  br label %cond.end142.1

cond.end142.1:                                    ; preds = %switch.lookup423, %cond.false130.1
  %cond143.1 = phi ptr [ %cond133.1, %cond.false130.1 ], [ %switch.load426, %switch.lookup423 ]
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.i, i32 %conv.1)
  %cmp144.1 = icmp eq i32 %shr.i, %conv.1
  call void @__sanitizer_cov_trace_cmp4(i32 %shr.i366, i32 %conv91.1)
  %cmp146.1 = icmp eq i32 %shr.i366, %conv91.1
  %spec.select.1 = select i1 %cmp144.1, i1 %cmp146.1, i1 false
  %cond148.1 = select i1 %spec.select.1, ptr @.str.381, ptr @.str.382
  %call149.1 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr92.1, ptr noundef nonnull @.str.383, i32 noundef 1, ptr noundef nonnull %cond110.1, ptr noundef nonnull %cond143.1, ptr noundef nonnull %cond148.1)
  %add150.1 = add i32 %call149.1, %call149
  br label %sw.epilog

sw.bb154:                                         ; preds = %entry
  %od_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %74 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %74)
  %75 = load i8, ptr %od_enabled, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %75)
  %tobool155.not = icmp eq i8 %75, 0
  br i1 %tobool155.not, label %sw.bb154.sw.epilog_crit_edge, label %if.then156

sw.bb154.sw.epilog_crit_edge:                     ; preds = %sw.bb154
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.then156:                                       ; preds = %sw.bb154
  %call158 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.394, ptr noundef nonnull @.str.395)
  %odn_dpm_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15
  %76 = ptrtoint ptr %odn_dpm_table to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %odn_dpm_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %77)
  %cmp162376.not = icmp eq i32 %77, 0
  br i1 %cmp162376.not, label %if.then156.sw.epilog_crit_edge, label %if.then156.for.body164_crit_edge

if.then156.for.body164_crit_edge:                 ; preds = %if.then156
  br label %for.body164

if.then156.sw.epilog_crit_edge:                   ; preds = %if.then156
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body164:                                      ; preds = %for.body164.for.body164_crit_edge, %if.then156.for.body164_crit_edge
  %size.5378 = phi i32 [ %add172, %for.body164.for.body164_crit_edge ], [ %call158, %if.then156.for.body164_crit_edge ]
  %i.5377 = phi i32 [ %inc174, %for.body164.for.body164_crit_edge ], [ 0, %if.then156.for.body164_crit_edge ]
  %add.ptr165 = getelementptr i8, ptr %buf, i32 %size.5378
  %arrayidx166 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 0, i32 1, i32 %i.5377
  %78 = ptrtoint ptr %arrayidx166 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx166, align 4
  %div167 = udiv i32 %79, 100
  %vddc = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 0, i32 1, i32 %i.5377, i32 5
  %80 = ptrtoint ptr %vddc to i32
  call void @__asan_load2_noabort(i32 %80)
  %81 = load i16, ptr %vddc, align 2
  %conv170 = zext i16 %81 to i32
  %call171 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr165, ptr noundef nonnull @.str.396, i32 noundef %i.5377, i32 noundef %div167, i32 noundef %conv170)
  %add172 = add i32 %call171, %size.5378
  %inc174 = add nuw i32 %i.5377, 1
  %82 = ptrtoint ptr %odn_dpm_table to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %odn_dpm_table, align 4
  %cmp162 = icmp ult i32 %inc174, %83
  br i1 %cmp162, label %for.body164.for.body164_crit_edge, label %for.body164.sw.epilog_crit_edge

for.body164.sw.epilog_crit_edge:                  ; preds = %for.body164
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body164.for.body164_crit_edge:                ; preds = %for.body164
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body164

sw.bb177:                                         ; preds = %entry
  %od_enabled178 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %84 = ptrtoint ptr %od_enabled178 to i32
  call void @__asan_load1_noabort(i32 %84)
  %85 = load i8, ptr %od_enabled178, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %85)
  %tobool179.not = icmp eq i8 %85, 0
  br i1 %tobool179.not, label %sw.bb177.sw.epilog_crit_edge, label %if.then180

sw.bb177.sw.epilog_crit_edge:                     ; preds = %sw.bb177
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.then180:                                       ; preds = %sw.bb177
  %call182 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.394, ptr noundef nonnull @.str.397)
  %vdd_dep_on_mclk = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 1
  %86 = ptrtoint ptr %vdd_dep_on_mclk to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %vdd_dep_on_mclk, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %87)
  %cmp187373.not = icmp eq i32 %87, 0
  br i1 %cmp187373.not, label %if.then180.sw.epilog_crit_edge, label %if.then180.for.body189_crit_edge

if.then180.for.body189_crit_edge:                 ; preds = %if.then180
  br label %for.body189

if.then180.sw.epilog_crit_edge:                   ; preds = %if.then180
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body189:                                      ; preds = %for.body189.for.body189_crit_edge, %if.then180.for.body189_crit_edge
  %size.6375 = phi i32 [ %add200, %for.body189.for.body189_crit_edge ], [ %call182, %if.then180.for.body189_crit_edge ]
  %i.6374 = phi i32 [ %inc202, %for.body189.for.body189_crit_edge ], [ 0, %if.then180.for.body189_crit_edge ]
  %add.ptr190 = getelementptr i8, ptr %buf, i32 %size.6375
  %arrayidx192 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 1, i32 1, i32 %i.6374
  %88 = ptrtoint ptr %arrayidx192 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %arrayidx192, align 4
  %div194 = udiv i32 %89, 100
  %vddc197 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 1, i32 1, i32 %i.6374, i32 5
  %90 = ptrtoint ptr %vddc197 to i32
  call void @__asan_load2_noabort(i32 %90)
  %91 = load i16, ptr %vddc197, align 2
  %conv198 = zext i16 %91 to i32
  %call199 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr190, ptr noundef nonnull @.str.396, i32 noundef %i.6374, i32 noundef %div194, i32 noundef %conv198)
  %add200 = add i32 %call199, %size.6375
  %inc202 = add nuw i32 %i.6374, 1
  %92 = ptrtoint ptr %vdd_dep_on_mclk to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %vdd_dep_on_mclk, align 4
  %cmp187 = icmp ult i32 %inc202, %93
  br i1 %cmp187, label %for.body189.for.body189_crit_edge, label %for.body189.sw.epilog_crit_edge

for.body189.sw.epilog_crit_edge:                  ; preds = %for.body189
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

for.body189.for.body189_crit_edge:                ; preds = %for.body189
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body189

sw.bb205:                                         ; preds = %entry
  %od_enabled206 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %94 = ptrtoint ptr %od_enabled206 to i32
  call void @__asan_load1_noabort(i32 %94)
  %95 = load i8, ptr %od_enabled206, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %95)
  %tobool207.not = icmp eq i8 %95, 0
  br i1 %tobool207.not, label %sw.bb205.sw.epilog_crit_edge, label %if.then208

sw.bb205.sw.epilog_crit_edge:                     ; preds = %sw.bb205
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

if.then208:                                       ; preds = %sw.bb205
  call void @__sanitizer_cov_trace_pc() #15
  %call210 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %buf, ptr noundef nonnull @.str.394, ptr noundef nonnull @.str.398)
  %add.ptr212 = getelementptr i8, ptr %buf, i32 %call210
  %value216 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 2, i32 0, i32 1
  %96 = ptrtoint ptr %value216 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %value216, align 4
  %div217 = udiv i32 %97, 100
  %overdriveLimit = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2
  %98 = ptrtoint ptr %overdriveLimit to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %overdriveLimit, align 4
  %div218 = udiv i32 %99, 100
  %call219 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr212, ptr noundef nonnull @.str.399, i32 noundef %div217, i32 noundef %div218)
  %add220 = add i32 %call219, %call210
  %add.ptr221 = getelementptr i8, ptr %buf, i32 %add220
  %value226 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 1, i32 2, i32 2, i32 0, i32 1
  %100 = ptrtoint ptr %value226 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %value226, align 4
  %div227 = udiv i32 %101, 100
  %memoryClock = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %102 = ptrtoint ptr %memoryClock to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %memoryClock, align 4
  %div230 = udiv i32 %103, 100
  %call231 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr221, ptr noundef nonnull @.str.400, i32 noundef %div227, i32 noundef %div230)
  %add232 = add i32 %call231, %add220
  %add.ptr233 = getelementptr i8, ptr %buf, i32 %add232
  %min_vddc = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 5
  %104 = ptrtoint ptr %min_vddc to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %min_vddc, align 4
  %max_vddc = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 4
  %106 = ptrtoint ptr %max_vddc to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %max_vddc, align 4
  %call236 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %add.ptr233, ptr noundef nonnull @.str.401, i32 noundef %105, i32 noundef %107)
  %add237 = add i32 %call236, %add232
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then208, %sw.bb205.sw.epilog_crit_edge, %for.body189.sw.epilog_crit_edge, %if.then180.sw.epilog_crit_edge, %sw.bb177.sw.epilog_crit_edge, %for.body164.sw.epilog_crit_edge, %if.then156.sw.epilog_crit_edge, %sw.bb154.sw.epilog_crit_edge, %cond.end142.1, %for.body66.sw.epilog_crit_edge, %if.end61.sw.epilog_crit_edge, %sw.bb57.sw.epilog_crit_edge, %for.body44.sw.epilog_crit_edge, %if.end39.sw.epilog_crit_edge, %sw.bb35.sw.epilog_crit_edge, %for.body22.sw.epilog_crit_edge, %if.end17.sw.epilog_crit_edge, %sw.bb13.sw.epilog_crit_edge, %for.body.sw.epilog_crit_edge, %if.end9.sw.epilog_crit_edge, %sw.bb.sw.epilog_crit_edge, %entry.sw.epilog_crit_edge
  %size.7 = phi i32 [ 0, %entry.sw.epilog_crit_edge ], [ %add237, %if.then208 ], [ 0, %sw.bb205.sw.epilog_crit_edge ], [ 0, %sw.bb177.sw.epilog_crit_edge ], [ 0, %sw.bb154.sw.epilog_crit_edge ], [ 0, %sw.bb57.sw.epilog_crit_edge ], [ 0, %sw.bb35.sw.epilog_crit_edge ], [ 0, %sw.bb13.sw.epilog_crit_edge ], [ 0, %sw.bb.sw.epilog_crit_edge ], [ 0, %if.end9.sw.epilog_crit_edge ], [ 0, %if.end17.sw.epilog_crit_edge ], [ 0, %if.end39.sw.epilog_crit_edge ], [ 0, %if.end61.sw.epilog_crit_edge ], [ %call158, %if.then156.sw.epilog_crit_edge ], [ %call182, %if.then180.sw.epilog_crit_edge ], [ %add150.1, %cond.end142.1 ], [ %add, %for.body.sw.epilog_crit_edge ], [ %add31, %for.body22.sw.epilog_crit_edge ], [ %add53, %for.body44.sw.epilog_crit_edge ], [ %add79, %for.body66.sw.epilog_crit_edge ], [ %add172, %for.body164.sw.epilog_crit_edge ], [ %add200, %for.body189.sw.epilog_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %now) #13
  ret i32 %size.7
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega10_get_sclk_od(ptr nocapture noundef readonly %hwmgr) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %gfx_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 1
  %gfx_table1 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 1, i32 1
  %2 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %gfx_table, align 4
  %sub = add i32 %3, -1
  %value2 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %sub, i32 1
  %4 = ptrtoint ptr %value2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value2, align 4
  %6 = ptrtoint ptr %gfx_table1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %gfx_table1, align 4
  %sub5 = add i32 %7, -1
  %value7 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 1, i32 1, i32 2, i32 %sub5, i32 1
  %8 = ptrtoint ptr %value7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value7, align 4
  %sub8 = sub i32 %5, %9
  %mul = mul i32 %sub8, 100
  %add = add i32 %9, -1
  %sub9 = add i32 %add, %mul
  %div = sdiv i32 %sub9, %9
  ret i32 %div
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_set_sclk_od(ptr nocapture noundef readonly %hwmgr, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %0 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %request_ps, align 4
  %cmp = icmp eq ptr %1, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend, align 4
  %gfx_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %3, i32 0, i32 1, i32 1
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %1, i32 0, i32 11
  %4 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %5)
  %cmp.i = icmp eq i32 %5, 538116871
  br i1 %cmp.i, label %if.end.cast_phw_vega10_power_state.exit_crit_edge, label %if.then.i

if.end.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %if.end
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_phw_vega10_power_state.exit

cast_phw_vega10_power_state.exit:                 ; preds = %do.end.i, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, %if.end.cast_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge ], [ %hardware, %if.end.cast_phw_vega10_power_state.exit_crit_edge ]
  %6 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %gfx_table, align 4
  %sub = add i32 %7, -1
  %value1 = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 1, i32 1, i32 2, i32 %sub, i32 1
  %8 = ptrtoint ptr %value1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value1, align 4
  %mul = mul i32 %9, %value
  %div = udiv i32 %mul, 100
  %add = add i32 %div, %9
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %10 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %10)
  %11 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %11 to i32
  %sub7 = add nsw i32 %conv, -1
  %gfx_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %sub7, i32 1
  %12 = ptrtoint ptr %gfx_clock to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %add, ptr %gfx_clock, align 4
  %13 = load i16, ptr %performance_level_count, align 4
  %conv11 = zext i16 %13 to i32
  %sub12 = add nsw i32 %conv11, -1
  %gfx_clock14 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %sub12, i32 1
  %14 = ptrtoint ptr %gfx_clock14 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %gfx_clock14, align 4
  %overdriveLimit = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2
  %16 = ptrtoint ptr %overdriveLimit to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %overdriveLimit, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %15, i32 %17)
  %cmp15 = icmp ugt i32 %15, %17
  br i1 %cmp15, label %if.then17, label %cast_phw_vega10_power_state.exit.cleanup_crit_edge

cast_phw_vega10_power_state.exit.cleanup_crit_edge: ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then17:                                        ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  %18 = ptrtoint ptr %gfx_clock14 to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %17, ptr %gfx_clock14, align 4
  %19 = ptrtoint ptr %overdriveLimit to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %overdriveLimit, align 4
  %call30 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.402, i32 noundef %20) #16
  br label %cleanup

cleanup:                                          ; preds = %if.then17, %cast_phw_vega10_power_state.exit.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ 0, %if.then17 ], [ 0, %cast_phw_vega10_power_state.exit.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega10_get_mclk_od(ptr nocapture noundef readonly %hwmgr) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mem_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2
  %mem_table1 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 1, i32 2
  %2 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mem_table, align 4
  %sub = add i32 %3, -1
  %value2 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub, i32 1
  %4 = ptrtoint ptr %value2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value2, align 4
  %6 = ptrtoint ptr %mem_table1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mem_table1, align 4
  %sub5 = add i32 %7, -1
  %value7 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 1, i32 2, i32 2, i32 %sub5, i32 1
  %8 = ptrtoint ptr %value7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value7, align 4
  %sub8 = sub i32 %5, %9
  %mul = mul i32 %sub8, 100
  %add = add i32 %9, -1
  %sub9 = add i32 %add, %mul
  %div = sdiv i32 %sub9, %9
  ret i32 %div
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_set_mclk_od(ptr nocapture noundef readonly %hwmgr, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %0 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %request_ps, align 4
  %cmp = icmp eq ptr %1, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend, align 4
  %mem_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %3, i32 0, i32 1, i32 2
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %1, i32 0, i32 11
  %4 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %5)
  %cmp.i = icmp eq i32 %5, 538116871
  br i1 %cmp.i, label %if.end.cast_phw_vega10_power_state.exit_crit_edge, label %if.then.i

if.end.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %if.end
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_phw_vega10_power_state.exit

cast_phw_vega10_power_state.exit:                 ; preds = %do.end.i, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, %if.end.cast_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge ], [ %hardware, %if.end.cast_phw_vega10_power_state.exit_crit_edge ]
  %6 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mem_table, align 4
  %sub = add i32 %7, -1
  %value1 = getelementptr %struct.vega10_hwmgr, ptr %3, i32 0, i32 1, i32 2, i32 2, i32 %sub, i32 1
  %8 = ptrtoint ptr %value1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value1, align 4
  %mul = mul i32 %9, %value
  %div = udiv i32 %mul, 100
  %add = add i32 %div, %9
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %10 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %10)
  %11 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %11 to i32
  %sub7 = add nsw i32 %conv, -1
  %mem_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %sub7, i32 2
  %12 = ptrtoint ptr %mem_clock to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %add, ptr %mem_clock, align 4
  %memoryClock = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %13 = ptrtoint ptr %memoryClock to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %memoryClock, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %add, i32 %14)
  %cmp15 = icmp ugt i32 %add, %14
  br i1 %cmp15, label %if.then17, label %cast_phw_vega10_power_state.exit.cleanup_crit_edge

cast_phw_vega10_power_state.exit.cleanup_crit_edge: ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then17:                                        ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  %15 = ptrtoint ptr %mem_clock to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 %14, ptr %mem_clock, align 4
  %16 = ptrtoint ptr %memoryClock to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %memoryClock, align 4
  %call30 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.404, i32 noundef %17) #16
  br label %cleanup

cleanup:                                          ; preds = %if.then17, %cast_phw_vega10_power_state.exit.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ 0, %if.then17 ], [ 0, %cast_phw_vega10_power_state.exit.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_read_sensor(ptr noundef %hwmgr, i32 noundef %idx, ptr noundef %value, ptr nocapture noundef writeonly %size) #0 align 64 {
entry:
  %value.i = alloca i32, align 4
  %sclk_mhz = alloca i32, align 4
  %mclk_idx = alloca i32, align 4
  %activity_percent = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hwmgr, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %sclk_mhz) #13
  %2 = ptrtoint ptr %sclk_mhz to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %sclk_mhz, align 4, !annotation !962
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %mclk_idx) #13
  %3 = ptrtoint ptr %mclk_idx to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 -1, ptr %mclk_idx, align 4, !annotation !962
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %activity_percent) #13
  %4 = ptrtoint ptr %activity_percent to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 0, ptr %activity_percent, align 4
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %5 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %backend, align 4
  %7 = zext i32 %idx to i64
  call void @__sanitizer_cov_trace_switch(i64 %7, ptr @__sancov_gen_cov_switch_values.496)
  switch i32 %idx, label %entry.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 9, label %sw.bb3
    i32 7, label %sw.bb7
    i32 10, label %sw.bb10
    i32 11, label %sw.bb12
    i32 12, label %sw.bb15
    i32 14, label %sw.bb18
    i32 13, label %sw.bb20
    i32 15, label %sw.bb23
    i32 3, label %sw.bb25
    i32 20, label %sw.bb54
  ]

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 99, ptr noundef nonnull %sclk_mhz) #13
  %8 = ptrtoint ptr %sclk_mhz to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %sclk_mhz, align 4
  %mul = mul i32 %9, 100
  %10 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %mul, ptr %value, align 4
  br label %cleanup

sw.bb3:                                           ; preds = %entry
  %call4 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 38, ptr noundef nonnull %mclk_idx) #13
  %11 = ptrtoint ptr %mclk_idx to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %mclk_idx, align 4
  %mem_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %6, i32 0, i32 2
  %13 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %mem_table, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %12, i32 %14)
  %cmp = icmp ult i32 %12, %14
  br i1 %cmp, label %if.then, label %sw.bb3.cleanup_crit_edge

sw.bb3.cleanup_crit_edge:                         ; preds = %sw.bb3
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then:                                          ; preds = %sw.bb3
  call void @__sanitizer_cov_trace_pc() #15
  %value6 = getelementptr %struct.vega10_dpm_table, ptr %6, i32 0, i32 2, i32 2, i32 %12, i32 1
  %15 = ptrtoint ptr %value6 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %value6, align 4
  %17 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %16, ptr %value, align 4
  %18 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb7:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call8 = call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 55, i32 noundef 0, ptr noundef nonnull %activity_percent) #13
  %19 = ptrtoint ptr %activity_percent to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %activity_percent, align 4
  %21 = call i32 @llvm.umin.i32(i32 %20, i32 100)
  %22 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %21, ptr %value, align 4
  %23 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb10:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call11 = tail call i32 @vega10_thermal_get_temperature(ptr noundef %hwmgr) #13
  %24 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %call11, ptr %value, align 4
  %25 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb12:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call13 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 57, ptr noundef %value) #13
  %26 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %value, align 4
  %mul14 = mul i32 %27, 1000
  store i32 %mul14, ptr %value, align 4
  %28 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb15:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call16 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 58, ptr noundef %value) #13
  %29 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %value, align 4
  %mul17 = mul i32 %30, 1000
  store i32 %mul17, ptr %value, align 4
  %31 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb18:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %uvd_power_gated = getelementptr inbounds %struct.vega10_hwmgr, ptr %6, i32 0, i32 44
  %32 = ptrtoint ptr %uvd_power_gated to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %uvd_power_gated, align 4, !range !961
  %34 = xor i8 %33, 1
  %35 = zext i8 %34 to i32
  %36 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %35, ptr %value, align 4
  %37 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb20:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vce_power_gated = getelementptr inbounds %struct.vega10_hwmgr, ptr %6, i32 0, i32 45
  %38 = ptrtoint ptr %vce_power_gated to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %vce_power_gated, align 1, !range !961
  %40 = xor i8 %39, 1
  %41 = zext i8 %40 to i32
  %42 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %41, ptr %value, align 4
  %43 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 4, ptr %size, align 4
  br label %cleanup

sw.bb23:                                          ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %value.i) #13
  %44 = ptrtoint ptr %value.i to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 -1, ptr %value.i, align 4, !annotation !962
  %tobool.not.i = icmp eq ptr %value, null
  br i1 %tobool.not.i, label %sw.bb23.vega10_get_gpu_power.exit_crit_edge, label %if.end.i

sw.bb23.vega10_get_gpu_power.exit_crit_edge:      ; preds = %sw.bb23
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_get_gpu_power.exit

if.end.i:                                         ; preds = %sw.bb23
  call void @__sanitizer_cov_trace_pc() #15
  %call.i = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 97, ptr noundef nonnull %value.i) #13
  %45 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %value.i, align 4
  %shl.i = shl i32 %46, 8
  %47 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %shl.i, ptr %value, align 4
  br label %vega10_get_gpu_power.exit

vega10_get_gpu_power.exit:                        ; preds = %if.end.i, %sw.bb23.vega10_get_gpu_power.exit_crit_edge
  %retval.0.i = phi i32 [ 0, %if.end.i ], [ -22, %sw.bb23.vega10_get_gpu_power.exit_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %value.i) #13
  br label %cleanup

sw.bb25:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %48 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %virt, align 8
  %and = and i32 %49, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool26.not = icmp eq i32 %and, 0
  br i1 %tobool26.not, label %sw.bb25.cond.false42_crit_edge, label %land.lhs.true

sw.bb25.cond.false42_crit_edge:                   ; preds = %sw.bb25
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false42

land.lhs.true:                                    ; preds = %sw.bb25
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %50 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %funcs, align 4
  %tobool27.not = icmp eq ptr %51, null
  br i1 %tobool27.not, label %land.lhs.true.cond.false42_crit_edge, label %land.lhs.true28

land.lhs.true.cond.false42_crit_edge:             ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false42

land.lhs.true28:                                  ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %51, i32 0, i32 13
  %52 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %sriov_rreg, align 4
  %tobool32.not = icmp eq ptr %53, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false42_crit_edge, label %cond.true33

land.lhs.true28.cond.false42_crit_edge:           ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false42

cond.true33:                                      ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx38 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 22
  %54 = ptrtoint ptr %arrayidx38 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx38, align 8
  %56 = ptrtoint ptr %55 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %55, align 4
  %add = add i32 %57, 19
  %call41 = tail call i32 %53(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 22) #13
  br label %cond.end49

cond.false42:                                     ; preds = %land.lhs.true28.cond.false42_crit_edge, %land.lhs.true.cond.false42_crit_edge, %sw.bb25.cond.false42_crit_edge
  %arrayidx44 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 22
  %58 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %arrayidx44, align 8
  %60 = ptrtoint ptr %59 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %59, align 4
  %add47 = add i32 %61, 19
  %call48 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add47, i32 noundef 0) #13
  br label %cond.end49

cond.end49:                                       ; preds = %cond.false42, %cond.true33
  %cond50 = phi i32 [ %call41, %cond.true33 ], [ %call48, %cond.false42 ]
  %shr = lshr i32 %cond50, 24
  %conv = trunc i32 %shr to i8
  %call52 = tail call zeroext i16 @convert_to_vddc(i8 noundef zeroext %conv) #13
  %conv53 = zext i16 %call52 to i32
  %62 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %conv53, ptr %value, align 4
  br label %cleanup

sw.bb54:                                          ; preds = %entry
  %call55 = tail call i32 @vega10_get_enabled_smc_features(ptr noundef %hwmgr, ptr noundef %value) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call55)
  %tobool56.not = icmp eq i32 %call55, 0
  br i1 %tobool56.not, label %if.then57, label %sw.bb54.cleanup_crit_edge

sw.bb54.cleanup_crit_edge:                        ; preds = %sw.bb54
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then57:                                        ; preds = %sw.bb54
  call void @__sanitizer_cov_trace_pc() #15
  %63 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 8, ptr %size, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then57, %sw.bb54.cleanup_crit_edge, %cond.end49, %vega10_get_gpu_power.exit, %sw.bb20, %sw.bb18, %sw.bb15, %sw.bb12, %sw.bb10, %sw.bb7, %if.then, %sw.bb3.cleanup_crit_edge, %sw.bb, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %cond.end49 ], [ %call55, %sw.bb54.cleanup_crit_edge ], [ 0, %if.then57 ], [ %retval.0.i, %vega10_get_gpu_power.exit ], [ 0, %sw.bb20 ], [ 0, %sw.bb18 ], [ 0, %sw.bb15 ], [ 0, %sw.bb12 ], [ 0, %sw.bb10 ], [ 0, %sw.bb7 ], [ 0, %if.then ], [ 0, %sw.bb ], [ -22, %sw.bb3.cleanup_crit_edge ], [ -95, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %activity_percent) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %mclk_idx) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %sclk_mhz) #13
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_avfs_enable(ptr noundef %hwmgr, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %arrayidx = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 10
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %arrayidx, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.then

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then:                                          ; preds = %entry
  %enabled = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 10, i32 1
  %4 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %enabled, align 1, !range !961
  %6 = zext i1 %enable to i8
  call void @__sanitizer_cov_trace_cmp1(i8 %5, i8 %6)
  %tobool6.not = icmp eq i8 %5, %6
  br i1 %tobool6.not, label %if.then.cleanup_crit_edge, label %if.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %if.then
  %smu_feature_bitmap = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 10, i32 3
  %7 = ptrtoint ptr %smu_feature_bitmap to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %smu_feature_bitmap, align 4
  br i1 %enable, label %do.body, label %do.body26

do.body:                                          ; preds = %if.end
  %call = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %8) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool12.not = icmp eq i32 %call, 0
  br i1 %tobool12.not, label %do.end22, label %if.then13

if.then13:                                        ; preds = %do.body
  %call14 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_avfs_enable._rs, ptr noundef nonnull @__func__.vega10_avfs_enable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.then13.cleanup_crit_edge, label %do.end

if.then13.cleanup_crit_edge:                      ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #15
  %call18 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.406) #16
  br label %cleanup

do.end22:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  %9 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 1, ptr %enabled, align 1
  br label %cleanup

do.body26:                                        ; preds = %if.end
  %call30 = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %8) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %do.end44, label %if.then32

if.then32:                                        ; preds = %do.body26
  %call33 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_avfs_enable._rs.407, ptr noundef nonnull @__func__.vega10_avfs_enable) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33)
  %tobool34.not = icmp eq i32 %call33, 0
  br i1 %tobool34.not, label %if.then32.cleanup_crit_edge, label %do.end38

if.then32.cleanup_crit_edge:                      ; preds = %if.then32
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end38:                                         ; preds = %if.then32
  call void @__sanitizer_cov_trace_pc() #15
  %call40 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.410) #16
  br label %cleanup

do.end44:                                         ; preds = %do.body26
  call void @__sanitizer_cov_trace_pc() #15
  %10 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 0, ptr %enabled, align 1
  br label %cleanup

cleanup:                                          ; preds = %do.end44, %do.end38, %if.then32.cleanup_crit_edge, %do.end22, %do.end, %if.then13.cleanup_crit_edge, %if.then.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.then.cleanup_crit_edge ], [ -1, %do.end ], [ -1, %if.then13.cleanup_crit_edge ], [ -1, %do.end38 ], [ -1, %if.then32.cleanup_crit_edge ], [ 0, %do.end22 ], [ 0, %do.end44 ], [ 0, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_thermal_disable_alert(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_start_thermal_controller(ptr noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_notify_cac_buffer_info(ptr noundef %hwmgr, i32 noundef %virtual_addr_low, i32 noundef %virtual_addr_hi, i32 noundef %mc_addr_low, i32 noundef %mc_addr_hi, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 90, i32 noundef %virtual_addr_hi, ptr noundef null) #13
  %call1 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 91, i32 noundef %virtual_addr_low, ptr noundef null) #13
  %call2 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 78, i32 noundef %mc_addr_hi, ptr noundef null) #13
  %call3 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 79, i32 noundef %mc_addr_low, ptr noundef null) #13
  %call4 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 80, i32 noundef %size, ptr noundef null) #13
  ret i32 0
}

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vega10_get_thermal_temperature_range(ptr nocapture noundef readonly %hwmgr, ptr nocapture noundef writeonly %thermal_data) #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = call ptr @memcpy(ptr %thermal_data, ptr @SMU7ThermalWithDelayPolicy, i32 36)
  %TedgeLimit = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 3
  %3 = ptrtoint ptr %TedgeLimit to i32
  call void @__asan_load2_noabort(i32 %3)
  %4 = load i16, ptr %TedgeLimit, align 2
  %conv = zext i16 %4 to i32
  %mul = mul nuw nsw i32 %conv, 1000
  %max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 1
  %5 = ptrtoint ptr %max to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %mul, ptr %max, align 4
  %6 = load i16, ptr %TedgeLimit, align 2
  %conv3 = zext i16 %6 to i32
  %7 = mul nuw nsw i32 %conv3, 1000
  %mul4 = add nuw nsw i32 %7, 5000
  %edge_emergency_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 2
  %8 = ptrtoint ptr %edge_emergency_max to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %mul4, ptr %edge_emergency_max, align 4
  %ThotspotLimit = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 4
  %9 = ptrtoint ptr %ThotspotLimit to i32
  call void @__asan_load2_noabort(i32 %9)
  %10 = load i16, ptr %ThotspotLimit, align 4
  %conv5 = zext i16 %10 to i32
  %mul6 = mul nuw nsw i32 %conv5, 1000
  %hotspot_crit_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 4
  %11 = ptrtoint ptr %hotspot_crit_max to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %mul6, ptr %hotspot_crit_max, align 4
  %12 = load i16, ptr %ThotspotLimit, align 4
  %conv8 = zext i16 %12 to i32
  %13 = mul nuw nsw i32 %conv8, 1000
  %mul10 = add nuw nsw i32 %13, 5000
  %hotspot_emergency_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 5
  %14 = ptrtoint ptr %hotspot_emergency_max to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %mul10, ptr %hotspot_emergency_max, align 4
  %ThbmLimit = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 5
  %15 = ptrtoint ptr %ThbmLimit to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %ThbmLimit, align 2
  %conv11 = zext i16 %16 to i32
  %mul12 = mul nuw nsw i32 %conv11, 1000
  %mem_crit_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 7
  %17 = ptrtoint ptr %mem_crit_max to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %mul12, ptr %mem_crit_max, align 4
  %18 = load i16, ptr %ThbmLimit, align 2
  %conv14 = zext i16 %18 to i32
  %19 = mul nuw nsw i32 %conv14, 1000
  %mul16 = add nuw nsw i32 %19, 5000
  %mem_emergency_max = getelementptr inbounds %struct.PP_TemperatureRange, ptr %thermal_data, i32 0, i32 8
  %20 = ptrtoint ptr %mem_emergency_max to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %mul16, ptr %mem_emergency_max, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_get_power_profile_mode(ptr nocapture noundef readonly %hwmgr, ptr noundef %buf) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %buf, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %phm_get_sysfs_buf.exit

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

phm_get_sysfs_buf.exit:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %2 = ptrtoint ptr %buf to i32
  %and.i = and i32 %2, 4095
  %idx.neg.i = sub nsw i32 0, %and.i
  %add.ptr.i = getelementptr i8, ptr %buf, i32 %idx.neg.i
  %call = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %and.i, ptr noundef nonnull @.str.417, ptr noundef nonnull @.str.411, ptr noundef nonnull @.str.412, ptr noundef nonnull @.str.413, ptr noundef nonnull @.str.414, ptr noundef nonnull @.str.415, ptr noundef nonnull @.str.416) #13
  %add = add i32 %call, %and.i
  %power_profile_mode = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_pp_profile_name to i32))
  %3 = load ptr, ptr @amdgpu_pp_profile_name, align 4
  %4 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %cmp1 = icmp eq i32 %5, 0
  %cond = select i1 %cmp1, ptr @.str.381, ptr @.str.419
  %call13 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add, ptr noundef nonnull @.str.418, i32 noundef 0, ptr noundef %3, ptr noundef nonnull %cond, i32 noundef 70, i32 noundef 60, i32 noundef 0, i32 noundef 0) #13
  %add14 = add i32 %call13, %add
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 1) to i32))
  %6 = load ptr, ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 1), align 4
  %7 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %8)
  %cmp1.1 = icmp eq i32 %8, 1
  %cond.1 = select i1 %cmp1.1, ptr @.str.381, ptr @.str.419
  %call13.1 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add14, ptr noundef nonnull @.str.418, i32 noundef 1, ptr noundef %6, ptr noundef nonnull %cond.1, i32 noundef 70, i32 noundef 60, i32 noundef 1, i32 noundef 3) #13
  %add14.1 = add i32 %call13.1, %add14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 2) to i32))
  %9 = load ptr, ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 2), align 4
  %10 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %11)
  %cmp1.2 = icmp eq i32 %11, 2
  %cond.2 = select i1 %cmp1.2, ptr @.str.381, ptr @.str.419
  %call13.2 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add14.1, ptr noundef nonnull @.str.418, i32 noundef 2, ptr noundef %9, ptr noundef nonnull %cond.2, i32 noundef 90, i32 noundef 60, i32 noundef 0, i32 noundef 0) #13
  %add14.2 = add i32 %call13.2, %add14.1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 3) to i32))
  %12 = load ptr, ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 3), align 4
  %13 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %14)
  %cmp1.3 = icmp eq i32 %14, 3
  %cond.3 = select i1 %cmp1.3, ptr @.str.381, ptr @.str.419
  %call13.3 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add14.2, ptr noundef nonnull @.str.418, i32 noundef 3, ptr noundef %12, ptr noundef nonnull %cond.3, i32 noundef 70, i32 noundef 60, i32 noundef 0, i32 noundef 0) #13
  %add14.3 = add i32 %call13.3, %add14.2
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 4) to i32))
  %15 = load ptr, ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 4), align 4
  %16 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %17)
  %cmp1.4 = icmp eq i32 %17, 4
  %cond.4 = select i1 %cmp1.4, ptr @.str.381, ptr @.str.419
  %call13.4 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add14.3, ptr noundef nonnull @.str.418, i32 noundef 4, ptr noundef %15, ptr noundef nonnull %cond.4, i32 noundef 70, i32 noundef 90, i32 noundef 0, i32 noundef 0) #13
  %add14.4 = add i32 %call13.4, %add14.3
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 5) to i32))
  %18 = load ptr, ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 5), align 4
  %19 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %20)
  %cmp1.5 = icmp eq i32 %20, 5
  %cond.5 = select i1 %cmp1.5, ptr @.str.381, ptr @.str.419
  %call13.5 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add14.4, ptr noundef nonnull @.str.418, i32 noundef 5, ptr noundef %18, ptr noundef nonnull %cond.5, i32 noundef 30, i32 noundef 60, i32 noundef 0, i32 noundef 6) #13
  %add14.5 = add i32 %call13.5, %add14.4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 6) to i32))
  %21 = load ptr, ptr getelementptr inbounds ([7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 6), align 4
  %22 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %23)
  %cmp17 = icmp eq i32 %23, 6
  %cond19 = select i1 %cmp17, ptr @.str.381, ptr @.str.419
  %custom_profile_mode = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 53
  %24 = ptrtoint ptr %custom_profile_mode to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %custom_profile_mode, align 4
  %conv21 = zext i8 %25 to i32
  %arrayidx23 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 53, i32 1
  %26 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %arrayidx23, align 1
  %conv24 = zext i8 %27 to i32
  %arrayidx26 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 53, i32 2
  %28 = ptrtoint ptr %arrayidx26 to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %arrayidx26, align 2
  %conv27 = zext i8 %29 to i32
  %arrayidx29 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 53, i32 3
  %30 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %arrayidx29, align 1
  %conv30 = zext i8 %31 to i32
  %call31 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %add.ptr.i, i32 noundef %add14.5, ptr noundef nonnull @.str.418, i32 noundef 6, ptr noundef %21, ptr noundef nonnull %cond19, i32 noundef %conv21, i32 noundef %conv24, i32 noundef %conv27, i32 noundef %conv30) #13
  %add32 = add i32 %call31, %add14.5
  br label %cleanup

cleanup:                                          ; preds = %phm_get_sysfs_buf.exit, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %add32, %phm_get_sysfs_buf.exit ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_set_power_profile_mode(ptr noundef %hwmgr, ptr nocapture noundef readonly %input, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %arrayidx = getelementptr i32, ptr %input, i32 %size
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %3)
  %cmp = icmp eq i32 %3, 6
  br i1 %cmp, label %if.then, label %entry.out_crit_edge

entry.out_crit_edge:                              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %out

if.then:                                          ; preds = %entry
  %4 = zext i32 %size to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.497)
  switch i32 %size, label %if.then.cleanup_crit_edge [
    i32 0, label %if.then5
    i32 4, label %if.end10
  ]

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then5:                                         ; preds = %if.then
  %custom_profile_mode = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 53
  %5 = ptrtoint ptr %custom_profile_mode to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %custom_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %cmp7.not = icmp eq i8 %6, 0
  br i1 %cmp7.not, label %if.then5.cleanup_crit_edge, label %if.then5.out_crit_edge

if.then5.out_crit_edge:                           ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  br label %out

if.then5.cleanup_crit_edge:                       ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end10:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %7 = ptrtoint ptr %input to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %input, align 4
  %conv12 = trunc i32 %8 to i8
  %custom_profile_mode13 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 53
  %9 = ptrtoint ptr %custom_profile_mode13 to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 %conv12, ptr %custom_profile_mode13, align 4
  %arrayidx15 = getelementptr i32, ptr %input, i32 1
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx15, align 4
  %conv16 = trunc i32 %11 to i8
  %arrayidx18 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 53, i32 1
  %12 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 %conv16, ptr %arrayidx18, align 1
  %arrayidx19 = getelementptr i32, ptr %input, i32 2
  %13 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %arrayidx19, align 4
  %conv20 = trunc i32 %14 to i8
  %arrayidx22 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 53, i32 2
  %15 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 %conv20, ptr %arrayidx22, align 2
  %arrayidx23 = getelementptr i32, ptr %input, i32 3
  %16 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx23, align 4
  %conv24 = trunc i32 %17 to i8
  %arrayidx26 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 53, i32 3
  %18 = ptrtoint ptr %arrayidx26 to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 %conv24, ptr %arrayidx26, align 1
  %conv27 = and i32 %8, 255
  %conv28 = shl i32 %11, 8
  %shl = and i32 %conv28, 65280
  %or = or i32 %shl, %conv27
  %conv29 = shl i32 %14, 16
  %shl30 = and i32 %conv29, 16711680
  %or31 = or i32 %or, %shl30
  %shl33 = shl i32 %17, 24
  %or34 = or i32 %or31, %shl33
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 72, i32 noundef %or34, ptr noundef null) #13
  br label %out

out:                                              ; preds = %if.end10, %if.then5.out_crit_edge, %entry.out_crit_edge
  %19 = ptrtoint ptr %hwmgr to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %hwmgr, align 4
  %pdev.i = getelementptr inbounds %struct.amdgpu_device, ptr %20, i32 0, i32 1
  %21 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %pdev.i, align 4
  %device.i = getelementptr inbounds %struct.pci_dev, ptr %22, i32 0, i32 8
  %23 = ptrtoint ptr %device.i to i32
  call void @__asan_load2_noabort(i32 %23)
  %24 = load i16, ptr %device.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 26720, i16 %24)
  %cmp.i = icmp eq i16 %24, 26720
  br i1 %cmp.i, label %if.then37, label %if.else40

if.then37:                                        ; preds = %out
  call void @__sanitizer_cov_trace_pc() #15
  %shl38 = shl nuw i32 1, %3
  br label %if.end43

if.else40:                                        ; preds = %out
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool.not = icmp eq i32 %3, 0
  %sub = add i32 %3, -1
  %shl41 = shl nuw i32 1, %sub
  %cond = select i1 %tobool.not, i32 0, i32 %shl41
  br label %if.end43

if.end43:                                         ; preds = %if.else40, %if.then37
  %cond.sink = phi i32 [ %cond, %if.else40 ], [ %shl38, %if.then37 ]
  %call42 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 7, i32 noundef %cond.sink, ptr noundef null) #13
  %power_profile_mode44 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 49
  %25 = ptrtoint ptr %power_profile_mode44 to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %3, ptr %power_profile_mode44, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end43, %if.then5.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end43 ], [ -22, %if.then.cleanup_crit_edge ], [ -22, %if.then5.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_odn_edit_dpm_table(ptr noundef %hwmgr, i32 noundef %type, ptr noundef readonly %input, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %tobool.not = icmp eq ptr %input, null
  br i1 %tobool.not, label %if.then, label %do.end7

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_odn_edit_dpm_table._rs, ptr noundef nonnull @__func__.vega10_odn_edit_dpm_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.420) #16
  br label %cleanup

do.end7:                                          ; preds = %entry
  %od_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %2 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %od_enabled, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool8.not = icmp eq i8 %3, 0
  br i1 %tobool8.not, label %do.end12, label %if.end15

do.end12:                                         ; preds = %do.end7
  call void @__sanitizer_cov_trace_pc() #15
  %call14 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.422) #16
  br label %cleanup

if.end15:                                         ; preds = %do.end7
  %4 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.498)
  switch i32 %type, label %if.end15.cleanup_crit_edge [
    i32 0, label %if.then16
    i32 1, label %if.then21
    i32 4, label %if.then31
    i32 5, label %if.then38
  ]

if.end15.cleanup_crit_edge:                       ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then16:                                        ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #15
  %gfx_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 1
  %odn_dpm_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15
  br label %if.end41

if.then21:                                        ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #15
  %mem_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2
  %vdd_dep_on_mclk = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 1
  br label %if.end41

if.then31:                                        ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #15
  %golden_dpm_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 1
  %5 = call ptr @memcpy(ptr %1, ptr %golden_dpm_table, i32 1176)
  tail call fastcc void @vega10_odn_initial_default_setting(ptr noundef %hwmgr)
  tail call fastcc void @vega10_odn_update_power_state(ptr noundef %hwmgr)
  %need_update_dpm_table34 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %6 = ptrtoint ptr %need_update_dpm_table34 to i32
  call void @__asan_store1_noabort(i32 %6)
  store i8 44, ptr %need_update_dpm_table34, align 4
  br label %cleanup

if.then38:                                        ; preds = %if.end15
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %7 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %pptable.i, align 4
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %8, i32 0, i32 1
  %9 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %11 = ptrtoint ptr %10 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %10, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %12)
  %cmp56.not.i = icmp eq i32 %12, 0
  br i1 %cmp56.not.i, label %if.then38.for.end.i_crit_edge, label %for.body.lr.ph.i

if.then38.for.end.i_crit_edge:                    ; preds = %if.then38
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i

for.body.lr.ph.i:                                 ; preds = %if.then38
  %entries2.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 1, i32 1
  br label %for.body.i

for.cond.i:                                       ; preds = %for.body.i
  %inc.i = add nuw i32 %i.057.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %12
  br i1 %exitcond.not.i, label %for.cond.i.for.end.i_crit_edge, label %for.cond.i.for.body.i_crit_edge

for.cond.i.for.body.i_crit_edge:                  ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i

for.cond.i.for.end.i_crit_edge:                   ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end.i

for.body.i:                                       ; preds = %for.cond.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.057.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.cond.i.for.body.i_crit_edge ]
  %vddc.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %10, i32 0, i32 1, i32 %i.057.i, i32 5
  %13 = ptrtoint ptr %vddc.i to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %vddc.i, align 2
  %vddc4.i = getelementptr [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record], ptr %entries2.i, i32 0, i32 %i.057.i, i32 5
  %15 = ptrtoint ptr %vddc4.i to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %vddc4.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %14, i16 %16)
  %cmp6.not.i = icmp eq i16 %14, %16
  br i1 %cmp6.not.i, label %for.cond.i, label %for.body.i.cleanup.sink.split.i_crit_edge

for.body.i.cleanup.sink.split.i_crit_edge:        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split.i

for.end.i:                                        ; preds = %for.cond.i.for.end.i_crit_edge, %if.then38.for.end.i_crit_edge
  %17 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %8, align 4
  %19 = ptrtoint ptr %18 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %18, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %20)
  %cmp1358.not.i = icmp eq i32 %20, 0
  br i1 %cmp1358.not.i, label %for.end.i.cleanup_crit_edge, label %for.body15.lr.ph.i

for.end.i.cleanup_crit_edge:                      ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body15.lr.ph.i:                               ; preds = %for.end.i
  %entries20.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 0, i32 1
  br label %for.body15.i

for.cond11.i:                                     ; preds = %for.body15.i
  %inc33.i = add nuw i32 %i.159.i, 1
  %exitcond60.not.i = icmp eq i32 %inc33.i, %20
  br i1 %exitcond60.not.i, label %for.cond11.i.cleanup_crit_edge, label %for.cond11.i.for.body15.i_crit_edge

for.cond11.i.for.body15.i_crit_edge:              ; preds = %for.cond11.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body15.i

for.cond11.i.cleanup_crit_edge:                   ; preds = %for.cond11.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body15.i:                                     ; preds = %for.cond11.i.for.body15.i_crit_edge, %for.body15.lr.ph.i
  %i.159.i = phi i32 [ 0, %for.body15.lr.ph.i ], [ %inc33.i, %for.cond11.i.for.body15.i_crit_edge ]
  %vddc18.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %18, i32 0, i32 1, i32 %i.159.i, i32 5
  %21 = ptrtoint ptr %vddc18.i to i32
  call void @__asan_load2_noabort(i32 %21)
  %22 = load i16, ptr %vddc18.i, align 2
  %vddc22.i = getelementptr [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record], ptr %entries20.i, i32 0, i32 %i.159.i, i32 5
  %23 = ptrtoint ptr %vddc22.i to i32
  call void @__asan_load2_noabort(i32 %23)
  %24 = load i16, ptr %vddc22.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %22, i16 %24)
  %cmp24.not.i = icmp eq i16 %22, %24
  br i1 %cmp24.not.i, label %for.cond11.i, label %for.body15.i.cleanup.sink.split.i_crit_edge

for.body15.i.cleanup.sink.split.i_crit_edge:      ; preds = %for.body15.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup.sink.split.i

cleanup.sink.split.i:                             ; preds = %for.body15.i.cleanup.sink.split.i_crit_edge, %for.body.i.cleanup.sink.split.i_crit_edge
  %.sink62.i = phi i8 [ 17, %for.body15.i.cleanup.sink.split.i_crit_edge ], [ 18, %for.body.i.cleanup.sink.split.i_crit_edge ]
  %need_update_dpm_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %25 = ptrtoint ptr %need_update_dpm_table.i to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %need_update_dpm_table.i, align 4
  %27 = or i8 %26, %.sink62.i
  store i8 %27, ptr %need_update_dpm_table.i, align 4
  br label %cleanup

if.end41:                                         ; preds = %if.then21, %if.then16
  %.sink169 = phi i8 [ 2, %if.then21 ], [ 1, %if.then16 ]
  %dpm_table.0 = phi ptr [ %mem_table, %if.then21 ], [ %gfx_table, %if.then16 ]
  %podn_vdd_dep_table.0 = phi ptr [ %vdd_dep_on_mclk, %if.then21 ], [ %odn_dpm_table, %if.then16 ]
  %need_update_dpm_table24 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %28 = ptrtoint ptr %need_update_dpm_table24 to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %need_update_dpm_table24, align 4
  %30 = or i8 %29, %.sink169
  store i8 %30, ptr %need_update_dpm_table24, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp42136.not = icmp eq i32 %size, 0
  br i1 %cmp42136.not, label %if.end41.for.end_crit_edge, label %for.body.lr.ph

if.end41.for.end_crit_edge:                       ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end41
  %memoryClock.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %overdriveLimit.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2
  br label %for.body

for.body:                                         ; preds = %if.then61.for.body_crit_edge, %for.body.lr.ph
  %i.0137 = phi i32 [ 0, %for.body.lr.ph ], [ %add, %if.then61.for.body_crit_edge ]
  %add = add i32 %i.0137, 3
  call void @__sanitizer_cov_trace_cmp4(i32 %add, i32 %size)
  %cmp44 = icmp ugt i32 %add, %size
  br i1 %cmp44, label %for.body.do.end51_crit_edge, label %lor.lhs.false

for.body.do.end51_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end51

lor.lhs.false:                                    ; preds = %for.body
  %arrayidx = getelementptr i32, ptr %input, i32 %i.0137
  %31 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx, align 4
  %33 = ptrtoint ptr %podn_vdd_dep_table.0 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %podn_vdd_dep_table.0, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %32, i32 %34)
  %cmp46.not = icmp ult i32 %32, %34
  br i1 %cmp46.not, label %if.end54, label %lor.lhs.false.do.end51_crit_edge

lor.lhs.false.do.end51_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end51

do.end51:                                         ; preds = %lor.lhs.false.do.end51_crit_edge, %for.body.do.end51_crit_edge
  %call53 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.425) #16
  br label %cleanup

if.end54:                                         ; preds = %lor.lhs.false
  %add56 = add nuw i32 %i.0137, 1
  %arrayidx57 = getelementptr i32, ptr %input, i32 %add56
  %35 = ptrtoint ptr %arrayidx57 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %arrayidx57, align 4
  %mul = mul i32 %36, 100
  %add58 = add i32 %i.0137, 2
  %arrayidx59 = getelementptr i32, ptr %input, i32 %add58
  %37 = ptrtoint ptr %arrayidx59 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx59, align 4
  %39 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %backend, align 4
  %min_vddc.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %40, i32 0, i32 15, i32 5
  %41 = ptrtoint ptr %min_vddc.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %min_vddc.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %42, i32 %38)
  %cmp.i = icmp ugt i32 %42, %38
  br i1 %cmp.i, label %if.end54.do.end.i_crit_edge, label %lor.lhs.false.i

if.end54.do.end.i_crit_edge:                      ; preds = %if.end54
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end.i

lor.lhs.false.i:                                  ; preds = %if.end54
  %max_vddc.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %40, i32 0, i32 15, i32 4
  %43 = ptrtoint ptr %max_vddc.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %max_vddc.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %44, i32 %38)
  %cmp1.i = icmp ult i32 %44, %38
  br i1 %cmp1.i, label %lor.lhs.false.i.do.end.i_crit_edge, label %if.end.i

lor.lhs.false.i.do.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end.i

do.end.i:                                         ; preds = %lor.lhs.false.i.do.end.i_crit_edge, %if.end54.do.end.i_crit_edge
  %max_vddc3.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %40, i32 0, i32 15, i32 4
  %45 = ptrtoint ptr %max_vddc3.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %max_vddc3.i, align 4
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.427, i32 noundef %42, i32 noundef %46) #16
  br label %cleanup

if.end.i:                                         ; preds = %lor.lhs.false.i
  %47 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %47, ptr @__sancov_gen_cov_switch_values.499)
  switch i32 %type, label %if.end.i.cleanup_crit_edge [
    i32 0, label %if.then5.i
    i32 1, label %if.then24.i
  ]

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then5.i:                                       ; preds = %if.end.i
  %value.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %40, i32 0, i32 1, i32 1, i32 2, i32 0, i32 1
  %48 = ptrtoint ptr %value.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %value.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %49, i32 %mul)
  %cmp6.i = icmp ugt i32 %49, %mul
  br i1 %cmp6.i, label %if.then5.i.do.end12.i_crit_edge, label %lor.lhs.false7.i

if.then5.i.do.end12.i_crit_edge:                  ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end12.i

lor.lhs.false7.i:                                 ; preds = %if.then5.i
  %50 = ptrtoint ptr %overdriveLimit.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %overdriveLimit.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %51, i32 %mul)
  %cmp8.i = icmp ult i32 %51, %mul
  br i1 %cmp8.i, label %lor.lhs.false7.i.do.end12.i_crit_edge, label %lor.lhs.false7.i.if.then61_crit_edge

lor.lhs.false7.i.if.then61_crit_edge:             ; preds = %lor.lhs.false7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then61

lor.lhs.false7.i.do.end12.i_crit_edge:            ; preds = %lor.lhs.false7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end12.i

do.end12.i:                                       ; preds = %lor.lhs.false7.i.do.end12.i_crit_edge, %if.then5.i.do.end12.i_crit_edge
  %div.i = udiv i32 %49, 100
  %52 = ptrtoint ptr %overdriveLimit.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %overdriveLimit.i, align 4
  %div20.i = udiv i32 %53, 100
  %call21.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.430, i32 noundef %div.i, i32 noundef %div20.i) #16
  br label %cleanup

if.then24.i:                                      ; preds = %if.end.i
  %value28.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %40, i32 0, i32 1, i32 2, i32 2, i32 0, i32 1
  %54 = ptrtoint ptr %value28.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %value28.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %55, i32 %mul)
  %cmp29.i = icmp ugt i32 %55, %mul
  br i1 %cmp29.i, label %if.then24.i.do.end37.i_crit_edge, label %lor.lhs.false30.i

if.then24.i.do.end37.i_crit_edge:                 ; preds = %if.then24.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end37.i

lor.lhs.false30.i:                                ; preds = %if.then24.i
  %56 = ptrtoint ptr %memoryClock.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %memoryClock.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %57, i32 %mul)
  %cmp33.i = icmp ult i32 %57, %mul
  br i1 %cmp33.i, label %lor.lhs.false30.i.do.end37.i_crit_edge, label %lor.lhs.false30.i.if.then61_crit_edge

lor.lhs.false30.i.if.then61_crit_edge:            ; preds = %lor.lhs.false30.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then61

lor.lhs.false30.i.do.end37.i_crit_edge:           ; preds = %lor.lhs.false30.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end37.i

do.end37.i:                                       ; preds = %lor.lhs.false30.i.do.end37.i_crit_edge, %if.then24.i.do.end37.i_crit_edge
  %div42.i = udiv i32 %55, 100
  %58 = ptrtoint ptr %memoryClock.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %memoryClock.i, align 4
  %div46.i = udiv i32 %59, 100
  %call47.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.433, i32 noundef %div42.i, i32 noundef %div46.i) #16
  br label %cleanup

if.then61:                                        ; preds = %lor.lhs.false30.i.if.then61_crit_edge, %lor.lhs.false7.i.if.then61_crit_edge
  %value = getelementptr %struct.vega10_single_dpm_table, ptr %dpm_table.0, i32 0, i32 2, i32 %32, i32 1
  %60 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %60)
  store i32 %mul, ptr %value, align 4
  %arrayidx63 = getelementptr %struct.vega10_odn_clock_voltage_dependency_table, ptr %podn_vdd_dep_table.0, i32 0, i32 1, i32 %32
  %61 = ptrtoint ptr %arrayidx63 to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 %mul, ptr %arrayidx63, align 4
  %conv64 = trunc i32 %38 to i16
  %vddc = getelementptr %struct.vega10_odn_clock_voltage_dependency_table, ptr %podn_vdd_dep_table.0, i32 0, i32 1, i32 %32, i32 5
  %62 = ptrtoint ptr %vddc to i32
  call void @__asan_store2_noabort(i32 %62)
  store i16 %conv64, ptr %vddc, align 2
  %cmp42 = icmp ult i32 %add, %size
  br i1 %cmp42, label %if.then61.for.body_crit_edge, label %if.then61.for.end_crit_edge

if.then61.for.end_crit_edge:                      ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

if.then61.for.body_crit_edge:                     ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.end:                                          ; preds = %if.then61.for.end_crit_edge, %if.end41.for.end_crit_edge
  %63 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %backend, align 4
  %pptable.i115 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %65 = ptrtoint ptr %pptable.i115 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %pptable.i115, align 4
  %vdd_dep_on_socclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %66, i32 0, i32 2
  %67 = ptrtoint ptr %vdd_dep_on_socclk.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %vdd_dep_on_socclk.i, align 4
  %vdd_dep_on_socclk1.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 2
  %vddc_lookup_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 3
  %69 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %69, ptr @__sancov_gen_cov_switch_values.500)
  switch i32 %type, label %for.end.vega10_odn_update_soc_table.exit_crit_edge [
    i32 0, label %for.cond.preheader.i
    i32 1, label %if.then11.i
  ]

for.end.vega10_odn_update_soc_table.exit_crit_edge: ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_odn_update_soc_table.exit

for.cond.preheader.i:                             ; preds = %for.end
  %odn_dpm_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 15
  %70 = ptrtoint ptr %odn_dpm_table.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %odn_dpm_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %71)
  %cmp4360.not.i = icmp eq i32 %71, 0
  br i1 %cmp4360.not.i, label %for.cond.preheader.i.vega10_odn_update_soc_table.exit_crit_edge, label %for.cond.preheader.i.for.body.i118_crit_edge

for.cond.preheader.i.for.body.i118_crit_edge:     ; preds = %for.cond.preheader.i
  br label %for.body.i118

for.cond.preheader.i.vega10_odn_update_soc_table.exit_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_odn_update_soc_table.exit

for.body.i118:                                    ; preds = %for.body.i118.for.body.i118_crit_edge, %for.cond.preheader.i.for.body.i118_crit_edge
  %conv362.i = phi i32 [ %conv.i, %for.body.i118.for.body.i118_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i118_crit_edge ]
  %i.0361.i = phi i8 [ %inc.i117, %for.body.i118.for.body.i118_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i118_crit_edge ]
  %vddc.i116 = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 0, i32 1, i32 %conv362.i, i32 5
  %72 = ptrtoint ptr %vddc.i116 to i32
  call void @__asan_load2_noabort(i32 %72)
  %73 = load i16, ptr %vddc.i116, align 2
  %us_vdd.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 3, i32 1, i32 %conv362.i, i32 1
  %74 = ptrtoint ptr %us_vdd.i to i32
  call void @__asan_store2_noabort(i32 %74)
  store i16 %73, ptr %us_vdd.i, align 2
  %inc.i117 = add i8 %i.0361.i, 1
  %conv.i = zext i8 %inc.i117 to i32
  %cmp4.i = icmp ugt i32 %71, %conv.i
  br i1 %cmp4.i, label %for.body.i118.for.body.i118_crit_edge, label %for.body.i118.vega10_odn_update_soc_table.exit_crit_edge

for.body.i118.vega10_odn_update_soc_table.exit_crit_edge: ; preds = %for.body.i118
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_odn_update_soc_table.exit

for.body.i118.for.body.i118_crit_edge:            ; preds = %for.body.i118
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i118

if.then11.i:                                      ; preds = %for.end
  %mem_table.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 1, i32 2
  %vdd_dep_on_mclk.i119 = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1
  %75 = ptrtoint ptr %mem_table.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %mem_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %76)
  %cmp16347.not.i = icmp eq i32 %76, 0
  br i1 %cmp16347.not.i, label %if.then11.i.for.cond66.preheader.i_crit_edge, label %for.cond19.preheader.lr.ph.i

if.then11.i.for.cond66.preheader.i_crit_edge:     ; preds = %if.then11.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond66.preheader.i

for.cond19.preheader.lr.ph.i:                     ; preds = %if.then11.i
  %need_update_dpm_table.i120 = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 17
  br label %for.cond19.preheader.i

for.cond19.preheader.i:                           ; preds = %if.end58.i.for.cond19.preheader.i_crit_edge, %for.cond19.preheader.lr.ph.i
  %conv14349.i = phi i32 [ 0, %for.cond19.preheader.lr.ph.i ], [ %conv14.i, %if.end58.i.for.cond19.preheader.i_crit_edge ]
  %i.1348.i = phi i8 [ 0, %for.cond19.preheader.lr.ph.i ], [ %inc63.i, %if.end58.i.for.cond19.preheader.i_crit_edge ]
  %77 = ptrtoint ptr %vddc_lookup_table.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %vddc_lookup_table.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %78)
  %cmp22339.not.i = icmp eq i32 %78, 0
  br i1 %cmp22339.not.i, label %for.cond19.preheader.i.if.then45.i_crit_edge, label %for.body24.lr.ph.i

for.cond19.preheader.i.if.then45.i_crit_edge:     ; preds = %for.cond19.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then45.i

for.body24.lr.ph.i:                               ; preds = %for.cond19.preheader.i
  %vddc33.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %conv14349.i, i32 5
  %79 = ptrtoint ptr %vddc33.i to i32
  call void @__asan_load2_noabort(i32 %79)
  %80 = load i16, ptr %vddc33.i, align 2
  br label %for.body24.i

for.cond66.preheader.i:                           ; preds = %if.end58.i.for.cond66.preheader.i_crit_edge, %if.then11.i.for.cond66.preheader.i_crit_edge
  %81 = ptrtoint ptr %68 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %68, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %82)
  %cmp69352.not.i = icmp eq i32 %82, 0
  br i1 %cmp69352.not.i, label %for.cond66.preheader.i.for.end171.i_crit_edge, label %for.cond66.preheader.i.for.body71.i_crit_edge

for.cond66.preheader.i.for.body71.i_crit_edge:    ; preds = %for.cond66.preheader.i
  br label %for.body71.i

for.cond66.preheader.i.for.end171.i_crit_edge:    ; preds = %for.cond66.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end171.i

for.body24.i:                                     ; preds = %for.inc38.i.for.body24.i_crit_edge, %for.body24.lr.ph.i
  %conv20341.i = phi i32 [ 0, %for.body24.lr.ph.i ], [ %conv20.i, %for.inc38.i.for.body24.i_crit_edge ]
  %j.0340.i = phi i8 [ 0, %for.body24.lr.ph.i ], [ %inc39.i, %for.inc38.i.for.body24.i_crit_edge ]
  %us_vdd28.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 3, i32 1, i32 %conv20341.i, i32 1
  %83 = ptrtoint ptr %us_vdd28.i to i32
  call void @__asan_load2_noabort(i32 %83)
  %84 = load i16, ptr %us_vdd28.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %84, i16 %80)
  %cmp35.i = icmp ugt i16 %84, %80
  br i1 %cmp35.i, label %for.body24.i.for.end40.i_crit_edge, label %for.inc38.i

for.body24.i.for.end40.i_crit_edge:               ; preds = %for.body24.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end40.i

for.inc38.i:                                      ; preds = %for.body24.i
  %inc39.i = add i8 %j.0340.i, 1
  %conv20.i = zext i8 %inc39.i to i32
  %cmp22.i = icmp ugt i32 %78, %conv20.i
  br i1 %cmp22.i, label %for.inc38.i.for.body24.i_crit_edge, label %for.inc38.i.for.end40.i_crit_edge

for.inc38.i.for.end40.i_crit_edge:                ; preds = %for.inc38.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end40.i

for.inc38.i.for.body24.i_crit_edge:               ; preds = %for.inc38.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body24.i

for.end40.i:                                      ; preds = %for.inc38.i.for.end40.i_crit_edge, %for.body24.i.for.end40.i_crit_edge
  %j.0.lcssa.i = phi i8 [ %inc39.i, %for.inc38.i.for.end40.i_crit_edge ], [ %j.0340.i, %for.body24.i.for.end40.i_crit_edge ]
  %conv20.lcssa.i = phi i32 [ %conv20.i, %for.inc38.i.for.end40.i_crit_edge ], [ %conv20341.i, %for.body24.i.for.end40.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %78, i32 %conv20.lcssa.i)
  %cmp43.i = icmp eq i32 %78, %conv20.lcssa.i
  br i1 %cmp43.i, label %for.end40.i.if.then45.i_crit_edge, label %for.end40.i.if.end58.i_crit_edge

for.end40.i.if.end58.i_crit_edge:                 ; preds = %for.end40.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end58.i

for.end40.i.if.then45.i_crit_edge:                ; preds = %for.end40.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then45.i

if.then45.i:                                      ; preds = %for.end40.i.if.then45.i_crit_edge, %for.cond19.preheader.i.if.then45.i_crit_edge
  %85 = trunc i32 %78 to i8
  %conv47.i = add i8 %85, -1
  %vddc51.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %conv14349.i, i32 5
  %86 = ptrtoint ptr %vddc51.i to i32
  call void @__asan_load2_noabort(i32 %86)
  %87 = load i16, ptr %vddc51.i, align 2
  %idxprom53.i = zext i8 %conv47.i to i32
  %us_vdd55.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 3, i32 1, i32 %idxprom53.i, i32 1
  %88 = ptrtoint ptr %us_vdd55.i to i32
  call void @__asan_store2_noabort(i32 %88)
  store i16 %87, ptr %us_vdd55.i, align 2
  %89 = ptrtoint ptr %need_update_dpm_table.i120 to i32
  call void @__asan_load1_noabort(i32 %89)
  %90 = load i8, ptr %need_update_dpm_table.i120, align 4
  %91 = or i8 %90, 16
  store i8 %91, ptr %need_update_dpm_table.i120, align 4
  br label %if.end58.i

if.end58.i:                                       ; preds = %if.then45.i, %for.end40.i.if.end58.i_crit_edge
  %j.1.i = phi i8 [ %conv47.i, %if.then45.i ], [ %j.0.lcssa.i, %for.end40.i.if.end58.i_crit_edge ]
  %vddInd.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %conv14349.i, i32 1
  %92 = ptrtoint ptr %vddInd.i to i32
  call void @__asan_store1_noabort(i32 %92)
  store i8 %j.1.i, ptr %vddInd.i, align 4
  %inc63.i = add i8 %i.1348.i, 1
  %conv14.i = zext i8 %inc63.i to i32
  %cmp16.i = icmp ugt i32 %76, %conv14.i
  br i1 %cmp16.i, label %if.end58.i.for.cond19.preheader.i_crit_edge, label %if.end58.i.for.cond66.preheader.i_crit_edge

if.end58.i.for.cond66.preheader.i_crit_edge:      ; preds = %if.end58.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond66.preheader.i

if.end58.i.for.cond19.preheader.i_crit_edge:      ; preds = %if.end58.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond19.preheader.i

for.body71.i:                                     ; preds = %if.else135.i.for.body71.i_crit_edge, %for.cond66.preheader.i.for.body71.i_crit_edge
  %conv67355.i = phi i32 [ %conv67.i, %if.else135.i.for.body71.i_crit_edge ], [ 0, %for.cond66.preheader.i.for.body71.i_crit_edge ]
  %i.2353.i = phi i8 [ %inc170.i, %if.else135.i.for.body71.i_crit_edge ], [ 0, %for.cond66.preheader.i.for.body71.i_crit_edge ]
  %arrayidx74.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %68, i32 0, i32 1, i32 %conv67355.i
  %vddInd75.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %68, i32 0, i32 1, i32 %conv67355.i, i32 1
  %93 = ptrtoint ptr %vddInd75.i to i32
  call void @__asan_load1_noabort(i32 %93)
  %94 = load i8, ptr %vddInd75.i, align 4
  %95 = ptrtoint ptr %vdd_dep_on_mclk.i119 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %vdd_dep_on_mclk.i119, align 4
  %sub79.i = add i32 %96, -1
  %vddInd81.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %sub79.i, i32 1
  %97 = ptrtoint ptr %vddInd81.i to i32
  call void @__asan_load1_noabort(i32 %97)
  %98 = load i8, ptr %vddInd81.i, align 4
  call void @__sanitizer_cov_trace_cmp1(i8 %94, i8 %98)
  %cmp83.i = icmp eq i8 %94, %98
  br i1 %cmp83.i, label %land.lhs.true.i, label %for.body71.i.if.else135.i_crit_edge

for.body71.i.if.else135.i_crit_edge:              ; preds = %for.body71.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else135.i

land.lhs.true.i:                                  ; preds = %for.body71.i
  %arrayidx80.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %sub79.i
  %99 = ptrtoint ptr %arrayidx74.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %arrayidx74.i, align 4
  %101 = ptrtoint ptr %arrayidx80.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %arrayidx80.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %100, i32 %102)
  %cmp93.i = icmp ult i32 %100, %102
  br i1 %cmp93.i, label %if.then95.i, label %land.lhs.true.i.if.else135.i_crit_edge

land.lhs.true.i.if.else135.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else135.i

if.then95.i:                                      ; preds = %land.lhs.true.i
  %need_update_dpm_table96.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 17
  %103 = ptrtoint ptr %need_update_dpm_table96.i to i32
  call void @__asan_load1_noabort(i32 %103)
  %104 = load i8, ptr %need_update_dpm_table96.i, align 4
  %105 = or i8 %104, 32
  store i8 %105, ptr %need_update_dpm_table96.i, align 4
  %conv101356.i = zext i8 %i.2353.i to i32
  %106 = ptrtoint ptr %68 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %68, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %107, i32 %conv101356.i)
  %cmp103357.i = icmp ugt i32 %107, %conv101356.i
  br i1 %cmp103357.i, label %if.then95.i.land.rhs.i_crit_edge, label %if.then95.i.for.end171.i_crit_edge

if.then95.i.for.end171.i_crit_edge:               ; preds = %if.then95.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end171.i

if.then95.i.land.rhs.i_crit_edge:                 ; preds = %if.then95.i
  br label %land.rhs.i

land.rhs.i:                                       ; preds = %for.body116.i.land.rhs.i_crit_edge, %if.then95.i.land.rhs.i_crit_edge
  %conv101359.i = phi i32 [ %conv101.i, %for.body116.i.land.rhs.i_crit_edge ], [ %conv101356.i, %if.then95.i.land.rhs.i_crit_edge ]
  %i.3358.i = phi i8 [ %inc133.i, %for.body116.i.land.rhs.i_crit_edge ], [ %i.2353.i, %if.then95.i.land.rhs.i_crit_edge ]
  %arrayidx107.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %68, i32 0, i32 1, i32 %conv101359.i
  %108 = ptrtoint ptr %arrayidx107.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %arrayidx107.i, align 4
  %110 = ptrtoint ptr %vdd_dep_on_mclk.i119 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %vdd_dep_on_mclk.i119, align 4
  %sub111.i = add i32 %111, -1
  %arrayidx112.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %sub111.i
  %112 = ptrtoint ptr %arrayidx112.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %arrayidx112.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %109, i32 %113)
  %cmp114.i = icmp ult i32 %109, %113
  br i1 %cmp114.i, label %for.body116.i, label %land.rhs.i.for.end171.i_crit_edge

land.rhs.i.for.end171.i_crit_edge:                ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end171.i

for.body116.i:                                    ; preds = %land.rhs.i
  %arrayidx124.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 2, i32 1, i32 %conv101359.i
  %114 = ptrtoint ptr %arrayidx124.i to i32
  call void @__asan_store4_noabort(i32 %114)
  store i32 %113, ptr %arrayidx124.i, align 4
  %value.i121 = getelementptr %struct.vega10_single_dpm_table, ptr %64, i32 0, i32 2, i32 %conv101359.i, i32 1
  %115 = ptrtoint ptr %value.i121 to i32
  call void @__asan_store4_noabort(i32 %115)
  store i32 %113, ptr %value.i121, align 4
  %inc133.i = add i8 %i.3358.i, 1
  %conv101.i = zext i8 %inc133.i to i32
  %116 = ptrtoint ptr %68 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %68, align 4
  %cmp103.i = icmp ugt i32 %117, %conv101.i
  br i1 %cmp103.i, label %for.body116.i.land.rhs.i_crit_edge, label %for.body116.i.for.end171.i_crit_edge

for.body116.i.for.end171.i_crit_edge:             ; preds = %for.body116.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end171.i

for.body116.i.land.rhs.i_crit_edge:               ; preds = %for.body116.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.rhs.i

if.else135.i:                                     ; preds = %land.lhs.true.i.if.else135.i_crit_edge, %for.body71.i.if.else135.i_crit_edge
  %118 = ptrtoint ptr %arrayidx74.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %arrayidx74.i, align 4
  %value143.i = getelementptr %struct.vega10_single_dpm_table, ptr %64, i32 0, i32 2, i32 %conv67355.i, i32 1
  %120 = ptrtoint ptr %value143.i to i32
  call void @__asan_store4_noabort(i32 %120)
  store i32 %119, ptr %value143.i, align 4
  %vddc147.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %68, i32 0, i32 1, i32 %conv67355.i, i32 5
  %121 = ptrtoint ptr %vddc147.i to i32
  call void @__asan_load2_noabort(i32 %121)
  %122 = load i16, ptr %vddc147.i, align 2
  %arrayidx150.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 2, i32 1, i32 %conv67355.i
  %vddc151.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 2, i32 1, i32 %conv67355.i, i32 5
  %123 = ptrtoint ptr %vddc151.i to i32
  call void @__asan_store2_noabort(i32 %123)
  store i16 %122, ptr %vddc151.i, align 2
  %124 = ptrtoint ptr %vddInd75.i to i32
  call void @__asan_load1_noabort(i32 %124)
  %125 = load i8, ptr %vddInd75.i, align 4
  %vddInd159.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 2, i32 1, i32 %conv67355.i, i32 1
  %126 = ptrtoint ptr %vddInd159.i to i32
  call void @__asan_store1_noabort(i32 %126)
  store i8 %125, ptr %vddInd159.i, align 4
  %127 = load i32, ptr %arrayidx74.i, align 4
  %128 = ptrtoint ptr %arrayidx150.i to i32
  call void @__asan_store4_noabort(i32 %128)
  store i32 %127, ptr %arrayidx150.i, align 4
  %inc170.i = add i8 %i.2353.i, 1
  %conv67.i = zext i8 %inc170.i to i32
  %129 = ptrtoint ptr %68 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %68, align 4
  %cmp69.i = icmp ugt i32 %130, %conv67.i
  br i1 %cmp69.i, label %if.else135.i.for.body71.i_crit_edge, label %if.else135.i.for.end171.i_crit_edge

if.else135.i.for.end171.i_crit_edge:              ; preds = %if.else135.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end171.i

if.else135.i.for.body71.i_crit_edge:              ; preds = %if.else135.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body71.i

for.end171.i:                                     ; preds = %if.else135.i.for.end171.i_crit_edge, %for.body116.i.for.end171.i_crit_edge, %land.rhs.i.for.end171.i_crit_edge, %if.then95.i.for.end171.i_crit_edge, %for.cond66.preheader.i.for.end171.i_crit_edge
  %131 = ptrtoint ptr %vdd_dep_on_socclk1.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %vdd_dep_on_socclk1.i, align 4
  %sub174.i = add i32 %132, -1
  %arrayidx175.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 2, i32 1, i32 %sub174.i
  %133 = ptrtoint ptr %arrayidx175.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %arrayidx175.i, align 4
  %135 = ptrtoint ptr %vdd_dep_on_mclk.i119 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load i32, ptr %vdd_dep_on_mclk.i119, align 4
  %sub179.i = add i32 %136, -1
  %arrayidx180.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %sub179.i
  %137 = ptrtoint ptr %arrayidx180.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %arrayidx180.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %134, i32 %138)
  %cmp182.i = icmp ult i32 %134, %138
  br i1 %cmp182.i, label %if.then184.i, label %for.end171.i.if.end209.i_crit_edge

for.end171.i.if.end209.i_crit_edge:               ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end209.i

if.then184.i:                                     ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #15
  %need_update_dpm_table185.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 17
  %139 = ptrtoint ptr %need_update_dpm_table185.i to i32
  call void @__asan_load1_noabort(i32 %139)
  %140 = load i8, ptr %need_update_dpm_table185.i, align 4
  %141 = or i8 %140, 32
  store i8 %141, ptr %need_update_dpm_table185.i, align 4
  %142 = ptrtoint ptr %arrayidx180.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx180.i, align 4
  %144 = ptrtoint ptr %arrayidx175.i to i32
  call void @__asan_store4_noabort(i32 %144)
  store i32 %143, ptr %arrayidx175.i, align 4
  %145 = ptrtoint ptr %vdd_dep_on_mclk.i119 to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %vdd_dep_on_mclk.i119, align 4
  %sub201.i = add i32 %146, -1
  %arrayidx202.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %sub201.i
  %147 = ptrtoint ptr %arrayidx202.i to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load i32, ptr %arrayidx202.i, align 4
  %149 = ptrtoint ptr %vdd_dep_on_socclk1.i to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %vdd_dep_on_socclk1.i, align 4
  %sub206.i = add i32 %150, -1
  %value208.i = getelementptr %struct.vega10_single_dpm_table, ptr %64, i32 0, i32 2, i32 %sub206.i, i32 1
  %151 = ptrtoint ptr %value208.i to i32
  call void @__asan_store4_noabort(i32 %151)
  store i32 %148, ptr %value208.i, align 4
  br label %if.end209.i

if.end209.i:                                      ; preds = %if.then184.i, %for.end171.i.if.end209.i_crit_edge
  %152 = ptrtoint ptr %vdd_dep_on_socclk1.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %vdd_dep_on_socclk1.i, align 4
  %sub212.i = add i32 %153, -1
  %vddInd214.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 2, i32 1, i32 %sub212.i, i32 1
  %154 = ptrtoint ptr %vddInd214.i to i32
  call void @__asan_load1_noabort(i32 %154)
  %155 = load i8, ptr %vddInd214.i, align 4
  %156 = ptrtoint ptr %vdd_dep_on_mclk.i119 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %vdd_dep_on_mclk.i119, align 4
  %sub218.i = add i32 %157, -1
  %vddInd220.i = getelementptr %struct.vega10_hwmgr, ptr %64, i32 0, i32 15, i32 1, i32 1, i32 %sub218.i, i32 1
  %158 = ptrtoint ptr %vddInd220.i to i32
  call void @__asan_load1_noabort(i32 %158)
  %159 = load i8, ptr %vddInd220.i, align 4
  call void @__sanitizer_cov_trace_cmp1(i8 %155, i8 %159)
  %cmp222.i = icmp ult i8 %155, %159
  br i1 %cmp222.i, label %if.then224.i, label %if.end209.i.vega10_odn_update_soc_table.exit_crit_edge

if.end209.i.vega10_odn_update_soc_table.exit_crit_edge: ; preds = %if.end209.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_odn_update_soc_table.exit

if.then224.i:                                     ; preds = %if.end209.i
  call void @__sanitizer_cov_trace_pc() #15
  %need_update_dpm_table225.i = getelementptr inbounds %struct.vega10_hwmgr, ptr %64, i32 0, i32 17
  %160 = ptrtoint ptr %need_update_dpm_table225.i to i32
  call void @__asan_load1_noabort(i32 %160)
  %161 = load i8, ptr %need_update_dpm_table225.i, align 4
  %162 = or i8 %161, 32
  store i8 %162, ptr %need_update_dpm_table225.i, align 4
  %163 = ptrtoint ptr %vddInd220.i to i32
  call void @__asan_load1_noabort(i32 %163)
  %164 = load i8, ptr %vddInd220.i, align 4
  %165 = ptrtoint ptr %vddInd214.i to i32
  call void @__asan_store1_noabort(i32 %165)
  store i8 %164, ptr %vddInd214.i, align 4
  br label %vega10_odn_update_soc_table.exit

vega10_odn_update_soc_table.exit:                 ; preds = %if.then224.i, %if.end209.i.vega10_odn_update_soc_table.exit_crit_edge, %for.body.i118.vega10_odn_update_soc_table.exit_crit_edge, %for.cond.preheader.i.vega10_odn_update_soc_table.exit_crit_edge, %for.end.vega10_odn_update_soc_table.exit_crit_edge
  tail call fastcc void @vega10_odn_update_power_state(ptr noundef %hwmgr) #13
  br label %cleanup

cleanup:                                          ; preds = %vega10_odn_update_soc_table.exit, %do.end37.i, %do.end12.i, %if.end.i.cleanup_crit_edge, %do.end.i, %do.end51, %cleanup.sink.split.i, %for.cond11.i.cleanup_crit_edge, %for.end.i.cleanup_crit_edge, %if.then31, %if.end15.cleanup_crit_edge, %do.end12, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %do.end51 ], [ 0, %vega10_odn_update_soc_table.exit ], [ 0, %if.then31 ], [ -22, %do.end12 ], [ -22, %do.end ], [ -22, %if.then.cleanup_crit_edge ], [ -22, %if.end15.cleanup_crit_edge ], [ 0, %for.end.i.cleanup_crit_edge ], [ 0, %cleanup.sink.split.i ], [ -22, %do.end.i ], [ -22, %do.end12.i ], [ -22, %do.end37.i ], [ -22, %if.end.i.cleanup_crit_edge ], [ 0, %for.cond11.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_set_power_limit(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_enable_mgpu_fan_boost(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu9_baco_get_capability(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu9_baco_get_state(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_baco_set_state(ptr noundef, i32 noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_get_ppfeature_status(ptr noundef %hwmgr, ptr noundef %buf) #0 align 64 {
entry:
  %features_enabled = alloca i64, align 8
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %features_enabled) #13
  %0 = ptrtoint ptr %features_enabled to i32
  call void @__asan_store8_noabort(i32 %0)
  store i64 -1, ptr %features_enabled, align 8, !annotation !962
  %tobool.not.i = icmp eq ptr %buf, null
  %1 = ptrtoint ptr %buf to i32
  %and.i = and i32 %1, 4095
  %idx.neg.i = sub nsw i32 0, %and.i
  %add.ptr.i = getelementptr i8, ptr %buf, i32 %idx.neg.i
  %buf.addr.0 = select i1 %tobool.not.i, ptr null, ptr %add.ptr.i
  %call = call i32 @vega10_get_enabled_smc_features(ptr noundef %hwmgr, ptr noundef nonnull %features_enabled) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %do.end8, label %if.then

if.then:                                          ; preds = %entry
  %call1 = call i32 @___ratelimit(ptr noundef nonnull @vega10_get_ppfeature_status._rs, ptr noundef nonnull @__func__.vega10_get_ppfeature_status) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call5 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.468) #16
  br label %cleanup

do.end8:                                          ; preds = %entry
  %size.0 = select i1 %tobool.not.i, i32 0, i32 %and.i
  %2 = ptrtoint ptr %features_enabled to i32
  call void @__asan_load8_noabort(i32 %2)
  %3 = load i64, ptr %features_enabled, align 8
  %call9 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.0, ptr noundef nonnull @.str.469, i64 noundef %3) #13
  %add = add i32 %call9, %size.0
  %call10 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %add, ptr noundef nonnull @.str.470, ptr noundef nonnull @.str.465, ptr noundef nonnull @.str.466, ptr noundef nonnull @.str.467) #13
  %add11 = add i32 %add, %call10
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %do.end8
  %i.035 = phi i32 [ 0, %do.end8 ], [ %inc, %for.body.for.body_crit_edge ]
  %size.134 = phi i32 [ %add11, %do.end8 ], [ %add16, %for.body.for.body_crit_edge ]
  %arrayidx = getelementptr [30 x ptr], ptr @vega10_get_ppfeature_status.ppfeature_name, i32 0, i32 %i.035
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx, align 4
  %sh_prom = zext i32 %i.035 to i64
  %shl = shl nuw i64 1, %sh_prom
  %6 = ptrtoint ptr %features_enabled to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %features_enabled, align 8
  %and = and i64 %7, %shl
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and)
  %tobool14.not = icmp eq i64 %and, 0
  %cond = select i1 %tobool14.not, ptr @.str.473, ptr @.str.472
  %call15 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.134, ptr noundef nonnull @.str.471, ptr noundef %5, i64 noundef %shl, ptr noundef nonnull %cond) #13
  %add16 = add i32 %call15, %size.134
  %inc = add nuw nsw i32 %i.035, 1
  %exitcond.not = icmp eq i32 %inc, 30
  br i1 %exitcond.not, label %for.body.cleanup_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

cleanup:                                          ; preds = %for.body.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ %call, %if.then.cleanup_crit_edge ], [ %add16, %for.body.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %features_enabled) #13
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_set_ppfeature_status(ptr noundef %hwmgr, i64 noundef %new_ppfeature_masks) #0 align 64 {
entry:
  %features_enabled = alloca i64, align 8
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %features_enabled) #13
  %0 = ptrtoint ptr %features_enabled to i32
  call void @__asan_store8_noabort(i32 %0)
  store i64 -1, ptr %features_enabled, align 8, !annotation !962
  call void @__sanitizer_cov_trace_const_cmp8(i64 1073741823, i64 %new_ppfeature_masks)
  %cmp = icmp ugt i64 %new_ppfeature_masks, 1073741823
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = call i32 @vega10_get_enabled_smc_features(ptr noundef %hwmgr, ptr noundef nonnull %features_enabled) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end2, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end2:                                          ; preds = %if.end
  %1 = ptrtoint ptr %features_enabled to i32
  call void @__asan_load8_noabort(i32 %1)
  %2 = load i64, ptr %features_enabled, align 8
  %neg = xor i64 %new_ppfeature_masks, -1
  %and = and i64 %2, %neg
  %neg3 = xor i64 %2, -1
  %and4 = and i64 %neg3, %new_ppfeature_masks
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega10_set_ppfeature_status.__UNIQUE_ID_ddebug344, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega10_set_ppfeature_status, %if.then9)) #13
          to label %do.body11 [label %if.then9], !srcloc !969

if.then9:                                         ; preds = %if.end2
  call void @__sanitizer_cov_trace_pc() #15
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega10_set_ppfeature_status.__UNIQUE_ID_ddebug344, ptr noundef nonnull @.str.476, i64 noundef %and) #13
  br label %do.body11

do.body11:                                        ; preds = %if.then9, %if.end2
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @vega10_set_ppfeature_status.__UNIQUE_ID_ddebug345, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@vega10_set_ppfeature_status, %if.then23)) #13
          to label %do.end26 [label %if.then23], !srcloc !969

if.then23:                                        ; preds = %do.body11
  call void @__sanitizer_cov_trace_pc() #15
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @vega10_set_ppfeature_status.__UNIQUE_ID_ddebug345, ptr noundef nonnull @.str.478, i64 noundef %and4) #13
  br label %do.end26

do.end26:                                         ; preds = %if.then23, %do.body11
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and)
  %tobool27.not = icmp eq i64 %and, 0
  br i1 %tobool27.not, label %do.end26.if.end33_crit_edge, label %if.then28

do.end26.if.end33_crit_edge:                      ; preds = %do.end26
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end33

if.then28:                                        ; preds = %do.end26
  %conv = trunc i64 %and to i32
  %call29 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext false, i32 noundef %conv) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call29)
  %tobool30.not = icmp eq i32 %call29, 0
  br i1 %tobool30.not, label %if.then28.if.end33_crit_edge, label %if.then28.cleanup_crit_edge

if.then28.cleanup_crit_edge:                      ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then28.if.end33_crit_edge:                     ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end33

if.end33:                                         ; preds = %if.then28.if.end33_crit_edge, %do.end26.if.end33_crit_edge
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and4)
  %tobool34.not = icmp eq i64 %and4, 0
  br i1 %tobool34.not, label %if.end33.if.end41_crit_edge, label %if.then35

if.end33.if.end41_crit_edge:                      ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end41

if.then35:                                        ; preds = %if.end33
  %conv36 = trunc i64 %and4 to i32
  %call37 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %conv36) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call37)
  %tobool38.not = icmp eq i32 %call37, 0
  br i1 %tobool38.not, label %if.then35.if.end41_crit_edge, label %if.then35.cleanup_crit_edge

if.then35.cleanup_crit_edge:                      ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then35.if.end41_crit_edge:                     ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end41

if.end41:                                         ; preds = %if.then35.if.end41_crit_edge, %if.end33.if.end41_crit_edge
  br label %cleanup

cleanup:                                          ; preds = %if.end41, %if.then35.cleanup_crit_edge, %if.then28.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end41 ], [ -22, %entry.cleanup_crit_edge ], [ %call, %if.end.cleanup_crit_edge ], [ %call29, %if.then28.cleanup_crit_edge ], [ %call37, %if.then35.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %features_enabled) #13
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_set_mp1_state(ptr noundef %hwmgr, i32 noundef %mp1_state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %mp1_state)
  %cond = icmp eq i32 %mp1_state, 2
  br i1 %cond, label %sw.bb, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

sw.bb:                                            ; preds = %entry
  %call = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 75, ptr noundef null) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %sw.bb.cleanup_crit_edge, label %if.then

sw.bb.cleanup_crit_edge:                          ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then:                                          ; preds = %sw.bb
  %call2 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_set_mp1_state._rs, ptr noundef nonnull @__func__.vega10_set_mp1_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call5 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.479) #16
  br label %cleanup

cleanup:                                          ; preds = %do.end, %if.then.cleanup_crit_edge, %sw.bb.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ %call, %do.end ], [ %call, %if.then.cleanup_crit_edge ], [ 0, %sw.bb.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_disable_power_features_for_compute_performance(ptr noundef %hwmgr, i1 noundef zeroext %disable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %enabled = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 6, i32 1
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool1.not = icmp eq i8 %3, 0
  br i1 %disable, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br i1 %tobool1.not, label %if.then.cond.end_crit_edge, label %cond.true

if.then.cond.end_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end

cond.true:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 6, i32 3
  %4 = ptrtoint ptr %smu_feature_bitmap to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %smu_feature_bitmap, align 4
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %if.then.cond.end_crit_edge
  %cond = phi i32 [ %5, %cond.true ], [ 0, %if.then.cond.end_crit_edge ]
  %enabled6 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 11, i32 1
  %6 = ptrtoint ptr %enabled6 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enabled6, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool7.not = icmp eq i8 %7, 0
  br i1 %tobool7.not, label %cond.end.cond.end13_crit_edge, label %cond.true8

cond.end.cond.end13_crit_edge:                    ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end13

cond.true8:                                       ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap11 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 11, i32 3
  %8 = ptrtoint ptr %smu_feature_bitmap11 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %smu_feature_bitmap11, align 4
  br label %cond.end13

cond.end13:                                       ; preds = %cond.true8, %cond.end.cond.end13_crit_edge
  %cond14 = phi i32 [ %9, %cond.true8 ], [ 0, %cond.end.cond.end13_crit_edge ]
  %or15 = or i32 %cond14, %cond
  %enabled18 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 12, i32 1
  %10 = ptrtoint ptr %enabled18 to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %enabled18, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool19.not = icmp eq i8 %11, 0
  br i1 %tobool19.not, label %cond.end13.cond.end25_crit_edge, label %cond.true20

cond.end13.cond.end25_crit_edge:                  ; preds = %cond.end13
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end25

cond.true20:                                      ; preds = %cond.end13
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap23 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 12, i32 3
  %12 = ptrtoint ptr %smu_feature_bitmap23 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %smu_feature_bitmap23, align 4
  br label %cond.end25

cond.end25:                                       ; preds = %cond.true20, %cond.end13.cond.end25_crit_edge
  %cond26 = phi i32 [ %13, %cond.true20 ], [ 0, %cond.end13.cond.end25_crit_edge ]
  %or27 = or i32 %or15, %cond26
  %enabled30 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 13, i32 1
  %14 = ptrtoint ptr %enabled30 to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %enabled30, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool31.not = icmp eq i8 %15, 0
  br i1 %tobool31.not, label %cond.end25.cond.end37_crit_edge, label %cond.true32

cond.end25.cond.end37_crit_edge:                  ; preds = %cond.end25
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end37

cond.true32:                                      ; preds = %cond.end25
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap35 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 13, i32 3
  %16 = ptrtoint ptr %smu_feature_bitmap35 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %smu_feature_bitmap35, align 4
  br label %cond.end37

cond.end37:                                       ; preds = %cond.true32, %cond.end25.cond.end37_crit_edge
  %cond38 = phi i32 [ %17, %cond.true32 ], [ 0, %cond.end25.cond.end37_crit_edge ]
  %or39 = or i32 %or27, %cond38
  %enabled42 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 19, i32 1
  %18 = ptrtoint ptr %enabled42 to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %enabled42, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %tobool43.not = icmp eq i8 %19, 0
  br i1 %tobool43.not, label %cond.end37.cond.end49_crit_edge, label %cond.true44

cond.end37.cond.end49_crit_edge:                  ; preds = %cond.end37
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end49

cond.true44:                                      ; preds = %cond.end37
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap47 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 19, i32 3
  %20 = ptrtoint ptr %smu_feature_bitmap47 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %smu_feature_bitmap47, align 4
  br label %cond.end49

cond.end49:                                       ; preds = %cond.true44, %cond.end37.cond.end49_crit_edge
  %cond50 = phi i32 [ %21, %cond.true44 ], [ 0, %cond.end37.cond.end49_crit_edge ]
  %or51 = or i32 %or39, %cond50
  br label %if.end

if.else:                                          ; preds = %entry
  br i1 %tobool1.not, label %cond.true56, label %if.else.cond.end61_crit_edge

if.else.cond.end61_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end61

cond.true56:                                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap59 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 6, i32 3
  %22 = ptrtoint ptr %smu_feature_bitmap59 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %smu_feature_bitmap59, align 4
  br label %cond.end61

cond.end61:                                       ; preds = %cond.true56, %if.else.cond.end61_crit_edge
  %cond62 = phi i32 [ %23, %cond.true56 ], [ 0, %if.else.cond.end61_crit_edge ]
  %enabled66 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 11, i32 1
  %24 = ptrtoint ptr %enabled66 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %enabled66, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %tobool67.not = icmp eq i8 %25, 0
  br i1 %tobool67.not, label %cond.true68, label %cond.end61.cond.end73_crit_edge

cond.end61.cond.end73_crit_edge:                  ; preds = %cond.end61
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end73

cond.true68:                                      ; preds = %cond.end61
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap71 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 11, i32 3
  %26 = ptrtoint ptr %smu_feature_bitmap71 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %smu_feature_bitmap71, align 4
  br label %cond.end73

cond.end73:                                       ; preds = %cond.true68, %cond.end61.cond.end73_crit_edge
  %cond74 = phi i32 [ %27, %cond.true68 ], [ 0, %cond.end61.cond.end73_crit_edge ]
  %or75 = or i32 %cond74, %cond62
  %enabled78 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 12, i32 1
  %28 = ptrtoint ptr %enabled78 to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %enabled78, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %29)
  %tobool79.not = icmp eq i8 %29, 0
  br i1 %tobool79.not, label %cond.true80, label %cond.end73.cond.end85_crit_edge

cond.end73.cond.end85_crit_edge:                  ; preds = %cond.end73
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end85

cond.true80:                                      ; preds = %cond.end73
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap83 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 12, i32 3
  %30 = ptrtoint ptr %smu_feature_bitmap83 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %smu_feature_bitmap83, align 4
  br label %cond.end85

cond.end85:                                       ; preds = %cond.true80, %cond.end73.cond.end85_crit_edge
  %cond86 = phi i32 [ %31, %cond.true80 ], [ 0, %cond.end73.cond.end85_crit_edge ]
  %or87 = or i32 %or75, %cond86
  %enabled90 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 13, i32 1
  %32 = ptrtoint ptr %enabled90 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %enabled90, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %33)
  %tobool91.not = icmp eq i8 %33, 0
  br i1 %tobool91.not, label %cond.true92, label %cond.end85.cond.end97_crit_edge

cond.end85.cond.end97_crit_edge:                  ; preds = %cond.end85
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end97

cond.true92:                                      ; preds = %cond.end85
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap95 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 13, i32 3
  %34 = ptrtoint ptr %smu_feature_bitmap95 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %smu_feature_bitmap95, align 4
  br label %cond.end97

cond.end97:                                       ; preds = %cond.true92, %cond.end85.cond.end97_crit_edge
  %cond98 = phi i32 [ %35, %cond.true92 ], [ 0, %cond.end85.cond.end97_crit_edge ]
  %or99 = or i32 %or87, %cond98
  %enabled102 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 19, i32 1
  %36 = ptrtoint ptr %enabled102 to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %enabled102, align 1, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %37)
  %tobool103.not = icmp eq i8 %37, 0
  br i1 %tobool103.not, label %cond.true104, label %cond.end97.cond.end109_crit_edge

cond.end97.cond.end109_crit_edge:                 ; preds = %cond.end97
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.end109

cond.true104:                                     ; preds = %cond.end97
  call void @__sanitizer_cov_trace_pc() #15
  %smu_feature_bitmap107 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 19, i32 3
  %38 = ptrtoint ptr %smu_feature_bitmap107 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %smu_feature_bitmap107, align 4
  br label %cond.end109

cond.end109:                                      ; preds = %cond.true104, %cond.end97.cond.end109_crit_edge
  %cond110 = phi i32 [ %39, %cond.true104 ], [ 0, %cond.end97.cond.end109_crit_edge ]
  %or111 = or i32 %or99, %cond110
  br label %if.end

if.end:                                           ; preds = %cond.end109, %cond.end49
  %feature_mask.0 = phi i32 [ %or51, %cond.end49 ], [ %or111, %cond.end109 ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %feature_mask.0)
  %tobool112.not = icmp eq i32 %feature_mask.0, 0
  br i1 %tobool112.not, label %if.end.if.end126_crit_edge, label %do.body

if.end.if.end126_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end126

do.body:                                          ; preds = %if.end
  %lnot = xor i1 %disable, true
  %call = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext %lnot, i32 noundef %feature_mask.0) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool115.not = icmp eq i32 %call, 0
  br i1 %tobool115.not, label %do.body.if.end126_crit_edge, label %if.then116

do.body.if.end126_crit_edge:                      ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end126

if.then116:                                       ; preds = %do.body
  %call117 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_disable_power_features_for_compute_performance._rs, ptr noundef nonnull @__func__.vega10_disable_power_features_for_compute_performance) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call117)
  %tobool118.not = icmp eq i32 %call117, 0
  br i1 %tobool118.not, label %if.then116.cleanup_crit_edge, label %do.end

if.then116.cleanup_crit_edge:                     ; preds = %if.then116
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then116
  call void @__sanitizer_cov_trace_pc() #15
  %call121 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.480) #16
  br label %cleanup

if.end126:                                        ; preds = %do.body.if.end126_crit_edge, %if.end.if.end126_crit_edge
  %enabled131 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 6, i32 1
  br i1 %disable, label %if.then128, label %if.else144

if.then128:                                       ; preds = %if.end126
  call void @__sanitizer_cov_trace_pc() #15
  %40 = ptrtoint ptr %enabled131 to i32
  call void @__asan_store1_noabort(i32 %40)
  store i8 0, ptr %enabled131, align 1
  %enabled134 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 11, i32 1
  %41 = ptrtoint ptr %enabled134 to i32
  call void @__asan_store1_noabort(i32 %41)
  store i8 0, ptr %enabled134, align 1
  %enabled137 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 12, i32 1
  %42 = ptrtoint ptr %enabled137 to i32
  call void @__asan_store1_noabort(i32 %42)
  store i8 0, ptr %enabled137, align 1
  %enabled140 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 13, i32 1
  %43 = ptrtoint ptr %enabled140 to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 0, ptr %enabled140, align 1
  %enabled143 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 19, i32 1
  %44 = ptrtoint ptr %enabled143 to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 0, ptr %enabled143, align 1
  br label %cleanup

if.else144:                                       ; preds = %if.end126
  call void @__sanitizer_cov_trace_pc() #15
  %45 = ptrtoint ptr %enabled131 to i32
  call void @__asan_store1_noabort(i32 %45)
  store i8 1, ptr %enabled131, align 1
  %enabled150 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 11, i32 1
  %46 = ptrtoint ptr %enabled150 to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 1, ptr %enabled150, align 1
  %enabled153 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 12, i32 1
  %47 = ptrtoint ptr %enabled153 to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 1, ptr %enabled153, align 1
  %enabled156 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 13, i32 1
  %48 = ptrtoint ptr %enabled156 to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 1, ptr %enabled156, align 1
  %enabled159 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 19, i32 1
  %49 = ptrtoint ptr %enabled159 to i32
  call void @__asan_store1_noabort(i32 %49)
  store i8 1, ptr %enabled159, align 1
  br label %cleanup

cleanup:                                          ; preds = %if.else144, %if.then128, %do.end, %if.then116.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %do.end ], [ -22, %if.then116.cleanup_crit_edge ], [ 0, %if.else144 ], [ 0, %if.then128 ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @pp_atomfwctrl_is_voltage_controlled_by_gpio_v4(ptr noundef, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_atomfwctrl_get_voltage_table_v4(ptr noundef, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_rreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid allocsize(2)
declare dso_local noalias ptr @kmem_cache_alloc_trace(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #9

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #10

; Function Attrs: null_pointer_is_valid
declare dso_local void @vega10_initialize_power_tune_defaults(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_send_msg_to_smc(ptr noundef, i16 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_send_msg_to_smc_with_parameter(ptr noundef, i16 noundef zeroext, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_upload_dpm_bootup_level(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %sclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 28
  %2 = ptrtoint ptr %sclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %sclk_dpm_key_disabled, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.then, label %entry.if.end10_crit_edge

entry.if.end10_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end10

if.then:                                          ; preds = %entry
  %gfx_boot_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 1
  %4 = ptrtoint ptr %gfx_boot_level to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %gfx_boot_level, align 4
  %dpm_state = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %6 = ptrtoint ptr %dpm_state to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %dpm_state, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %5, i32 %7)
  %cmp.not = icmp eq i32 %5, %7
  br i1 %cmp.not, label %if.then.if.end10_crit_edge, label %if.then1

if.then.if.end10_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end10

if.then1:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 33, i32 noundef %5, ptr noundef null) #13
  %8 = ptrtoint ptr %gfx_boot_level to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %gfx_boot_level, align 4
  %10 = ptrtoint ptr %dpm_state to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %dpm_state, align 4
  br label %if.end10

if.end10:                                         ; preds = %if.then1, %if.then.if.end10_crit_edge, %entry.if.end10_crit_edge
  %mclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 15
  %11 = ptrtoint ptr %mclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %mclk_dpm_key_disabled, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %12)
  %tobool12.not = icmp eq i8 %12, 0
  br i1 %tobool12.not, label %if.then13, label %if.end10.if.end38_crit_edge

if.end10.if.end38_crit_edge:                      ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end38

if.then13:                                        ; preds = %if.end10
  %mem_boot_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 3
  %13 = ptrtoint ptr %mem_boot_level to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %mem_boot_level, align 4
  %dpm_state16 = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 1
  %15 = ptrtoint ptr %dpm_state16 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %dpm_state16, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %14, i32 %16)
  %cmp18.not = icmp eq i32 %14, %16
  br i1 %cmp18.not, label %if.then13.if.end38_crit_edge, label %if.then19

if.then13.if.end38_crit_edge:                     ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end38

if.then19:                                        ; preds = %if.then13
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %14)
  %cmp22 = icmp eq i32 %14, 3
  br i1 %cmp22, label %land.lhs.true, label %if.then19.if.else_crit_edge

if.then19.if.else_crit_edge:                      ; preds = %if.then19
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true:                                    ; preds = %if.then19
  %not_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %17 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool23.not = icmp eq i8 %18, 0
  br i1 %tobool23.not, label %land.lhs.true.if.else_crit_edge, label %if.then24

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

if.then24:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %19 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %pptable.i, align 4
  %vdd_dep_on_mclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %20, i32 0, i32 1
  %21 = ptrtoint ptr %vdd_dep_on_mclk.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %vdd_dep_on_mclk.i, align 4
  %vddInd.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %22, i32 23
  %23 = ptrtoint ptr %vddInd.i to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %vddInd.i, align 4
  %conv.i = zext i8 %24 to i32
  %add.i = add nuw nsw i32 %conv.i, 1
  %call26 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 46, i32 noundef %add.i, ptr noundef null) #13
  br label %if.end30

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %if.then19.if.else_crit_edge
  %call29 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 36, i32 noundef %14, ptr noundef null) #13
  br label %if.end30

if.end30:                                         ; preds = %if.else, %if.then24
  %25 = ptrtoint ptr %mem_boot_level to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %mem_boot_level, align 4
  %27 = ptrtoint ptr %dpm_state16 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %26, ptr %dpm_state16, align 4
  br label %if.end38

if.end38:                                         ; preds = %if.end30, %if.then13.if.end38_crit_edge, %if.end10.if.end38_crit_edge
  %not_vf39 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %28 = ptrtoint ptr %not_vf39 to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %not_vf39, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %29)
  %tobool40.not = icmp eq i8 %29, 0
  br i1 %tobool40.not, label %if.end38.cleanup_crit_edge, label %if.end42

if.end38.cleanup_crit_edge:                       ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end42:                                         ; preds = %if.end38
  %socclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 33
  %30 = ptrtoint ptr %socclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %socclk_dpm_key_disabled, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %31)
  %tobool44.not = icmp eq i8 %31, 0
  br i1 %tobool44.not, label %if.then45, label %if.end42.cleanup_crit_edge

if.end42.cleanup_crit_edge:                       ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then45:                                        ; preds = %if.end42
  %smc_state_table46 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49
  %32 = ptrtoint ptr %smc_state_table46 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %smc_state_table46, align 4
  %dpm_state48 = getelementptr inbounds %struct.vega10_single_dpm_table, ptr %1, i32 0, i32 1
  %34 = ptrtoint ptr %dpm_state48 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %dpm_state48, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %33, i32 %35)
  %cmp50.not = icmp eq i32 %33, %35
  br i1 %cmp50.not, label %if.then45.cleanup_crit_edge, label %if.then51

if.then45.cleanup_crit_edge:                      ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then51:                                        ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #15
  %call54 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 46, i32 noundef %33, ptr noundef null) #13
  %36 = ptrtoint ptr %smc_state_table46 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %smc_state_table46, align 4
  %38 = ptrtoint ptr %dpm_state48 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %37, ptr %dpm_state48, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then51, %if.then45.cleanup_crit_edge, %if.end42.cleanup_crit_edge, %if.end38.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_upload_dpm_max_level(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %sclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 28
  %2 = ptrtoint ptr %sclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %sclk_dpm_key_disabled, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.then, label %entry.if.end10_crit_edge

entry.if.end10_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end10

if.then:                                          ; preds = %entry
  %gfx_max_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 6
  %4 = ptrtoint ptr %gfx_max_level to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %gfx_max_level, align 4
  %soft_max_level = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 1, i32 1
  %6 = ptrtoint ptr %soft_max_level to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %soft_max_level, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %5, i32 %7)
  %cmp.not = icmp eq i32 %5, %7
  br i1 %cmp.not, label %if.then.if.end10_crit_edge, label %if.then1

if.then.if.end10_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end10

if.then1:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 34, i32 noundef %5, ptr noundef null) #13
  %8 = ptrtoint ptr %gfx_max_level to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %gfx_max_level, align 4
  %10 = ptrtoint ptr %soft_max_level to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %soft_max_level, align 4
  br label %if.end10

if.end10:                                         ; preds = %if.then1, %if.then.if.end10_crit_edge, %entry.if.end10_crit_edge
  %mclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 15
  %11 = ptrtoint ptr %mclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %mclk_dpm_key_disabled, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %12)
  %tobool12.not = icmp eq i8 %12, 0
  br i1 %tobool12.not, label %if.then13, label %if.end10.if.end30_crit_edge

if.end10.if.end30_crit_edge:                      ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end30

if.then13:                                        ; preds = %if.end10
  %mem_max_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 7
  %13 = ptrtoint ptr %mem_max_level to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %mem_max_level, align 4
  %soft_max_level17 = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 1, i32 1
  %15 = ptrtoint ptr %soft_max_level17 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %soft_max_level17, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %14, i32 %16)
  %cmp18.not = icmp eq i32 %14, %16
  br i1 %cmp18.not, label %if.then13.if.end30_crit_edge, label %if.then19

if.then13.if.end30_crit_edge:                     ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end30

if.then19:                                        ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #15
  %call22 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 37, i32 noundef %14, ptr noundef null) #13
  %17 = ptrtoint ptr %mem_max_level to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %mem_max_level, align 4
  %19 = ptrtoint ptr %soft_max_level17 to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %18, ptr %soft_max_level17, align 4
  br label %if.end30

if.end30:                                         ; preds = %if.then19, %if.then13.if.end30_crit_edge, %if.end10.if.end30_crit_edge
  %not_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 4
  %20 = ptrtoint ptr %not_vf to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %not_vf, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %21)
  %tobool31.not = icmp eq i8 %21, 0
  br i1 %tobool31.not, label %if.end30.cleanup_crit_edge, label %if.end33

if.end30.cleanup_crit_edge:                       ; preds = %if.end30
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end33:                                         ; preds = %if.end30
  %socclk_dpm_key_disabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 33
  %22 = ptrtoint ptr %socclk_dpm_key_disabled to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %socclk_dpm_key_disabled, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool35.not = icmp eq i8 %23, 0
  br i1 %tobool35.not, label %if.then36, label %if.end33.cleanup_crit_edge

if.end33.cleanup_crit_edge:                       ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then36:                                        ; preds = %if.end33
  %soc_max_level = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 8
  %24 = ptrtoint ptr %soc_max_level to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %soc_max_level, align 4
  %soft_max_level40 = getelementptr inbounds %struct.vega10_single_dpm_table, ptr %1, i32 0, i32 1, i32 1
  %26 = ptrtoint ptr %soft_max_level40 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %soft_max_level40, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %25, i32 %27)
  %cmp41.not = icmp eq i32 %25, %27
  br i1 %cmp41.not, label %if.then36.cleanup_crit_edge, label %if.then42

if.then36.cleanup_crit_edge:                      ; preds = %if.then36
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then42:                                        ; preds = %if.then36
  call void @__sanitizer_cov_trace_pc() #15
  %call45 = tail call i32 @smum_send_msg_to_smc_with_parameter(ptr noundef %hwmgr, i16 noundef zeroext 48, i32 noundef %25, ptr noundef null) #13
  %28 = ptrtoint ptr %soc_max_level to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %soc_max_level, align 4
  %30 = ptrtoint ptr %soft_max_level40 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %29, ptr %soft_max_level40, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then42, %if.then36.cleanup_crit_edge, %if.end33.cleanup_crit_edge, %if.end30.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_enable_didt_config(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_enable_power_containment(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_power_control_set_level(ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_trim_voltage_table_to_fit_state_table(ptr nocapture noundef %vol_table) unnamed_addr #11 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %vol_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %vol_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %1)
  %cmp = icmp ult i32 %1, 17
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %sub = add i32 %1, -16
  %arrayidx = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 0
  %arrayidx4 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %sub
  %2 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_loadN_noabort(i32 %2, i32 8)
  %3 = load i64, ptr %arrayidx4, align 4
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_storeN_noabort(i32 %4, i32 8)
  store i64 %3, ptr %arrayidx, align 4
  %arrayidx.1 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 1
  %add.1 = add i32 %1, -15
  %arrayidx4.1 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.1
  %5 = ptrtoint ptr %arrayidx4.1 to i32
  call void @__asan_loadN_noabort(i32 %5, i32 8)
  %6 = load i64, ptr %arrayidx4.1, align 4
  %7 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_storeN_noabort(i32 %7, i32 8)
  store i64 %6, ptr %arrayidx.1, align 4
  %arrayidx.2 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 2
  %add.2 = add i32 %1, -14
  %arrayidx4.2 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.2
  %8 = ptrtoint ptr %arrayidx4.2 to i32
  call void @__asan_loadN_noabort(i32 %8, i32 8)
  %9 = load i64, ptr %arrayidx4.2, align 4
  %10 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_storeN_noabort(i32 %10, i32 8)
  store i64 %9, ptr %arrayidx.2, align 4
  %arrayidx.3 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 3
  %add.3 = add i32 %1, -13
  %arrayidx4.3 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.3
  %11 = ptrtoint ptr %arrayidx4.3 to i32
  call void @__asan_loadN_noabort(i32 %11, i32 8)
  %12 = load i64, ptr %arrayidx4.3, align 4
  %13 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_storeN_noabort(i32 %13, i32 8)
  store i64 %12, ptr %arrayidx.3, align 4
  %arrayidx.4 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 4
  %add.4 = add i32 %1, -12
  %arrayidx4.4 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.4
  %14 = ptrtoint ptr %arrayidx4.4 to i32
  call void @__asan_loadN_noabort(i32 %14, i32 8)
  %15 = load i64, ptr %arrayidx4.4, align 4
  %16 = ptrtoint ptr %arrayidx.4 to i32
  call void @__asan_storeN_noabort(i32 %16, i32 8)
  store i64 %15, ptr %arrayidx.4, align 4
  %arrayidx.5 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 5
  %add.5 = add i32 %1, -11
  %arrayidx4.5 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.5
  %17 = ptrtoint ptr %arrayidx4.5 to i32
  call void @__asan_loadN_noabort(i32 %17, i32 8)
  %18 = load i64, ptr %arrayidx4.5, align 4
  %19 = ptrtoint ptr %arrayidx.5 to i32
  call void @__asan_storeN_noabort(i32 %19, i32 8)
  store i64 %18, ptr %arrayidx.5, align 4
  %arrayidx.6 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 6
  %add.6 = add i32 %1, -10
  %arrayidx4.6 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.6
  %20 = ptrtoint ptr %arrayidx4.6 to i32
  call void @__asan_loadN_noabort(i32 %20, i32 8)
  %21 = load i64, ptr %arrayidx4.6, align 4
  %22 = ptrtoint ptr %arrayidx.6 to i32
  call void @__asan_storeN_noabort(i32 %22, i32 8)
  store i64 %21, ptr %arrayidx.6, align 4
  %arrayidx.7 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 7
  %add.7 = add i32 %1, -9
  %arrayidx4.7 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.7
  %23 = ptrtoint ptr %arrayidx4.7 to i32
  call void @__asan_loadN_noabort(i32 %23, i32 8)
  %24 = load i64, ptr %arrayidx4.7, align 4
  %25 = ptrtoint ptr %arrayidx.7 to i32
  call void @__asan_storeN_noabort(i32 %25, i32 8)
  store i64 %24, ptr %arrayidx.7, align 4
  %arrayidx.8 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 8
  %add.8 = add i32 %1, -8
  %arrayidx4.8 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.8
  %26 = ptrtoint ptr %arrayidx4.8 to i32
  call void @__asan_loadN_noabort(i32 %26, i32 8)
  %27 = load i64, ptr %arrayidx4.8, align 4
  %28 = ptrtoint ptr %arrayidx.8 to i32
  call void @__asan_storeN_noabort(i32 %28, i32 8)
  store i64 %27, ptr %arrayidx.8, align 4
  %arrayidx.9 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 9
  %add.9 = add i32 %1, -7
  %arrayidx4.9 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.9
  %29 = ptrtoint ptr %arrayidx4.9 to i32
  call void @__asan_loadN_noabort(i32 %29, i32 8)
  %30 = load i64, ptr %arrayidx4.9, align 4
  %31 = ptrtoint ptr %arrayidx.9 to i32
  call void @__asan_storeN_noabort(i32 %31, i32 8)
  store i64 %30, ptr %arrayidx.9, align 4
  %arrayidx.10 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 10
  %add.10 = add i32 %1, -6
  %arrayidx4.10 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.10
  %32 = ptrtoint ptr %arrayidx4.10 to i32
  call void @__asan_loadN_noabort(i32 %32, i32 8)
  %33 = load i64, ptr %arrayidx4.10, align 4
  %34 = ptrtoint ptr %arrayidx.10 to i32
  call void @__asan_storeN_noabort(i32 %34, i32 8)
  store i64 %33, ptr %arrayidx.10, align 4
  %arrayidx.11 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 11
  %add.11 = add i32 %1, -5
  %arrayidx4.11 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.11
  %35 = ptrtoint ptr %arrayidx4.11 to i32
  call void @__asan_loadN_noabort(i32 %35, i32 8)
  %36 = load i64, ptr %arrayidx4.11, align 4
  %37 = ptrtoint ptr %arrayidx.11 to i32
  call void @__asan_storeN_noabort(i32 %37, i32 8)
  store i64 %36, ptr %arrayidx.11, align 4
  %arrayidx.12 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 12
  %add.12 = add i32 %1, -4
  %arrayidx4.12 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.12
  %38 = ptrtoint ptr %arrayidx4.12 to i32
  call void @__asan_loadN_noabort(i32 %38, i32 8)
  %39 = load i64, ptr %arrayidx4.12, align 4
  %40 = ptrtoint ptr %arrayidx.12 to i32
  call void @__asan_storeN_noabort(i32 %40, i32 8)
  store i64 %39, ptr %arrayidx.12, align 4
  %arrayidx.13 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 13
  %add.13 = add i32 %1, -3
  %arrayidx4.13 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.13
  %41 = ptrtoint ptr %arrayidx4.13 to i32
  call void @__asan_loadN_noabort(i32 %41, i32 8)
  %42 = load i64, ptr %arrayidx4.13, align 4
  %43 = ptrtoint ptr %arrayidx.13 to i32
  call void @__asan_storeN_noabort(i32 %43, i32 8)
  store i64 %42, ptr %arrayidx.13, align 4
  %arrayidx.14 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 14
  %add.14 = add i32 %1, -2
  %arrayidx4.14 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.14
  %44 = ptrtoint ptr %arrayidx4.14 to i32
  call void @__asan_loadN_noabort(i32 %44, i32 8)
  %45 = load i64, ptr %arrayidx4.14, align 4
  %46 = ptrtoint ptr %arrayidx.14 to i32
  call void @__asan_storeN_noabort(i32 %46, i32 8)
  store i64 %45, ptr %arrayidx.14, align 4
  %arrayidx.15 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 15
  %add.15 = add i32 %1, -1
  %arrayidx4.15 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %add.15
  %47 = ptrtoint ptr %arrayidx4.15 to i32
  call void @__asan_loadN_noabort(i32 %47, i32 8)
  %48 = load i64, ptr %arrayidx4.15, align 4
  %49 = ptrtoint ptr %arrayidx.15 to i32
  call void @__asan_storeN_noabort(i32 %49, i32 8)
  store i64 %48, ptr %arrayidx.15, align 4
  %50 = ptrtoint ptr %vol_table to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 16, ptr %vol_table, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_trim_voltage_table(ptr noundef %vol_table) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %vol_table, null
  br i1 %tobool.not, label %if.then, label %do.end7

if.then:                                          ; preds = %entry
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_trim_voltage_table._rs, ptr noundef nonnull @__func__.vega10_trim_voltage_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call4 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.119) #16
  br label %cleanup

do.end7:                                          ; preds = %entry
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9) to i32))
  %0 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %0, i32 noundef 3520, i32 noundef 276) #17
  %tobool9.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool9.not, label %do.end7.cleanup_crit_edge, label %if.end11

do.end7.cleanup_crit_edge:                        ; preds = %do.end7
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end11:                                         ; preds = %do.end7
  %mask_low = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 1
  %1 = ptrtoint ptr %mask_low to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %mask_low, align 4
  %mask_low12 = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %call7.i.i, i32 0, i32 1
  %3 = ptrtoint ptr %mask_low12 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %2, ptr %mask_low12, align 4
  %phase_delay = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 2
  %4 = ptrtoint ptr %phase_delay to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %phase_delay, align 4
  %phase_delay13 = getelementptr inbounds %struct.pp_atomfwctrl_voltage_table, ptr %call7.i.i, i32 0, i32 2
  %6 = ptrtoint ptr %phase_delay13 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %5, ptr %phase_delay13, align 8
  %7 = ptrtoint ptr %vol_table to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %vol_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %cmp4.not = icmp eq i32 %8, 0
  br i1 %cmp4.not, label %if.end11.for.end43_crit_edge, label %if.end11.for.body_crit_edge

if.end11.for.body_crit_edge:                      ; preds = %if.end11
  br label %for.body

if.end11.for.end43_crit_edge:                     ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end43

for.body:                                         ; preds = %for.inc41.for.body_crit_edge, %if.end11.for.body_crit_edge
  %i.05 = phi i32 [ %inc42, %for.inc41.for.body_crit_edge ], [ 0, %if.end11.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %i.05
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load2_noabort(i32 %9)
  %10 = load i16, ptr %arrayidx, align 4
  %11 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %call7.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %12)
  %cmp162.not = icmp eq i32 %12, 0
  br i1 %cmp162.not, label %for.body.if.then27.critedge_crit_edge, label %for.body.for.body17_crit_edge

for.body.for.body17_crit_edge:                    ; preds = %for.body
  br label %for.body17

for.body.if.then27.critedge_crit_edge:            ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then27.critedge

for.cond14:                                       ; preds = %for.body17
  %inc = add nuw i32 %j.03, 1
  %exitcond.not = icmp eq i32 %inc, %12
  br i1 %exitcond.not, label %for.cond14.if.then27.critedge_crit_edge, label %for.cond14.for.body17_crit_edge

for.cond14.for.body17_crit_edge:                  ; preds = %for.cond14
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body17

for.cond14.if.then27.critedge_crit_edge:          ; preds = %for.cond14
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then27.critedge

for.body17:                                       ; preds = %for.cond14.for.body17_crit_edge, %for.body.for.body17_crit_edge
  %j.03 = phi i32 [ %inc, %for.cond14.for.body17_crit_edge ], [ 0, %for.body.for.body17_crit_edge ]
  %arrayidx19 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %call7.i.i, i32 0, i32 8, i32 %j.03
  %13 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %arrayidx19, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %10, i16 %14)
  %cmp22 = icmp eq i16 %10, %14
  br i1 %cmp22, label %for.body17.for.inc41_crit_edge, label %for.cond14

for.body17.for.inc41_crit_edge:                   ; preds = %for.body17
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc41

if.then27.critedge:                               ; preds = %for.cond14.if.then27.critedge_crit_edge, %for.body.if.then27.critedge_crit_edge
  %arrayidx30 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %call7.i.i, i32 0, i32 8, i32 %12
  %15 = ptrtoint ptr %arrayidx30 to i32
  call void @__asan_store2_noabort(i32 %15)
  store i16 %10, ptr %arrayidx30, align 4
  %smio_low = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %vol_table, i32 0, i32 8, i32 %i.05, i32 1
  %16 = ptrtoint ptr %smio_low to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %smio_low, align 4
  %smio_low37 = getelementptr %struct.pp_atomfwctrl_voltage_table, ptr %call7.i.i, i32 0, i32 8, i32 %12, i32 1
  %18 = ptrtoint ptr %smio_low37 to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %17, ptr %smio_low37, align 8
  %19 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %call7.i.i, align 8
  %inc39 = add i32 %20, 1
  store i32 %inc39, ptr %call7.i.i, align 8
  br label %for.inc41

for.inc41:                                        ; preds = %if.then27.critedge, %for.body17.for.inc41_crit_edge
  %inc42 = add nuw i32 %i.05, 1
  %exitcond7.not = icmp eq i32 %inc42, %8
  br i1 %exitcond7.not, label %for.inc41.for.end43_crit_edge, label %for.inc41.for.body_crit_edge

for.inc41.for.body_crit_edge:                     ; preds = %for.inc41
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.inc41.for.end43_crit_edge:                    ; preds = %for.inc41
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end43

for.end43:                                        ; preds = %for.inc41.for.end43_crit_edge, %if.end11.for.end43_crit_edge
  %21 = call ptr @memcpy(ptr %vol_table, ptr %call7.i.i, i32 276)
  tail call void @kfree(ptr noundef nonnull %call7.i.i) #13
  br label %cleanup

cleanup:                                          ; preds = %for.end43, %do.end7.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %for.end43 ], [ -22, %do.end ], [ -22, %if.then.cleanup_crit_edge ], [ -12, %do.end7.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_odn_initial_default_setting(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  %avfs_params = alloca %struct.pp_atomfwctrl_avfs_parameters, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %odn_dpm_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15
  call void @llvm.lifetime.start.p0(i64 160, ptr nonnull %avfs_params) #13
  %4 = call ptr @memset(ptr %avfs_params, i32 0, i32 160)
  %call = call i32 @pp_atomfwctrl_get_avfs_information(ptr noundef %hwmgr, ptr noundef nonnull %avfs_params) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %5 = ptrtoint ptr %avfs_params to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %avfs_params, align 4
  %max_vddc = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 4
  %7 = ptrtoint ptr %max_vddc to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %max_vddc, align 4
  %ulMinVddc = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 1
  %8 = ptrtoint ptr %ulMinVddc to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %ulMinVddc, align 4
  %min_vddc = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 5
  %10 = ptrtoint ptr %min_vddc to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %min_vddc, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %vddc_lookup_table3 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 3
  %vddc_lookup_table4 = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 18
  %11 = ptrtoint ptr %vddc_lookup_table4 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %vddc_lookup_table4, align 4
  %13 = ptrtoint ptr %12 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %12, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %14)
  %cmp2.not = icmp eq i32 %14, 0
  br i1 %cmp2.not, label %if.end.for.end_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end.for.body_crit_edge
  %i.03 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %us_vdd = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %12, i32 0, i32 1, i32 %i.03, i32 1
  %15 = ptrtoint ptr %us_vdd to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %us_vdd, align 2
  %us_vdd7 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 3, i32 1, i32 %i.03, i32 1
  %17 = ptrtoint ptr %us_vdd7 to i32
  call void @__asan_store2_noabort(i32 %17)
  store i16 %16, ptr %us_vdd7, align 2
  %inc = add nuw i32 %i.03, 1
  %18 = ptrtoint ptr %12 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %12, align 4
  %cmp = icmp ult i32 %inc, %19
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.end.for.end_crit_edge
  %.lcssa = phi i32 [ 0, %if.end.for.end_crit_edge ], [ %19, %for.body.for.end_crit_edge ]
  %20 = ptrtoint ptr %vddc_lookup_table3 to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %.lcssa, ptr %vddc_lookup_table3, align 4
  %21 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %3, align 4
  %vdd_dep_on_mclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 1
  %23 = ptrtoint ptr %vdd_dep_on_mclk to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %vdd_dep_on_mclk, align 4
  %vdd_dep_on_socclk = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 2
  %25 = ptrtoint ptr %vdd_dep_on_socclk to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %vdd_dep_on_socclk, align 4
  %vdd_dep_on_mclk15 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 1
  %vdd_dep_on_socclk17 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 2
  %call24 = call i32 @smu_get_voltage_dependency_table_ppt_v1(ptr noundef %22, ptr noundef %odn_dpm_table) #13
  %call24.1 = call i32 @smu_get_voltage_dependency_table_ppt_v1(ptr noundef %24, ptr noundef %vdd_dep_on_mclk15) #13
  %call24.2 = call i32 @smu_get_voltage_dependency_table_ppt_v1(ptr noundef %26, ptr noundef %vdd_dep_on_socclk17) #13
  %max_vddc28 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 4
  %27 = ptrtoint ptr %max_vddc28 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %max_vddc28, align 4
  %29 = add i32 %28, -2001
  call void @__sanitizer_cov_trace_const_cmp4(i32 -2000, i32 %29)
  %30 = icmp ult i32 %29, -2000
  br i1 %30, label %if.then32, label %for.end.if.end39_crit_edge

for.end.if.end39_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end39

if.then32:                                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  %31 = ptrtoint ptr %22 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %22, align 4
  %sub = add i32 %32, -1
  %vddc = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %22, i32 0, i32 1, i32 %sub, i32 5
  %33 = ptrtoint ptr %vddc to i32
  call void @__asan_load2_noabort(i32 %33)
  %34 = load i16, ptr %vddc, align 2
  %conv = zext i16 %34 to i32
  %35 = ptrtoint ptr %max_vddc28 to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %conv, ptr %max_vddc28, align 4
  br label %if.end39

if.end39:                                         ; preds = %if.then32, %for.end.if.end39_crit_edge
  %min_vddc40 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 5
  %36 = ptrtoint ptr %min_vddc40 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %min_vddc40, align 4
  %38 = add i32 %37, -2001
  call void @__sanitizer_cov_trace_const_cmp4(i32 -2000, i32 %38)
  %39 = icmp ult i32 %38, -2000
  br i1 %39, label %if.then47, label %if.end39.if.end54_crit_edge

if.end39.if.end54_crit_edge:                      ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end54

if.then47:                                        ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #15
  %entries49 = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %22, i32 0, i32 1
  %vddc51 = getelementptr inbounds %struct.phm_ppt_v1_clock_voltage_dependency_record, ptr %entries49, i32 0, i32 5
  %40 = ptrtoint ptr %vddc51 to i32
  call void @__asan_load2_noabort(i32 %40)
  %41 = load i16, ptr %vddc51, align 2
  %conv52 = zext i16 %41 to i32
  %42 = ptrtoint ptr %min_vddc40 to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %conv52, ptr %min_vddc40, align 4
  br label %if.end54

if.end54:                                         ; preds = %if.then47, %if.end39.if.end54_crit_edge
  %43 = ptrtoint ptr %vdd_dep_on_socclk17 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %vdd_dep_on_socclk17, align 4
  %sub57 = add i32 %44, -1
  %memoryClock = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %45 = ptrtoint ptr %memoryClock to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %memoryClock, align 4
  %arrayidx60 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %vdd_dep_on_socclk17, i32 0, i32 1, i32 %sub57
  %47 = ptrtoint ptr %arrayidx60 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %arrayidx60, align 4
  %49 = call i32 @llvm.umax.i32(i32 %46, i32 %48)
  %50 = ptrtoint ptr %arrayidx60 to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %49, ptr %arrayidx60, align 4
  %51 = ptrtoint ptr %max_vddc28 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %max_vddc28, align 4
  %vddc78 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %vdd_dep_on_socclk17, i32 0, i32 1, i32 %sub57, i32 5
  %53 = ptrtoint ptr %vddc78 to i32
  call void @__asan_load2_noabort(i32 %53)
  %54 = load i16, ptr %vddc78, align 2
  %conv79 = zext i16 %54 to i32
  %55 = call i32 @llvm.umax.i32(i32 %52, i32 %conv79)
  %conv92 = trunc i32 %55 to i16
  %56 = ptrtoint ptr %vddc78 to i32
  call void @__asan_store2_noabort(i32 %56)
  store i16 %conv92, ptr %vddc78, align 2
  call void @llvm.lifetime.end.p0(i64 160, ptr nonnull %avfs_params) #13
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_all_graphic_levels(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %gfx_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 1
  %4 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %gfx_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %cmp111.not = icmp eq i32 %5, 0
  br i1 %cmp111.not, label %entry.while.body.lr.ph_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.while.body.lr.ph_crit_edge:                 ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %i.0112 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %value = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %i.0112, i32 1
  %6 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %value, align 4
  %arrayidx3 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 40, i32 %i.0112
  %arrayidx4 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 138, i32 %i.0112
  %call = tail call fastcc i32 @vega10_populate_single_gfx_level(ptr noundef %hwmgr, i32 noundef %7, ptr noundef %arrayidx3, ptr noundef %arrayidx4)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %for.inc, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.0112, 1
  %8 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %gfx_table, align 4
  %cmp = icmp ult i32 %inc, %9
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.end:                                          ; preds = %for.inc
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %i.0112)
  %cmp5113 = icmp ult i32 %i.0112, 7
  br i1 %cmp5113, label %for.end.while.body.lr.ph_crit_edge, label %for.end.while.end_crit_edge

for.end.while.end_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.end

for.end.while.body.lr.ph_crit_edge:               ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph

while.body.lr.ph:                                 ; preds = %for.end.while.body.lr.ph_crit_edge, %entry.while.body.lr.ph_crit_edge
  %i.0.lcssa131 = phi i32 [ %inc, %for.end.while.body.lr.ph_crit_edge ], [ 0, %entry.while.body.lr.ph_crit_edge ]
  %sub = add nsw i32 %i.0.lcssa131, -1
  %value8 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %sub, i32 1
  br label %while.body

while.cond:                                       ; preds = %while.body
  %inc17 = add i32 %i.1114, 1
  %exitcond.not = icmp eq i32 %inc17, 8
  br i1 %exitcond.not, label %while.cond.while.end_crit_edge, label %while.cond.while.body_crit_edge

while.cond.while.body_crit_edge:                  ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body

while.cond.while.end_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.end

while.body:                                       ; preds = %while.cond.while.body_crit_edge, %while.body.lr.ph
  %i.1114 = phi i32 [ %i.0.lcssa131, %while.body.lr.ph ], [ %inc17, %while.cond.while.body_crit_edge ]
  %10 = ptrtoint ptr %value8 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %value8, align 4
  %arrayidx10 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 40, i32 %i.1114
  %arrayidx12 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 138, i32 %i.1114
  %call13 = tail call fastcc i32 @vega10_populate_single_gfx_level(ptr noundef %hwmgr, i32 noundef %11, ptr noundef %arrayidx10, ptr noundef %arrayidx12)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13)
  %tobool14.not = icmp eq i32 %call13, 0
  br i1 %tobool14.not, label %while.cond, label %while.body.cleanup_crit_edge

while.body.cleanup_crit_edge:                     ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

while.end:                                        ; preds = %while.cond.while.end_crit_edge, %for.end.while.end_crit_edge
  %us_gfxclk_slew_rate = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 27
  %12 = ptrtoint ptr %us_gfxclk_slew_rate to i32
  call void @__asan_load2_noabort(i32 %12)
  %13 = load i16, ptr %us_gfxclk_slew_rate, align 4
  %14 = tail call i16 @llvm.bswap.i16(i16 %13)
  %GfxclkSlewRate = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 60
  %15 = ptrtoint ptr %GfxclkSlewRate to i32
  call void @__asan_store2_noabort(i32 %15)
  store i16 %14, ptr %GfxclkSlewRate, align 4
  %16 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %cmp21115.not = icmp eq i32 %17, 0
  br i1 %cmp21115.not, label %for.end34.thread, label %while.end.for.body22_crit_edge

while.end.for.body22_crit_edge:                   ; preds = %while.end
  br label %for.body22

for.end34.thread:                                 ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #15
  %value41134 = getelementptr %struct.vega10_single_dpm_table, ptr %1, i32 0, i32 2, i32 -1, i32 1
  br label %while.body38.preheader

for.body22:                                       ; preds = %for.inc32.for.body22_crit_edge, %while.end.for.body22_crit_edge
  %i.2116 = phi i32 [ %inc33, %for.inc32.for.body22_crit_edge ], [ 0, %while.end.for.body22_crit_edge ]
  %value25 = getelementptr %struct.vega10_single_dpm_table, ptr %1, i32 0, i32 2, i32 %i.2116, i32 1
  %18 = ptrtoint ptr %value25 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %value25, align 4
  %arrayidx26 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 41, i32 %i.2116
  %arrayidx27 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 42, i32 %i.2116
  %call28 = tail call fastcc i32 @vega10_populate_single_soc_level(ptr noundef %hwmgr, i32 noundef %19, ptr noundef %arrayidx26, ptr noundef %arrayidx27)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %for.inc32, label %for.body22.cleanup_crit_edge

for.body22.cleanup_crit_edge:                     ; preds = %for.body22
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.inc32:                                        ; preds = %for.body22
  %inc33 = add nuw i32 %i.2116, 1
  %20 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %1, align 4
  %cmp21 = icmp ult i32 %inc33, %21
  br i1 %cmp21, label %for.inc32.for.body22_crit_edge, label %for.end34

for.inc32.for.body22_crit_edge:                   ; preds = %for.inc32
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body22

for.end34:                                        ; preds = %for.inc32
  %value41 = getelementptr %struct.vega10_single_dpm_table, ptr %1, i32 0, i32 2, i32 %i.2116, i32 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %i.2116)
  %cmp37118 = icmp ult i32 %i.2116, 7
  br i1 %cmp37118, label %for.end34.while.body38.preheader_crit_edge, label %for.end34.cleanup_crit_edge

for.end34.cleanup_crit_edge:                      ; preds = %for.end34
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.end34.while.body38.preheader_crit_edge:       ; preds = %for.end34
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body38.preheader

while.body38.preheader:                           ; preds = %for.end34.while.body38.preheader_crit_edge, %for.end34.thread
  %value41137 = phi ptr [ %value41134, %for.end34.thread ], [ %value41, %for.end34.while.body38.preheader_crit_edge ]
  %i.2.lcssa136 = phi i32 [ 0, %for.end34.thread ], [ %inc33, %for.end34.while.body38.preheader_crit_edge ]
  br label %while.body38

while.cond36:                                     ; preds = %while.body38
  %inc50 = add i32 %i.3119, 1
  %exitcond128.not = icmp eq i32 %inc50, 8
  br i1 %exitcond128.not, label %while.cond36.cleanup_crit_edge, label %while.cond36.while.body38_crit_edge

while.cond36.while.body38_crit_edge:              ; preds = %while.cond36
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body38

while.cond36.cleanup_crit_edge:                   ; preds = %while.cond36
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

while.body38:                                     ; preds = %while.cond36.while.body38_crit_edge, %while.body38.preheader
  %i.3119 = phi i32 [ %inc50, %while.cond36.while.body38_crit_edge ], [ %i.2.lcssa136, %while.body38.preheader ]
  %22 = ptrtoint ptr %value41137 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %value41137, align 4
  %arrayidx43 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 41, i32 %i.3119
  %arrayidx45 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 42, i32 %i.3119
  %call46 = tail call fastcc i32 @vega10_populate_single_soc_level(ptr noundef %hwmgr, i32 noundef %23, ptr noundef %arrayidx43, ptr noundef %arrayidx45)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call46)
  %tobool47.not = icmp eq i32 %call46, 0
  br i1 %tobool47.not, label %while.cond36, label %while.body38.cleanup_crit_edge

while.body38.cleanup_crit_edge:                   ; preds = %while.body38
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

cleanup:                                          ; preds = %while.body38.cleanup_crit_edge, %while.cond36.cleanup_crit_edge, %for.end34.cleanup_crit_edge, %for.body22.cleanup_crit_edge, %while.body.cleanup_crit_edge, %for.body.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %for.end34.cleanup_crit_edge ], [ %call46, %while.body38.cleanup_crit_edge ], [ 0, %while.cond36.cleanup_crit_edge ], [ %call28, %for.body22.cleanup_crit_edge ], [ %call13, %while.body.cleanup_crit_edge ], [ %call, %for.body.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_all_memory_levels(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %mem_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mem_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp63.not = icmp eq i32 %3, 0
  br i1 %cmp63.not, label %entry.while.body.lr.ph_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.while.body.lr.ph_crit_edge:                 ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %i.064 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %value = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %i.064, i32 1
  %4 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value, align 4
  %arrayidx3 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 67, i32 %i.064
  %arrayidx4 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 68, i32 %i.064
  %arrayidx5 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 69, i32 %i.064
  %call = tail call fastcc i32 @vega10_populate_single_memory_level(ptr noundef %hwmgr, i32 noundef %5, ptr noundef %arrayidx3, ptr noundef %arrayidx4, ptr noundef %arrayidx5)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %for.inc, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.064, 1
  %6 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mem_table, align 4
  %cmp = icmp ult i32 %inc, %7
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.end:                                          ; preds = %for.inc
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %i.064)
  %cmp665 = icmp ult i32 %i.064, 3
  br i1 %cmp665, label %for.end.while.body.lr.ph_crit_edge, label %for.end.while.end_crit_edge

for.end.while.end_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.end

for.end.while.body.lr.ph_crit_edge:               ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph

while.body.lr.ph:                                 ; preds = %for.end.while.body.lr.ph_crit_edge, %entry.while.body.lr.ph_crit_edge
  %i.0.lcssa72 = phi i32 [ %inc, %for.end.while.body.lr.ph_crit_edge ], [ 0, %entry.while.body.lr.ph_crit_edge ]
  %sub = add nsw i32 %i.0.lcssa72, -1
  %value9 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub, i32 1
  br label %while.body

while.cond:                                       ; preds = %while.body
  %inc20 = add i32 %i.166, 1
  %exitcond.not = icmp eq i32 %inc20, 4
  br i1 %exitcond.not, label %while.cond.while.end_crit_edge, label %while.cond.while.body_crit_edge

while.cond.while.body_crit_edge:                  ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body

while.cond.while.end_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.end

while.body:                                       ; preds = %while.cond.while.body_crit_edge, %while.body.lr.ph
  %i.166 = phi i32 [ %i.0.lcssa72, %while.body.lr.ph ], [ %inc20, %while.cond.while.body_crit_edge ]
  %8 = ptrtoint ptr %value9 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %value9, align 4
  %arrayidx11 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 67, i32 %i.166
  %arrayidx13 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 68, i32 %i.166
  %arrayidx15 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 69, i32 %i.166
  %call16 = tail call fastcc i32 @vega10_populate_single_memory_level(ptr noundef %hwmgr, i32 noundef %9, ptr noundef %arrayidx11, ptr noundef %arrayidx13, ptr noundef %arrayidx15)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %tobool17.not = icmp eq i32 %call16, 0
  br i1 %tobool17.not, label %while.cond, label %while.body.cleanup_crit_edge

while.body.cleanup_crit_edge:                     ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

while.end:                                        ; preds = %while.cond.while.end_crit_edge, %for.end.while.end_crit_edge
  %mem_channels = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 52
  %10 = ptrtoint ptr %mem_channels to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %mem_channels, align 4
  %conv = trunc i32 %11 to i16
  %NumMemoryChannels = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 72
  %12 = ptrtoint ptr %NumMemoryChannels to i32
  call void @__asan_store2_noabort(i32 %12)
  store i16 %conv, ptr %NumMemoryChannels, align 4
  %arrayidx22 = getelementptr [9 x i32], ptr @channel_number, i32 0, i32 %11
  %13 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %arrayidx22, align 4
  %.tr = trunc i32 %14 to i16
  %conv23 = shl i16 %.tr, 7
  %MemoryChannelWidth = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 73
  %15 = ptrtoint ptr %MemoryChannelWidth to i32
  call void @__asan_store2_noabort(i32 %15)
  store i16 %conv23, ptr %MemoryChannelWidth, align 2
  %lowest_uclk_reserved_for_ulv = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 25
  %16 = ptrtoint ptr %lowest_uclk_reserved_for_ulv to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %lowest_uclk_reserved_for_ulv, align 4
  %conv24 = trunc i32 %17 to i8
  %LowestUclkReservedForUlv = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 70
  %18 = ptrtoint ptr %LowestUclkReservedForUlv to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 %conv24, ptr %LowestUclkReservedForUlv, align 4
  br label %cleanup

cleanup:                                          ; preds = %while.end, %while.body.cleanup_crit_edge, %for.body.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %while.end ], [ %call16, %while.body.cleanup_crit_edge ], [ %call, %for.body.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_populate_vddc_soc_levels(ptr nocapture noundef readonly %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %od_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %2 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %od_enabled, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vddc_lookup_table2 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 3
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %4 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %pptable, align 4
  %vddc_lookup_table3 = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %5, i32 0, i32 18
  %6 = ptrtoint ptr %vddc_lookup_table3 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %vddc_lookup_table3, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %vddc_lookup_table.0 = phi ptr [ %vddc_lookup_table2, %if.then ], [ %7, %if.else ]
  %8 = ptrtoint ptr %vddc_lookup_table.0 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %vddc_lookup_table.0, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp21.not = icmp eq i32 %9, 0
  br i1 %cmp21.not, label %if.end.while.body.preheader_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

if.end.while.body.preheader_crit_edge:            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.preheader

while.cond.preheader:                             ; preds = %for.body
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %9)
  %cmp524 = icmp ult i32 %9, 8
  br i1 %cmp524, label %while.cond.preheader.while.body.preheader_crit_edge, label %while.cond.preheader.while.end_crit_edge

while.cond.preheader.while.end_crit_edge:         ; preds = %while.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.end

while.cond.preheader.while.body.preheader_crit_edge: ; preds = %while.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.preheader

while.body.preheader:                             ; preds = %while.cond.preheader.while.body.preheader_crit_edge, %if.end.while.body.preheader_crit_edge
  %i.0.lcssa30 = phi i32 [ %9, %while.cond.preheader.while.body.preheader_crit_edge ], [ 0, %if.end.while.body.preheader_crit_edge ]
  %soc_vid.0.lcssa29 = phi i8 [ %call, %while.cond.preheader.while.body.preheader_crit_edge ], [ 0, %if.end.while.body.preheader_crit_edge ]
  %10 = add nuw nsw i32 %i.0.lcssa30, 4788
  %uglygep = getelementptr i8, ptr %1, i32 %10
  %11 = sub nuw nsw i32 8, %i.0.lcssa30
  %12 = zext i8 %soc_vid.0.lcssa29 to i32
  %13 = call ptr @memset(ptr %uglygep, i32 %12, i32 %11)
  br label %while.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end.for.body_crit_edge
  %i.022 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %us_vdd = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %vddc_lookup_table.0, i32 0, i32 1, i32 %i.022, i32 1
  %14 = ptrtoint ptr %us_vdd to i32
  call void @__asan_load2_noabort(i32 %14)
  %15 = load i16, ptr %us_vdd, align 2
  %call = tail call zeroext i8 @convert_to_vid(i16 noundef zeroext %15) #13
  %arrayidx4 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 32, i32 %i.022
  %16 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 %call, ptr %arrayidx4, align 1
  %inc = add nuw i32 %i.022, 1
  %exitcond.not = icmp eq i32 %inc, %9
  br i1 %exitcond.not, label %while.cond.preheader, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

while.end:                                        ; preds = %while.body.preheader, %while.cond.preheader.while.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_all_display_clock_levels(ptr nocapture noundef readonly %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  br label %do.body

do.body:                                          ; preds = %for.inc.do.body_crit_edge, %entry
  %i.013 = phi i32 [ 0, %entry ], [ %inc, %for.inc.do.body_crit_edge ]
  %0 = ptrtoint ptr %backend.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend.i, align 4
  %2 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable.i, align 4
  %4 = zext i32 %i.013 to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.501)
  switch i32 %i.013, label %do.body.if.then_crit_edge [
    i32 0, label %sw.bb.i
    i32 1, label %sw.bb2.i
    i32 2, label %sw.bb3.i
    i32 3, label %sw.bb4.i
  ]

do.body.if.then_crit_edge:                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then

sw.bb.i:                                          ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_dcefclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 3
  br label %do.body.i

sw.bb2.i:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_dispclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 5
  br label %do.body.i

sw.bb3.i:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_pixclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 4
  br label %do.body.i

sw.bb4.i:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_phyclk.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 6
  br label %do.body.i

do.body.i:                                        ; preds = %sw.bb4.i, %sw.bb3.i, %sw.bb2.i, %sw.bb.i
  %dep_table.0.in.i = phi ptr [ %vdd_dep_on_phyclk.i, %sw.bb4.i ], [ %vdd_dep_on_pixclk.i, %sw.bb3.i ], [ %vdd_dep_on_dispclk.i, %sw.bb2.i ], [ %vdd_dep_on_dcefclk.i, %sw.bb.i ]
  %5 = ptrtoint ptr %dep_table.0.in.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %dep_table.0.i = load ptr, ptr %dep_table.0.in.i, align 4
  %6 = ptrtoint ptr %dep_table.0.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %dep_table.0.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %7)
  %cmp.i = icmp ult i32 %7, 9
  br i1 %cmp.i, label %for.cond.preheader.i, label %if.then.i

for.cond.preheader.i:                             ; preds = %do.body.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp1270.not.i = icmp eq i32 %7, 0
  br i1 %cmp1270.not.i, label %for.cond.preheader.i.while.body.lr.ph.i_crit_edge, label %for.body.lr.ph.i

for.cond.preheader.i.while.body.lr.ph.i_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph.i

for.body.lr.ph.i:                                 ; preds = %for.cond.preheader.i
  %vddc_lookup_table.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 18
  br label %for.body.i

if.then.i:                                        ; preds = %do.body.i
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_display_type._rs, ptr noundef nonnull @__func__.vega10_populate_single_display_type) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.if.then_crit_edge, label %do.end.i

if.then.i.if.then_crit_edge:                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call7.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.232) #16
  br label %if.then

while.cond.preheader.i:                           ; preds = %for.body.i
  %conv.i.le = trunc i32 %div.i to i16
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %i.071.i)
  %cmp2574.i = icmp ult i32 %i.071.i, 7
  br i1 %cmp2574.i, label %while.cond.preheader.i.while.body.lr.ph.i_crit_edge, label %while.cond.preheader.i.for.inc_crit_edge

while.cond.preheader.i.for.inc_crit_edge:         ; preds = %while.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

while.cond.preheader.i.while.body.lr.ph.i_crit_edge: ; preds = %while.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph.i

while.body.lr.ph.i:                               ; preds = %while.cond.preheader.i.while.body.lr.ph.i_crit_edge, %for.cond.preheader.i.while.body.lr.ph.i_crit_edge
  %vid.0.lcssa82.i = phi i8 [ %call18.i, %while.cond.preheader.i.while.body.lr.ph.i_crit_edge ], [ 0, %for.cond.preheader.i.while.body.lr.ph.i_crit_edge ]
  %clk.0.lcssa81.i = phi i16 [ %conv.i.le, %while.cond.preheader.i.while.body.lr.ph.i_crit_edge ], [ 0, %for.cond.preheader.i.while.body.lr.ph.i_crit_edge ]
  %i.0.lcssa80.i = phi i32 [ %inc.i, %while.cond.preheader.i.while.body.lr.ph.i_crit_edge ], [ 0, %for.cond.preheader.i.while.body.lr.ph.i_crit_edge ]
  %8 = tail call i16 @llvm.bswap.i16(i16 %clk.0.lcssa81.i) #13
  %conv31.i = zext i8 %vid.0.lcssa82.i to i16
  %9 = shl nuw i16 %conv31.i, 8
  br label %while.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.071.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.body.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_table.0.i, i32 0, i32 1, i32 %i.071.i
  %10 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx.i, align 4
  %div.i = udiv i32 %11, 100
  %conv.i = trunc i32 %div.i to i16
  %12 = ptrtoint ptr %vddc_lookup_table.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %vddc_lookup_table.i, align 4
  %vddInd.i = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_table.0.i, i32 0, i32 1, i32 %i.071.i, i32 1
  %14 = ptrtoint ptr %vddInd.i to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %vddInd.i, align 4
  %idxprom.i = zext i8 %15 to i32
  %us_vdd.i = getelementptr %struct.phm_ppt_v1_voltage_lookup_table, ptr %13, i32 0, i32 1, i32 %idxprom.i, i32 1
  %16 = ptrtoint ptr %us_vdd.i to i32
  call void @__asan_load2_noabort(i32 %16)
  %17 = load i16, ptr %us_vdd.i, align 2
  %call18.i = tail call zeroext i8 @convert_to_vid(i16 noundef zeroext %17) #13
  %18 = tail call i16 @llvm.bswap.i16(i16 %conv.i) #13
  %arrayidx20.i = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 50, i32 %i.013, i32 %i.071.i
  %19 = ptrtoint ptr %arrayidx20.i to i32
  call void @__asan_store2_noabort(i32 %19)
  store i16 %18, ptr %arrayidx20.i, align 4
  %conv21.i = zext i8 %call18.i to i16
  %20 = shl nuw i16 %conv21.i, 8
  %Vid.i = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 50, i32 %i.013, i32 %i.071.i, i32 1
  %21 = ptrtoint ptr %Vid.i to i32
  call void @__asan_store2_noabort(i32 %21)
  store i16 %20, ptr %Vid.i, align 2
  %inc.i = add nuw i32 %i.071.i, 1
  %22 = ptrtoint ptr %dep_table.0.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %dep_table.0.i, align 4
  %cmp12.i = icmp ult i32 %inc.i, %23
  br i1 %cmp12.i, label %for.body.i.for.body.i_crit_edge, label %while.cond.preheader.i

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i

while.body.i:                                     ; preds = %while.body.i.while.body.i_crit_edge, %while.body.lr.ph.i
  %i.175.i = phi i32 [ %i.0.lcssa80.i, %while.body.lr.ph.i ], [ %inc36.i, %while.body.i.while.body.i_crit_edge ]
  %arrayidx29.i = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 50, i32 %i.013, i32 %i.175.i
  %24 = ptrtoint ptr %arrayidx29.i to i32
  call void @__asan_store2_noabort(i32 %24)
  store i16 %8, ptr %arrayidx29.i, align 4
  %Vid35.i = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 50, i32 %i.013, i32 %i.175.i, i32 1
  %25 = ptrtoint ptr %Vid35.i to i32
  call void @__asan_store2_noabort(i32 %25)
  store i16 %9, ptr %Vid35.i, align 2
  %inc36.i = add i32 %i.175.i, 1
  %exitcond.not.i = icmp eq i32 %inc36.i, 8
  br i1 %exitcond.not.i, label %while.body.i.for.inc_crit_edge, label %while.body.i.while.body.i_crit_edge

while.body.i.while.body.i_crit_edge:              ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.i

while.body.i.for.inc_crit_edge:                   ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

if.then:                                          ; preds = %do.end.i, %if.then.i.if.then_crit_edge, %do.body.if.then_crit_edge
  %call1 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_all_display_clock_levels._rs, ptr noundef nonnull @__func__.vega10_populate_all_display_clock_levels) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call5 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.231) #16
  br label %cleanup

for.inc:                                          ; preds = %while.body.i.for.inc_crit_edge, %while.cond.preheader.i.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.013, 1
  %exitcond.not = icmp eq i32 %inc, 4
  br i1 %exitcond.not, label %for.inc.cleanup_crit_edge, label %for.inc.do.body_crit_edge

for.inc.do.body_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

cleanup:                                          ; preds = %for.inc.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ -1, %do.end ], [ -1, %if.then.cleanup_crit_edge ], [ 0, %for.inc.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_smc_vce_levels(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  %dividers.i44 = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  %dividers.i = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %eclk_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %eclk_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %eclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp75.not = icmp eq i32 %3, 0
  br i1 %cmp75.not, label %entry.while.body.lr.ph_crit_edge, label %for.body.lr.ph

entry.while.body.lr.ph_crit_edge:                 ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph

for.body.lr.ph:                                   ; preds = %entry
  %pptable.i = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %4 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers.i, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.076 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %value = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 3, i32 2, i32 %i.076, i32 1
  %5 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %value, align 4
  %arrayidx4 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 47, i32 %i.076
  %7 = ptrtoint ptr %pptable.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %pptable.i, align 4
  %mm_dep_table.i = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %8, i32 0, i32 7
  %9 = ptrtoint ptr %mm_dep_table.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %mm_dep_table.i, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers.i) #13
  %11 = call ptr @memset(ptr %dividers.i, i32 255, i32 28)
  %call.i = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %6, ptr noundef nonnull %dividers.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %do.end8.i, label %if.then.i

if.then.i:                                        ; preds = %for.body
  %call1.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_eclock_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_eclock_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool2.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool2.not.i, label %if.then.i.vega10_populate_single_eclock_level.exit_crit_edge, label %do.end.i

if.then.i.vega10_populate_single_eclock_level.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_populate_single_eclock_level.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.233) #16
  br label %vega10_populate_single_eclock_level.exit

do.end8.i:                                        ; preds = %for.body
  %arrayidx3 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 46, i32 %i.076
  %12 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %4, align 4
  %conv.i = trunc i32 %13 to i8
  %14 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 %conv.i, ptr %arrayidx3, align 1
  %15 = ptrtoint ptr %10 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %10, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %cmp26.not.i = icmp eq i32 %16, 0
  br i1 %cmp26.not.i, label %do.end8.i.for.inc_crit_edge, label %do.end8.i.for.body.i_crit_edge

do.end8.i.for.body.i_crit_edge:                   ; preds = %do.end8.i
  br label %for.body.i

do.end8.i.for.inc_crit_edge:                      ; preds = %do.end8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %do.end8.i.for.body.i_crit_edge
  %i.027.i = phi i32 [ %inc.i, %for.inc.i.for.body.i_crit_edge ], [ 0, %do.end8.i.for.body.i_crit_edge ]
  %eclk.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %10, i32 0, i32 1, i32 %i.027.i, i32 2
  %17 = ptrtoint ptr %eclk.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %eclk.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %18, i32 %6)
  %cmp10.i = icmp eq i32 %18, %6
  br i1 %cmp10.i, label %if.then12.i, label %for.body.i.for.inc.i_crit_edge

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then12.i:                                      ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #15
  %vddcInd.i = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %10, i32 0, i32 1, i32 %i.027.i, i32 5
  %19 = ptrtoint ptr %vddcInd.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %vddcInd.i, align 4
  %21 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 %20, ptr %arrayidx4, align 1
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.then12.i, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw i32 %i.027.i, 1
  %22 = ptrtoint ptr %10 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %10, align 4
  %cmp.i = icmp ult i32 %inc.i, %23
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.for.inc_crit_edge

for.inc.i.for.inc_crit_edge:                      ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i

vega10_populate_single_eclock_level.exit:         ; preds = %do.end.i, %if.then.i.vega10_populate_single_eclock_level.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i) #13
  br label %cleanup

for.inc:                                          ; preds = %for.inc.i.for.inc_crit_edge, %do.end8.i.for.inc_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i) #13
  %inc = add nuw i32 %i.076, 1
  %24 = ptrtoint ptr %eclk_table to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %eclk_table, align 4
  %cmp = icmp ult i32 %inc, %25
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.end:                                          ; preds = %for.inc
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %i.076)
  %cmp578 = icmp ult i32 %i.076, 7
  br i1 %cmp578, label %for.end.while.body.lr.ph_crit_edge, label %for.end.cleanup_crit_edge

for.end.cleanup_crit_edge:                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.end.while.body.lr.ph_crit_edge:               ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph

while.body.lr.ph:                                 ; preds = %for.end.while.body.lr.ph_crit_edge, %entry.while.body.lr.ph_crit_edge
  %i.0.lcssa84 = phi i32 [ %inc, %for.end.while.body.lr.ph_crit_edge ], [ 0, %entry.while.body.lr.ph_crit_edge ]
  %sub = add nsw i32 %i.0.lcssa84, -1
  %value8 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 3, i32 2, i32 %sub, i32 1
  %pptable.i45 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %26 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers.i44, i32 0, i32 1
  br label %while.body

while.body:                                       ; preds = %if.end16.while.body_crit_edge, %while.body.lr.ph
  %i.179 = phi i32 [ %i.0.lcssa84, %while.body.lr.ph ], [ %inc17, %if.end16.while.body_crit_edge ]
  %27 = ptrtoint ptr %value8 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %value8, align 4
  %arrayidx12 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 47, i32 %i.179
  %29 = ptrtoint ptr %pptable.i45 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %pptable.i45, align 4
  %mm_dep_table.i46 = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %30, i32 0, i32 7
  %31 = ptrtoint ptr %mm_dep_table.i46 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %mm_dep_table.i46, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers.i44) #13
  %33 = call ptr @memset(ptr %dividers.i44, i32 255, i32 28)
  %call.i47 = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %28, ptr noundef nonnull %dividers.i44) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i47)
  %tobool.not.i48 = icmp eq i32 %call.i47, 0
  br i1 %tobool.not.i48, label %do.end8.i56, label %if.then.i51

if.then.i51:                                      ; preds = %while.body
  %call1.i49 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_eclock_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_eclock_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i49)
  %tobool2.not.i50 = icmp eq i32 %call1.i49, 0
  br i1 %tobool2.not.i50, label %if.then.i51.vega10_populate_single_eclock_level.exit67_crit_edge, label %do.end.i53

if.then.i51.vega10_populate_single_eclock_level.exit67_crit_edge: ; preds = %if.then.i51
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_populate_single_eclock_level.exit67

do.end.i53:                                       ; preds = %if.then.i51
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i52 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.233) #16
  br label %vega10_populate_single_eclock_level.exit67

do.end8.i56:                                      ; preds = %while.body
  %arrayidx10 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 46, i32 %i.179
  %34 = ptrtoint ptr %26 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %26, align 4
  %conv.i54 = trunc i32 %35 to i8
  %36 = ptrtoint ptr %arrayidx10 to i32
  call void @__asan_store1_noabort(i32 %36)
  store i8 %conv.i54, ptr %arrayidx10, align 1
  %37 = ptrtoint ptr %32 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %32, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %38)
  %cmp26.not.i55 = icmp eq i32 %38, 0
  br i1 %cmp26.not.i55, label %do.end8.i56.if.end16_crit_edge, label %do.end8.i56.for.body.i60_crit_edge

do.end8.i56.for.body.i60_crit_edge:               ; preds = %do.end8.i56
  br label %for.body.i60

do.end8.i56.if.end16_crit_edge:                   ; preds = %do.end8.i56
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end16

for.body.i60:                                     ; preds = %for.inc.i65.for.body.i60_crit_edge, %do.end8.i56.for.body.i60_crit_edge
  %i.027.i57 = phi i32 [ %inc.i63, %for.inc.i65.for.body.i60_crit_edge ], [ 0, %do.end8.i56.for.body.i60_crit_edge ]
  %eclk.i58 = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %32, i32 0, i32 1, i32 %i.027.i57, i32 2
  %39 = ptrtoint ptr %eclk.i58 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %eclk.i58, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %40, i32 %28)
  %cmp10.i59 = icmp eq i32 %40, %28
  br i1 %cmp10.i59, label %if.then12.i62, label %for.body.i60.for.inc.i65_crit_edge

for.body.i60.for.inc.i65_crit_edge:               ; preds = %for.body.i60
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i65

if.then12.i62:                                    ; preds = %for.body.i60
  call void @__sanitizer_cov_trace_pc() #15
  %vddcInd.i61 = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %32, i32 0, i32 1, i32 %i.027.i57, i32 5
  %41 = ptrtoint ptr %vddcInd.i61 to i32
  call void @__asan_load1_noabort(i32 %41)
  %42 = load i8, ptr %vddcInd.i61, align 4
  %43 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 %42, ptr %arrayidx12, align 1
  br label %for.inc.i65

for.inc.i65:                                      ; preds = %if.then12.i62, %for.body.i60.for.inc.i65_crit_edge
  %inc.i63 = add nuw i32 %i.027.i57, 1
  %44 = ptrtoint ptr %32 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %32, align 4
  %cmp.i64 = icmp ult i32 %inc.i63, %45
  br i1 %cmp.i64, label %for.inc.i65.for.body.i60_crit_edge, label %for.inc.i65.if.end16_crit_edge

for.inc.i65.if.end16_crit_edge:                   ; preds = %for.inc.i65
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end16

for.inc.i65.for.body.i60_crit_edge:               ; preds = %for.inc.i65
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body.i60

vega10_populate_single_eclock_level.exit67:       ; preds = %do.end.i53, %if.then.i51.vega10_populate_single_eclock_level.exit67_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i44) #13
  br label %cleanup

if.end16:                                         ; preds = %for.inc.i65.if.end16_crit_edge, %do.end8.i56.if.end16_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i44) #13
  %inc17 = add nuw nsw i32 %i.179, 1
  %exitcond.not = icmp eq i32 %inc17, 8
  br i1 %exitcond.not, label %if.end16.cleanup_crit_edge, label %if.end16.while.body_crit_edge

if.end16.while.body_crit_edge:                    ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body

if.end16.cleanup_crit_edge:                       ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16.cleanup_crit_edge, %vega10_populate_single_eclock_level.exit67, %for.end.cleanup_crit_edge, %vega10_populate_single_eclock_level.exit
  %retval.0 = phi i32 [ -1, %vega10_populate_single_eclock_level.exit ], [ -1, %vega10_populate_single_eclock_level.exit67 ], [ 0, %for.end.cleanup_crit_edge ], [ 0, %if.end16.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_smc_uvd_levels(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  %dividers.i168 = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  %dividers.i157 = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  %dividers.i145 = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  %dividers.i = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %vclk_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 4
  %dclk_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 5
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %mm_dep_table = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 7
  %4 = ptrtoint ptr %mm_dep_table to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %mm_dep_table, align 4
  %6 = ptrtoint ptr %vclk_table to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %vclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp192.not = icmp eq i32 %7, 0
  br i1 %cmp192.not, label %entry.while.body.lr.ph_crit_edge, label %for.body.lr.ph

entry.while.body.lr.ph_crit_edge:                 ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph

for.body.lr.ph:                                   ; preds = %entry
  %8 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers.i, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0193 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %value = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 4, i32 2, i32 %i.0193, i32 1
  %9 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %value, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers.i) #13
  %11 = call ptr @memset(ptr %dividers.i, i32 255, i32 28)
  %call.i = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %10, ptr noundef nonnull %dividers.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %for.inc, label %if.then.i

if.then.i:                                        ; preds = %for.body
  %call1.i = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_vclock_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_vclock_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool2.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool2.not.i, label %if.then.i.vega10_populate_single_vclock_level.exit.thread_crit_edge, label %do.end.i

if.then.i.vega10_populate_single_vclock_level.exit.thread_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_populate_single_vclock_level.exit.thread

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.234) #16
  br label %vega10_populate_single_vclock_level.exit.thread

vega10_populate_single_vclock_level.exit.thread:  ; preds = %do.end.i, %if.then.i.vega10_populate_single_vclock_level.exit.thread_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i) #13
  br label %cleanup

for.inc:                                          ; preds = %for.body
  %arrayidx3 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 43, i32 %i.0193
  %12 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %8, align 4
  %conv.i = trunc i32 %13 to i8
  %14 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 %conv.i, ptr %arrayidx3, align 1
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i) #13
  %inc = add nuw i32 %i.0193, 1
  %15 = ptrtoint ptr %vclk_table to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %vclk_table, align 4
  %cmp = icmp ult i32 %inc, %16
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.end:                                          ; preds = %for.inc
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %i.0193)
  %cmp4194 = icmp ult i32 %i.0193, 7
  br i1 %cmp4194, label %for.end.while.body.lr.ph_crit_edge, label %for.end.for.cond15.preheader_crit_edge

for.end.for.cond15.preheader_crit_edge:           ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond15.preheader

for.end.while.body.lr.ph_crit_edge:               ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body.lr.ph

while.body.lr.ph:                                 ; preds = %for.end.while.body.lr.ph_crit_edge, %entry.while.body.lr.ph_crit_edge
  %i.0.lcssa211 = phi i32 [ %inc, %for.end.while.body.lr.ph_crit_edge ], [ 0, %entry.while.body.lr.ph_crit_edge ]
  %sub = add nsw i32 %i.0.lcssa211, -1
  %value7 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 4, i32 2, i32 %sub, i32 1
  %17 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers.i145, i32 0, i32 1
  br label %while.body

for.cond15.preheader:                             ; preds = %if.end13.for.cond15.preheader_crit_edge, %for.end.for.cond15.preheader_crit_edge
  %18 = ptrtoint ptr %dclk_table to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %dclk_table, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp17196.not = icmp eq i32 %19, 0
  br i1 %cmp17196.not, label %for.cond15.preheader.while.body33.lr.ph_crit_edge, label %for.body18.lr.ph

for.cond15.preheader.while.body33.lr.ph_crit_edge: ; preds = %for.cond15.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body33.lr.ph

for.body18.lr.ph:                                 ; preds = %for.cond15.preheader
  %20 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers.i157, i32 0, i32 1
  br label %for.body18

while.body:                                       ; preds = %if.end13.while.body_crit_edge, %while.body.lr.ph
  %i.1195 = phi i32 [ %i.0.lcssa211, %while.body.lr.ph ], [ %inc14, %if.end13.while.body_crit_edge ]
  %21 = ptrtoint ptr %value7 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %value7, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers.i145) #13
  %23 = call ptr @memset(ptr %dividers.i145, i32 255, i32 28)
  %call.i146 = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %22, ptr noundef nonnull %dividers.i145) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i146)
  %tobool.not.i147 = icmp eq i32 %call.i146, 0
  br i1 %tobool.not.i147, label %if.end13, label %if.then.i150

if.then.i150:                                     ; preds = %while.body
  %call1.i148 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_vclock_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_vclock_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i148)
  %tobool2.not.i149 = icmp eq i32 %call1.i148, 0
  br i1 %tobool2.not.i149, label %if.then.i150.vega10_populate_single_vclock_level.exit156.thread_crit_edge, label %do.end.i152

if.then.i150.vega10_populate_single_vclock_level.exit156.thread_crit_edge: ; preds = %if.then.i150
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_populate_single_vclock_level.exit156.thread

do.end.i152:                                      ; preds = %if.then.i150
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i151 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.234) #16
  br label %vega10_populate_single_vclock_level.exit156.thread

vega10_populate_single_vclock_level.exit156.thread: ; preds = %do.end.i152, %if.then.i150.vega10_populate_single_vclock_level.exit156.thread_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i145) #13
  br label %cleanup

if.end13:                                         ; preds = %while.body
  %arrayidx9 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 43, i32 %i.1195
  %24 = ptrtoint ptr %17 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %17, align 4
  %conv.i153 = trunc i32 %25 to i8
  %26 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 %conv.i153, ptr %arrayidx9, align 1
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i145) #13
  %inc14 = add i32 %i.1195, 1
  %exitcond.not = icmp eq i32 %inc14, 8
  br i1 %exitcond.not, label %if.end13.for.cond15.preheader_crit_edge, label %if.end13.while.body_crit_edge

if.end13.while.body_crit_edge:                    ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body

if.end13.for.cond15.preheader_crit_edge:          ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond15.preheader

for.body18:                                       ; preds = %for.inc27.for.body18_crit_edge, %for.body18.lr.ph
  %i.2197 = phi i32 [ 0, %for.body18.lr.ph ], [ %inc28, %for.inc27.for.body18_crit_edge ]
  %value21 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 5, i32 2, i32 %i.2197, i32 1
  %27 = ptrtoint ptr %value21 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %value21, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers.i157) #13
  %29 = call ptr @memset(ptr %dividers.i157, i32 255, i32 28)
  %call.i158 = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %28, ptr noundef nonnull %dividers.i157) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i158)
  %tobool.not.i159 = icmp eq i32 %call.i158, 0
  br i1 %tobool.not.i159, label %for.inc27, label %if.then.i162

if.then.i162:                                     ; preds = %for.body18
  %call1.i160 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_dclock_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_dclock_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i160)
  %tobool2.not.i161 = icmp eq i32 %call1.i160, 0
  br i1 %tobool2.not.i161, label %if.then.i162.vega10_populate_single_dclock_level.exit.thread_crit_edge, label %do.end.i164

if.then.i162.vega10_populate_single_dclock_level.exit.thread_crit_edge: ; preds = %if.then.i162
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_populate_single_dclock_level.exit.thread

do.end.i164:                                      ; preds = %if.then.i162
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i163 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.235) #16
  br label %vega10_populate_single_dclock_level.exit.thread

vega10_populate_single_dclock_level.exit.thread:  ; preds = %do.end.i164, %if.then.i162.vega10_populate_single_dclock_level.exit.thread_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i157) #13
  br label %cleanup

for.inc27:                                        ; preds = %for.body18
  %arrayidx22 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 44, i32 %i.2197
  %30 = ptrtoint ptr %20 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %20, align 4
  %conv.i165 = trunc i32 %31 to i8
  %32 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %conv.i165, ptr %arrayidx22, align 1
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i157) #13
  %inc28 = add nuw i32 %i.2197, 1
  %33 = ptrtoint ptr %dclk_table to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %dclk_table, align 4
  %cmp17 = icmp ult i32 %inc28, %34
  br i1 %cmp17, label %for.inc27.for.body18_crit_edge, label %for.end29

for.inc27.for.body18_crit_edge:                   ; preds = %for.inc27
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body18

for.end29:                                        ; preds = %for.inc27
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %i.2197)
  %cmp32199 = icmp ult i32 %i.2197, 7
  br i1 %cmp32199, label %for.end29.while.body33.lr.ph_crit_edge, label %for.end29.for.cond45.preheader_crit_edge

for.end29.for.cond45.preheader_crit_edge:         ; preds = %for.end29
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond45.preheader

for.end29.while.body33.lr.ph_crit_edge:           ; preds = %for.end29
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body33.lr.ph

while.body33.lr.ph:                               ; preds = %for.end29.while.body33.lr.ph_crit_edge, %for.cond15.preheader.while.body33.lr.ph_crit_edge
  %i.2.lcssa214 = phi i32 [ %inc28, %for.end29.while.body33.lr.ph_crit_edge ], [ 0, %for.cond15.preheader.while.body33.lr.ph_crit_edge ]
  %sub30 = add nsw i32 %i.2.lcssa214, -1
  %value36 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 5, i32 2, i32 %sub30, i32 1
  %35 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers.i168, i32 0, i32 1
  br label %while.body33

for.cond45.preheader:                             ; preds = %if.end42.for.cond45.preheader_crit_edge, %for.end29.for.cond45.preheader_crit_edge
  %36 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %37)
  %cmp47201.not = icmp eq i32 %37, 0
  br i1 %cmp47201.not, label %for.cond45.preheader.while.body71.lr.ph_crit_edge, label %for.cond45.preheader.for.body48_crit_edge

for.cond45.preheader.for.body48_crit_edge:        ; preds = %for.cond45.preheader
  br label %for.body48

for.cond45.preheader.while.body71.lr.ph_crit_edge: ; preds = %for.cond45.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body71.lr.ph

while.body33:                                     ; preds = %if.end42.while.body33_crit_edge, %while.body33.lr.ph
  %i.3200 = phi i32 [ %i.2.lcssa214, %while.body33.lr.ph ], [ %inc43, %if.end42.while.body33_crit_edge ]
  %38 = ptrtoint ptr %value36 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %value36, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers.i168) #13
  %40 = call ptr @memset(ptr %dividers.i168, i32 255, i32 28)
  %call.i169 = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %39, ptr noundef nonnull %dividers.i168) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i169)
  %tobool.not.i170 = icmp eq i32 %call.i169, 0
  br i1 %tobool.not.i170, label %if.end42, label %if.then.i173

if.then.i173:                                     ; preds = %while.body33
  %call1.i171 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_dclock_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_dclock_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i171)
  %tobool2.not.i172 = icmp eq i32 %call1.i171, 0
  br i1 %tobool2.not.i172, label %if.then.i173.vega10_populate_single_dclock_level.exit179.thread_crit_edge, label %do.end.i175

if.then.i173.vega10_populate_single_dclock_level.exit179.thread_crit_edge: ; preds = %if.then.i173
  call void @__sanitizer_cov_trace_pc() #15
  br label %vega10_populate_single_dclock_level.exit179.thread

do.end.i175:                                      ; preds = %if.then.i173
  call void @__sanitizer_cov_trace_pc() #15
  %call5.i174 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.235) #16
  br label %vega10_populate_single_dclock_level.exit179.thread

vega10_populate_single_dclock_level.exit179.thread: ; preds = %do.end.i175, %if.then.i173.vega10_populate_single_dclock_level.exit179.thread_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i168) #13
  br label %cleanup

if.end42:                                         ; preds = %while.body33
  %arrayidx38 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 44, i32 %i.3200
  %41 = ptrtoint ptr %35 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %35, align 4
  %conv.i176 = trunc i32 %42 to i8
  %43 = ptrtoint ptr %arrayidx38 to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 %conv.i176, ptr %arrayidx38, align 1
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers.i168) #13
  %inc43 = add i32 %i.3200, 1
  %exitcond207.not = icmp eq i32 %inc43, 8
  br i1 %exitcond207.not, label %if.end42.for.cond45.preheader_crit_edge, label %if.end42.while.body33_crit_edge

if.end42.while.body33_crit_edge:                  ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body33

if.end42.for.cond45.preheader_crit_edge:          ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond45.preheader

for.body48:                                       ; preds = %if.then60.for.body48_crit_edge, %for.cond45.preheader.for.body48_crit_edge
  %i.4202 = phi i32 [ %inc66, %if.then60.for.body48_crit_edge ], [ 0, %for.cond45.preheader.for.body48_crit_edge ]
  %vclk = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %i.4202, i32 1
  %44 = ptrtoint ptr %vclk to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %vclk, align 4
  %value52 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 4, i32 2, i32 %i.4202, i32 1
  %46 = ptrtoint ptr %value52 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %value52, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %45, i32 %47)
  %cmp53 = icmp eq i32 %45, %47
  br i1 %cmp53, label %land.lhs.true, label %for.body48.cleanup_crit_edge

for.body48.cleanup_crit_edge:                     ; preds = %for.body48
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

land.lhs.true:                                    ; preds = %for.body48
  %arrayidx49 = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %i.4202
  %48 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx49, align 4
  %value58 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 5, i32 2, i32 %i.4202, i32 1
  %50 = ptrtoint ptr %value58 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %value58, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %49, i32 %51)
  %cmp59 = icmp eq i32 %49, %51
  br i1 %cmp59, label %if.then60, label %land.lhs.true.cleanup_crit_edge

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then60:                                        ; preds = %land.lhs.true
  %vddcInd = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %i.4202, i32 5
  %52 = ptrtoint ptr %vddcInd to i32
  call void @__asan_load1_noabort(i32 %52)
  %53 = load i8, ptr %vddcInd, align 4
  %arrayidx63 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 45, i32 %i.4202
  %54 = ptrtoint ptr %arrayidx63 to i32
  call void @__asan_store1_noabort(i32 %54)
  store i8 %53, ptr %arrayidx63, align 1
  %inc66 = add nuw i32 %i.4202, 1
  %55 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %5, align 4
  %cmp47 = icmp ult i32 %inc66, %56
  br i1 %cmp47, label %if.then60.for.body48_crit_edge, label %for.end67

if.then60.for.body48_crit_edge:                   ; preds = %if.then60
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body48

for.end67:                                        ; preds = %if.then60
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %i.4202)
  %cmp70204 = icmp ult i32 %i.4202, 7
  br i1 %cmp70204, label %for.end67.while.body71.lr.ph_crit_edge, label %for.end67.cleanup_crit_edge

for.end67.cleanup_crit_edge:                      ; preds = %for.end67
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.end67.while.body71.lr.ph_crit_edge:           ; preds = %for.end67
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body71.lr.ph

while.body71.lr.ph:                               ; preds = %for.end67.while.body71.lr.ph_crit_edge, %for.cond45.preheader.while.body71.lr.ph_crit_edge
  %i.4.lcssa217 = phi i32 [ %inc66, %for.end67.while.body71.lr.ph_crit_edge ], [ 0, %for.cond45.preheader.while.body71.lr.ph_crit_edge ]
  %sub68 = add nsw i32 %i.4.lcssa217, -1
  %vddcInd74 = getelementptr %struct.phm_ppt_v1_mm_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %sub68, i32 5
  br label %while.body71

while.body71:                                     ; preds = %while.body71.while.body71_crit_edge, %while.body71.lr.ph
  %i.5205 = phi i32 [ %i.4.lcssa217, %while.body71.lr.ph ], [ %inc77, %while.body71.while.body71_crit_edge ]
  %57 = ptrtoint ptr %vddcInd74 to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %vddcInd74, align 4
  %arrayidx76 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 45, i32 %i.5205
  %59 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_store1_noabort(i32 %59)
  store i8 %58, ptr %arrayidx76, align 1
  %inc77 = add i32 %i.5205, 1
  %exitcond208.not = icmp eq i32 %inc77, 8
  br i1 %exitcond208.not, label %while.body71.cleanup_crit_edge, label %while.body71.while.body71_crit_edge

while.body71.while.body71_crit_edge:              ; preds = %while.body71
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body71

while.body71.cleanup_crit_edge:                   ; preds = %while.body71
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

cleanup:                                          ; preds = %while.body71.cleanup_crit_edge, %for.end67.cleanup_crit_edge, %land.lhs.true.cleanup_crit_edge, %for.body48.cleanup_crit_edge, %vega10_populate_single_dclock_level.exit179.thread, %vega10_populate_single_dclock_level.exit.thread, %vega10_populate_single_vclock_level.exit156.thread, %vega10_populate_single_vclock_level.exit.thread
  %retval.0 = phi i32 [ -22, %vega10_populate_single_vclock_level.exit.thread ], [ -22, %vega10_populate_single_vclock_level.exit156.thread ], [ -22, %vega10_populate_single_dclock_level.exit.thread ], [ -22, %vega10_populate_single_dclock_level.exit179.thread ], [ 0, %for.end67.cleanup_crit_edge ], [ 0, %while.body71.cleanup_crit_edge ], [ -1, %land.lhs.true.cleanup_crit_edge ], [ -1, %for.body48.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_populate_clock_stretcher_table(ptr nocapture noundef readonly %hwmgr) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp1.not = icmp eq i32 %7, 0
  br i1 %cmp1.not, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %entry.for.body_crit_edge
  %i.02 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %cks_enable = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %i.02, i32 10
  %8 = ptrtoint ptr %cks_enable to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %cks_enable, align 1
  %arrayidx2 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 74, i32 %i.02
  %10 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 %9, ptr %arrayidx2, align 1
  %cks_voffset = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %i.02, i32 11
  %11 = ptrtoint ptr %cks_voffset to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %cks_voffset, align 4
  %conv = zext i8 %12 to i16
  %mul = mul nuw nsw i16 %conv, 100
  %div = udiv i16 %mul, 625
  %conv5 = trunc i16 %div to i8
  %arrayidx6 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 75, i32 %i.02
  %13 = ptrtoint ptr %arrayidx6 to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 %conv5, ptr %arrayidx6, align 1
  %inc = add nuw i32 %i.02, 1
  %14 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %5, align 4
  %cmp = icmp ult i32 %inc, %15
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_atomfwctrl_get_vbios_bootup_values(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_atomfwctrl_get_clk_information_by_clkid(ptr noundef, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_populate_avfs_parameters(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  %avfs_params = alloca %struct.pp_atomfwctrl_avfs_parameters, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 4
  call void @llvm.lifetime.start.p0(i64 160, ptr nonnull %avfs_params) #13
  %6 = call ptr @memset(ptr %avfs_params, i32 0, i32 160)
  %MinVoltageVid = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 33
  %7 = ptrtoint ptr %MinVoltageVid to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 -1, ptr %MinVoltageVid, align 4
  %MaxVoltageVid = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 34
  %8 = ptrtoint ptr %MaxVoltageVid to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 0, ptr %MaxVoltageVid, align 1
  %arrayidx = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 10
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %arrayidx, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.not = icmp eq i8 %10, 0
  br i1 %tobool.not, label %entry.if.end224_crit_edge, label %if.then

entry.if.end224_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end224

if.then:                                          ; preds = %entry
  %call = call i32 @pp_atomfwctrl_get_avfs_information(ptr noundef %hwmgr, ptr noundef nonnull %avfs_params) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool2.not = icmp eq i32 %call, 0
  br i1 %tobool2.not, label %if.then3, label %if.else219

if.then3:                                         ; preds = %if.then
  %ulMinVddc = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 1
  %11 = ptrtoint ptr %ulMinVddc to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %ulMinVddc, align 4
  %conv = trunc i32 %12 to i16
  %call4 = call zeroext i8 @convert_to_vid(i16 noundef zeroext %conv) #13
  %13 = ptrtoint ptr %MinVoltageVid to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 %call4, ptr %MinVoltageVid, align 4
  %14 = ptrtoint ptr %avfs_params to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %avfs_params, align 4
  %conv6 = trunc i32 %15 to i16
  %call7 = call zeroext i8 @convert_to_vid(i16 noundef zeroext %conv6) #13
  %16 = ptrtoint ptr %MaxVoltageVid to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 %call7, ptr %MaxVoltageVid, align 1
  %ulMeanNsigmaAcontant0 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 2
  %17 = ptrtoint ptr %ulMeanNsigmaAcontant0 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %ulMeanNsigmaAcontant0, align 4
  %19 = call i32 @llvm.bswap.i32(i32 %18)
  %AConstant = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 122
  %20 = ptrtoint ptr %AConstant to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %AConstant, align 4
  %ulMeanNsigmaAcontant1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 3
  %21 = ptrtoint ptr %ulMeanNsigmaAcontant1 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %ulMeanNsigmaAcontant1, align 4
  %23 = call i32 @llvm.bswap.i32(i32 %22)
  %arrayidx11 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 122, i32 1
  %24 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %23, ptr %arrayidx11, align 4
  %ulMeanNsigmaAcontant2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 4
  %25 = ptrtoint ptr %ulMeanNsigmaAcontant2 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %ulMeanNsigmaAcontant2, align 4
  %27 = call i32 @llvm.bswap.i32(i32 %26)
  %arrayidx13 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 122, i32 2
  %28 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %27, ptr %arrayidx13, align 4
  %usMeanNsigmaDcTolSigma = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 5
  %29 = ptrtoint ptr %usMeanNsigmaDcTolSigma to i32
  call void @__asan_load2_noabort(i32 %29)
  %30 = load i16, ptr %usMeanNsigmaDcTolSigma, align 4
  %31 = call i16 @llvm.bswap.i16(i16 %30)
  %DC_tol_sigma = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 123
  %32 = ptrtoint ptr %DC_tol_sigma to i32
  call void @__asan_store2_noabort(i32 %32)
  store i16 %31, ptr %DC_tol_sigma, align 4
  %usMeanNsigmaPlatformMean = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 6
  %33 = ptrtoint ptr %usMeanNsigmaPlatformMean to i32
  call void @__asan_load2_noabort(i32 %33)
  %34 = load i16, ptr %usMeanNsigmaPlatformMean, align 2
  %35 = call i16 @llvm.bswap.i16(i16 %34)
  %Platform_mean = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 124
  %36 = ptrtoint ptr %Platform_mean to i32
  call void @__asan_store2_noabort(i32 %36)
  store i16 %35, ptr %Platform_mean, align 2
  %Platform_sigma = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 125
  %37 = ptrtoint ptr %Platform_sigma to i32
  call void @__asan_store2_noabort(i32 %37)
  store i16 %31, ptr %Platform_sigma, align 4
  %usPsmAgeComfactor = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 22
  %38 = ptrtoint ptr %usPsmAgeComfactor to i32
  call void @__asan_load2_noabort(i32 %38)
  %39 = load i16, ptr %usPsmAgeComfactor, align 2
  %40 = call i16 @llvm.bswap.i16(i16 %39)
  %PSM_Age_CompFactor = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 126
  %41 = ptrtoint ptr %PSM_Age_CompFactor to i32
  call void @__asan_store2_noabort(i32 %41)
  store i16 %40, ptr %PSM_Age_CompFactor, align 2
  %ulGbVdroopTableCksoffA0 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 8
  %42 = ptrtoint ptr %ulGbVdroopTableCksoffA0 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %ulGbVdroopTableCksoffA0, align 4
  %44 = call i32 @llvm.bswap.i32(i32 %43)
  %BtcGbVdroopTableCksOff = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 118
  %45 = ptrtoint ptr %BtcGbVdroopTableCksOff to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %44, ptr %BtcGbVdroopTableCksOff, align 4
  %a0_shift = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 118, i32 3
  %46 = ptrtoint ptr %a0_shift to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 20, ptr %a0_shift, align 4
  %ulGbVdroopTableCksoffA1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 9
  %47 = ptrtoint ptr %ulGbVdroopTableCksoffA1 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %ulGbVdroopTableCksoffA1, align 4
  %49 = call i32 @llvm.bswap.i32(i32 %48)
  %a1 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 118, i32 1
  %50 = ptrtoint ptr %a1 to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %49, ptr %a1, align 4
  %a1_shift = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 118, i32 4
  %51 = ptrtoint ptr %a1_shift to i32
  call void @__asan_store1_noabort(i32 %51)
  store i8 20, ptr %a1_shift, align 1
  %ulGbVdroopTableCksoffA2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 10
  %52 = ptrtoint ptr %ulGbVdroopTableCksoffA2 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %ulGbVdroopTableCksoffA2, align 4
  %54 = call i32 @llvm.bswap.i32(i32 %53)
  %a2 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 118, i32 2
  %55 = ptrtoint ptr %a2 to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %54, ptr %a2, align 4
  %a2_shift = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 118, i32 5
  %56 = ptrtoint ptr %a2_shift to i32
  call void @__asan_store1_noabort(i32 %56)
  store i8 20, ptr %a2_shift, align 2
  %ucEnableGbVdroopTableCkson = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 20
  %57 = ptrtoint ptr %ucEnableGbVdroopTableCkson to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %ucEnableGbVdroopTableCkson, align 4
  %OverrideBtcGbCksOn = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 114
  %59 = ptrtoint ptr %OverrideBtcGbCksOn to i32
  call void @__asan_store1_noabort(i32 %59)
  store i8 %58, ptr %OverrideBtcGbCksOn, align 4
  %ulGbVdroopTableCksonA0 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 11
  %60 = ptrtoint ptr %ulGbVdroopTableCksonA0 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %ulGbVdroopTableCksonA0, align 4
  %62 = call i32 @llvm.bswap.i32(i32 %61)
  %BtcGbVdroopTableCksOn = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 117
  %63 = ptrtoint ptr %BtcGbVdroopTableCksOn to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 %62, ptr %BtcGbVdroopTableCksOn, align 4
  %a0_shift22 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 117, i32 3
  %64 = ptrtoint ptr %a0_shift22 to i32
  call void @__asan_store1_noabort(i32 %64)
  store i8 20, ptr %a0_shift22, align 4
  %ulGbVdroopTableCksonA1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 12
  %65 = ptrtoint ptr %ulGbVdroopTableCksonA1 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %ulGbVdroopTableCksonA1, align 4
  %67 = call i32 @llvm.bswap.i32(i32 %66)
  %a124 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 117, i32 1
  %68 = ptrtoint ptr %a124 to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 %67, ptr %a124, align 4
  %a1_shift26 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 117, i32 4
  %69 = ptrtoint ptr %a1_shift26 to i32
  call void @__asan_store1_noabort(i32 %69)
  store i8 20, ptr %a1_shift26, align 1
  %ulGbVdroopTableCksonA2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 13
  %70 = ptrtoint ptr %ulGbVdroopTableCksonA2 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %ulGbVdroopTableCksonA2, align 4
  %72 = call i32 @llvm.bswap.i32(i32 %71)
  %a228 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 117, i32 2
  %73 = ptrtoint ptr %a228 to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 %72, ptr %a228, align 4
  %a2_shift30 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 117, i32 5
  %74 = ptrtoint ptr %a2_shift30 to i32
  call void @__asan_store1_noabort(i32 %74)
  store i8 20, ptr %a2_shift30, align 2
  %ulGbFuseTableCksonM1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 17
  %75 = ptrtoint ptr %ulGbFuseTableCksonM1 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %ulGbFuseTableCksonM1, align 4
  %77 = call i32 @llvm.bswap.i32(i32 %76)
  %AvfsGbCksOn = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 119
  %78 = ptrtoint ptr %AvfsGbCksOn to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 %77, ptr %AvfsGbCksOn, align 4
  %ulGbFuseTableCksonM2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 18
  %79 = ptrtoint ptr %ulGbFuseTableCksonM2 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %ulGbFuseTableCksonM2, align 4
  %81 = call i32 @llvm.bswap.i32(i32 %80)
  %m2 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 119, i32 1
  %82 = ptrtoint ptr %m2 to i32
  call void @__asan_store4_noabort(i32 %82)
  store i32 %81, ptr %m2, align 4
  %ulGbFuseTableCksonB = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 19
  %83 = ptrtoint ptr %ulGbFuseTableCksonB to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %ulGbFuseTableCksonB, align 4
  %85 = call i32 @llvm.bswap.i32(i32 %84)
  %b = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 119, i32 2
  %86 = ptrtoint ptr %b to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 %85, ptr %b, align 4
  %m1_shift = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 119, i32 3
  %87 = ptrtoint ptr %m1_shift to i32
  call void @__asan_store1_noabort(i32 %87)
  store i8 24, ptr %m1_shift, align 4
  %m2_shift = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 119, i32 4
  %88 = ptrtoint ptr %m2_shift to i32
  call void @__asan_store1_noabort(i32 %88)
  store i8 12, ptr %m2_shift, align 1
  %b_shift = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 119, i32 5
  %89 = ptrtoint ptr %b_shift to i32
  call void @__asan_store1_noabort(i32 %89)
  store i8 0, ptr %b_shift, align 2
  %ucEnableGbFuseTableCkson = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 21
  %90 = ptrtoint ptr %ucEnableGbFuseTableCkson to i32
  call void @__asan_load1_noabort(i32 %90)
  %91 = load i8, ptr %ucEnableGbFuseTableCkson, align 1
  %OverrideAvfsGbCksOn = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 115
  %92 = ptrtoint ptr %OverrideAvfsGbCksOn to i32
  call void @__asan_store1_noabort(i32 %92)
  store i8 %91, ptr %OverrideAvfsGbCksOn, align 1
  %ulGbFuseTableCksoffM1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 14
  %93 = ptrtoint ptr %ulGbFuseTableCksoffM1 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %ulGbFuseTableCksoffM1, align 4
  %95 = call i32 @llvm.bswap.i32(i32 %94)
  %AvfsGbCksOff = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 120
  %96 = ptrtoint ptr %AvfsGbCksOff to i32
  call void @__asan_store4_noabort(i32 %96)
  store i32 %95, ptr %AvfsGbCksOff, align 4
  %ulGbFuseTableCksoffM2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 15
  %97 = ptrtoint ptr %ulGbFuseTableCksoffM2 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %ulGbFuseTableCksoffM2, align 4
  %99 = call i32 @llvm.bswap.i32(i32 %98)
  %m238 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 120, i32 1
  %100 = ptrtoint ptr %m238 to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 %99, ptr %m238, align 4
  %ulGbFuseTableCksoffB = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 16
  %101 = ptrtoint ptr %ulGbFuseTableCksoffB to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %ulGbFuseTableCksoffB, align 4
  %103 = call i32 @llvm.bswap.i32(i32 %102)
  %b40 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 120, i32 2
  %104 = ptrtoint ptr %b40 to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 %103, ptr %b40, align 4
  %m1_shift42 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 120, i32 3
  %105 = ptrtoint ptr %m1_shift42 to i32
  call void @__asan_store1_noabort(i32 %105)
  store i8 24, ptr %m1_shift42, align 4
  %m2_shift44 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 120, i32 4
  %106 = ptrtoint ptr %m2_shift44 to i32
  call void @__asan_store1_noabort(i32 %106)
  store i8 12, ptr %m2_shift44, align 1
  %b_shift46 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 120, i32 5
  %107 = ptrtoint ptr %b_shift46 to i32
  call void @__asan_store1_noabort(i32 %107)
  store i8 0, ptr %b_shift46, align 2
  %108 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %109)
  %cmp1.not = icmp eq i32 %109, 0
  br i1 %cmp1.not, label %if.then3.for.end_crit_edge, label %if.then3.for.body_crit_edge

if.then3.for.body_crit_edge:                      ; preds = %if.then3
  br label %for.body

if.then3.for.end_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.then3.for.body_crit_edge
  %i.02 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.then3.for.body_crit_edge ]
  %sclk_offset = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %5, i32 0, i32 1, i32 %i.02, i32 12
  %110 = ptrtoint ptr %sclk_offset to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %sclk_offset, align 4
  %112 = trunc i32 %111 to i16
  %conv50 = and i16 %112, 255
  %call51 = call zeroext i8 @convert_to_vid(i16 noundef zeroext %conv50) #13
  %arrayidx52 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 121, i32 %i.02
  %113 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_store1_noabort(i32 %113)
  store i8 %call51, ptr %arrayidx52, align 1
  %inc = add nuw i32 %i.02, 1
  %114 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %5, align 4
  %cmp = icmp ult i32 %inc, %115
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.then3.for.end_crit_edge
  %disp_clk_quad_eqn_a = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 34
  %116 = ptrtoint ptr %disp_clk_quad_eqn_a to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %disp_clk_quad_eqn_a, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %117)
  %cmp53.not = icmp eq i32 %117, -1
  br i1 %cmp53.not, label %for.end.if.else_crit_edge, label %land.lhs.true

for.end.if.else_crit_edge:                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true:                                    ; preds = %for.end
  %disp_clk_quad_eqn_b = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 35
  %118 = ptrtoint ptr %disp_clk_quad_eqn_b to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %disp_clk_quad_eqn_b, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %119)
  %cmp55.not = icmp eq i32 %119, -1
  br i1 %cmp55.not, label %land.lhs.true.if.else_crit_edge, label %if.then57

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

if.then57:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx59 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 1
  %120 = ptrtoint ptr %arrayidx59 to i32
  call void @__asan_store4_noabort(i32 %120)
  store i32 %117, ptr %arrayidx59, align 4
  %m264 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 1, i32 1
  %121 = ptrtoint ptr %m264 to i32
  call void @__asan_store4_noabort(i32 %121)
  store i32 %119, ptr %m264, align 4
  %disp_clk_quad_eqn_c = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 36
  br label %if.end

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %for.end.if.else_crit_edge
  %ulDispclk2GfxclkM1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 23
  %122 = ptrtoint ptr %ulDispclk2GfxclkM1 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %ulDispclk2GfxclkM1, align 4
  %arrayidx69 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 1
  %124 = ptrtoint ptr %arrayidx69 to i32
  call void @__asan_store4_noabort(i32 %124)
  store i32 %123, ptr %arrayidx69, align 4
  %ulDispclk2GfxclkM2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 24
  %125 = ptrtoint ptr %ulDispclk2GfxclkM2 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %ulDispclk2GfxclkM2, align 4
  %m273 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 1, i32 1
  %127 = ptrtoint ptr %m273 to i32
  call void @__asan_store4_noabort(i32 %127)
  store i32 %126, ptr %m273, align 4
  %ulDispclk2GfxclkB = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 25
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then57
  %ulDispclk2GfxclkB.sink = phi ptr [ %ulDispclk2GfxclkB, %if.else ], [ %disp_clk_quad_eqn_c, %if.then57 ]
  %128 = ptrtoint ptr %ulDispclk2GfxclkB.sink to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %ulDispclk2GfxclkB.sink, align 4
  %b76 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 1, i32 2
  %130 = ptrtoint ptr %b76 to i32
  call void @__asan_store4_noabort(i32 %130)
  store i32 %129, ptr %b76, align 4
  %DisplayClock2Gfxclk77 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51
  %m1_shift79 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 1, i32 3
  %131 = ptrtoint ptr %m1_shift79 to i32
  call void @__asan_store1_noabort(i32 %131)
  store i8 24, ptr %m1_shift79, align 4
  %m2_shift82 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 1, i32 4
  %132 = ptrtoint ptr %m2_shift82 to i32
  call void @__asan_store1_noabort(i32 %132)
  store i8 12, ptr %m2_shift82, align 1
  %b_shift85 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 1, i32 5
  %133 = ptrtoint ptr %b_shift85 to i32
  call void @__asan_store1_noabort(i32 %133)
  store i8 12, ptr %b_shift85, align 2
  %dcef_clk_quad_eqn_a = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 31
  %134 = ptrtoint ptr %dcef_clk_quad_eqn_a to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %dcef_clk_quad_eqn_a, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %135)
  %cmp86.not = icmp eq i32 %135, -1
  br i1 %cmp86.not, label %if.end.if.else103_crit_edge, label %land.lhs.true88

if.end.if.else103_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else103

land.lhs.true88:                                  ; preds = %if.end
  %dcef_clk_quad_eqn_b = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 32
  %136 = ptrtoint ptr %dcef_clk_quad_eqn_b to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %dcef_clk_quad_eqn_b, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %137)
  %cmp89.not = icmp eq i32 %137, -1
  br i1 %cmp89.not, label %land.lhs.true88.if.else103_crit_edge, label %if.then91

land.lhs.true88.if.else103_crit_edge:             ; preds = %land.lhs.true88
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else103

if.then91:                                        ; preds = %land.lhs.true88
  call void @__sanitizer_cov_trace_pc() #15
  %138 = ptrtoint ptr %DisplayClock2Gfxclk77 to i32
  call void @__asan_store4_noabort(i32 %138)
  store i32 %135, ptr %DisplayClock2Gfxclk77, align 4
  %m299 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 0, i32 1
  %139 = ptrtoint ptr %m299 to i32
  call void @__asan_store4_noabort(i32 %139)
  store i32 %137, ptr %m299, align 4
  %dcef_clk_quad_eqn_c = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 33
  br label %if.end113

if.else103:                                       ; preds = %land.lhs.true88.if.else103_crit_edge, %if.end.if.else103_crit_edge
  %ulDcefclk2GfxclkM1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 26
  %140 = ptrtoint ptr %ulDcefclk2GfxclkM1 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %ulDcefclk2GfxclkM1, align 4
  %142 = ptrtoint ptr %DisplayClock2Gfxclk77 to i32
  call void @__asan_store4_noabort(i32 %142)
  store i32 %141, ptr %DisplayClock2Gfxclk77, align 4
  %ulDcefclk2GfxclkM2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 27
  %143 = ptrtoint ptr %ulDcefclk2GfxclkM2 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %ulDcefclk2GfxclkM2, align 4
  %m2109 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 0, i32 1
  %145 = ptrtoint ptr %m2109 to i32
  call void @__asan_store4_noabort(i32 %145)
  store i32 %144, ptr %m2109, align 4
  %ulDcefclk2GfxclkB = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 28
  br label %if.end113

if.end113:                                        ; preds = %if.else103, %if.then91
  %ulDcefclk2GfxclkB.sink = phi ptr [ %ulDcefclk2GfxclkB, %if.else103 ], [ %dcef_clk_quad_eqn_c, %if.then91 ]
  %146 = ptrtoint ptr %ulDcefclk2GfxclkB.sink to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %ulDcefclk2GfxclkB.sink, align 4
  %b112 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 0, i32 2
  %148 = ptrtoint ptr %b112 to i32
  call void @__asan_store4_noabort(i32 %148)
  store i32 %147, ptr %b112, align 4
  %m1_shift116 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 0, i32 3
  %149 = ptrtoint ptr %m1_shift116 to i32
  call void @__asan_store1_noabort(i32 %149)
  store i8 24, ptr %m1_shift116, align 4
  %m2_shift119 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 0, i32 4
  %150 = ptrtoint ptr %m2_shift119 to i32
  call void @__asan_store1_noabort(i32 %150)
  store i8 12, ptr %m2_shift119, align 1
  %b_shift122 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 0, i32 5
  %151 = ptrtoint ptr %b_shift122 to i32
  call void @__asan_store1_noabort(i32 %151)
  store i8 12, ptr %b_shift122, align 2
  %pixel_clk_quad_eqn_a = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 37
  %152 = ptrtoint ptr %pixel_clk_quad_eqn_a to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %pixel_clk_quad_eqn_a, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %153)
  %cmp123.not = icmp eq i32 %153, -1
  br i1 %cmp123.not, label %if.end113.if.else140_crit_edge, label %land.lhs.true125

if.end113.if.else140_crit_edge:                   ; preds = %if.end113
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else140

land.lhs.true125:                                 ; preds = %if.end113
  %pixel_clk_quad_eqn_b = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 38
  %154 = ptrtoint ptr %pixel_clk_quad_eqn_b to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %pixel_clk_quad_eqn_b, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %155)
  %cmp126.not = icmp eq i32 %155, -1
  br i1 %cmp126.not, label %land.lhs.true125.if.else140_crit_edge, label %if.then128

land.lhs.true125.if.else140_crit_edge:            ; preds = %land.lhs.true125
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else140

if.then128:                                       ; preds = %land.lhs.true125
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx131 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 2
  %156 = ptrtoint ptr %arrayidx131 to i32
  call void @__asan_store4_noabort(i32 %156)
  store i32 %153, ptr %arrayidx131, align 4
  %m2136 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 2, i32 1
  %157 = ptrtoint ptr %m2136 to i32
  call void @__asan_store4_noabort(i32 %157)
  store i32 %155, ptr %m2136, align 4
  %pixel_clk_quad_eqn_c = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 39
  br label %if.end150

if.else140:                                       ; preds = %land.lhs.true125.if.else140_crit_edge, %if.end113.if.else140_crit_edge
  %ulPixelclk2GfxclkM1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 29
  %158 = ptrtoint ptr %ulPixelclk2GfxclkM1 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %ulPixelclk2GfxclkM1, align 4
  %arrayidx142 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 2
  %160 = ptrtoint ptr %arrayidx142 to i32
  call void @__asan_store4_noabort(i32 %160)
  store i32 %159, ptr %arrayidx142, align 4
  %ulPixelclk2GfxclkM2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 30
  %161 = ptrtoint ptr %ulPixelclk2GfxclkM2 to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %ulPixelclk2GfxclkM2, align 4
  %m2146 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 2, i32 1
  %163 = ptrtoint ptr %m2146 to i32
  call void @__asan_store4_noabort(i32 %163)
  store i32 %162, ptr %m2146, align 4
  %ulPixelclk2GfxclkB = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 31
  br label %if.end150

if.end150:                                        ; preds = %if.else140, %if.then128
  %ulPixelclk2GfxclkB.sink = phi ptr [ %ulPixelclk2GfxclkB, %if.else140 ], [ %pixel_clk_quad_eqn_c, %if.then128 ]
  %164 = ptrtoint ptr %ulPixelclk2GfxclkB.sink to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load i32, ptr %ulPixelclk2GfxclkB.sink, align 4
  %b149 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 2, i32 2
  %166 = ptrtoint ptr %b149 to i32
  call void @__asan_store4_noabort(i32 %166)
  store i32 %165, ptr %b149, align 4
  %m1_shift153 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 2, i32 3
  %167 = ptrtoint ptr %m1_shift153 to i32
  call void @__asan_store1_noabort(i32 %167)
  store i8 24, ptr %m1_shift153, align 4
  %m2_shift156 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 2, i32 4
  %168 = ptrtoint ptr %m2_shift156 to i32
  call void @__asan_store1_noabort(i32 %168)
  store i8 12, ptr %m2_shift156, align 1
  %b_shift159 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 2, i32 5
  %169 = ptrtoint ptr %b_shift159 to i32
  call void @__asan_store1_noabort(i32 %169)
  store i8 12, ptr %b_shift159, align 2
  %phy_clk_quad_eqn_a = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 40
  %170 = ptrtoint ptr %phy_clk_quad_eqn_a to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %phy_clk_quad_eqn_a, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %171)
  %cmp160.not = icmp eq i32 %171, -1
  br i1 %cmp160.not, label %if.end150.if.else177_crit_edge, label %land.lhs.true162

if.end150.if.else177_crit_edge:                   ; preds = %if.end150
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else177

land.lhs.true162:                                 ; preds = %if.end150
  %phy_clk_quad_eqn_b = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 41
  %172 = ptrtoint ptr %phy_clk_quad_eqn_b to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %phy_clk_quad_eqn_b, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %173)
  %cmp163.not = icmp eq i32 %173, -1
  br i1 %cmp163.not, label %land.lhs.true162.if.else177_crit_edge, label %if.then165

land.lhs.true162.if.else177_crit_edge:            ; preds = %land.lhs.true162
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else177

if.then165:                                       ; preds = %land.lhs.true162
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx168 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 3
  %174 = ptrtoint ptr %arrayidx168 to i32
  call void @__asan_store4_noabort(i32 %174)
  store i32 %171, ptr %arrayidx168, align 4
  %m2173 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 3, i32 1
  %175 = ptrtoint ptr %m2173 to i32
  call void @__asan_store4_noabort(i32 %175)
  store i32 %173, ptr %m2173, align 4
  %phy_clk_quad_eqn_c = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 42
  br label %if.end187

if.else177:                                       ; preds = %land.lhs.true162.if.else177_crit_edge, %if.end150.if.else177_crit_edge
  %ulPhyclk2GfxclkM1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 32
  %176 = ptrtoint ptr %ulPhyclk2GfxclkM1 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %ulPhyclk2GfxclkM1, align 4
  %arrayidx179 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 3
  %178 = ptrtoint ptr %arrayidx179 to i32
  call void @__asan_store4_noabort(i32 %178)
  store i32 %177, ptr %arrayidx179, align 4
  %ulPhyclk2GfxclkM2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 33
  %179 = ptrtoint ptr %ulPhyclk2GfxclkM2 to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load i32, ptr %ulPhyclk2GfxclkM2, align 4
  %m2183 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 3, i32 1
  %181 = ptrtoint ptr %m2183 to i32
  call void @__asan_store4_noabort(i32 %181)
  store i32 %180, ptr %m2183, align 4
  %ulPhyclk2GfxclkB = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 34
  br label %if.end187

if.end187:                                        ; preds = %if.else177, %if.then165
  %ulPhyclk2GfxclkB.sink = phi ptr [ %ulPhyclk2GfxclkB, %if.else177 ], [ %phy_clk_quad_eqn_c, %if.then165 ]
  %182 = ptrtoint ptr %ulPhyclk2GfxclkB.sink to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %ulPhyclk2GfxclkB.sink, align 4
  %b186 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 3, i32 2
  %184 = ptrtoint ptr %b186 to i32
  call void @__asan_store4_noabort(i32 %184)
  store i32 %183, ptr %b186, align 4
  %m1_shift190 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 3, i32 3
  %185 = ptrtoint ptr %m1_shift190 to i32
  call void @__asan_store1_noabort(i32 %185)
  store i8 24, ptr %m1_shift190, align 4
  %m2_shift193 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 3, i32 4
  %186 = ptrtoint ptr %m2_shift193 to i32
  call void @__asan_store1_noabort(i32 %186)
  store i8 12, ptr %m2_shift193, align 1
  %b_shift196 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 51, i32 3, i32 5
  %187 = ptrtoint ptr %b_shift196 to i32
  call void @__asan_store1_noabort(i32 %187)
  store i8 12, ptr %b_shift196, align 2
  %ulAcgGbVdroopTableA0 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 35
  %188 = ptrtoint ptr %ulAcgGbVdroopTableA0 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load i32, ptr %ulAcgGbVdroopTableA0, align 4
  %AcgBtcGbVdroopTable = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 136
  %190 = ptrtoint ptr %AcgBtcGbVdroopTable to i32
  call void @__asan_store4_noabort(i32 %190)
  store i32 %189, ptr %AcgBtcGbVdroopTable, align 4
  %a0_shift199 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 136, i32 3
  %191 = ptrtoint ptr %a0_shift199 to i32
  call void @__asan_store1_noabort(i32 %191)
  store i8 20, ptr %a0_shift199, align 4
  %ulAcgGbVdroopTableA1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 36
  %192 = ptrtoint ptr %ulAcgGbVdroopTableA1 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %ulAcgGbVdroopTableA1, align 4
  %a1201 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 136, i32 1
  %194 = ptrtoint ptr %a1201 to i32
  call void @__asan_store4_noabort(i32 %194)
  store i32 %193, ptr %a1201, align 4
  %a1_shift203 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 136, i32 4
  %195 = ptrtoint ptr %a1_shift203 to i32
  call void @__asan_store1_noabort(i32 %195)
  store i8 20, ptr %a1_shift203, align 1
  %ulAcgGbVdroopTableA2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 37
  %196 = ptrtoint ptr %ulAcgGbVdroopTableA2 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %ulAcgGbVdroopTableA2, align 4
  %a2205 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 136, i32 2
  %198 = ptrtoint ptr %a2205 to i32
  call void @__asan_store4_noabort(i32 %198)
  store i32 %197, ptr %a2205, align 4
  %a2_shift207 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 136, i32 5
  %199 = ptrtoint ptr %a2_shift207 to i32
  call void @__asan_store1_noabort(i32 %199)
  store i8 20, ptr %a2_shift207, align 2
  %ulAcgGbFuseTableM1 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 38
  %200 = ptrtoint ptr %ulAcgGbFuseTableM1 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %ulAcgGbFuseTableM1, align 4
  %AcgAvfsGb = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 137
  %202 = ptrtoint ptr %AcgAvfsGb to i32
  call void @__asan_store4_noabort(i32 %202)
  store i32 %201, ptr %AcgAvfsGb, align 4
  %ulAcgGbFuseTableM2 = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 39
  %203 = ptrtoint ptr %ulAcgGbFuseTableM2 to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %ulAcgGbFuseTableM2, align 4
  %m2210 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 137, i32 1
  %205 = ptrtoint ptr %m2210 to i32
  call void @__asan_store4_noabort(i32 %205)
  store i32 %204, ptr %m2210, align 4
  %ulAcgGbFuseTableB = getelementptr inbounds %struct.pp_atomfwctrl_avfs_parameters, ptr %avfs_params, i32 0, i32 40
  %206 = ptrtoint ptr %ulAcgGbFuseTableB to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load i32, ptr %ulAcgGbFuseTableB, align 4
  %b212 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 137, i32 2
  %208 = ptrtoint ptr %b212 to i32
  call void @__asan_store4_noabort(i32 %208)
  store i32 %207, ptr %b212, align 4
  %m1_shift214 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 137, i32 3
  %209 = ptrtoint ptr %m1_shift214 to i32
  call void @__asan_store1_noabort(i32 %209)
  store i8 24, ptr %m1_shift214, align 4
  %m2_shift216 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 137, i32 4
  %210 = ptrtoint ptr %m2_shift216 to i32
  call void @__asan_store1_noabort(i32 %210)
  store i8 12, ptr %m2_shift216, align 1
  %b_shift218 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 137, i32 5
  %211 = ptrtoint ptr %b_shift218 to i32
  call void @__asan_store1_noabort(i32 %211)
  store i8 0, ptr %b_shift218, align 2
  br label %if.end224

if.else219:                                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %212 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store1_noabort(i32 %212)
  store i8 0, ptr %arrayidx, align 4
  br label %if.end224

if.end224:                                        ; preds = %if.else219, %if.end187, %entry.if.end224_crit_edge
  call void @llvm.lifetime.end.p0(i64 160, ptr nonnull %avfs_params) #13
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_gpio_parameters(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  %gpio_params = alloca %struct.pp_atomfwctrl_gpio_parameters, align 8
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %gpio_params) #13
  %2 = ptrtoint ptr %gpio_params to i32
  call void @__asan_store8_noabort(i32 %2)
  store i64 0, ptr %gpio_params, align 8
  %call = call i32 @pp_atomfwctrl_get_gpio_information(ptr noundef %hwmgr, ptr noundef nonnull %gpio_params) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.then, label %entry.if.end23_crit_edge

entry.if.end23_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end23

if.then:                                          ; preds = %entry
  %platform_descriptor = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23
  %arrayidx.i = getelementptr %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 0, i32 2
  %3 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %arrayidx.i, align 4
  %and1.i = and i32 %4, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %cmp.i.not = icmp eq i32 %and1.i, 0
  br i1 %cmp.i.not, label %if.then.if.else_crit_edge, label %land.lhs.true

if.then.if.else_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true:                                    ; preds = %if.then
  %regulator_hot_gpio_support = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2, i32 26
  %5 = ptrtoint ptr %regulator_hot_gpio_support to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %regulator_hot_gpio_support, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool3.not = icmp eq i8 %6, 0
  br i1 %tobool3.not, label %land.lhs.true.if.else_crit_edge, label %if.then4

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

if.then4:                                         ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  %ucVR0HotGpio = getelementptr inbounds %struct.pp_atomfwctrl_gpio_parameters, ptr %gpio_params, i32 0, i32 2
  %7 = ptrtoint ptr %ucVR0HotGpio to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %ucVR0HotGpio, align 2
  %VR0HotGpio = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 104
  %9 = ptrtoint ptr %VR0HotGpio to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 %8, ptr %VR0HotGpio, align 2
  %ucVR0HotPolarity = getelementptr inbounds %struct.pp_atomfwctrl_gpio_parameters, ptr %gpio_params, i32 0, i32 3
  %10 = ptrtoint ptr %ucVR0HotPolarity to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %ucVR0HotPolarity, align 1
  %VR0HotPolarity = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 105
  %12 = ptrtoint ptr %VR0HotPolarity to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 %11, ptr %VR0HotPolarity, align 1
  %ucVR1HotGpio = getelementptr inbounds %struct.pp_atomfwctrl_gpio_parameters, ptr %gpio_params, i32 0, i32 4
  %13 = ptrtoint ptr %ucVR1HotGpio to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %ucVR1HotGpio, align 4
  %VR1HotGpio = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 106
  %15 = ptrtoint ptr %VR1HotGpio to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 %14, ptr %VR1HotGpio, align 4
  %ucVR1HotPolarity = getelementptr inbounds %struct.pp_atomfwctrl_gpio_parameters, ptr %gpio_params, i32 0, i32 5
  %16 = ptrtoint ptr %ucVR1HotPolarity to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %ucVR1HotPolarity, align 1
  %VR1HotPolarity = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 107
  %18 = ptrtoint ptr %VR1HotPolarity to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 %17, ptr %VR1HotPolarity, align 1
  br label %if.end

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %if.then.if.else_crit_edge
  %VR0HotGpio5 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 104
  %19 = ptrtoint ptr %VR0HotGpio5 to i32
  call void @__asan_storeN_noabort(i32 %19, i32 4)
  store i32 0, ptr %VR0HotGpio5, align 2
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then4
  %20 = ptrtoint ptr %platform_descriptor to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %platform_descriptor, align 4
  %and1.i41 = and i32 %21, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i41)
  %cmp.i42.not = icmp eq i32 %and1.i41, 0
  br i1 %cmp.i42.not, label %if.end.if.else19_crit_edge, label %land.lhs.true14

if.end.if.else19_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else19

land.lhs.true14:                                  ; preds = %if.end
  %registry_data15 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 2
  %22 = ptrtoint ptr %registry_data15 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %registry_data15, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool17.not = icmp eq i8 %23, 0
  br i1 %tobool17.not, label %land.lhs.true14.if.else19_crit_edge, label %if.then18

land.lhs.true14.if.else19_crit_edge:              ; preds = %land.lhs.true14
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else19

if.then18:                                        ; preds = %land.lhs.true14
  call void @__sanitizer_cov_trace_pc() #15
  %24 = ptrtoint ptr %gpio_params to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %gpio_params, align 8
  %AcDcGpio = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 102
  %26 = ptrtoint ptr %AcDcGpio to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 %25, ptr %AcDcGpio, align 4
  %ucAcDcPolarity = getelementptr inbounds %struct.pp_atomfwctrl_gpio_parameters, ptr %gpio_params, i32 0, i32 1
  %27 = ptrtoint ptr %ucAcDcPolarity to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %ucAcDcPolarity, align 1
  br label %if.end23.sink.split

if.else19:                                        ; preds = %land.lhs.true14.if.else19_crit_edge, %if.end.if.else19_crit_edge
  %AcDcGpio20 = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 102
  %29 = ptrtoint ptr %AcDcGpio20 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 0, ptr %AcDcGpio20, align 4
  br label %if.end23.sink.split

if.end23.sink.split:                              ; preds = %if.else19, %if.then18
  %.sink = phi i8 [ %28, %if.then18 ], [ 0, %if.else19 ]
  %AcDcPolarity = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 49, i32 14, i32 103
  %30 = ptrtoint ptr %AcDcPolarity to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 %.sink, ptr %AcDcPolarity, align 1
  br label %if.end23

if.end23:                                         ; preds = %if.end23.sink.split, %entry.if.end23_crit_edge
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %gpio_params) #13
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_populate_and_upload_avfs_fuse_override(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  %top32 = alloca i32, align 4
  %bottom32 = alloca i32, align 4
  %fuse = alloca %struct.phm_fuses_default, align 8
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %top32) #13
  %0 = ptrtoint ptr %top32 to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %top32, align 4, !annotation !962
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %bottom32) #13
  %1 = ptrtoint ptr %bottom32 to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %bottom32, align 4, !annotation !962
  call void @llvm.lifetime.start.p0(i64 48, ptr nonnull %fuse) #13
  %2 = call ptr @memset(ptr %fuse, i32 255, i32 48)
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %3 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %backend, align 4
  %call = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 88, ptr noundef nonnull %top32) #13
  %call1 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 89, ptr noundef nonnull %bottom32) #13
  %5 = ptrtoint ptr %bottom32 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %bottom32, align 4
  %conv = zext i32 %6 to i64
  %shl = shl nuw i64 %conv, 32
  %7 = ptrtoint ptr %top32 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %top32, align 4
  %conv2 = zext i32 %8 to i64
  %or = or i64 %shl, %conv2
  %call3 = call i32 @pp_override_get_default_fuse_value(i64 noundef %or, ptr noundef nonnull %fuse) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3)
  %cmp = icmp eq i32 %call3, 0
  br i1 %cmp, label %if.then, label %entry.if.end24_crit_edge

entry.if.end24_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end24

if.then:                                          ; preds = %entry
  %avfs_fuse_override_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17
  %VFT0_b = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 9
  %9 = ptrtoint ptr %VFT0_b to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %VFT0_b, align 8
  %VFT0_b5 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 5
  %11 = ptrtoint ptr %VFT0_b5 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %10, ptr %VFT0_b5, align 4
  %VFT0_m1 = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 7
  %12 = ptrtoint ptr %VFT0_m1 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %VFT0_m1, align 8
  %VFT0_m16 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 3
  %14 = ptrtoint ptr %VFT0_m16 to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %VFT0_m16, align 4
  %VFT0_m2 = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 8
  %15 = ptrtoint ptr %VFT0_m2 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %VFT0_m2, align 4
  %VFT0_m27 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 4
  %17 = ptrtoint ptr %VFT0_m27 to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %16, ptr %VFT0_m27, align 4
  %VFT1_b = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 6
  %18 = ptrtoint ptr %VFT1_b to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %VFT1_b, align 4
  %VFT1_b8 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 8
  %20 = ptrtoint ptr %VFT1_b8 to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %VFT1_b8, align 4
  %VFT1_m1 = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 4
  %21 = ptrtoint ptr %VFT1_m1 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %VFT1_m1, align 4
  %VFT1_m19 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 6
  %23 = ptrtoint ptr %VFT1_m19 to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %VFT1_m19, align 4
  %VFT1_m2 = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 5
  %24 = ptrtoint ptr %VFT1_m2 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %VFT1_m2, align 8
  %VFT1_m210 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 7
  %26 = ptrtoint ptr %VFT1_m210 to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %25, ptr %VFT1_m210, align 4
  %VFT2_b = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 3
  %27 = ptrtoint ptr %VFT2_b to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %VFT2_b, align 8
  %VFT2_b11 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 11
  %29 = ptrtoint ptr %VFT2_b11 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %28, ptr %VFT2_b11, align 4
  %VFT2_m1 = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 1
  %30 = ptrtoint ptr %VFT2_m1 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %VFT2_m1, align 8
  %VFT2_m112 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 9
  %32 = ptrtoint ptr %VFT2_m112 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %VFT2_m112, align 4
  %VFT2_m2 = getelementptr inbounds %struct.phm_fuses_default, ptr %fuse, i32 0, i32 2
  %33 = ptrtoint ptr %VFT2_m2 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %VFT2_m2, align 4
  %VFT2_m213 = getelementptr inbounds %struct.vega10_hwmgr, ptr %4, i32 0, i32 49, i32 17, i32 10
  %35 = ptrtoint ptr %VFT2_m213 to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %34, ptr %VFT2_m213, align 4
  %call14 = call i32 @smum_smc_table_manager(ptr noundef %hwmgr, ptr noundef %avfs_fuse_override_table, i16 noundef zeroext 4, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool.not = icmp eq i32 %call14, 0
  br i1 %tobool.not, label %if.then.if.end24_crit_edge, label %if.then15

if.then.if.end24_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end24

if.then15:                                        ; preds = %if.then
  %call16 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_and_upload_avfs_fuse_override._rs, ptr noundef nonnull @__func__.vega10_populate_and_upload_avfs_fuse_override) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %tobool17.not = icmp eq i32 %call16, 0
  br i1 %tobool17.not, label %if.then15.if.end24_crit_edge, label %do.end

if.then15.if.end24_crit_edge:                     ; preds = %if.then15
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end24

do.end:                                           ; preds = %if.then15
  call void @__sanitizer_cov_trace_pc() #15
  %call20 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.236) #16
  br label %if.end24

if.end24:                                         ; preds = %do.end, %if.then15.if.end24_crit_edge, %if.then.if.end24_crit_edge, %entry.if.end24_crit_edge
  call void @llvm.lifetime.end.p0(i64 48, ptr nonnull %fuse) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %bottom32) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %top32) #13
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smum_smc_table_manager(ptr noundef, ptr noundef, i16 noundef zeroext, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_acg_enable(ptr noundef %hwmgr) unnamed_addr #0 align 64 {
entry:
  %agc_btc_response = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %agc_btc_response) #13
  %2 = ptrtoint ptr %agc_btc_response to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %agc_btc_response, align 4, !annotation !962
  %arrayidx = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 28
  %3 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %arrayidx, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.not = icmp eq i8 %4, 0
  br i1 %tobool.not, label %entry.if.end35_crit_edge, label %if.then

entry.if.end35_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35

if.then:                                          ; preds = %entry
  %smu_feature_bitmap = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 0, i32 3
  %5 = ptrtoint ptr %smu_feature_bitmap to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %smu_feature_bitmap, align 4
  %call = tail call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %6) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp eq i32 %call, 0
  br i1 %cmp, label %if.then3, label %if.then.if.end_crit_edge

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

if.then3:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %enabled = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 0, i32 1
  %7 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 1, ptr %enabled, align 1
  br label %if.end

if.end:                                           ; preds = %if.then3, %if.then.if.end_crit_edge
  %call6 = tail call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 95, ptr noundef null) #13
  %call7 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext 92, ptr noundef nonnull %agc_btc_response) #13
  %8 = ptrtoint ptr %agc_btc_response to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %agc_btc_response, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %9)
  %cmp8 = icmp eq i32 %9, 1
  br i1 %cmp8, label %if.then9, label %do.end

if.then9:                                         ; preds = %if.end
  %acg_loop_state = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 51
  %10 = ptrtoint ptr %acg_loop_state to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %acg_loop_state, align 4
  %12 = zext i32 %11 to i64
  call void @__sanitizer_cov_trace_switch(i64 %12, ptr @__sancov_gen_cov_switch_values.502)
  switch i32 %11, label %if.then9.if.end18_crit_edge [
    i32 1, label %if.then9.if.end18.sink.split_crit_edge
    i32 2, label %if.then15
  ]

if.then9.if.end18.sink.split_crit_edge:           ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end18.sink.split

if.then9.if.end18_crit_edge:                      ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end18

if.then15:                                        ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end18.sink.split

if.end18.sink.split:                              ; preds = %if.then15, %if.then9.if.end18.sink.split_crit_edge
  %.sink = phi i16 [ 94, %if.then15 ], [ 93, %if.then9.if.end18.sink.split_crit_edge ]
  %call16 = call i32 @smum_send_msg_to_smc(ptr noundef %hwmgr, i16 noundef zeroext %.sink, ptr noundef null) #13
  br label %if.end18

if.end18:                                         ; preds = %if.end18.sink.split, %if.then9.if.end18_crit_edge
  %smu_feature_bitmap21 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 28, i32 3
  %13 = ptrtoint ptr %smu_feature_bitmap21 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %smu_feature_bitmap21, align 4
  %call22 = call i32 @vega10_enable_smc_features(ptr noundef %hwmgr, i1 noundef zeroext true, i32 noundef %14) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call22)
  %cmp23 = icmp eq i32 %call22, 0
  br i1 %cmp23, label %if.end18.if.end35.sink.split_crit_edge, label %if.end18.if.end35_crit_edge

if.end18.if.end35_crit_edge:                      ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35

if.end18.if.end35.sink.split_crit_edge:           ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end35.sink.split

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %call30 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.237) #16
  br label %if.end35.sink.split

if.end35.sink.split:                              ; preds = %do.end, %if.end18.if.end35.sink.split_crit_edge
  %.sink1 = phi i8 [ 0, %do.end ], [ 1, %if.end18.if.end35.sink.split_crit_edge ]
  %enabled33 = getelementptr %struct.vega10_hwmgr, ptr %1, i32 0, i32 48, i32 28, i32 1
  %15 = ptrtoint ptr %enabled33 to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 %.sink1, ptr %enabled33, align 1
  br label %if.end35

if.end35:                                         ; preds = %if.end35.sink.split, %if.end18.if.end35_crit_edge, %entry.if.end35_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %agc_btc_response) #13
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i8 @encode_pcie_lane_width(i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_atomfwctrl_get_avfs_information(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_get_voltage_dependency_table_ppt_v1(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_single_gfx_level(ptr noundef %hwmgr, i32 noundef %gfx_clock, ptr nocapture noundef writeonly %current_gfxclk_level, ptr nocapture noundef writeonly %acg_freq) unnamed_addr #0 align 64 {
entry:
  %dividers = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %0 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pptable, align 4
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %2 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backend, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers) #13
  %4 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers, i32 0, i32 1
  %5 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers, i32 0, i32 2
  %6 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers, i32 0, i32 3
  %7 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers, i32 0, i32 4
  %8 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers, i32 0, i32 5
  %overdriveLimit = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2
  %9 = call ptr @memset(ptr %dividers, i32 255, i32 28)
  %10 = ptrtoint ptr %overdriveLimit to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %overdriveLimit, align 4
  %od_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %12 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %od_enabled, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool.not = icmp eq i8 %13, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %odn_dpm_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %3, i32 0, i32 15
  br label %do.body

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %14 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %1, align 4
  br label %do.body

do.body:                                          ; preds = %if.else, %if.then
  %dep_on_sclk.0 = phi ptr [ %odn_dpm_table, %if.then ], [ %15, %if.else ]
  %tobool2.not = icmp eq ptr %dep_on_sclk.0, null
  br i1 %tobool2.not, label %if.then3, label %do.end11

if.then3:                                         ; preds = %do.body
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_gfx_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_gfx_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool4.not = icmp eq i32 %call, 0
  br i1 %tobool4.not, label %if.then3.cleanup_crit_edge, label %do.end

if.then3.cleanup_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #15
  %call7 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.204) #16
  br label %cleanup

do.end11:                                         ; preds = %do.body
  %need_update_dpm_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %3, i32 0, i32 17
  %16 = ptrtoint ptr %need_update_dpm_table to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %need_update_dpm_table, align 4
  %18 = and i8 %17, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool12.not = icmp eq i8 %18, 0
  br i1 %tobool12.not, label %for.cond.preheader, label %if.then13

for.cond.preheader:                               ; preds = %do.end11
  %19 = ptrtoint ptr %dep_on_sclk.0 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %dep_on_sclk.0, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %20)
  %cmp1682.not = icmp eq i32 %20, 0
  br i1 %cmp1682.not, label %for.cond.preheader.if.then26_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.if.then26_crit_edge:           ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then26

if.then13:                                        ; preds = %do.end11
  call void @__sanitizer_cov_trace_pc() #15
  %21 = tail call i32 @llvm.umin.i32(i32 %11, i32 %gfx_clock)
  br label %do.body40

for.cond:                                         ; preds = %for.body
  %inc = add nuw i32 %i.083, 1
  %exitcond.not = icmp eq i32 %inc, %20
  br i1 %exitcond.not, label %for.cond.if.then26_crit_edge, label %for.cond.for.body_crit_edge

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.cond.if.then26_crit_edge:                     ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then26

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.083 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_on_sclk.0, i32 0, i32 1, i32 %i.083
  %22 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %23, i32 %gfx_clock)
  %cmp18 = icmp eq i32 %23, %gfx_clock
  br i1 %cmp18, label %for.body.do.body40_crit_edge, label %for.cond

for.body.do.body40_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body40

if.then26:                                        ; preds = %for.cond.if.then26_crit_edge, %for.cond.preheader.if.then26_crit_edge
  %call27 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_gfx_level._rs.205, ptr noundef nonnull @__func__.vega10_populate_single_gfx_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call27)
  %tobool28.not = icmp eq i32 %call27, 0
  br i1 %tobool28.not, label %if.then26.cleanup_crit_edge, label %do.end32

if.then26.cleanup_crit_edge:                      ; preds = %if.then26
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end32:                                         ; preds = %if.then26
  call void @__sanitizer_cov_trace_pc() #15
  %call34 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.208) #16
  br label %cleanup

do.body40:                                        ; preds = %for.body.do.body40_crit_edge, %if.then13
  %gfx_clock.addr.0 = phi i32 [ %21, %if.then13 ], [ %gfx_clock, %for.body.do.body40_crit_edge ]
  %call41 = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 1, i32 noundef %gfx_clock.addr.0, ptr noundef nonnull %dividers) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call41)
  %tobool42.not = icmp eq i32 %call41, 0
  br i1 %tobool42.not, label %do.end55, label %if.then43

if.then43:                                        ; preds = %do.body40
  %call44 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_gfx_level._rs.209, ptr noundef nonnull @__func__.vega10_populate_single_gfx_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call44)
  %tobool45.not = icmp eq i32 %call44, 0
  br i1 %tobool45.not, label %if.then43.cleanup_crit_edge, label %do.end49

if.then43.cleanup_crit_edge:                      ; preds = %if.then43
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end49:                                         ; preds = %if.then43
  call void @__sanitizer_cov_trace_pc() #15
  %call51 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.212) #16
  br label %cleanup

do.end55:                                         ; preds = %do.body40
  call void @__sanitizer_cov_trace_pc() #15
  %24 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %5, align 4
  %26 = call i32 @llvm.bswap.i32(i32 %25)
  %27 = ptrtoint ptr %current_gfxclk_level to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %26, ptr %current_gfxclk_level, align 4
  %28 = ptrtoint ptr %8 to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %8, align 2
  %SsOn = getelementptr inbounds %struct.PllSetting_t, ptr %current_gfxclk_level, i32 0, i32 3
  %30 = ptrtoint ptr %SsOn to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 %29, ptr %SsOn, align 2
  %31 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %6, align 4
  %33 = call i32 @llvm.bswap.i32(i32 %32)
  %SsFbMult = getelementptr inbounds %struct.PllSetting_t, ptr %current_gfxclk_level, i32 0, i32 1
  %34 = ptrtoint ptr %SsFbMult to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %33, ptr %SsFbMult, align 4
  %35 = ptrtoint ptr %7 to i32
  call void @__asan_load2_noabort(i32 %35)
  %36 = load i16, ptr %7, align 4
  %37 = call i16 @llvm.bswap.i16(i16 %36)
  %SsSlewFrac = getelementptr inbounds %struct.PllSetting_t, ptr %current_gfxclk_level, i32 0, i32 2
  %38 = ptrtoint ptr %SsSlewFrac to i32
  call void @__asan_store2_noabort(i32 %38)
  store i16 %37, ptr %SsSlewFrac, align 4
  %39 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %4, align 4
  %conv56 = trunc i32 %40 to i8
  %Did = getelementptr inbounds %struct.PllSetting_t, ptr %current_gfxclk_level, i32 0, i32 4
  %41 = ptrtoint ptr %Did to i32
  call void @__asan_store1_noabort(i32 %41)
  store i8 %conv56, ptr %Did, align 1
  %div = udiv i32 %gfx_clock.addr.0, 100
  %42 = ptrtoint ptr %acg_freq to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %div, ptr %acg_freq, align 4
  br label %cleanup

cleanup:                                          ; preds = %do.end55, %do.end49, %if.then43.cleanup_crit_edge, %do.end32, %if.then26.cleanup_crit_edge, %do.end, %if.then3.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %do.end55 ], [ -22, %do.end ], [ -22, %if.then3.cleanup_crit_edge ], [ -22, %do.end32 ], [ -22, %if.then26.cleanup_crit_edge ], [ -22, %do.end49 ], [ -22, %if.then43.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers) #13
  ret i32 %retval.0
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i16 @llvm.bswap.i16(i16) #10

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_single_soc_level(ptr noundef %hwmgr, i32 noundef %soc_clock, ptr nocapture noundef writeonly %current_soc_did, ptr nocapture noundef writeonly %current_vol_index) unnamed_addr #0 align 64 {
entry:
  %dividers = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers) #13
  %4 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers, i32 0, i32 1
  %od_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %5 = call ptr @memset(ptr %dividers, i32 255, i32 28)
  %6 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %od_enabled, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.not = icmp eq i8 %7, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %vdd_dep_on_socclk = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 2
  %entries = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 2, i32 1
  %8 = ptrtoint ptr %vdd_dep_on_socclk to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %vdd_dep_on_socclk, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp69.not = icmp eq i32 %9, 0
  br i1 %cmp69.not, label %if.then.do.body_crit_edge, label %if.then.for.body_crit_edge

if.then.for.body_crit_edge:                       ; preds = %if.then
  br label %for.body

if.then.do.body_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.then.for.body_crit_edge
  %i.070 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %if.then.for.body_crit_edge ]
  %arrayidx = getelementptr [0 x %struct.phm_ppt_v1_clock_voltage_dependency_record], ptr %entries, i32 0, i32 %i.070
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %soc_clock)
  %cmp1.not = icmp ult i32 %11, %soc_clock
  br i1 %cmp1.not, label %for.inc, label %for.body.do.body_crit_edge

for.body.do.body_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.070, 1
  %exitcond.not = icmp eq i32 %inc, %9
  br i1 %exitcond.not, label %for.inc.do.body_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.inc.do.body_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body

if.else:                                          ; preds = %entry
  %vdd_dep_on_socclk3 = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 2
  %12 = ptrtoint ptr %vdd_dep_on_socclk3 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %vdd_dep_on_socclk3, align 4
  %14 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %13, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp672.not = icmp eq i32 %15, 0
  br i1 %cmp672.not, label %if.else.do.body_crit_edge, label %if.else.for.body7_crit_edge

if.else.for.body7_crit_edge:                      ; preds = %if.else
  br label %for.body7

if.else.do.body_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body

for.body7:                                        ; preds = %for.inc14.for.body7_crit_edge, %if.else.for.body7_crit_edge
  %i.173 = phi i32 [ %inc15, %for.inc14.for.body7_crit_edge ], [ 0, %if.else.for.body7_crit_edge ]
  %arrayidx9 = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %13, i32 0, i32 1, i32 %i.173
  %16 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx9, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %17, i32 %soc_clock)
  %cmp11 = icmp eq i32 %17, %soc_clock
  br i1 %cmp11, label %for.body7.do.body_crit_edge, label %for.inc14

for.body7.do.body_crit_edge:                      ; preds = %for.body7
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body

for.inc14:                                        ; preds = %for.body7
  %inc15 = add nuw i32 %i.173, 1
  %exitcond78.not = icmp eq i32 %inc15, %15
  br i1 %exitcond78.not, label %for.inc14.do.body_crit_edge, label %for.inc14.for.body7_crit_edge

for.inc14.for.body7_crit_edge:                    ; preds = %for.inc14
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body7

for.inc14.do.body_crit_edge:                      ; preds = %for.inc14
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body

do.body:                                          ; preds = %for.inc14.do.body_crit_edge, %for.body7.do.body_crit_edge, %if.else.do.body_crit_edge, %for.inc.do.body_crit_edge, %for.body.do.body_crit_edge, %if.then.do.body_crit_edge
  %dep_on_soc.0 = phi ptr [ %13, %if.else.do.body_crit_edge ], [ %vdd_dep_on_socclk, %if.then.do.body_crit_edge ], [ %13, %for.body7.do.body_crit_edge ], [ %13, %for.inc14.do.body_crit_edge ], [ %vdd_dep_on_socclk, %for.body.do.body_crit_edge ], [ %vdd_dep_on_socclk, %for.inc.do.body_crit_edge ]
  %i.2 = phi i32 [ 0, %if.else.do.body_crit_edge ], [ 0, %if.then.do.body_crit_edge ], [ %15, %for.inc14.do.body_crit_edge ], [ %i.173, %for.body7.do.body_crit_edge ], [ %9, %for.inc.do.body_crit_edge ], [ %i.070, %for.body.do.body_crit_edge ]
  %18 = ptrtoint ptr %dep_on_soc.0 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %dep_on_soc.0, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %i.2)
  %cmp19 = icmp ugt i32 %19, %i.2
  br i1 %cmp19, label %do.body29, label %if.then20

if.then20:                                        ; preds = %do.body
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_soc_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_soc_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool21.not = icmp eq i32 %call, 0
  br i1 %tobool21.not, label %if.then20.cleanup_crit_edge, label %do.end

if.then20.cleanup_crit_edge:                      ; preds = %if.then20
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then20
  call void @__sanitizer_cov_trace_pc() #15
  %call24 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.213) #16
  br label %cleanup

do.body29:                                        ; preds = %do.body
  %call30 = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 0, i32 noundef %soc_clock, ptr noundef nonnull %dividers) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %do.end44, label %if.then32

if.then32:                                        ; preds = %do.body29
  %call33 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_soc_level._rs.214, ptr noundef nonnull @__func__.vega10_populate_single_soc_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33)
  %tobool34.not = icmp eq i32 %call33, 0
  br i1 %tobool34.not, label %if.then32.cleanup_crit_edge, label %do.end38

if.then32.cleanup_crit_edge:                      ; preds = %if.then32
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end38:                                         ; preds = %if.then32
  call void @__sanitizer_cov_trace_pc() #15
  %call40 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.217) #16
  br label %cleanup

do.end44:                                         ; preds = %do.body29
  call void @__sanitizer_cov_trace_pc() #15
  %20 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %4, align 4
  %conv = trunc i32 %21 to i8
  %22 = ptrtoint ptr %current_soc_did to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 %conv, ptr %current_soc_did, align 1
  %vddInd = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_on_soc.0, i32 0, i32 1, i32 %i.2, i32 1
  %23 = ptrtoint ptr %vddInd to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %vddInd, align 4
  %25 = ptrtoint ptr %current_vol_index to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 %24, ptr %current_vol_index, align 1
  br label %cleanup

cleanup:                                          ; preds = %do.end44, %do.end38, %if.then32.cleanup_crit_edge, %do.end, %if.then20.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %do.end44 ], [ -22, %do.end ], [ -22, %if.then20.cleanup_crit_edge ], [ -22, %do.end38 ], [ -22, %if.then32.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers) #13
  ret i32 %retval.0
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #10

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @vega10_populate_single_memory_level(ptr noundef %hwmgr, i32 noundef %mem_clock, ptr nocapture noundef writeonly %current_mem_vid, ptr nocapture noundef writeonly %current_memclk_level, ptr nocapture noundef writeonly %current_mem_soc_vind) unnamed_addr #0 align 64 {
entry:
  %dividers = alloca %struct.pp_atomfwctrl_clock_dividers_soc15, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %pptable = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 22
  %2 = ptrtoint ptr %pptable to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pptable, align 4
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %dividers) #13
  %4 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers, i32 0, i32 1
  %5 = getelementptr inbounds %struct.pp_atomfwctrl_clock_dividers_soc15, ptr %dividers, i32 0, i32 2
  %memoryClock = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 2, i32 1
  %6 = call ptr @memset(ptr %dividers, i32 255, i32 28)
  %7 = ptrtoint ptr %memoryClock to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %memoryClock, align 4
  %od_enabled = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 53
  %9 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %od_enabled, align 4, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.not = icmp eq i8 %10, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_mclk = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 15, i32 1
  br label %do.body

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %vdd_dep_on_mclk1 = getelementptr inbounds %struct.phm_ppt_v2_information, ptr %3, i32 0, i32 1
  %11 = ptrtoint ptr %vdd_dep_on_mclk1 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %vdd_dep_on_mclk1, align 4
  br label %do.body

do.body:                                          ; preds = %if.else, %if.then
  %dep_on_mclk.0 = phi ptr [ %vdd_dep_on_mclk, %if.then ], [ %12, %if.else ]
  %tobool2.not = icmp eq ptr %dep_on_mclk.0, null
  br i1 %tobool2.not, label %if.then3, label %do.end11

if.then3:                                         ; preds = %do.body
  %call = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_memory_level._rs, ptr noundef nonnull @__func__.vega10_populate_single_memory_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool4.not = icmp eq i32 %call, 0
  br i1 %tobool4.not, label %if.then3.cleanup_crit_edge, label %do.end

if.then3.cleanup_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #15
  %call7 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.218) #16
  br label %cleanup

do.end11:                                         ; preds = %do.body
  %need_update_dpm_table = getelementptr inbounds %struct.vega10_hwmgr, ptr %1, i32 0, i32 17
  %13 = ptrtoint ptr %need_update_dpm_table to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %need_update_dpm_table, align 4
  %15 = and i8 %14, 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool12.not = icmp eq i8 %15, 0
  br i1 %tobool12.not, label %for.cond.preheader, label %if.then13

for.cond.preheader:                               ; preds = %do.end11
  %16 = ptrtoint ptr %dep_on_mclk.0 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %dep_on_mclk.0, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %cmp16107.not = icmp eq i32 %17, 0
  br i1 %cmp16107.not, label %for.cond.preheader.if.then26_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.if.then26_crit_edge:           ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then26

if.then13:                                        ; preds = %do.end11
  call void @__sanitizer_cov_trace_pc() #15
  %18 = tail call i32 @llvm.umin.i32(i32 %8, i32 %mem_clock)
  br label %do.body40

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.0108 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_on_mclk.0, i32 0, i32 1, i32 %i.0108
  %19 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %20, i32 %mem_clock)
  %cmp18 = icmp eq i32 %20, %mem_clock
  br i1 %cmp18, label %for.body.do.body40_crit_edge, label %for.inc

for.body.do.body40_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body40

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.0108, 1
  %exitcond.not = icmp eq i32 %inc, %17
  br i1 %exitcond.not, label %for.inc.if.then26_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.inc.if.then26_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then26

if.then26:                                        ; preds = %for.inc.if.then26_crit_edge, %for.cond.preheader.if.then26_crit_edge
  %call27 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_memory_level._rs.219, ptr noundef nonnull @__func__.vega10_populate_single_memory_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call27)
  %tobool28.not = icmp eq i32 %call27, 0
  br i1 %tobool28.not, label %if.then26.cleanup_crit_edge, label %do.end32

if.then26.cleanup_crit_edge:                      ; preds = %if.then26
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end32:                                         ; preds = %if.then26
  call void @__sanitizer_cov_trace_pc() #15
  %call34 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.222) #16
  br label %cleanup

do.body40:                                        ; preds = %for.body.do.body40_crit_edge, %if.then13
  %i.1 = phi i32 [ 0, %if.then13 ], [ %i.0108, %for.body.do.body40_crit_edge ]
  %mem_clock.addr.0 = phi i32 [ %18, %if.then13 ], [ %mem_clock, %for.body.do.body40_crit_edge ]
  %call41 = call i32 @pp_atomfwctrl_get_gpu_pll_dividers_vega10(ptr noundef %hwmgr, i32 noundef 2, i32 noundef %mem_clock.addr.0, ptr noundef nonnull %dividers) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call41)
  %tobool42.not = icmp eq i32 %call41, 0
  br i1 %tobool42.not, label %do.end55, label %if.then43

if.then43:                                        ; preds = %do.body40
  %call44 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_memory_level._rs.223, ptr noundef nonnull @__func__.vega10_populate_single_memory_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call44)
  %tobool45.not = icmp eq i32 %call44, 0
  br i1 %tobool45.not, label %if.then43.cleanup_crit_edge, label %do.end49

if.then43.cleanup_crit_edge:                      ; preds = %if.then43
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end49:                                         ; preds = %if.then43
  call void @__sanitizer_cov_trace_pc() #15
  %call51 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.226) #16
  br label %cleanup

do.end55:                                         ; preds = %do.body40
  %mvdd = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_on_mclk.0, i32 0, i32 1, i32 %i.1, i32 8
  %21 = ptrtoint ptr %mvdd to i32
  call void @__asan_load2_noabort(i32 %21)
  %22 = load i16, ptr %mvdd, align 4
  %call58 = call zeroext i8 @convert_to_vid(i16 noundef zeroext %22) #13
  %23 = ptrtoint ptr %current_mem_vid to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 %call58, ptr %current_mem_vid, align 1
  %vddInd = getelementptr %struct.phm_ppt_v1_clock_voltage_dependency_table, ptr %dep_on_mclk.0, i32 0, i32 1, i32 %i.1, i32 1
  %24 = ptrtoint ptr %vddInd to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %vddInd, align 4
  %26 = ptrtoint ptr %current_mem_soc_vind to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 %25, ptr %current_mem_soc_vind, align 1
  %27 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %5, align 4
  %29 = call i32 @llvm.bswap.i32(i32 %28)
  %30 = ptrtoint ptr %current_memclk_level to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %29, ptr %current_memclk_level, align 4
  %31 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %4, align 4
  %conv61 = trunc i32 %32 to i8
  %Did = getelementptr inbounds %struct.PllSetting_t, ptr %current_memclk_level, i32 0, i32 4
  %33 = ptrtoint ptr %Did to i32
  call void @__asan_store1_noabort(i32 %33)
  store i8 %conv61, ptr %Did, align 1
  %conv64 = and i32 %32, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %conv64)
  %cmp65.not = icmp eq i32 %conv64, 0
  br i1 %cmp65.not, label %if.then67, label %do.end55.cleanup_crit_edge

do.end55.cleanup_crit_edge:                       ; preds = %do.end55
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then67:                                        ; preds = %do.end55
  %call68 = call i32 @___ratelimit(ptr noundef nonnull @vega10_populate_single_memory_level._rs.227, ptr noundef nonnull @__func__.vega10_populate_single_memory_level) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call68)
  %tobool69.not = icmp eq i32 %call68, 0
  br i1 %tobool69.not, label %if.then67.cleanup_crit_edge, label %do.end73

if.then67.cleanup_crit_edge:                      ; preds = %if.then67
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end73:                                         ; preds = %if.then67
  call void @__sanitizer_cov_trace_pc() #15
  %call75 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.230) #16
  br label %cleanup

cleanup:                                          ; preds = %do.end73, %if.then67.cleanup_crit_edge, %do.end55.cleanup_crit_edge, %do.end49, %if.then43.cleanup_crit_edge, %do.end32, %if.then26.cleanup_crit_edge, %do.end, %if.then3.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %do.end ], [ -22, %if.then3.cleanup_crit_edge ], [ -22, %do.end32 ], [ -22, %if.then26.cleanup_crit_edge ], [ -1, %do.end49 ], [ -1, %if.then43.cleanup_crit_edge ], [ -22, %do.end73 ], [ -22, %if.then67.cleanup_crit_edge ], [ 0, %do.end55.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %dividers) #13
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i8 @convert_to_vid(i16 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_atomfwctrl_get_gpio_information(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pp_override_get_default_fuse_value(i64 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_disable_power_containment(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_disable_didt_config(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_get_powerplay_table_entry(ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vega10_get_pp_table_entry_callback_func(ptr nocapture noundef readonly %hwmgr, ptr nocapture noundef readonly %state, ptr nocapture noundef %power_state, ptr noundef %pp_table, i32 noundef %classification_flag) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 11
  %0 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %1)
  %cmp.i = icmp eq i32 %1, 538116871
  br i1 %cmp.i, label %entry.cast_phw_vega10_power_state.exit_crit_edge, label %if.then.i

entry.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %entry
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_phw_vega10_power_state.exit

cast_phw_vega10_power_state.exit:                 ; preds = %do.end.i, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, %entry.cast_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge ], [ %hardware, %entry.cast_phw_vega10_power_state.exit_crit_edge ]
  %2 = ptrtoint ptr %pp_table to i32
  %usSocclkDependencyTableOffset = getelementptr inbounds %struct._ATOM_Vega10_POWERPLAYTABLE, ptr %pp_table, i32 0, i32 25
  %3 = ptrtoint ptr %usSocclkDependencyTableOffset to i32
  call void @__asan_loadN_noabort(i32 %3, i32 2)
  %4 = load i16, ptr %usSocclkDependencyTableOffset, align 1
  %5 = tail call i16 @llvm.bswap.i16(i16 %4)
  %conv = zext i16 %5 to i32
  %add = add i32 %conv, %2
  %6 = inttoptr i32 %add to ptr
  %usGfxclkDependencyTableOffset = getelementptr inbounds %struct._ATOM_Vega10_POWERPLAYTABLE, ptr %pp_table, i32 0, i32 27
  %7 = ptrtoint ptr %usGfxclkDependencyTableOffset to i32
  call void @__asan_loadN_noabort(i32 %7, i32 2)
  %8 = load i16, ptr %usGfxclkDependencyTableOffset, align 1
  %9 = tail call i16 @llvm.bswap.i16(i16 %8)
  %conv1 = zext i16 %9 to i32
  %add2 = add i32 %conv1, %2
  %10 = inttoptr i32 %add2 to ptr
  %usMclkDependencyTableOffset = getelementptr inbounds %struct._ATOM_Vega10_POWERPLAYTABLE, ptr %pp_table, i32 0, i32 26
  %11 = ptrtoint ptr %usMclkDependencyTableOffset to i32
  call void @__asan_loadN_noabort(i32 %11, i32 2)
  %12 = load i16, ptr %usMclkDependencyTableOffset, align 1
  %13 = tail call i16 @llvm.bswap.i16(i16 %12)
  %conv3 = zext i16 %13 to i32
  %add4 = add i32 %conv3, %2
  %14 = inttoptr i32 %add4 to ptr
  %usClassification = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 6
  %15 = ptrtoint ptr %usClassification to i32
  call void @__asan_loadN_noabort(i32 %15, i32 2)
  %16 = load i16, ptr %usClassification, align 1
  %17 = lshr i16 %16, 8
  %18 = and i16 %17, 7
  %and = zext i16 %18 to i32
  %classification = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 3
  %19 = ptrtoint ptr %classification to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %and, ptr %classification, align 4
  %flags = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 3, i32 1
  %20 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %classification_flag, ptr %flags, align 4
  %temporary_state = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 3, i32 3
  %21 = ptrtoint ptr %temporary_state to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 0, ptr %temporary_state, align 4
  %to_be_deleted = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 3, i32 4
  %22 = ptrtoint ptr %to_be_deleted to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 0, ptr %to_be_deleted, align 1
  %ulCapsAndSettings = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 7
  %23 = ptrtoint ptr %ulCapsAndSettings to i32
  call void @__asan_loadN_noabort(i32 %23, i32 4)
  %24 = load i32, ptr %ulCapsAndSettings, align 1
  %disallowOnDC = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 4, i32 1
  %25 = lshr i32 %24, 22
  %26 = trunc i32 %25 to i8
  %27 = and i8 %26, 1
  %28 = ptrtoint ptr %disallowOnDC to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 %27, ptr %disallowOnDC, align 1
  %display = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 6
  %29 = ptrtoint ptr %display to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 0, ptr %display, align 4
  %limitRefreshrate = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 6, i32 1
  %30 = ptrtoint ptr %limitRefreshrate to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 0, ptr %limitRefreshrate, align 1
  %31 = load i32, ptr %ulCapsAndSettings, align 1
  %enableVariBright = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 6, i32 5
  %32 = lshr i32 %31, 23
  %33 = trunc i32 %32 to i8
  %34 = and i8 %33, 1
  %35 = ptrtoint ptr %enableVariBright to i32
  call void @__asan_store1_noabort(i32 %35)
  store i8 %34, ptr %enableVariBright, align 4
  %supportedPowerLevels = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 4, i32 2
  %36 = ptrtoint ptr %supportedPowerLevels to i32
  call void @__asan_store1_noabort(i32 %36)
  store i8 0, ptr %supportedPowerLevels, align 2
  %uvd_clocks = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 10
  %37 = ptrtoint ptr %uvd_clocks to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 0, ptr %uvd_clocks, align 4
  %DCLK = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 10, i32 1
  %38 = ptrtoint ptr %DCLK to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 0, ptr %DCLK, align 4
  %temperatures = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 8
  %39 = ptrtoint ptr %temperatures to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 0, ptr %temperatures, align 4
  %max = getelementptr inbounds %struct.pp_power_state, ptr %power_state, i32 0, i32 8, i32 1
  %40 = ptrtoint ptr %max to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 0, ptr %max, align 4
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %41 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %41)
  %42 = load i16, ptr %performance_level_count, align 4
  %inc = add i16 %42, 1
  store i16 %inc, ptr %performance_level_count, align 4
  %idxprom = zext i16 %42 to i32
  %arrayidx = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %idxprom
  call void @__sanitizer_cov_trace_const_cmp2(i16 8, i16 %inc)
  %cmp23 = icmp ult i16 %inc, 8
  br i1 %cmp23, label %do.body32, label %if.then

if.then:                                          ; preds = %cast_phw_vega10_power_state.exit
  %call25 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_get_pp_table_entry_callback_func._rs, ptr noundef nonnull @__func__.vega10_get_pp_table_entry_callback_func) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25)
  %tobool.not = icmp eq i32 %call25, 0
  br i1 %tobool.not, label %if.then.cleanup_crit_edge, label %do.end

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %call28 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.315) #16
  br label %cleanup

do.body32:                                        ; preds = %cast_phw_vega10_power_state.exit
  %conv22 = zext i16 %inc to i32
  %hardwareActivityPerformanceLevels = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 23, i32 4
  %43 = ptrtoint ptr %hardwareActivityPerformanceLevels to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %hardwareActivityPerformanceLevels, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %44, i32 %conv22)
  %cmp35.not = icmp ult i32 %44, %conv22
  br i1 %cmp35.not, label %if.then37, label %do.end49

if.then37:                                        ; preds = %do.body32
  %call38 = tail call i32 @___ratelimit(ptr noundef nonnull @vega10_get_pp_table_entry_callback_func._rs.316, ptr noundef nonnull @__func__.vega10_get_pp_table_entry_callback_func) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call38)
  %tobool39.not = icmp eq i32 %call38, 0
  br i1 %tobool39.not, label %if.then37.cleanup_crit_edge, label %do.end43

if.then37.cleanup_crit_edge:                      ; preds = %if.then37
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end43:                                         ; preds = %if.then37
  call void @__sanitizer_cov_trace_pc() #15
  %call45 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.319) #16
  br label %cleanup

do.end49:                                         ; preds = %do.body32
  %ucSocClockIndexLow = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 1
  %45 = ptrtoint ptr %ucSocClockIndexLow to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %ucSocClockIndexLow, align 1
  %idxprom50 = zext i8 %46 to i32
  %arrayidx51 = getelementptr %struct._ATOM_Vega10_SOCCLK_Dependency_Table, ptr %6, i32 0, i32 2, i32 %idxprom50
  %47 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_loadN_noabort(i32 %47, i32 4)
  %48 = load i32, ptr %arrayidx51, align 1
  %49 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %48, ptr %arrayidx, align 4
  %entries52 = getelementptr inbounds %struct._ATOM_Vega10_GFXCLK_Dependency_Table, ptr %10, i32 0, i32 2
  %ucGfxClockIndexLow = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 3
  %50 = ptrtoint ptr %ucGfxClockIndexLow to i32
  call void @__asan_load1_noabort(i32 %50)
  %51 = load i8, ptr %ucGfxClockIndexLow, align 1
  %idxprom53 = zext i8 %51 to i32
  %arrayidx54 = getelementptr %struct._ATOM_Vega10_GFXCLK_Dependency_Table, ptr %10, i32 0, i32 2, i32 %idxprom53
  %52 = ptrtoint ptr %arrayidx54 to i32
  call void @__asan_loadN_noabort(i32 %52, i32 4)
  %53 = load i32, ptr %arrayidx54, align 1
  %gfx_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %idxprom, i32 1
  %54 = ptrtoint ptr %gfx_clock to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %53, ptr %gfx_clock, align 4
  %ucMemClockIndexLow = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 5
  %55 = ptrtoint ptr %ucMemClockIndexLow to i32
  call void @__asan_load1_noabort(i32 %55)
  %56 = load i8, ptr %ucMemClockIndexLow, align 1
  %idxprom57 = zext i8 %56 to i32
  %arrayidx58 = getelementptr %struct._ATOM_Vega10_MCLK_Dependency_Table, ptr %14, i32 0, i32 2, i32 %idxprom57
  %57 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_loadN_noabort(i32 %57, i32 4)
  %58 = load i32, ptr %arrayidx58, align 1
  %mem_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %idxprom, i32 2
  %59 = ptrtoint ptr %mem_clock to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 %58, ptr %mem_clock, align 4
  %inc61 = add nsw i16 %42, 2
  %60 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_store2_noabort(i32 %60)
  store i16 %inc61, ptr %performance_level_count, align 4
  %arrayidx63 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %conv22
  %61 = ptrtoint ptr %state to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %state, align 1
  %idxprom65 = zext i8 %62 to i32
  %arrayidx66 = getelementptr %struct._ATOM_Vega10_SOCCLK_Dependency_Table, ptr %6, i32 0, i32 2, i32 %idxprom65
  %63 = ptrtoint ptr %arrayidx66 to i32
  call void @__asan_loadN_noabort(i32 %63, i32 4)
  %64 = load i32, ptr %arrayidx66, align 1
  %65 = ptrtoint ptr %arrayidx63 to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 %64, ptr %arrayidx63, align 4
  %66 = ptrtoint ptr %10 to i32
  call void @__asan_load1_noabort(i32 %66)
  %67 = load i8, ptr %10, align 1
  %68 = zext i8 %67 to i64
  call void @__sanitizer_cov_trace_switch(i64 %68, ptr @__sancov_gen_cov_switch_values.503)
  switch i8 %67, label %do.end49.if.end117_crit_edge [
    i8 0, label %if.then72
    i8 1, label %if.then95
  ]

do.end49.if.end117_crit_edge:                     ; preds = %do.end49
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end117

if.then72:                                        ; preds = %do.end49
  %pp_one_vf = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 6
  %69 = ptrtoint ptr %pp_one_vf to i32
  call void @__asan_load1_noabort(i32 %69)
  %70 = load i8, ptr %pp_one_vf, align 2, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %70)
  %tobool73.not = icmp eq i8 %70, 0
  br i1 %tobool73.not, label %if.then72.if.else_crit_edge, label %land.lhs.true

if.then72.if.else_crit_edge:                      ; preds = %if.then72
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true:                                    ; preds = %if.then72
  %ucGfxClockIndexHigh = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 2
  %71 = ptrtoint ptr %ucGfxClockIndexHigh to i32
  call void @__asan_load1_noabort(i32 %71)
  %72 = load i8, ptr %ucGfxClockIndexHigh, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %72)
  %cmp76.not = icmp eq i8 %72, 0
  br i1 %cmp76.not, label %land.lhs.true.if.else_crit_edge, label %if.then78

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

if.then78:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx80 = getelementptr %struct._ATOM_Vega10_GFXCLK_Dependency_Table, ptr %10, i32 19
  br label %if.end117.sink.split

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %if.then72.if.else_crit_edge
  %ucGfxClockIndexHigh84 = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 2
  %73 = ptrtoint ptr %ucGfxClockIndexHigh84 to i32
  call void @__asan_load1_noabort(i32 %73)
  %74 = load i8, ptr %ucGfxClockIndexHigh84, align 1
  %idxprom85 = zext i8 %74 to i32
  %arrayidx86 = getelementptr %struct._ATOM_Vega10_GFXCLK_Dependency_Table, ptr %10, i32 0, i32 2, i32 %idxprom85
  br label %if.end117.sink.split

if.then95:                                        ; preds = %do.end49
  %pp_one_vf97 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 6
  %75 = ptrtoint ptr %pp_one_vf97 to i32
  call void @__asan_load1_noabort(i32 %75)
  %76 = load i8, ptr %pp_one_vf97, align 2, !range !961
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %76)
  %tobool98.not = icmp eq i8 %76, 0
  br i1 %tobool98.not, label %if.then95.if.else109_crit_edge, label %land.lhs.true100

if.then95.if.else109_crit_edge:                   ; preds = %if.then95
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else109

land.lhs.true100:                                 ; preds = %if.then95
  %ucGfxClockIndexHigh101 = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 2
  %77 = ptrtoint ptr %ucGfxClockIndexHigh101 to i32
  call void @__asan_load1_noabort(i32 %77)
  %78 = load i8, ptr %ucGfxClockIndexHigh101, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %78)
  %cmp103.not = icmp eq i8 %78, 0
  br i1 %cmp103.not, label %land.lhs.true100.if.else109_crit_edge, label %if.then105

land.lhs.true100.if.else109_crit_edge:            ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else109

if.then105:                                       ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx106 = getelementptr %struct._ATOM_Vega10_GFXCLK_Dependency_Table, ptr %10, i32 27
  br label %if.end117.sink.split

if.else109:                                       ; preds = %land.lhs.true100.if.else109_crit_edge, %if.then95.if.else109_crit_edge
  %ucGfxClockIndexHigh110 = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 2
  %79 = ptrtoint ptr %ucGfxClockIndexHigh110 to i32
  call void @__asan_load1_noabort(i32 %79)
  %80 = load i8, ptr %ucGfxClockIndexHigh110, align 1
  %idxprom111 = zext i8 %80 to i32
  %arrayidx112 = getelementptr %struct._ATOM_Vega10_GFXCLK_Dependency_Record_V2, ptr %entries52, i32 %idxprom111
  br label %if.end117.sink.split

if.end117.sink.split:                             ; preds = %if.else109, %if.then105, %if.else, %if.then78
  %arrayidx112.sink = phi ptr [ %arrayidx112, %if.else109 ], [ %arrayidx106, %if.then105 ], [ %arrayidx80, %if.then78 ], [ %arrayidx86, %if.else ]
  %81 = ptrtoint ptr %arrayidx112.sink to i32
  call void @__asan_loadN_noabort(i32 %81, i32 4)
  %82 = load i32, ptr %arrayidx112.sink, align 1
  %gfx_clock114 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %conv22, i32 1
  %83 = ptrtoint ptr %gfx_clock114 to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 %82, ptr %gfx_clock114, align 4
  br label %if.end117

if.end117:                                        ; preds = %if.end117.sink.split, %do.end49.if.end117_crit_edge
  %ucMemClockIndexHigh = getelementptr inbounds %struct._ATOM_Vega10_State, ptr %state, i32 0, i32 4
  %84 = ptrtoint ptr %ucMemClockIndexHigh to i32
  call void @__asan_load1_noabort(i32 %84)
  %85 = load i8, ptr %ucMemClockIndexHigh, align 1
  %idxprom119 = zext i8 %85 to i32
  %arrayidx120 = getelementptr %struct._ATOM_Vega10_MCLK_Dependency_Table, ptr %14, i32 0, i32 2, i32 %idxprom119
  %86 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_loadN_noabort(i32 %86, i32 4)
  %87 = load i32, ptr %arrayidx120, align 1
  %mem_clock122 = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %conv22, i32 2
  %88 = ptrtoint ptr %mem_clock122 to i32
  call void @__asan_store4_noabort(i32 %88)
  store i32 %87, ptr %mem_clock122, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end117, %do.end43, %if.then37.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end117 ], [ -1, %do.end ], [ -1, %if.then.cleanup_crit_edge ], [ -1, %do.end43 ], [ -1, %if.then37.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_pr_debug(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_fan_ctrl_stop_smc_fan_control(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_fan_ctrl_start_smc_fan_control(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_set_watermarks_for_clocks_ranges(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.cttz.i32(i32, i1 immarg) #10

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @sprintf(ptr noalias nocapture noundef writeonly, ptr nocapture noundef readonly, ...) local_unnamed_addr #12

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_thermal_get_temperature(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i16 @convert_to_vddc(i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vega10_get_enabled_smc_features(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sysfs_emit_at(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vega10_odn_update_power_state(ptr nocapture noundef readonly %hwmgr) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %backend = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 24
  %0 = ptrtoint ptr %backend to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %backend, align 4
  %request_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 42
  %2 = ptrtoint ptr %request_ps to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %request_ps, align 4
  %gfx_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 1
  %mem_table = getelementptr inbounds %struct.vega10_dpm_table, ptr %1, i32 0, i32 2
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %hardware = getelementptr inbounds %struct.pp_power_state, ptr %3, i32 0, i32 11
  %4 = ptrtoint ptr %hardware to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %hardware, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %5)
  %cmp.i = icmp eq i32 %5, 538116871
  br i1 %cmp.i, label %if.end.cast_phw_vega10_power_state.exit_crit_edge, label %if.then.i

if.end.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

if.then.i:                                        ; preds = %if.end
  %call.i = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, label %do.end.i

if.then.i.cast_phw_vega10_power_state.exit_crit_edge: ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit

do.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_phw_vega10_power_state.exit

cast_phw_vega10_power_state.exit:                 ; preds = %do.end.i, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge, %if.end.cast_phw_vega10_power_state.exit_crit_edge
  %retval.0.i = phi ptr [ null, %do.end.i ], [ null, %if.then.i.cast_phw_vega10_power_state.exit_crit_edge ], [ %hardware, %if.end.cast_phw_vega10_power_state.exit_crit_edge ]
  %performance_level_count = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 3
  %6 = ptrtoint ptr %performance_level_count to i32
  call void @__asan_load2_noabort(i32 %6)
  %7 = load i16, ptr %performance_level_count, align 4
  %conv = zext i16 %7 to i32
  %sub = add nsw i32 %conv, -1
  %arrayidx = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %sub
  %gfx_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %sub, i32 1
  %8 = ptrtoint ptr %gfx_clock to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %gfx_clock, align 4
  %10 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %gfx_table, align 4
  %sub3 = add i32 %11, -1
  %value = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %sub3, i32 1
  %12 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %9, i32 %13)
  %cmp.not = icmp eq i32 %9, %13
  br i1 %cmp.not, label %cast_phw_vega10_power_state.exit.if.end15_crit_edge, label %if.then6

cast_phw_vega10_power_state.exit.if.end15_crit_edge: ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15

if.then6:                                         ; preds = %cast_phw_vega10_power_state.exit
  call void @__sanitizer_cov_trace_pc() #15
  %14 = ptrtoint ptr %gfx_clock to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %gfx_clock, align 4
  br label %if.end15

if.end15:                                         ; preds = %if.then6, %cast_phw_vega10_power_state.exit.if.end15_crit_edge
  %15 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %arrayidx, align 4
  %17 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %1, align 4
  %sub20 = add i32 %18, -1
  %value22 = getelementptr %struct.vega10_single_dpm_table, ptr %1, i32 0, i32 2, i32 %sub20, i32 1
  %19 = ptrtoint ptr %value22 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %value22, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %16, i32 %20)
  %cmp23.not = icmp eq i32 %16, %20
  br i1 %cmp23.not, label %if.end15.if.end34_crit_edge, label %if.then25

if.end15.if.end34_crit_edge:                      ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end34

if.then25:                                        ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #15
  %21 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %20, ptr %arrayidx, align 4
  br label %if.end34

if.end34:                                         ; preds = %if.then25, %if.end15.if.end34_crit_edge
  %mem_clock = getelementptr %struct.vega10_power_state, ptr %retval.0.i, i32 0, i32 6, i32 %sub, i32 2
  %22 = ptrtoint ptr %mem_clock to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %mem_clock, align 4
  %24 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %mem_table, align 4
  %sub39 = add i32 %25, -1
  %value41 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub39, i32 1
  %26 = ptrtoint ptr %value41 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %value41, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %23, i32 %27)
  %cmp42.not = icmp eq i32 %23, %27
  br i1 %cmp42.not, label %if.end34.if.end53_crit_edge, label %if.then44

if.end34.if.end53_crit_edge:                      ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end53

if.then44:                                        ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #15
  %28 = ptrtoint ptr %mem_clock to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %27, ptr %mem_clock, align 4
  br label %if.end53

if.end53:                                         ; preds = %if.then44, %if.end34.if.end53_crit_edge
  %ps54 = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 32
  %29 = ptrtoint ptr %ps54 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %ps54, align 4
  %tobool55.not = icmp eq ptr %30, null
  br i1 %tobool55.not, label %if.end53.cleanup_crit_edge, label %if.end57

if.end53.cleanup_crit_edge:                       ; preds = %if.end53
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end57:                                         ; preds = %if.end53
  %31 = ptrtoint ptr %30 to i32
  %ps_size = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 40
  %32 = ptrtoint ptr %ps_size to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %ps_size, align 4
  %num_ps = getelementptr inbounds %struct.pp_hwmgr, ptr %hwmgr, i32 0, i32 33
  %34 = ptrtoint ptr %num_ps to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %num_ps, align 4
  %sub59 = add i32 %35, -1
  %mul = mul i32 %sub59, %33
  %add = add i32 %mul, %31
  %36 = inttoptr i32 %add to ptr
  %hardware60 = getelementptr inbounds %struct.pp_power_state, ptr %36, i32 0, i32 11
  %37 = ptrtoint ptr %hardware60 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %hardware60, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 538116871, i32 %38)
  %cmp.i192 = icmp eq i32 %38, 538116871
  br i1 %cmp.i192, label %if.end57.cast_phw_vega10_power_state.exit199_crit_edge, label %if.then.i195

if.end57.cast_phw_vega10_power_state.exit199_crit_edge: ; preds = %if.end57
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit199

if.then.i195:                                     ; preds = %if.end57
  %call.i193 = tail call i32 @___ratelimit(ptr noundef nonnull @cast_phw_vega10_power_state._rs, ptr noundef nonnull @__func__.cast_phw_vega10_power_state) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i193)
  %tobool.not.i194 = icmp eq i32 %call.i193, 0
  br i1 %tobool.not.i194, label %if.then.i195.cast_phw_vega10_power_state.exit199_crit_edge, label %do.end.i197

if.then.i195.cast_phw_vega10_power_state.exit199_crit_edge: ; preds = %if.then.i195
  call void @__sanitizer_cov_trace_pc() #15
  br label %cast_phw_vega10_power_state.exit199

do.end.i197:                                      ; preds = %if.then.i195
  call void @__sanitizer_cov_trace_pc() #15
  %call3.i196 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.33) #16
  br label %cast_phw_vega10_power_state.exit199

cast_phw_vega10_power_state.exit199:              ; preds = %do.end.i197, %if.then.i195.cast_phw_vega10_power_state.exit199_crit_edge, %if.end57.cast_phw_vega10_power_state.exit199_crit_edge
  %retval.0.i198 = phi ptr [ null, %do.end.i197 ], [ null, %if.then.i195.cast_phw_vega10_power_state.exit199_crit_edge ], [ %hardware60, %if.end57.cast_phw_vega10_power_state.exit199_crit_edge ]
  %performance_level_count62 = getelementptr inbounds %struct.vega10_power_state, ptr %retval.0.i198, i32 0, i32 3
  %39 = ptrtoint ptr %performance_level_count62 to i32
  call void @__asan_load2_noabort(i32 %39)
  %40 = load i16, ptr %performance_level_count62, align 4
  %conv63 = zext i16 %40 to i32
  %sub64 = add nsw i32 %conv63, -1
  %arrayidx66 = getelementptr %struct.vega10_power_state, ptr %retval.0.i198, i32 0, i32 6, i32 %sub64
  %gfx_clock67 = getelementptr %struct.vega10_power_state, ptr %retval.0.i198, i32 0, i32 6, i32 %sub64, i32 1
  %41 = ptrtoint ptr %gfx_clock67 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %gfx_clock67, align 4
  %43 = ptrtoint ptr %gfx_table to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %gfx_table, align 4
  %sub70 = add i32 %44, -1
  %value72 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 1, i32 2, i32 %sub70, i32 1
  %45 = ptrtoint ptr %value72 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %value72, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %42, i32 %46)
  %cmp73.not = icmp eq i32 %42, %46
  br i1 %cmp73.not, label %cast_phw_vega10_power_state.exit199.if.end84_crit_edge, label %if.then75

cast_phw_vega10_power_state.exit199.if.end84_crit_edge: ; preds = %cast_phw_vega10_power_state.exit199
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end84

if.then75:                                        ; preds = %cast_phw_vega10_power_state.exit199
  call void @__sanitizer_cov_trace_pc() #15
  %47 = ptrtoint ptr %gfx_clock67 to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %46, ptr %gfx_clock67, align 4
  br label %if.end84

if.end84:                                         ; preds = %if.then75, %cast_phw_vega10_power_state.exit199.if.end84_crit_edge
  %48 = ptrtoint ptr %arrayidx66 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx66, align 4
  %50 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %1, align 4
  %sub90 = add i32 %51, -1
  %value92 = getelementptr %struct.vega10_single_dpm_table, ptr %1, i32 0, i32 2, i32 %sub90, i32 1
  %52 = ptrtoint ptr %value92 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %value92, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %49, i32 %53)
  %cmp93.not = icmp eq i32 %49, %53
  br i1 %cmp93.not, label %if.end84.if.end104_crit_edge, label %if.then95

if.end84.if.end104_crit_edge:                     ; preds = %if.end84
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end104

if.then95:                                        ; preds = %if.end84
  call void @__sanitizer_cov_trace_pc() #15
  %54 = ptrtoint ptr %arrayidx66 to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %53, ptr %arrayidx66, align 4
  br label %if.end104

if.end104:                                        ; preds = %if.then95, %if.end84.if.end104_crit_edge
  %mem_clock107 = getelementptr %struct.vega10_power_state, ptr %retval.0.i198, i32 0, i32 6, i32 %sub64, i32 2
  %55 = ptrtoint ptr %mem_clock107 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %mem_clock107, align 4
  %57 = ptrtoint ptr %mem_table to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %mem_table, align 4
  %sub110 = add i32 %58, -1
  %value112 = getelementptr %struct.vega10_dpm_table, ptr %1, i32 0, i32 2, i32 2, i32 %sub110, i32 1
  %59 = ptrtoint ptr %value112 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %value112, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %56, i32 %60)
  %cmp113.not = icmp eq i32 %56, %60
  br i1 %cmp113.not, label %if.end104.cleanup_crit_edge, label %if.then115

if.end104.cleanup_crit_edge:                      ; preds = %if.end104
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then115:                                       ; preds = %if.end104
  call void @__sanitizer_cov_trace_pc() #15
  %61 = ptrtoint ptr %mem_clock107 to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 %60, ptr %mem_clock107, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then115, %if.end104.cleanup_crit_edge, %if.end53.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umax.i32(i32, i32) #10

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #10

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #13

declare void @__sanitizer_cov_trace_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_loadN_noabort(i32, i32)

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_storeN_noabort(i32, i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #14 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 482)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #14 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 482)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #6 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #8 = { mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #9 = { null_pointer_is_valid allocsize(2) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #10 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #11 = { argmemonly nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #12 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #13 = { nounwind }
attributes #14 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #15 = { nomerge }
attributes #16 = { cold nounwind }
attributes #17 = { nounwind allocsize(2) }

!llvm.asan.globals = !{!0, !2, !3, !4, !5, !6, !7, !8, !9, !11, !13, !14, !15, !16, !17, !19, !20, !21, !22, !24, !25, !26, !27, !28, !30, !31, !32, !33, !34, !36, !37, !38, !39, !41, !42, !43, !44, !46, !47, !48, !49, !51, !52, !53, !54, !55, !57, !58, !59, !60, !62, !63, !64, !65, !67, !68, !69, !70, !72, !73, !74, !75, !76, !78, !79, !80, !81, !82, !84, !85, !86, !87, !89, !90, !91, !92, !94, !95, !96, !97, !99, !100, !101, !103, !104, !105, !106, !107, !109, !110, !111, !112, !114, !115, !116, !117, !118, !120, !121, !122, !123, !125, !126, !127, !128, !130, !131, !132, !133, !135, !136, !137, !138, !140, !141, !142, !143, !145, !146, !147, !148, !150, !151, !152, !153, !155, !156, !157, !158, !160, !161, !162, !163, !165, !166, !167, !168, !169, !170, !172, !173, !174, !175, !177, !178, !179, !180, !181, !183, !184, !185, !186, !188, !189, !190, !191, !193, !194, !195, !196, !198, !199, !200, !201, !203, !204, !205, !206, !208, !209, !210, !211, !212, !214, !215, !216, !217, !219, !220, !221, !222, !223, !225, !226, !227, !228, !230, !231, !232, !233, !235, !236, !237, !238, !240, !241, !242, !243, !244, !246, !247, !248, !249, !251, !252, !253, !254, !256, !257, !258, !259, !261, !262, !263, !264, !266, !267, !268, !269, !271, !272, !273, !274, !276, !277, !278, !279, !281, !282, !283, !284, !286, !287, !288, !289, !291, !292, !293, !294, !296, !297, !298, !299, !301, !302, !303, !304, !306, !307, !308, !309, !311, !312, !313, !314, !315, !317, !318, !319, !320, !322, !323, !324, !325, !327, !328, !329, !330, !332, !333, !334, !335, !337, !338, !339, !340, !342, !343, !344, !345, !346, !348, !349, !350, !351, !353, !354, !356, !357, !358, !359, !360, !362, !363, !364, !365, !366, !368, !369, !370, !371, !373, !374, !375, !376, !378, !379, !380, !381, !382, !384, !385, !386, !387, !389, !390, !391, !392, !393, !395, !396, !397, !398, !400, !401, !402, !403, !405, !406, !407, !408, !410, !412, !413, !414, !415, !416, !418, !419, !420, !421, !422, !424, !425, !426, !427, !428, !430, !431, !432, !433, !434, !436, !437, !438, !439, !440, !442, !443, !444, !445, !446, !448, !449, !450, !451, !453, !454, !455, !456, !458, !459, !460, !461, !463, !464, !465, !466, !467, !469, !470, !471, !473, !474, !475, !476, !477, !479, !480, !481, !482, !484, !485, !486, !487, !489, !490, !491, !492, !494, !495, !496, !497, !498, !500, !501, !502, !504, !505, !506, !507, !509, !510, !511, !512, !513, !515, !516, !517, !518, !519, !521, !522, !523, !524, !526, !527, !528, !529, !531, !532, !533, !534, !536, !537, !538, !539, !541, !542, !543, !544, !546, !547, !548, !549, !551, !552, !553, !554, !556, !557, !558, !559, !561, !562, !563, !564, !565, !567, !568, !569, !570, !571, !573, !574, !575, !576, !578, !579, !580, !581, !583, !584, !585, !586, !588, !589, !590, !591, !592, !594, !595, !596, !597, !598, !600, !601, !602, !603, !605, !606, !607, !608, !609, !611, !612, !613, !614, !615, !617, !618, !619, !620, !622, !623, !624, !625, !627, !628, !629, !630, !632, !633, !634, !636, !637, !638, !639, !641, !642, !643, !644, !645, !647, !648, !649, !650, !652, !653, !654, !655, !656, !658, !659, !660, !661, !663, !664, !665, !666, !668, !669, !670, !671, !672, !674, !675, !676, !677, !679, !680, !681, !682, !684, !685, !686, !687, !688, !690, !691, !692, !693, !695, !696, !697, !698, !699, !701, !702, !703, !704, !705, !707, !708, !709, !711, !712, !713, !715, !716, !717, !719, !720, !721, !723, !724, !725, !727, !728, !729, !731, !733, !735, !737, !739, !741, !743, !745, !747, !749, !751, !753, !755, !757, !759, !761, !763, !765, !767, !769, !771, !773, !775, !776, !777, !778, !780, !781, !782, !783, !785, !786, !787, !788, !789, !791, !792, !793, !794, !796, !798, !800, !802, !804, !806, !808, !810, !812, !814, !816, !818, !820, !821, !822, !823, !824, !826, !827, !828, !830, !831, !832, !834, !835, !836, !837, !839, !840, !841, !843, !844, !845, !847, !849, !851, !853, !855, !857, !859, !861, !863, !865, !867, !869, !871, !873, !875, !877, !879, !881, !883, !885, !887, !889, !891, !893, !895, !897, !899, !901, !903, !905, !907, !909, !911, !913, !915, !917, !918, !919, !920, !921, !923, !925, !927, !929, !931, !933, !934, !935, !936, !938, !939, !940, !942, !943, !944, !945, !946, !948, !949, !950, !951}
!llvm.module.flags = !{!952, !953, !954, !955, !956, !957, !958, !959}
!llvm.ident = !{!960}

!0 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3750, i32 3}
!2 = !{ptr @vega10_enable_disable_vce_dpm._rs, !1, !"_rs", i1 false, i1 false}
!3 = !{ptr @__func__.vega10_enable_disable_vce_dpm, !1, !"<string literal>", i1 false, i1 false}
!4 = !{ptr @.str.1, !1, !"<string literal>", i1 false, i1 false}
!5 = !{ptr @.str.2, !1, !"<string literal>", i1 false, i1 false}
!6 = !{ptr @vega10_enable_disable_vce_dpm._entry, !1, !"_entry", i1 false, i1 false}
!7 = !{ptr @vega10_enable_disable_vce_dpm._entry_ptr, !1, !"_entry_ptr", i1 false, i1 false}
!8 = !{ptr @.str.3, !1, !"<string literal>", i1 false, i1 false}
!9 = !{ptr @vega10_hwmgr_funcs, !10, !"vega10_hwmgr_funcs", i1 false, i1 false}
!10 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5517, i32 35}
!11 = !{ptr @vega10_hwmgr_backend_init._rs, !12, !"_rs", i1 false, i1 false}
!12 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 857, i32 3}
!13 = !{ptr @__func__.vega10_hwmgr_backend_init, !12, !"<string literal>", i1 false, i1 false}
!14 = !{ptr @vega10_hwmgr_backend_init._entry, !12, !"_entry", i1 false, i1 false}
!15 = !{ptr @vega10_hwmgr_backend_init._entry_ptr, !12, !"_entry_ptr", i1 false, i1 false}
!16 = !{ptr @.str.4, !12, !"<string literal>", i1 false, i1 false}
!17 = !{ptr @vega10_hwmgr_backend_init._rs.5, !18, !"_rs", i1 false, i1 false}
!18 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 936, i32 2}
!19 = !{ptr @vega10_hwmgr_backend_init._entry.6, !18, !"_entry", i1 false, i1 false}
!20 = !{ptr @vega10_hwmgr_backend_init._entry_ptr.7, !18, !"_entry_ptr", i1 false, i1 false}
!21 = !{ptr @.str.8, !18, !"<string literal>", i1 false, i1 false}
!22 = !{ptr @vega10_sort_lookup_table._rs, !23, !"_rs", i1 false, i1 false}
!23 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 717, i32 2}
!24 = !{ptr @__func__.vega10_sort_lookup_table, !23, !"<string literal>", i1 false, i1 false}
!25 = !{ptr @vega10_sort_lookup_table._entry, !23, !"_entry", i1 false, i1 false}
!26 = !{ptr @vega10_sort_lookup_table._entry_ptr, !23, !"_entry_ptr", i1 false, i1 false}
!27 = !{ptr @.str.9, !23, !"<string literal>", i1 false, i1 false}
!28 = !{ptr @vega10_set_private_data_based_on_pptable._rs, !29, !"_rs", i1 false, i1 false}
!29 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 776, i32 2}
!30 = !{ptr @__func__.vega10_set_private_data_based_on_pptable, !29, !"<string literal>", i1 false, i1 false}
!31 = !{ptr @vega10_set_private_data_based_on_pptable._entry, !29, !"_entry", i1 false, i1 false}
!32 = !{ptr @vega10_set_private_data_based_on_pptable._entry_ptr, !29, !"_entry_ptr", i1 false, i1 false}
!33 = !{ptr @.str.10, !29, !"<string literal>", i1 false, i1 false}
!34 = !{ptr @vega10_set_private_data_based_on_pptable._rs.11, !35, !"_rs", i1 false, i1 false}
!35 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 778, i32 2}
!36 = !{ptr @vega10_set_private_data_based_on_pptable._entry.12, !35, !"_entry", i1 false, i1 false}
!37 = !{ptr @vega10_set_private_data_based_on_pptable._entry_ptr.13, !35, !"_entry_ptr", i1 false, i1 false}
!38 = !{ptr @.str.14, !35, !"<string literal>", i1 false, i1 false}
!39 = !{ptr @vega10_set_private_data_based_on_pptable._rs.15, !40, !"_rs", i1 false, i1 false}
!40 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 781, i32 2}
!41 = !{ptr @vega10_set_private_data_based_on_pptable._entry.16, !40, !"_entry", i1 false, i1 false}
!42 = !{ptr @vega10_set_private_data_based_on_pptable._entry_ptr.17, !40, !"_entry_ptr", i1 false, i1 false}
!43 = !{ptr @.str.18, !40, !"<string literal>", i1 false, i1 false}
!44 = !{ptr @vega10_set_private_data_based_on_pptable._rs.19, !45, !"_rs", i1 false, i1 false}
!45 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 783, i32 2}
!46 = !{ptr @vega10_set_private_data_based_on_pptable._entry.20, !45, !"_entry", i1 false, i1 false}
!47 = !{ptr @vega10_set_private_data_based_on_pptable._entry_ptr.21, !45, !"_entry_ptr", i1 false, i1 false}
!48 = !{ptr @.str.22, !45, !"<string literal>", i1 false, i1 false}
!49 = distinct !{null, !50, !"_rs", i1 false, i1 false}
!50 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 989, i32 2}
!51 = !{ptr @__func__.vega10_setup_asic_task, !50, !"<string literal>", i1 false, i1 false}
!52 = !{ptr @vega10_setup_asic_task._entry, !50, !"_entry", i1 false, i1 false}
!53 = !{ptr @vega10_setup_asic_task._entry_ptr, !50, !"_entry_ptr", i1 false, i1 false}
!54 = distinct !{null, !50, !"<string literal>", i1 false, i1 false}
!55 = distinct !{null, !56, !"_rs", i1 false, i1 false}
!56 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 993, i32 2}
!57 = !{ptr @vega10_setup_asic_task._entry.25, !56, !"_entry", i1 false, i1 false}
!58 = !{ptr @vega10_setup_asic_task._entry_ptr.26, !56, !"_entry_ptr", i1 false, i1 false}
!59 = distinct !{null, !56, !"<string literal>", i1 false, i1 false}
!60 = !{ptr @.str.28, !61, !"<string literal>", i1 false, i1 false}
!61 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3263, i32 3}
!62 = !{ptr @.str.29, !61, !"<string literal>", i1 false, i1 false}
!63 = !{ptr @vega10_apply_state_adjust_rules._entry, !61, !"_entry", i1 false, i1 false}
!64 = !{ptr @vega10_apply_state_adjust_rules._entry_ptr, !61, !"_entry_ptr", i1 false, i1 false}
!65 = !{ptr @vega10_apply_state_adjust_rules._rs, !66, !"_rs", i1 false, i1 false}
!66 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3290, i32 3}
!67 = !{ptr @vega10_apply_state_adjust_rules._entry.30, !66, !"_entry", i1 false, i1 false}
!68 = !{ptr @vega10_apply_state_adjust_rules._entry_ptr.31, !66, !"_entry_ptr", i1 false, i1 false}
!69 = !{ptr @.str.32, !66, !"<string literal>", i1 false, i1 false}
!70 = !{ptr @cast_phw_vega10_power_state._rs, !71, !"_rs", i1 false, i1 false}
!71 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 99, i32 2}
!72 = !{ptr @__func__.cast_phw_vega10_power_state, !71, !"<string literal>", i1 false, i1 false}
!73 = !{ptr @cast_phw_vega10_power_state._entry, !71, !"_entry", i1 false, i1 false}
!74 = !{ptr @cast_phw_vega10_power_state._entry_ptr, !71, !"_entry_ptr", i1 false, i1 false}
!75 = !{ptr @.str.33, !71, !"<string literal>", i1 false, i1 false}
!76 = distinct !{null, !77, !"_rs", i1 false, i1 false}
!77 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4103, i32 2}
!78 = !{ptr @__func__.vega10_force_dpm_highest, !77, !"<string literal>", i1 false, i1 false}
!79 = !{ptr @vega10_force_dpm_highest._entry, !77, !"_entry", i1 false, i1 false}
!80 = !{ptr @vega10_force_dpm_highest._entry_ptr, !77, !"_entry_ptr", i1 false, i1 false}
!81 = distinct !{null, !77, !"<string literal>", i1 false, i1 false}
!82 = distinct !{null, !83, !"_rs", i1 false, i1 false}
!83 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4107, i32 2}
!84 = !{ptr @vega10_force_dpm_highest._entry.36, !83, !"_entry", i1 false, i1 false}
!85 = !{ptr @vega10_force_dpm_highest._entry_ptr.37, !83, !"_entry_ptr", i1 false, i1 false}
!86 = distinct !{null, !83, !"<string literal>", i1 false, i1 false}
!87 = !{ptr @.str.39, !88, !"<string literal>", i1 false, i1 false}
!88 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3568, i32 3}
!89 = !{ptr @.str.40, !88, !"<string literal>", i1 false, i1 false}
!90 = !{ptr @vega10_find_highest_dpm_level._entry, !88, !"_entry", i1 false, i1 false}
!91 = !{ptr @vega10_find_highest_dpm_level._entry_ptr, !88, !"_entry_ptr", i1 false, i1 false}
!92 = distinct !{null, !93, !"_rs", i1 false, i1 false}
!93 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4125, i32 2}
!94 = !{ptr @__func__.vega10_force_dpm_lowest, !93, !"<string literal>", i1 false, i1 false}
!95 = !{ptr @vega10_force_dpm_lowest._entry, !93, !"_entry", i1 false, i1 false}
!96 = !{ptr @vega10_force_dpm_lowest._entry_ptr, !93, !"_entry_ptr", i1 false, i1 false}
!97 = distinct !{null, !98, !"_rs", i1 false, i1 false}
!98 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4129, i32 2}
!99 = !{ptr @vega10_force_dpm_lowest._entry.42, !98, !"_entry", i1 false, i1 false}
!100 = !{ptr @vega10_force_dpm_lowest._entry_ptr.43, !98, !"_entry_ptr", i1 false, i1 false}
!101 = distinct !{null, !102, !"_rs", i1 false, i1 false}
!102 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4150, i32 2}
!103 = !{ptr @__func__.vega10_unforce_dpm_levels, !102, !"<string literal>", i1 false, i1 false}
!104 = !{ptr @vega10_unforce_dpm_levels._entry, !102, !"_entry", i1 false, i1 false}
!105 = !{ptr @vega10_unforce_dpm_levels._entry_ptr, !102, !"_entry_ptr", i1 false, i1 false}
!106 = distinct !{null, !102, !"<string literal>", i1 false, i1 false}
!107 = distinct !{null, !108, !"_rs", i1 false, i1 false}
!108 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4154, i32 2}
!109 = !{ptr @vega10_unforce_dpm_levels._entry.46, !108, !"_entry", i1 false, i1 false}
!110 = !{ptr @vega10_unforce_dpm_levels._entry_ptr.47, !108, !"_entry_ptr", i1 false, i1 false}
!111 = distinct !{null, !108, !"<string literal>", i1 false, i1 false}
!112 = !{ptr @vega10_enable_dpm_tasks._rs, !113, !"_rs", i1 false, i1 false}
!113 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3024, i32 3}
!114 = !{ptr @__func__.vega10_enable_dpm_tasks, !113, !"<string literal>", i1 false, i1 false}
!115 = !{ptr @vega10_enable_dpm_tasks._entry, !113, !"_entry", i1 false, i1 false}
!116 = !{ptr @vega10_enable_dpm_tasks._entry_ptr, !113, !"_entry_ptr", i1 false, i1 false}
!117 = !{ptr @.str.49, !113, !"<string literal>", i1 false, i1 false}
!118 = !{ptr @vega10_enable_dpm_tasks._rs.50, !119, !"_rs", i1 false, i1 false}
!119 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3031, i32 3}
!120 = !{ptr @vega10_enable_dpm_tasks._entry.51, !119, !"_entry", i1 false, i1 false}
!121 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.52, !119, !"_entry_ptr", i1 false, i1 false}
!122 = !{ptr @.str.53, !119, !"<string literal>", i1 false, i1 false}
!123 = !{ptr @vega10_enable_dpm_tasks._rs.54, !124, !"_rs", i1 false, i1 false}
!124 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3039, i32 4}
!125 = !{ptr @vega10_enable_dpm_tasks._entry.55, !124, !"_entry", i1 false, i1 false}
!126 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.56, !124, !"_entry_ptr", i1 false, i1 false}
!127 = !{ptr @.str.57, !124, !"<string literal>", i1 false, i1 false}
!128 = !{ptr @vega10_enable_dpm_tasks._rs.58, !129, !"_rs", i1 false, i1 false}
!129 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3045, i32 3}
!130 = !{ptr @vega10_enable_dpm_tasks._entry.59, !129, !"_entry", i1 false, i1 false}
!131 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.60, !129, !"_entry_ptr", i1 false, i1 false}
!132 = !{ptr @.str.61, !129, !"<string literal>", i1 false, i1 false}
!133 = !{ptr @vega10_enable_dpm_tasks._rs.62, !134, !"_rs", i1 false, i1 false}
!134 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3050, i32 3}
!135 = !{ptr @vega10_enable_dpm_tasks._entry.63, !134, !"_entry", i1 false, i1 false}
!136 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.64, !134, !"_entry_ptr", i1 false, i1 false}
!137 = !{ptr @.str.65, !134, !"<string literal>", i1 false, i1 false}
!138 = !{ptr @vega10_enable_dpm_tasks._rs.66, !139, !"_rs", i1 false, i1 false}
!139 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3057, i32 3}
!140 = !{ptr @vega10_enable_dpm_tasks._entry.67, !139, !"_entry", i1 false, i1 false}
!141 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.68, !139, !"_entry_ptr", i1 false, i1 false}
!142 = !{ptr @.str.69, !139, !"<string literal>", i1 false, i1 false}
!143 = !{ptr @vega10_enable_dpm_tasks._rs.70, !144, !"_rs", i1 false, i1 false}
!144 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3064, i32 3}
!145 = !{ptr @vega10_enable_dpm_tasks._entry.71, !144, !"_entry", i1 false, i1 false}
!146 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.72, !144, !"_entry_ptr", i1 false, i1 false}
!147 = !{ptr @.str.73, !144, !"<string literal>", i1 false, i1 false}
!148 = !{ptr @vega10_enable_dpm_tasks._rs.74, !149, !"_rs", i1 false, i1 false}
!149 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3069, i32 2}
!150 = !{ptr @vega10_enable_dpm_tasks._entry.75, !149, !"_entry", i1 false, i1 false}
!151 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.76, !149, !"_entry_ptr", i1 false, i1 false}
!152 = !{ptr @.str.77, !149, !"<string literal>", i1 false, i1 false}
!153 = !{ptr @vega10_enable_dpm_tasks._rs.78, !154, !"_rs", i1 false, i1 false}
!154 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3075, i32 3}
!155 = !{ptr @vega10_enable_dpm_tasks._entry.79, !154, !"_entry", i1 false, i1 false}
!156 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.80, !154, !"_entry_ptr", i1 false, i1 false}
!157 = !{ptr @.str.81, !154, !"<string literal>", i1 false, i1 false}
!158 = !{ptr @vega10_enable_dpm_tasks._rs.82, !159, !"_rs", i1 false, i1 false}
!159 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3080, i32 3}
!160 = !{ptr @vega10_enable_dpm_tasks._entry.83, !159, !"_entry", i1 false, i1 false}
!161 = !{ptr @vega10_enable_dpm_tasks._entry_ptr.84, !159, !"_entry_ptr", i1 false, i1 false}
!162 = !{ptr @.str.85, !159, !"<string literal>", i1 false, i1 false}
!163 = !{ptr @.str.86, !164, !"<string literal>", i1 false, i1 false}
!164 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3000, i32 4}
!165 = !{ptr @.str.87, !164, !"<string literal>", i1 false, i1 false}
!166 = !{ptr @vega10_enable_disable_PCC_limit_feature._entry, !164, !"_entry", i1 false, i1 false}
!167 = !{ptr @vega10_enable_disable_PCC_limit_feature._entry_ptr, !164, !"_entry_ptr", i1 false, i1 false}
!168 = !{ptr @.str.88, !164, !"<string literal>", i1 false, i1 false}
!169 = !{ptr @.str.89, !164, !"<string literal>", i1 false, i1 false}
!170 = !{ptr @vega10_enable_disable_PCC_limit_feature._rs, !171, !"_rs", i1 false, i1 false}
!171 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3001, i32 3}
!172 = !{ptr @vega10_enable_disable_PCC_limit_feature._entry.90, !171, !"_entry", i1 false, i1 false}
!173 = !{ptr @vega10_enable_disable_PCC_limit_feature._entry_ptr.91, !171, !"_entry_ptr", i1 false, i1 false}
!174 = !{ptr @.str.92, !171, !"<string literal>", i1 false, i1 false}
!175 = !{ptr @vega10_construct_voltage_tables._rs, !176, !"_rs", i1 false, i1 false}
!176 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1172, i32 3}
!177 = !{ptr @__func__.vega10_construct_voltage_tables, !176, !"<string literal>", i1 false, i1 false}
!178 = !{ptr @vega10_construct_voltage_tables._entry, !176, !"_entry", i1 false, i1 false}
!179 = !{ptr @vega10_construct_voltage_tables._entry_ptr, !176, !"_entry_ptr", i1 false, i1 false}
!180 = !{ptr @.str.93, !176, !"<string literal>", i1 false, i1 false}
!181 = !{ptr @vega10_construct_voltage_tables._rs.94, !182, !"_rs", i1 false, i1 false}
!182 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1181, i32 3}
!183 = !{ptr @vega10_construct_voltage_tables._entry.95, !182, !"_entry", i1 false, i1 false}
!184 = !{ptr @vega10_construct_voltage_tables._entry_ptr.96, !182, !"_entry_ptr", i1 false, i1 false}
!185 = !{ptr @.str.97, !182, !"<string literal>", i1 false, i1 false}
!186 = !{ptr @vega10_construct_voltage_tables._rs.98, !187, !"_rs", i1 false, i1 false}
!187 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1191, i32 3}
!188 = !{ptr @vega10_construct_voltage_tables._entry.99, !187, !"_entry", i1 false, i1 false}
!189 = !{ptr @vega10_construct_voltage_tables._entry_ptr.100, !187, !"_entry_ptr", i1 false, i1 false}
!190 = !{ptr @.str.101, !187, !"<string literal>", i1 false, i1 false}
!191 = !{ptr @vega10_construct_voltage_tables._rs.102, !192, !"_rs", i1 false, i1 false}
!192 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1196, i32 2}
!193 = !{ptr @vega10_construct_voltage_tables._entry.103, !192, !"_entry", i1 false, i1 false}
!194 = !{ptr @vega10_construct_voltage_tables._entry_ptr.104, !192, !"_entry_ptr", i1 false, i1 false}
!195 = !{ptr @.str.105, !192, !"<string literal>", i1 false, i1 false}
!196 = !{ptr @vega10_construct_voltage_tables._rs.106, !197, !"_rs", i1 false, i1 false}
!197 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1201, i32 2}
!198 = !{ptr @vega10_construct_voltage_tables._entry.107, !197, !"_entry", i1 false, i1 false}
!199 = !{ptr @vega10_construct_voltage_tables._entry_ptr.108, !197, !"_entry_ptr", i1 false, i1 false}
!200 = !{ptr @.str.109, !197, !"<string literal>", i1 false, i1 false}
!201 = !{ptr @vega10_construct_voltage_tables._rs.110, !202, !"_rs", i1 false, i1 false}
!202 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1206, i32 2}
!203 = !{ptr @vega10_construct_voltage_tables._entry.111, !202, !"_entry", i1 false, i1 false}
!204 = !{ptr @vega10_construct_voltage_tables._entry_ptr.112, !202, !"_entry_ptr", i1 false, i1 false}
!205 = !{ptr @.str.113, !202, !"<string literal>", i1 false, i1 false}
!206 = !{ptr @vega10_get_mvdd_voltage_table._rs, !207, !"_rs", i1 false, i1 false}
!207 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1062, i32 2}
!208 = !{ptr @__func__.vega10_get_mvdd_voltage_table, !207, !"<string literal>", i1 false, i1 false}
!209 = !{ptr @vega10_get_mvdd_voltage_table._entry, !207, !"_entry", i1 false, i1 false}
!210 = !{ptr @vega10_get_mvdd_voltage_table._entry_ptr, !207, !"_entry_ptr", i1 false, i1 false}
!211 = !{ptr @.str.114, !207, !"<string literal>", i1 false, i1 false}
!212 = !{ptr @vega10_get_mvdd_voltage_table._rs.115, !213, !"_rs", i1 false, i1 false}
!213 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1075, i32 2}
!214 = !{ptr @vega10_get_mvdd_voltage_table._entry.116, !213, !"_entry", i1 false, i1 false}
!215 = !{ptr @vega10_get_mvdd_voltage_table._entry_ptr.117, !213, !"_entry_ptr", i1 false, i1 false}
!216 = !{ptr @.str.118, !213, !"<string literal>", i1 false, i1 false}
!217 = !{ptr @vega10_trim_voltage_table._rs, !218, !"_rs", i1 false, i1 false}
!218 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1020, i32 2}
!219 = !{ptr @__func__.vega10_trim_voltage_table, !218, !"<string literal>", i1 false, i1 false}
!220 = !{ptr @vega10_trim_voltage_table._entry, !218, !"_entry", i1 false, i1 false}
!221 = !{ptr @vega10_trim_voltage_table._entry_ptr, !218, !"_entry_ptr", i1 false, i1 false}
!222 = !{ptr @.str.119, !218, !"<string literal>", i1 false, i1 false}
!223 = !{ptr @vega10_get_vddci_voltage_table._rs, !224, !"_rs", i1 false, i1 false}
!224 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1089, i32 2}
!225 = !{ptr @__func__.vega10_get_vddci_voltage_table, !224, !"<string literal>", i1 false, i1 false}
!226 = !{ptr @vega10_get_vddci_voltage_table._entry, !224, !"_entry", i1 false, i1 false}
!227 = !{ptr @vega10_get_vddci_voltage_table._entry_ptr, !224, !"_entry_ptr", i1 false, i1 false}
!228 = !{ptr @vega10_get_vddci_voltage_table._rs.120, !229, !"_rs", i1 false, i1 false}
!229 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1102, i32 2}
!230 = !{ptr @vega10_get_vddci_voltage_table._entry.121, !229, !"_entry", i1 false, i1 false}
!231 = !{ptr @vega10_get_vddci_voltage_table._entry_ptr.122, !229, !"_entry_ptr", i1 false, i1 false}
!232 = !{ptr @.str.123, !229, !"<string literal>", i1 false, i1 false}
!233 = !{ptr @vega10_get_vdd_voltage_table._rs, !234, !"_rs", i1 false, i1 false}
!234 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1115, i32 2}
!235 = !{ptr @__func__.vega10_get_vdd_voltage_table, !234, !"<string literal>", i1 false, i1 false}
!236 = !{ptr @vega10_get_vdd_voltage_table._entry, !234, !"_entry", i1 false, i1 false}
!237 = !{ptr @vega10_get_vdd_voltage_table._entry_ptr, !234, !"_entry_ptr", i1 false, i1 false}
!238 = !{ptr @vega10_init_smc_table._rs, !239, !"_rs", i1 false, i1 false}
!239 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2561, i32 2}
!240 = !{ptr @__func__.vega10_init_smc_table, !239, !"<string literal>", i1 false, i1 false}
!241 = !{ptr @vega10_init_smc_table._entry, !239, !"_entry", i1 false, i1 false}
!242 = !{ptr @vega10_init_smc_table._entry_ptr, !239, !"_entry_ptr", i1 false, i1 false}
!243 = !{ptr @.str.124, !239, !"<string literal>", i1 false, i1 false}
!244 = distinct !{null, !245, !"_rs", i1 false, i1 false}
!245 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2604, i32 3}
!246 = !{ptr @vega10_init_smc_table._entry.126, !245, !"_entry", i1 false, i1 false}
!247 = !{ptr @vega10_init_smc_table._entry_ptr.127, !245, !"_entry_ptr", i1 false, i1 false}
!248 = distinct !{null, !245, !"<string literal>", i1 false, i1 false}
!249 = !{ptr @vega10_init_smc_table._rs.129, !250, !"_rs", i1 false, i1 false}
!250 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2610, i32 2}
!251 = !{ptr @vega10_init_smc_table._entry.130, !250, !"_entry", i1 false, i1 false}
!252 = !{ptr @vega10_init_smc_table._entry_ptr.131, !250, !"_entry_ptr", i1 false, i1 false}
!253 = !{ptr @.str.132, !250, !"<string literal>", i1 false, i1 false}
!254 = distinct !{null, !255, !"_rs", i1 false, i1 false}
!255 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2615, i32 2}
!256 = !{ptr @vega10_init_smc_table._entry.134, !255, !"_entry", i1 false, i1 false}
!257 = !{ptr @vega10_init_smc_table._entry_ptr.135, !255, !"_entry_ptr", i1 false, i1 false}
!258 = distinct !{null, !255, !"<string literal>", i1 false, i1 false}
!259 = !{ptr @vega10_init_smc_table._rs.137, !260, !"_rs", i1 false, i1 false}
!260 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2620, i32 2}
!261 = !{ptr @vega10_init_smc_table._entry.138, !260, !"_entry", i1 false, i1 false}
!262 = !{ptr @vega10_init_smc_table._entry_ptr.139, !260, !"_entry_ptr", i1 false, i1 false}
!263 = !{ptr @.str.140, !260, !"<string literal>", i1 false, i1 false}
!264 = !{ptr @vega10_init_smc_table._rs.141, !265, !"_rs", i1 false, i1 false}
!265 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2625, i32 2}
!266 = !{ptr @vega10_init_smc_table._entry.142, !265, !"_entry", i1 false, i1 false}
!267 = !{ptr @vega10_init_smc_table._entry_ptr.143, !265, !"_entry_ptr", i1 false, i1 false}
!268 = !{ptr @.str.144, !265, !"<string literal>", i1 false, i1 false}
!269 = !{ptr @vega10_init_smc_table._rs.145, !270, !"_rs", i1 false, i1 false}
!270 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2632, i32 2}
!271 = !{ptr @vega10_init_smc_table._entry.146, !270, !"_entry", i1 false, i1 false}
!272 = !{ptr @vega10_init_smc_table._entry_ptr.147, !270, !"_entry_ptr", i1 false, i1 false}
!273 = !{ptr @.str.148, !270, !"<string literal>", i1 false, i1 false}
!274 = !{ptr @vega10_init_smc_table._rs.149, !275, !"_rs", i1 false, i1 false}
!275 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2637, i32 2}
!276 = !{ptr @vega10_init_smc_table._entry.150, !275, !"_entry", i1 false, i1 false}
!277 = !{ptr @vega10_init_smc_table._entry_ptr.151, !275, !"_entry_ptr", i1 false, i1 false}
!278 = !{ptr @.str.152, !275, !"<string literal>", i1 false, i1 false}
!279 = !{ptr @vega10_init_smc_table._rs.153, !280, !"_rs", i1 false, i1 false}
!280 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2642, i32 2}
!281 = !{ptr @vega10_init_smc_table._entry.154, !280, !"_entry", i1 false, i1 false}
!282 = !{ptr @vega10_init_smc_table._entry_ptr.155, !280, !"_entry_ptr", i1 false, i1 false}
!283 = !{ptr @.str.156, !280, !"<string literal>", i1 false, i1 false}
!284 = distinct !{null, !285, !"_rs", i1 false, i1 false}
!285 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2648, i32 3}
!286 = !{ptr @vega10_init_smc_table._entry.158, !285, !"_entry", i1 false, i1 false}
!287 = !{ptr @vega10_init_smc_table._entry_ptr.159, !285, !"_entry_ptr", i1 false, i1 false}
!288 = distinct !{null, !285, !"<string literal>", i1 false, i1 false}
!289 = distinct !{null, !290, !"_rs", i1 false, i1 false}
!290 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2684, i32 2}
!291 = !{ptr @vega10_init_smc_table._entry.162, !290, !"_entry", i1 false, i1 false}
!292 = !{ptr @vega10_init_smc_table._entry_ptr.163, !290, !"_entry_ptr", i1 false, i1 false}
!293 = distinct !{null, !290, !"<string literal>", i1 false, i1 false}
!294 = !{ptr @vega10_init_smc_table._rs.165, !295, !"_rs", i1 false, i1 false}
!295 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2689, i32 2}
!296 = !{ptr @vega10_init_smc_table._entry.166, !295, !"_entry", i1 false, i1 false}
!297 = !{ptr @vega10_init_smc_table._entry_ptr.167, !295, !"_entry_ptr", i1 false, i1 false}
!298 = !{ptr @.str.168, !295, !"<string literal>", i1 false, i1 false}
!299 = !{ptr @vega10_init_smc_table._rs.169, !300, !"_rs", i1 false, i1 false}
!300 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2706, i32 2}
!301 = !{ptr @vega10_init_smc_table._entry.170, !300, !"_entry", i1 false, i1 false}
!302 = !{ptr @vega10_init_smc_table._entry_ptr.171, !300, !"_entry_ptr", i1 false, i1 false}
!303 = !{ptr @.str.172, !300, !"<string literal>", i1 false, i1 false}
!304 = !{ptr @vega10_init_smc_table._rs.173, !305, !"_rs", i1 false, i1 false}
!305 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2710, i32 2}
!306 = !{ptr @vega10_init_smc_table._entry.174, !305, !"_entry", i1 false, i1 false}
!307 = !{ptr @vega10_init_smc_table._entry_ptr.175, !305, !"_entry_ptr", i1 false, i1 false}
!308 = !{ptr @.str.176, !305, !"<string literal>", i1 false, i1 false}
!309 = !{ptr @vega10_setup_default_dpm_tables._rs, !310, !"_rs", i1 false, i1 false}
!310 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1322, i32 2}
!311 = !{ptr @__func__.vega10_setup_default_dpm_tables, !310, !"<string literal>", i1 false, i1 false}
!312 = !{ptr @vega10_setup_default_dpm_tables._entry, !310, !"_entry", i1 false, i1 false}
!313 = !{ptr @vega10_setup_default_dpm_tables._entry_ptr, !310, !"_entry_ptr", i1 false, i1 false}
!314 = !{ptr @.str.177, !310, !"<string literal>", i1 false, i1 false}
!315 = !{ptr @vega10_setup_default_dpm_tables._rs.178, !316, !"_rs", i1 false, i1 false}
!316 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1325, i32 2}
!317 = !{ptr @vega10_setup_default_dpm_tables._entry.179, !316, !"_entry", i1 false, i1 false}
!318 = !{ptr @vega10_setup_default_dpm_tables._entry_ptr.180, !316, !"_entry_ptr", i1 false, i1 false}
!319 = !{ptr @.str.181, !316, !"<string literal>", i1 false, i1 false}
!320 = !{ptr @vega10_setup_default_dpm_tables._rs.182, !321, !"_rs", i1 false, i1 false}
!321 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1329, i32 2}
!322 = !{ptr @vega10_setup_default_dpm_tables._entry.183, !321, !"_entry", i1 false, i1 false}
!323 = !{ptr @vega10_setup_default_dpm_tables._entry_ptr.184, !321, !"_entry_ptr", i1 false, i1 false}
!324 = !{ptr @.str.185, !321, !"<string literal>", i1 false, i1 false}
!325 = !{ptr @vega10_setup_default_dpm_tables._rs.186, !326, !"_rs", i1 false, i1 false}
!326 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1332, i32 2}
!327 = !{ptr @vega10_setup_default_dpm_tables._entry.187, !326, !"_entry", i1 false, i1 false}
!328 = !{ptr @vega10_setup_default_dpm_tables._entry_ptr.188, !326, !"_entry_ptr", i1 false, i1 false}
!329 = !{ptr @.str.189, !326, !"<string literal>", i1 false, i1 false}
!330 = !{ptr @vega10_setup_default_dpm_tables._rs.190, !331, !"_rs", i1 false, i1 false}
!331 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1336, i32 2}
!332 = !{ptr @vega10_setup_default_dpm_tables._entry.191, !331, !"_entry", i1 false, i1 false}
!333 = !{ptr @vega10_setup_default_dpm_tables._entry_ptr.192, !331, !"_entry_ptr", i1 false, i1 false}
!334 = !{ptr @.str.193, !331, !"<string literal>", i1 false, i1 false}
!335 = !{ptr @vega10_setup_default_dpm_tables._rs.194, !336, !"_rs", i1 false, i1 false}
!336 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1339, i32 2}
!337 = !{ptr @vega10_setup_default_dpm_tables._entry.195, !336, !"_entry", i1 false, i1 false}
!338 = !{ptr @vega10_setup_default_dpm_tables._entry_ptr.196, !336, !"_entry_ptr", i1 false, i1 false}
!339 = !{ptr @.str.197, !336, !"<string literal>", i1 false, i1 false}
!340 = !{ptr @vega10_setup_default_pcie_table._rs, !341, !"_rs", i1 false, i1 false}
!341 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1258, i32 2}
!342 = !{ptr @__func__.vega10_setup_default_pcie_table, !341, !"<string literal>", i1 false, i1 false}
!343 = !{ptr @vega10_setup_default_pcie_table._entry, !341, !"_entry", i1 false, i1 false}
!344 = !{ptr @vega10_setup_default_pcie_table._entry_ptr, !341, !"_entry_ptr", i1 false, i1 false}
!345 = !{ptr @.str.198, !341, !"<string literal>", i1 false, i1 false}
!346 = !{ptr @.str.199, !347, !"<string literal>", i1 false, i1 false}
!347 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1575, i32 4}
!348 = !{ptr @.str.200, !347, !"<string literal>", i1 false, i1 false}
!349 = !{ptr @vega10_populate_smc_link_levels._entry, !347, !"_entry", i1 false, i1 false}
!350 = !{ptr @vega10_populate_smc_link_levels._entry_ptr, !347, !"_entry_ptr", i1 false, i1 false}
!351 = !{ptr @vega10_populate_smc_link_levels._entry.201, !352, !"_entry", i1 false, i1 false}
!352 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1588, i32 4}
!353 = !{ptr @vega10_populate_smc_link_levels._entry_ptr.202, !352, !"_entry_ptr", i1 false, i1 false}
!354 = !{ptr @vega10_populate_single_lclk_level._rs, !355, !"_rs", i1 false, i1 false}
!355 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1498, i32 2}
!356 = !{ptr @__func__.vega10_populate_single_lclk_level, !355, !"<string literal>", i1 false, i1 false}
!357 = !{ptr @vega10_populate_single_lclk_level._entry, !355, !"_entry", i1 false, i1 false}
!358 = !{ptr @vega10_populate_single_lclk_level._entry_ptr, !355, !"_entry_ptr", i1 false, i1 false}
!359 = !{ptr @.str.203, !355, !"<string literal>", i1 false, i1 false}
!360 = !{ptr @vega10_populate_single_gfx_level._rs, !361, !"_rs", i1 false, i1 false}
!361 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1625, i32 2}
!362 = !{ptr @__func__.vega10_populate_single_gfx_level, !361, !"<string literal>", i1 false, i1 false}
!363 = !{ptr @vega10_populate_single_gfx_level._entry, !361, !"_entry", i1 false, i1 false}
!364 = !{ptr @vega10_populate_single_gfx_level._entry_ptr, !361, !"_entry_ptr", i1 false, i1 false}
!365 = !{ptr @.str.204, !361, !"<string literal>", i1 false, i1 false}
!366 = !{ptr @vega10_populate_single_gfx_level._rs.205, !367, !"_rs", i1 false, i1 false}
!367 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1636, i32 3}
!368 = !{ptr @vega10_populate_single_gfx_level._entry.206, !367, !"_entry", i1 false, i1 false}
!369 = !{ptr @vega10_populate_single_gfx_level._entry_ptr.207, !367, !"_entry_ptr", i1 false, i1 false}
!370 = !{ptr @.str.208, !367, !"<string literal>", i1 false, i1 false}
!371 = !{ptr @vega10_populate_single_gfx_level._rs.209, !372, !"_rs", i1 false, i1 false}
!372 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1641, i32 2}
!373 = !{ptr @vega10_populate_single_gfx_level._entry.210, !372, !"_entry", i1 false, i1 false}
!374 = !{ptr @vega10_populate_single_gfx_level._entry_ptr.211, !372, !"_entry_ptr", i1 false, i1 false}
!375 = !{ptr @.str.212, !372, !"<string literal>", i1 false, i1 false}
!376 = !{ptr @vega10_populate_single_soc_level._rs, !377, !"_rs", i1 false, i1 false}
!377 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1699, i32 2}
!378 = !{ptr @__func__.vega10_populate_single_soc_level, !377, !"<string literal>", i1 false, i1 false}
!379 = !{ptr @vega10_populate_single_soc_level._entry, !377, !"_entry", i1 false, i1 false}
!380 = !{ptr @vega10_populate_single_soc_level._entry_ptr, !377, !"_entry_ptr", i1 false, i1 false}
!381 = !{ptr @.str.213, !377, !"<string literal>", i1 false, i1 false}
!382 = !{ptr @vega10_populate_single_soc_level._rs.214, !383, !"_rs", i1 false, i1 false}
!383 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1703, i32 2}
!384 = !{ptr @vega10_populate_single_soc_level._entry.215, !383, !"_entry", i1 false, i1 false}
!385 = !{ptr @vega10_populate_single_soc_level._entry_ptr.216, !383, !"_entry_ptr", i1 false, i1 false}
!386 = !{ptr @.str.217, !383, !"<string literal>", i1 false, i1 false}
!387 = !{ptr @vega10_populate_single_memory_level._rs, !388, !"_rs", i1 false, i1 false}
!388 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1829, i32 2}
!389 = !{ptr @__func__.vega10_populate_single_memory_level, !388, !"<string literal>", i1 false, i1 false}
!390 = !{ptr @vega10_populate_single_memory_level._entry, !388, !"_entry", i1 false, i1 false}
!391 = !{ptr @vega10_populate_single_memory_level._entry_ptr, !388, !"_entry_ptr", i1 false, i1 false}
!392 = !{ptr @.str.218, !388, !"<string literal>", i1 false, i1 false}
!393 = !{ptr @vega10_populate_single_memory_level._rs.219, !394, !"_rs", i1 false, i1 false}
!394 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1840, i32 3}
!395 = !{ptr @vega10_populate_single_memory_level._entry.220, !394, !"_entry", i1 false, i1 false}
!396 = !{ptr @vega10_populate_single_memory_level._entry_ptr.221, !394, !"_entry_ptr", i1 false, i1 false}
!397 = !{ptr @.str.222, !394, !"<string literal>", i1 false, i1 false}
!398 = !{ptr @vega10_populate_single_memory_level._rs.223, !399, !"_rs", i1 false, i1 false}
!399 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1845, i32 2}
!400 = !{ptr @vega10_populate_single_memory_level._entry.224, !399, !"_entry", i1 false, i1 false}
!401 = !{ptr @vega10_populate_single_memory_level._entry_ptr.225, !399, !"_entry_ptr", i1 false, i1 false}
!402 = !{ptr @.str.226, !399, !"<string literal>", i1 false, i1 false}
!403 = !{ptr @vega10_populate_single_memory_level._rs.227, !404, !"_rs", i1 false, i1 false}
!404 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1857, i32 2}
!405 = !{ptr @vega10_populate_single_memory_level._entry.228, !404, !"_entry", i1 false, i1 false}
!406 = !{ptr @vega10_populate_single_memory_level._entry_ptr.229, !404, !"_entry_ptr", i1 false, i1 false}
!407 = !{ptr @.str.230, !404, !"<string literal>", i1 false, i1 false}
!408 = !{ptr @channel_number, !409, !"channel_number", i1 false, i1 false}
!409 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 62, i32 23}
!410 = !{ptr @vega10_populate_all_display_clock_levels._rs, !411, !"_rs", i1 false, i1 false}
!411 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1974, i32 3}
!412 = !{ptr @__func__.vega10_populate_all_display_clock_levels, !411, !"<string literal>", i1 false, i1 false}
!413 = !{ptr @vega10_populate_all_display_clock_levels._entry, !411, !"_entry", i1 false, i1 false}
!414 = !{ptr @vega10_populate_all_display_clock_levels._entry_ptr, !411, !"_entry_ptr", i1 false, i1 false}
!415 = !{ptr @.str.231, !411, !"<string literal>", i1 false, i1 false}
!416 = !{ptr @vega10_populate_single_display_type._rs, !417, !"_rs", i1 false, i1 false}
!417 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1943, i32 2}
!418 = !{ptr @__func__.vega10_populate_single_display_type, !417, !"<string literal>", i1 false, i1 false}
!419 = !{ptr @vega10_populate_single_display_type._entry, !417, !"_entry", i1 false, i1 false}
!420 = !{ptr @vega10_populate_single_display_type._entry_ptr, !417, !"_entry_ptr", i1 false, i1 false}
!421 = !{ptr @.str.232, !417, !"<string literal>", i1 false, i1 false}
!422 = !{ptr @vega10_populate_single_eclock_level._rs, !423, !"_rs", i1 false, i1 false}
!423 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 1993, i32 2}
!424 = !{ptr @__func__.vega10_populate_single_eclock_level, !423, !"<string literal>", i1 false, i1 false}
!425 = !{ptr @vega10_populate_single_eclock_level._entry, !423, !"_entry", i1 false, i1 false}
!426 = !{ptr @vega10_populate_single_eclock_level._entry_ptr, !423, !"_entry_ptr", i1 false, i1 false}
!427 = !{ptr @.str.233, !423, !"<string literal>", i1 false, i1 false}
!428 = !{ptr @vega10_populate_single_vclock_level._rs, !429, !"_rs", i1 false, i1 false}
!429 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2045, i32 2}
!430 = !{ptr @__func__.vega10_populate_single_vclock_level, !429, !"<string literal>", i1 false, i1 false}
!431 = !{ptr @vega10_populate_single_vclock_level._entry, !429, !"_entry", i1 false, i1 false}
!432 = !{ptr @vega10_populate_single_vclock_level._entry_ptr, !429, !"_entry_ptr", i1 false, i1 false}
!433 = !{ptr @.str.234, !429, !"<string literal>", i1 false, i1 false}
!434 = !{ptr @vega10_populate_single_dclock_level._rs, !435, !"_rs", i1 false, i1 false}
!435 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2061, i32 2}
!436 = !{ptr @__func__.vega10_populate_single_dclock_level, !435, !"<string literal>", i1 false, i1 false}
!437 = !{ptr @vega10_populate_single_dclock_level._entry, !435, !"_entry", i1 false, i1 false}
!438 = !{ptr @vega10_populate_single_dclock_level._entry_ptr, !435, !"_entry_ptr", i1 false, i1 false}
!439 = !{ptr @.str.235, !435, !"<string literal>", i1 false, i1 false}
!440 = !{ptr @vega10_populate_and_upload_avfs_fuse_override._rs, !441, !"_rs", i1 false, i1 false}
!441 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2506, i32 3}
!442 = !{ptr @__func__.vega10_populate_and_upload_avfs_fuse_override, !441, !"<string literal>", i1 false, i1 false}
!443 = !{ptr @vega10_populate_and_upload_avfs_fuse_override._entry, !441, !"_entry", i1 false, i1 false}
!444 = !{ptr @vega10_populate_and_upload_avfs_fuse_override._entry_ptr, !441, !"_entry_ptr", i1 false, i1 false}
!445 = !{ptr @.str.236, !441, !"<string literal>", i1 false, i1 false}
!446 = !{ptr @.str.237, !447, !"<string literal>", i1 false, i1 false}
!447 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2376, i32 4}
!448 = !{ptr @.str.238, !447, !"<string literal>", i1 false, i1 false}
!449 = !{ptr @vega10_acg_enable._entry, !447, !"_entry", i1 false, i1 false}
!450 = !{ptr @vega10_acg_enable._entry_ptr, !447, !"_entry_ptr", i1 false, i1 false}
!451 = !{ptr @.str.239, !452, !"<string literal>", i1 false, i1 false}
!452 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2723, i32 4}
!453 = !{ptr @.str.240, !452, !"<string literal>", i1 false, i1 false}
!454 = !{ptr @vega10_enable_thermal_protection._entry, !452, !"_entry", i1 false, i1 false}
!455 = !{ptr @vega10_enable_thermal_protection._entry_ptr, !452, !"_entry_ptr", i1 false, i1 false}
!456 = !{ptr @vega10_enable_thermal_protection._rs, !457, !"_rs", i1 false, i1 false}
!457 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2725, i32 3}
!458 = !{ptr @vega10_enable_thermal_protection._entry.241, !457, !"_entry", i1 false, i1 false}
!459 = !{ptr @vega10_enable_thermal_protection._entry_ptr.242, !457, !"_entry_ptr", i1 false, i1 false}
!460 = !{ptr @.str.243, !457, !"<string literal>", i1 false, i1 false}
!461 = !{ptr @vega10_enable_vrhot_feature._rs, !462, !"_rs", i1 false, i1 false}
!462 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2763, i32 4}
!463 = !{ptr @__func__.vega10_enable_vrhot_feature, !462, !"<string literal>", i1 false, i1 false}
!464 = !{ptr @vega10_enable_vrhot_feature._entry, !462, !"_entry", i1 false, i1 false}
!465 = !{ptr @vega10_enable_vrhot_feature._entry_ptr, !462, !"_entry_ptr", i1 false, i1 false}
!466 = !{ptr @.str.244, !462, !"<string literal>", i1 false, i1 false}
!467 = !{ptr @vega10_enable_vrhot_feature._rs.245, !468, !"_rs", i1 false, i1 false}
!468 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2772, i32 5}
!469 = !{ptr @vega10_enable_vrhot_feature._entry.246, !468, !"_entry", i1 false, i1 false}
!470 = !{ptr @vega10_enable_vrhot_feature._entry_ptr.247, !468, !"_entry_ptr", i1 false, i1 false}
!471 = !{ptr @vega10_enable_deep_sleep_master_switch._rs, !472, !"_rs", i1 false, i1 false}
!472 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2820, i32 3}
!473 = !{ptr @__func__.vega10_enable_deep_sleep_master_switch, !472, !"<string literal>", i1 false, i1 false}
!474 = !{ptr @vega10_enable_deep_sleep_master_switch._entry, !472, !"_entry", i1 false, i1 false}
!475 = !{ptr @vega10_enable_deep_sleep_master_switch._entry_ptr, !472, !"_entry_ptr", i1 false, i1 false}
!476 = !{ptr @.str.248, !472, !"<string literal>", i1 false, i1 false}
!477 = !{ptr @vega10_enable_deep_sleep_master_switch._rs.249, !478, !"_rs", i1 false, i1 false}
!478 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2828, i32 3}
!479 = !{ptr @vega10_enable_deep_sleep_master_switch._entry.250, !478, !"_entry", i1 false, i1 false}
!480 = !{ptr @vega10_enable_deep_sleep_master_switch._entry_ptr.251, !478, !"_entry_ptr", i1 false, i1 false}
!481 = !{ptr @.str.252, !478, !"<string literal>", i1 false, i1 false}
!482 = !{ptr @vega10_enable_deep_sleep_master_switch._rs.253, !483, !"_rs", i1 false, i1 false}
!483 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2836, i32 3}
!484 = !{ptr @vega10_enable_deep_sleep_master_switch._entry.254, !483, !"_entry", i1 false, i1 false}
!485 = !{ptr @vega10_enable_deep_sleep_master_switch._entry_ptr.255, !483, !"_entry_ptr", i1 false, i1 false}
!486 = !{ptr @.str.256, !483, !"<string literal>", i1 false, i1 false}
!487 = !{ptr @vega10_enable_deep_sleep_master_switch._rs.257, !488, !"_rs", i1 false, i1 false}
!488 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2844, i32 3}
!489 = !{ptr @vega10_enable_deep_sleep_master_switch._entry.258, !488, !"_entry", i1 false, i1 false}
!490 = !{ptr @vega10_enable_deep_sleep_master_switch._entry_ptr.259, !488, !"_entry_ptr", i1 false, i1 false}
!491 = !{ptr @.str.260, !488, !"<string literal>", i1 false, i1 false}
!492 = !{ptr @vega10_start_dpm._rs, !493, !"_rs", i1 false, i1 false}
!493 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2959, i32 3}
!494 = !{ptr @__func__.vega10_start_dpm, !493, !"<string literal>", i1 false, i1 false}
!495 = !{ptr @vega10_start_dpm._entry, !493, !"_entry", i1 false, i1 false}
!496 = !{ptr @vega10_start_dpm._entry_ptr, !493, !"_entry_ptr", i1 false, i1 false}
!497 = !{ptr @.str.261, !493, !"<string literal>", i1 false, i1 false}
!498 = !{ptr @vega10_start_dpm._rs.262, !499, !"_rs", i1 false, i1 false}
!499 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2974, i32 4}
!500 = !{ptr @vega10_start_dpm._entry.263, !499, !"_entry", i1 false, i1 false}
!501 = !{ptr @vega10_start_dpm._entry_ptr.264, !499, !"_entry_ptr", i1 false, i1 false}
!502 = !{ptr @vega10_start_dpm._rs.265, !503, !"_rs", i1 false, i1 false}
!503 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2983, i32 3}
!504 = !{ptr @vega10_start_dpm._entry.266, !503, !"_entry", i1 false, i1 false}
!505 = !{ptr @vega10_start_dpm._entry_ptr.267, !503, !"_entry_ptr", i1 false, i1 false}
!506 = !{ptr @.str.268, !503, !"<string literal>", i1 false, i1 false}
!507 = !{ptr @vega10_enable_ulv._rs, !508, !"_rs", i1 false, i1 false}
!508 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2790, i32 3}
!509 = !{ptr @__func__.vega10_enable_ulv, !508, !"<string literal>", i1 false, i1 false}
!510 = !{ptr @vega10_enable_ulv._entry, !508, !"_entry", i1 false, i1 false}
!511 = !{ptr @vega10_enable_ulv._entry_ptr, !508, !"_entry_ptr", i1 false, i1 false}
!512 = !{ptr @.str.269, !508, !"<string literal>", i1 false, i1 false}
!513 = !{ptr @vega10_disable_dpm_tasks._rs, !514, !"_rs", i1 false, i1 false}
!514 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4885, i32 2}
!515 = !{ptr @__func__.vega10_disable_dpm_tasks, !514, !"<string literal>", i1 false, i1 false}
!516 = !{ptr @vega10_disable_dpm_tasks._entry, !514, !"_entry", i1 false, i1 false}
!517 = !{ptr @vega10_disable_dpm_tasks._entry_ptr, !514, !"_entry_ptr", i1 false, i1 false}
!518 = !{ptr @.str.270, !514, !"<string literal>", i1 false, i1 false}
!519 = !{ptr @vega10_disable_dpm_tasks._rs.271, !520, !"_rs", i1 false, i1 false}
!520 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4889, i32 2}
!521 = !{ptr @vega10_disable_dpm_tasks._entry.272, !520, !"_entry", i1 false, i1 false}
!522 = !{ptr @vega10_disable_dpm_tasks._entry_ptr.273, !520, !"_entry_ptr", i1 false, i1 false}
!523 = !{ptr @.str.274, !520, !"<string literal>", i1 false, i1 false}
!524 = !{ptr @vega10_disable_dpm_tasks._rs.275, !525, !"_rs", i1 false, i1 false}
!525 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4893, i32 2}
!526 = !{ptr @vega10_disable_dpm_tasks._entry.276, !525, !"_entry", i1 false, i1 false}
!527 = !{ptr @vega10_disable_dpm_tasks._entry_ptr.277, !525, !"_entry_ptr", i1 false, i1 false}
!528 = !{ptr @.str.278, !525, !"<string literal>", i1 false, i1 false}
!529 = !{ptr @vega10_disable_dpm_tasks._rs.279, !530, !"_rs", i1 false, i1 false}
!530 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4897, i32 2}
!531 = !{ptr @vega10_disable_dpm_tasks._entry.280, !530, !"_entry", i1 false, i1 false}
!532 = !{ptr @vega10_disable_dpm_tasks._entry_ptr.281, !530, !"_entry_ptr", i1 false, i1 false}
!533 = !{ptr @.str.282, !530, !"<string literal>", i1 false, i1 false}
!534 = !{ptr @vega10_disable_dpm_tasks._rs.283, !535, !"_rs", i1 false, i1 false}
!535 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4901, i32 2}
!536 = !{ptr @vega10_disable_dpm_tasks._entry.284, !535, !"_entry", i1 false, i1 false}
!537 = !{ptr @vega10_disable_dpm_tasks._entry_ptr.285, !535, !"_entry_ptr", i1 false, i1 false}
!538 = !{ptr @.str.286, !535, !"<string literal>", i1 false, i1 false}
!539 = !{ptr @vega10_disable_dpm_tasks._rs.287, !540, !"_rs", i1 false, i1 false}
!540 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4905, i32 2}
!541 = !{ptr @vega10_disable_dpm_tasks._entry.288, !540, !"_entry", i1 false, i1 false}
!542 = !{ptr @vega10_disable_dpm_tasks._entry_ptr.289, !540, !"_entry_ptr", i1 false, i1 false}
!543 = !{ptr @.str.290, !540, !"<string literal>", i1 false, i1 false}
!544 = distinct !{null, !545, !"_rs", i1 false, i1 false}
!545 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4909, i32 2}
!546 = !{ptr @vega10_disable_dpm_tasks._entry.292, !545, !"_entry", i1 false, i1 false}
!547 = !{ptr @vega10_disable_dpm_tasks._entry_ptr.293, !545, !"_entry_ptr", i1 false, i1 false}
!548 = distinct !{null, !545, !"<string literal>", i1 false, i1 false}
!549 = !{ptr @.str.295, !550, !"<string literal>", i1 false, i1 false}
!550 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2743, i32 4}
!551 = !{ptr @.str.296, !550, !"<string literal>", i1 false, i1 false}
!552 = !{ptr @vega10_disable_thermal_protection._entry, !550, !"_entry", i1 false, i1 false}
!553 = !{ptr @vega10_disable_thermal_protection._entry_ptr, !550, !"_entry_ptr", i1 false, i1 false}
!554 = !{ptr @vega10_disable_thermal_protection._rs, !555, !"_rs", i1 false, i1 false}
!555 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2745, i32 3}
!556 = !{ptr @vega10_disable_thermal_protection._entry.297, !555, !"_entry", i1 false, i1 false}
!557 = !{ptr @vega10_disable_thermal_protection._entry_ptr.298, !555, !"_entry_ptr", i1 false, i1 false}
!558 = !{ptr @.str.299, !555, !"<string literal>", i1 false, i1 false}
!559 = !{ptr @vega10_stop_dpm._rs, !560, !"_rs", i1 false, i1 false}
!560 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2902, i32 3}
!561 = !{ptr @__func__.vega10_stop_dpm, !560, !"<string literal>", i1 false, i1 false}
!562 = !{ptr @vega10_stop_dpm._entry, !560, !"_entry", i1 false, i1 false}
!563 = !{ptr @vega10_stop_dpm._entry_ptr, !560, !"_entry_ptr", i1 false, i1 false}
!564 = !{ptr @.str.300, !560, !"<string literal>", i1 false, i1 false}
!565 = !{ptr @vega10_disable_deep_sleep_master_switch._rs, !566, !"_rs", i1 false, i1 false}
!566 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2859, i32 3}
!567 = !{ptr @__func__.vega10_disable_deep_sleep_master_switch, !566, !"<string literal>", i1 false, i1 false}
!568 = !{ptr @vega10_disable_deep_sleep_master_switch._entry, !566, !"_entry", i1 false, i1 false}
!569 = !{ptr @vega10_disable_deep_sleep_master_switch._entry_ptr, !566, !"_entry_ptr", i1 false, i1 false}
!570 = !{ptr @.str.301, !566, !"<string literal>", i1 false, i1 false}
!571 = !{ptr @vega10_disable_deep_sleep_master_switch._rs.302, !572, !"_rs", i1 false, i1 false}
!572 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2867, i32 3}
!573 = !{ptr @vega10_disable_deep_sleep_master_switch._entry.303, !572, !"_entry", i1 false, i1 false}
!574 = !{ptr @vega10_disable_deep_sleep_master_switch._entry_ptr.304, !572, !"_entry_ptr", i1 false, i1 false}
!575 = !{ptr @.str.305, !572, !"<string literal>", i1 false, i1 false}
!576 = !{ptr @vega10_disable_deep_sleep_master_switch._rs.306, !577, !"_rs", i1 false, i1 false}
!577 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2875, i32 3}
!578 = !{ptr @vega10_disable_deep_sleep_master_switch._entry.307, !577, !"_entry", i1 false, i1 false}
!579 = !{ptr @vega10_disable_deep_sleep_master_switch._entry_ptr.308, !577, !"_entry_ptr", i1 false, i1 false}
!580 = !{ptr @.str.309, !577, !"<string literal>", i1 false, i1 false}
!581 = !{ptr @vega10_disable_deep_sleep_master_switch._rs.310, !582, !"_rs", i1 false, i1 false}
!582 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2883, i32 3}
!583 = !{ptr @vega10_disable_deep_sleep_master_switch._entry.311, !582, !"_entry", i1 false, i1 false}
!584 = !{ptr @vega10_disable_deep_sleep_master_switch._entry_ptr.312, !582, !"_entry_ptr", i1 false, i1 false}
!585 = !{ptr @.str.313, !582, !"<string literal>", i1 false, i1 false}
!586 = !{ptr @vega10_disable_ulv._rs, !587, !"_rs", i1 false, i1 false}
!587 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2805, i32 3}
!588 = !{ptr @__func__.vega10_disable_ulv, !587, !"<string literal>", i1 false, i1 false}
!589 = !{ptr @vega10_disable_ulv._entry, !587, !"_entry", i1 false, i1 false}
!590 = !{ptr @vega10_disable_ulv._entry_ptr, !587, !"_entry_ptr", i1 false, i1 false}
!591 = !{ptr @.str.314, !587, !"<string literal>", i1 false, i1 false}
!592 = !{ptr @vega10_get_pp_table_entry_callback_func._rs, !593, !"_rs", i1 false, i1 false}
!593 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3151, i32 2}
!594 = !{ptr @__func__.vega10_get_pp_table_entry_callback_func, !593, !"<string literal>", i1 false, i1 false}
!595 = !{ptr @vega10_get_pp_table_entry_callback_func._entry, !593, !"_entry", i1 false, i1 false}
!596 = !{ptr @vega10_get_pp_table_entry_callback_func._entry_ptr, !593, !"_entry_ptr", i1 false, i1 false}
!597 = !{ptr @.str.315, !593, !"<string literal>", i1 false, i1 false}
!598 = !{ptr @vega10_get_pp_table_entry_callback_func._rs.316, !599, !"_rs", i1 false, i1 false}
!599 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3157, i32 2}
!600 = !{ptr @vega10_get_pp_table_entry_callback_func._entry.317, !599, !"_entry", i1 false, i1 false}
!601 = !{ptr @vega10_get_pp_table_entry_callback_func._entry_ptr.318, !599, !"_entry_ptr", i1 false, i1 false}
!602 = !{ptr @.str.319, !599, !"<string literal>", i1 false, i1 false}
!603 = !{ptr @vega10_enable_disable_uvd_dpm._rs, !604, !"_rs", i1 false, i1 false}
!604 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4787, i32 3}
!605 = !{ptr @__func__.vega10_enable_disable_uvd_dpm, !604, !"<string literal>", i1 false, i1 false}
!606 = !{ptr @vega10_enable_disable_uvd_dpm._entry, !604, !"_entry", i1 false, i1 false}
!607 = !{ptr @vega10_enable_disable_uvd_dpm._entry_ptr, !604, !"_entry_ptr", i1 false, i1 false}
!608 = !{ptr @.str.320, !604, !"<string literal>", i1 false, i1 false}
!609 = distinct !{null, !610, !"_rs", i1 false, i1 false}
!610 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3792, i32 2}
!611 = !{ptr @__func__.vega10_set_power_state_tasks, !610, !"<string literal>", i1 false, i1 false}
!612 = !{ptr @vega10_set_power_state_tasks._entry, !610, !"_entry", i1 false, i1 false}
!613 = !{ptr @vega10_set_power_state_tasks._entry_ptr, !610, !"_entry_ptr", i1 false, i1 false}
!614 = distinct !{null, !610, !"<string literal>", i1 false, i1 false}
!615 = !{ptr @vega10_set_power_state_tasks._rs.322, !616, !"_rs", i1 false, i1 false}
!616 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3797, i32 2}
!617 = !{ptr @vega10_set_power_state_tasks._entry.323, !616, !"_entry", i1 false, i1 false}
!618 = !{ptr @vega10_set_power_state_tasks._entry_ptr.324, !616, !"_entry_ptr", i1 false, i1 false}
!619 = !{ptr @.str.325, !616, !"<string literal>", i1 false, i1 false}
!620 = !{ptr @vega10_set_power_state_tasks._rs.326, !621, !"_rs", i1 false, i1 false}
!621 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3802, i32 2}
!622 = !{ptr @vega10_set_power_state_tasks._entry.327, !621, !"_entry", i1 false, i1 false}
!623 = !{ptr @vega10_set_power_state_tasks._entry_ptr.328, !621, !"_entry_ptr", i1 false, i1 false}
!624 = !{ptr @.str.329, !621, !"<string literal>", i1 false, i1 false}
!625 = distinct !{null, !626, !"_rs", i1 false, i1 false}
!626 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3807, i32 2}
!627 = !{ptr @vega10_set_power_state_tasks._entry.331, !626, !"_entry", i1 false, i1 false}
!628 = !{ptr @vega10_set_power_state_tasks._entry_ptr.332, !626, !"_entry_ptr", i1 false, i1 false}
!629 = distinct !{null, !626, !"<string literal>", i1 false, i1 false}
!630 = !{ptr @vega10_set_power_state_tasks._rs.334, !631, !"_rs", i1 false, i1 false}
!631 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3812, i32 2}
!632 = !{ptr @vega10_set_power_state_tasks._entry.335, !631, !"_entry", i1 false, i1 false}
!633 = !{ptr @vega10_set_power_state_tasks._entry_ptr.336, !631, !"_entry_ptr", i1 false, i1 false}
!634 = !{ptr @cast_const_phw_vega10_power_state._rs, !635, !"_rs", i1 false, i1 false}
!635 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 109, i32 2}
!636 = !{ptr @__func__.cast_const_phw_vega10_power_state, !635, !"<string literal>", i1 false, i1 false}
!637 = !{ptr @cast_const_phw_vega10_power_state._entry, !635, !"_entry", i1 false, i1 false}
!638 = !{ptr @cast_const_phw_vega10_power_state._entry_ptr, !635, !"_entry_ptr", i1 false, i1 false}
!639 = !{ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._rs, !640, !"_rs", i1 false, i1 false}
!640 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3460, i32 3}
!641 = !{ptr @__func__.vega10_populate_and_upload_sclk_mclk_dpm_levels, !640, !"<string literal>", i1 false, i1 false}
!642 = !{ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry, !640, !"_entry", i1 false, i1 false}
!643 = !{ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr, !640, !"_entry_ptr", i1 false, i1 false}
!644 = !{ptr @.str.337, !640, !"<string literal>", i1 false, i1 false}
!645 = !{ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._rs.338, !646, !"_rs", i1 false, i1 false}
!646 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3468, i32 3}
!647 = !{ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry.339, !646, !"_entry", i1 false, i1 false}
!648 = !{ptr @vega10_populate_and_upload_sclk_mclk_dpm_levels._entry_ptr.340, !646, !"_entry_ptr", i1 false, i1 false}
!649 = !{ptr @.str.341, !646, !"<string literal>", i1 false, i1 false}
!650 = !{ptr @vega10_generate_dpm_level_enable_mask._rs, !651, !"_rs", i1 false, i1 false}
!651 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3709, i32 2}
!652 = !{ptr @__func__.vega10_generate_dpm_level_enable_mask, !651, !"<string literal>", i1 false, i1 false}
!653 = !{ptr @vega10_generate_dpm_level_enable_mask._entry, !651, !"_entry", i1 false, i1 false}
!654 = !{ptr @vega10_generate_dpm_level_enable_mask._entry_ptr, !651, !"_entry_ptr", i1 false, i1 false}
!655 = !{ptr @.str.342, !651, !"<string literal>", i1 false, i1 false}
!656 = distinct !{null, !657, !"_rs", i1 false, i1 false}
!657 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3726, i32 2}
!658 = !{ptr @vega10_generate_dpm_level_enable_mask._entry.344, !657, !"_entry", i1 false, i1 false}
!659 = !{ptr @vega10_generate_dpm_level_enable_mask._entry_ptr.345, !657, !"_entry_ptr", i1 false, i1 false}
!660 = distinct !{null, !657, !"<string literal>", i1 false, i1 false}
!661 = distinct !{null, !662, !"_rs", i1 false, i1 false}
!662 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3729, i32 2}
!663 = !{ptr @vega10_generate_dpm_level_enable_mask._entry.348, !662, !"_entry", i1 false, i1 false}
!664 = !{ptr @vega10_generate_dpm_level_enable_mask._entry_ptr.349, !662, !"_entry_ptr", i1 false, i1 false}
!665 = distinct !{null, !662, !"<string literal>", i1 false, i1 false}
!666 = !{ptr @vega10_trim_dpm_states._rs, !667, !"_rs", i1 false, i1 false}
!667 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 3519, i32 2}
!668 = !{ptr @__func__.vega10_trim_dpm_states, !667, !"<string literal>", i1 false, i1 false}
!669 = !{ptr @vega10_trim_dpm_states._entry, !667, !"_entry", i1 false, i1 false}
!670 = !{ptr @vega10_trim_dpm_states._entry_ptr, !667, !"_entry_ptr", i1 false, i1 false}
!671 = !{ptr @.str.351, !667, !"<string literal>", i1 false, i1 false}
!672 = !{ptr @.str.352, !673, !"<string literal>", i1 false, i1 false}
!673 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4076, i32 4}
!674 = !{ptr @.str.353, !673, !"<string literal>", i1 false, i1 false}
!675 = !{ptr @vega10_notify_smc_display_config_after_ps_adjustment._entry, !673, !"_entry", i1 false, i1 false}
!676 = !{ptr @vega10_notify_smc_display_config_after_ps_adjustment._entry_ptr, !673, !"_entry_ptr", i1 false, i1 false}
!677 = !{ptr @.str.354, !678, !"<string literal>", i1 false, i1 false}
!678 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4079, i32 3}
!679 = !{ptr @.str.355, !678, !"<string literal>", i1 false, i1 false}
!680 = !{ptr @vega10_notify_smc_display_config_after_ps_adjustment.__UNIQUE_ID_ddebug343, !678, !"__UNIQUE_ID_ddebug343", i1 false, i1 false}
!681 = !{ptr @.str.356, !678, !"<string literal>", i1 false, i1 false}
!682 = !{ptr @vega10_display_configuration_changed_task._rs, !683, !"_rs", i1 false, i1 false}
!683 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4769, i32 3}
!684 = !{ptr @__func__.vega10_display_configuration_changed_task, !683, !"<string literal>", i1 false, i1 false}
!685 = !{ptr @vega10_display_configuration_changed_task._entry, !683, !"_entry", i1 false, i1 false}
!686 = !{ptr @vega10_display_configuration_changed_task._entry_ptr, !683, !"_entry_ptr", i1 false, i1 false}
!687 = !{ptr @.str.357, !683, !"<string literal>", i1 false, i1 false}
!688 = !{ptr @.str.358, !689, !"<string literal>", i1 false, i1 false}
!689 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4001, i32 3}
!690 = !{ptr @.str.359, !689, !"<string literal>", i1 false, i1 false}
!691 = !{ptr @vega10_display_clock_voltage_request._entry, !689, !"_entry", i1 false, i1 false}
!692 = !{ptr @vega10_display_clock_voltage_request._entry_ptr, !689, !"_entry_ptr", i1 false, i1 false}
!693 = !{ptr @vega10_power_off_asic._rs, !694, !"_rs", i1 false, i1 false}
!694 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4922, i32 2}
!695 = !{ptr @__func__.vega10_power_off_asic, !694, !"<string literal>", i1 false, i1 false}
!696 = !{ptr @vega10_power_off_asic._entry, !694, !"_entry", i1 false, i1 false}
!697 = !{ptr @vega10_power_off_asic._entry_ptr, !694, !"_entry_ptr", i1 false, i1 false}
!698 = !{ptr @.str.360, !694, !"<string literal>", i1 false, i1 false}
!699 = distinct !{null, !700, !"_rs", i1 false, i1 false}
!700 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4227, i32 3}
!701 = !{ptr @__func__.vega10_force_clock_level, !700, !"<string literal>", i1 false, i1 false}
!702 = !{ptr @vega10_force_clock_level._entry, !700, !"_entry", i1 false, i1 false}
!703 = !{ptr @vega10_force_clock_level._entry_ptr, !700, !"_entry_ptr", i1 false, i1 false}
!704 = distinct !{null, !700, !"<string literal>", i1 false, i1 false}
!705 = distinct !{null, !706, !"_rs", i1 false, i1 false}
!706 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4231, i32 3}
!707 = !{ptr @vega10_force_clock_level._entry.363, !706, !"_entry", i1 false, i1 false}
!708 = !{ptr @vega10_force_clock_level._entry_ptr.364, !706, !"_entry_ptr", i1 false, i1 false}
!709 = distinct !{null, !710, !"_rs", i1 false, i1 false}
!710 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4240, i32 3}
!711 = !{ptr @vega10_force_clock_level._entry.366, !710, !"_entry", i1 false, i1 false}
!712 = !{ptr @vega10_force_clock_level._entry_ptr.367, !710, !"_entry_ptr", i1 false, i1 false}
!713 = distinct !{null, !714, !"_rs", i1 false, i1 false}
!714 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4244, i32 3}
!715 = !{ptr @vega10_force_clock_level._entry.369, !714, !"_entry", i1 false, i1 false}
!716 = !{ptr @vega10_force_clock_level._entry_ptr.370, !714, !"_entry_ptr", i1 false, i1 false}
!717 = distinct !{null, !718, !"_rs", i1 false, i1 false}
!718 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4254, i32 3}
!719 = !{ptr @vega10_force_clock_level._entry.372, !718, !"_entry", i1 false, i1 false}
!720 = !{ptr @vega10_force_clock_level._entry_ptr.373, !718, !"_entry_ptr", i1 false, i1 false}
!721 = distinct !{null, !722, !"_rs", i1 false, i1 false}
!722 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4258, i32 3}
!723 = !{ptr @vega10_force_clock_level._entry.375, !722, !"_entry", i1 false, i1 false}
!724 = !{ptr @vega10_force_clock_level._entry_ptr.376, !722, !"_entry_ptr", i1 false, i1 false}
!725 = !{ptr @.str.378, !726, !"<string literal>", i1 false, i1 false}
!726 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4265, i32 3}
!727 = !{ptr @vega10_force_clock_level._entry.377, !726, !"_entry", i1 false, i1 false}
!728 = !{ptr @vega10_force_clock_level._entry_ptr.379, !726, !"_entry_ptr", i1 false, i1 false}
!729 = !{ptr @.str.380, !730, !"<string literal>", i1 false, i1 false}
!730 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4655, i32 32}
!731 = !{ptr @.str.381, !732, !"<string literal>", i1 false, i1 false}
!732 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4657, i32 19}
!733 = !{ptr @.str.382, !734, !"<string literal>", i1 false, i1 false}
!734 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4657, i32 25}
!735 = !{ptr @.str.383, !736, !"<string literal>", i1 false, i1 false}
!736 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4703, i32 32}
!737 = !{ptr @.str.384, !738, !"<string literal>", i1 false, i1 false}
!738 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4704, i32 25}
!739 = !{ptr @.str.385, !740, !"<string literal>", i1 false, i1 false}
!740 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4705, i32 25}
!741 = !{ptr @.str.386, !742, !"<string literal>", i1 false, i1 false}
!742 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4706, i32 25}
!743 = !{ptr @.str.387, !744, !"<string literal>", i1 false, i1 false}
!744 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4707, i32 25}
!745 = !{ptr @.str.388, !746, !"<string literal>", i1 false, i1 false}
!746 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4708, i32 26}
!747 = !{ptr @.str.389, !748, !"<string literal>", i1 false, i1 false}
!748 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4709, i32 26}
!749 = !{ptr @.str.390, !750, !"<string literal>", i1 false, i1 false}
!750 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4710, i32 26}
!751 = !{ptr @.str.391, !752, !"<string literal>", i1 false, i1 false}
!752 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4711, i32 26}
!753 = !{ptr @.str.392, !754, !"<string literal>", i1 false, i1 false}
!754 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4712, i32 26}
!755 = !{ptr @.str.393, !756, !"<string literal>", i1 false, i1 false}
!756 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4713, i32 26}
!757 = !{ptr @.str.394, !758, !"<string literal>", i1 false, i1 false}
!758 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4722, i32 32}
!759 = !{ptr @.str.395, !760, !"<string literal>", i1 false, i1 false}
!760 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4722, i32 41}
!761 = !{ptr @.str.396, !762, !"<string literal>", i1 false, i1 false}
!762 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4725, i32 33}
!763 = !{ptr @.str.397, !764, !"<string literal>", i1 false, i1 false}
!764 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4732, i32 41}
!765 = !{ptr @.str.398, !766, !"<string literal>", i1 false, i1 false}
!766 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4742, i32 41}
!767 = !{ptr @.str.399, !768, !"<string literal>", i1 false, i1 false}
!768 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4743, i32 32}
!769 = !{ptr @.str.400, !770, !"<string literal>", i1 false, i1 false}
!770 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4746, i32 32}
!771 = !{ptr @.str.401, !772, !"<string literal>", i1 false, i1 false}
!772 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4749, i32 32}
!773 = !{ptr @.str.402, !774, !"<string literal>", i1 false, i1 false}
!774 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4975, i32 3}
!775 = !{ptr @.str.403, !774, !"<string literal>", i1 false, i1 false}
!776 = !{ptr @vega10_set_sclk_od._entry, !774, !"_entry", i1 false, i1 false}
!777 = !{ptr @vega10_set_sclk_od._entry_ptr, !774, !"_entry_ptr", i1 false, i1 false}
!778 = !{ptr @.str.404, !779, !"<string literal>", i1 false, i1 false}
!779 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5026, i32 3}
!780 = !{ptr @.str.405, !779, !"<string literal>", i1 false, i1 false}
!781 = !{ptr @vega10_set_mclk_od._entry, !779, !"_entry", i1 false, i1 false}
!782 = !{ptr @vega10_set_mclk_od._entry_ptr, !779, !"_entry_ptr", i1 false, i1 false}
!783 = !{ptr @vega10_avfs_enable._rs, !784, !"_rs", i1 false, i1 false}
!784 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2442, i32 4}
!785 = !{ptr @__func__.vega10_avfs_enable, !784, !"<string literal>", i1 false, i1 false}
!786 = !{ptr @vega10_avfs_enable._entry, !784, !"_entry", i1 false, i1 false}
!787 = !{ptr @vega10_avfs_enable._entry_ptr, !784, !"_entry_ptr", i1 false, i1 false}
!788 = !{ptr @.str.406, !784, !"<string literal>", i1 false, i1 false}
!789 = !{ptr @vega10_avfs_enable._rs.407, !790, !"_rs", i1 false, i1 false}
!790 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 2449, i32 4}
!791 = !{ptr @vega10_avfs_enable._entry.408, !790, !"_entry", i1 false, i1 false}
!792 = !{ptr @vega10_avfs_enable._entry_ptr.409, !790, !"_entry_ptr", i1 false, i1 false}
!793 = !{ptr @.str.410, !790, !"<string literal>", i1 false, i1 false}
!794 = !{ptr @SMU7ThermalWithDelayPolicy, !795, !"SMU7ThermalWithDelayPolicy", i1 false, i1 false}
!795 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/inc/pp_thermal.h", i32 28, i32 56}
!796 = distinct !{null, !797, !"profile_mode_setting", i1 false, i1 false}
!797 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5093, i32 23}
!798 = !{ptr @.str.411, !799, !"<string literal>", i1 false, i1 false}
!799 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5100, i32 33}
!800 = !{ptr @.str.412, !801, !"<string literal>", i1 false, i1 false}
!801 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5101, i32 4}
!802 = !{ptr @.str.413, !803, !"<string literal>", i1 false, i1 false}
!803 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5102, i32 4}
!804 = !{ptr @.str.414, !805, !"<string literal>", i1 false, i1 false}
!805 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5103, i32 4}
!806 = !{ptr @.str.415, !807, !"<string literal>", i1 false, i1 false}
!807 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5104, i32 4}
!808 = !{ptr @.str.416, !809, !"<string literal>", i1 false, i1 false}
!809 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5105, i32 4}
!810 = distinct !{null, !811, !"title", i1 false, i1 false}
!811 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5100, i32 21}
!812 = !{ptr @.str.417, !813, !"<string literal>", i1 false, i1 false}
!813 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5112, i32 35}
!814 = !{ptr @.str.418, !815, !"<string literal>", i1 false, i1 false}
!815 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5116, i32 36}
!816 = !{ptr @.str.419, !817, !"<string literal>", i1 false, i1 false}
!817 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5117, i32 75}
!818 = !{ptr @vega10_odn_edit_dpm_table._rs, !819, !"_rs", i1 false, i1 false}
!819 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5366, i32 2}
!820 = !{ptr @__func__.vega10_odn_edit_dpm_table, !819, !"<string literal>", i1 false, i1 false}
!821 = !{ptr @vega10_odn_edit_dpm_table._entry, !819, !"_entry", i1 false, i1 false}
!822 = !{ptr @vega10_odn_edit_dpm_table._entry_ptr, !819, !"_entry_ptr", i1 false, i1 false}
!823 = !{ptr @.str.420, !819, !"<string literal>", i1 false, i1 false}
!824 = !{ptr @.str.422, !825, !"<string literal>", i1 false, i1 false}
!825 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5370, i32 3}
!826 = !{ptr @vega10_odn_edit_dpm_table._entry.421, !825, !"_entry", i1 false, i1 false}
!827 = !{ptr @vega10_odn_edit_dpm_table._entry_ptr.423, !825, !"_entry_ptr", i1 false, i1 false}
!828 = !{ptr @.str.425, !829, !"<string literal>", i1 false, i1 false}
!829 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5400, i32 4}
!830 = !{ptr @vega10_odn_edit_dpm_table._entry.424, !829, !"_entry", i1 false, i1 false}
!831 = !{ptr @vega10_odn_edit_dpm_table._entry_ptr.426, !829, !"_entry_ptr", i1 false, i1 false}
!832 = !{ptr @.str.427, !833, !"<string literal>", i1 false, i1 false}
!833 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5196, i32 3}
!834 = !{ptr @.str.428, !833, !"<string literal>", i1 false, i1 false}
!835 = !{ptr @vega10_check_clk_voltage_valid._entry, !833, !"_entry", i1 false, i1 false}
!836 = !{ptr @vega10_check_clk_voltage_valid._entry_ptr, !833, !"_entry_ptr", i1 false, i1 false}
!837 = !{ptr @.str.430, !838, !"<string literal>", i1 false, i1 false}
!838 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5204, i32 4}
!839 = !{ptr @vega10_check_clk_voltage_valid._entry.429, !838, !"_entry", i1 false, i1 false}
!840 = !{ptr @vega10_check_clk_voltage_valid._entry_ptr.431, !838, !"_entry_ptr", i1 false, i1 false}
!841 = !{ptr @.str.433, !842, !"<string literal>", i1 false, i1 false}
!842 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5213, i32 4}
!843 = !{ptr @vega10_check_clk_voltage_valid._entry.432, !842, !"_entry", i1 false, i1 false}
!844 = !{ptr @vega10_check_clk_voltage_valid._entry_ptr.434, !842, !"_entry_ptr", i1 false, i1 false}
!845 = !{ptr @.str.435, !846, !"<string literal>", i1 false, i1 false}
!846 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4512, i32 5}
!847 = !{ptr @.str.436, !848, !"<string literal>", i1 false, i1 false}
!848 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4513, i32 5}
!849 = !{ptr @.str.437, !850, !"<string literal>", i1 false, i1 false}
!850 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4514, i32 5}
!851 = !{ptr @.str.438, !852, !"<string literal>", i1 false, i1 false}
!852 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4515, i32 5}
!853 = !{ptr @.str.439, !854, !"<string literal>", i1 false, i1 false}
!854 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4516, i32 5}
!855 = !{ptr @.str.440, !856, !"<string literal>", i1 false, i1 false}
!856 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4517, i32 5}
!857 = !{ptr @.str.441, !858, !"<string literal>", i1 false, i1 false}
!858 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4518, i32 5}
!859 = !{ptr @.str.442, !860, !"<string literal>", i1 false, i1 false}
!860 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4519, i32 5}
!861 = !{ptr @.str.443, !862, !"<string literal>", i1 false, i1 false}
!862 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4520, i32 5}
!863 = !{ptr @.str.444, !864, !"<string literal>", i1 false, i1 false}
!864 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4521, i32 5}
!865 = !{ptr @.str.445, !866, !"<string literal>", i1 false, i1 false}
!866 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4522, i32 5}
!867 = !{ptr @.str.446, !868, !"<string literal>", i1 false, i1 false}
!868 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4523, i32 5}
!869 = !{ptr @.str.447, !870, !"<string literal>", i1 false, i1 false}
!870 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4524, i32 5}
!871 = !{ptr @.str.448, !872, !"<string literal>", i1 false, i1 false}
!872 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4525, i32 5}
!873 = !{ptr @.str.449, !874, !"<string literal>", i1 false, i1 false}
!874 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4526, i32 5}
!875 = !{ptr @.str.450, !876, !"<string literal>", i1 false, i1 false}
!876 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4527, i32 5}
!877 = !{ptr @.str.451, !878, !"<string literal>", i1 false, i1 false}
!878 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4528, i32 5}
!879 = !{ptr @.str.452, !880, !"<string literal>", i1 false, i1 false}
!880 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4529, i32 5}
!881 = !{ptr @.str.453, !882, !"<string literal>", i1 false, i1 false}
!882 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4530, i32 5}
!883 = !{ptr @.str.454, !884, !"<string literal>", i1 false, i1 false}
!884 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4531, i32 5}
!885 = !{ptr @.str.455, !886, !"<string literal>", i1 false, i1 false}
!886 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4532, i32 5}
!887 = !{ptr @.str.456, !888, !"<string literal>", i1 false, i1 false}
!888 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4533, i32 5}
!889 = !{ptr @.str.457, !890, !"<string literal>", i1 false, i1 false}
!890 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4534, i32 5}
!891 = !{ptr @.str.458, !892, !"<string literal>", i1 false, i1 false}
!892 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4535, i32 5}
!893 = !{ptr @.str.459, !894, !"<string literal>", i1 false, i1 false}
!894 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4536, i32 5}
!895 = !{ptr @.str.460, !896, !"<string literal>", i1 false, i1 false}
!896 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4537, i32 5}
!897 = !{ptr @.str.461, !898, !"<string literal>", i1 false, i1 false}
!898 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4538, i32 5}
!899 = !{ptr @.str.462, !900, !"<string literal>", i1 false, i1 false}
!900 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4539, i32 5}
!901 = !{ptr @.str.463, !902, !"<string literal>", i1 false, i1 false}
!902 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4540, i32 5}
!903 = !{ptr @.str.464, !904, !"<string literal>", i1 false, i1 false}
!904 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4541, i32 5}
!905 = !{ptr @vega10_get_ppfeature_status.ppfeature_name, !906, !"ppfeature_name", i1 false, i1 false}
!906 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4511, i32 21}
!907 = !{ptr @.str.465, !908, !"<string literal>", i1 false, i1 false}
!908 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4543, i32 5}
!909 = !{ptr @.str.466, !910, !"<string literal>", i1 false, i1 false}
!910 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4544, i32 5}
!911 = !{ptr @.str.467, !912, !"<string literal>", i1 false, i1 false}
!912 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4545, i32 5}
!913 = distinct !{null, !914, !"output_title", i1 false, i1 false}
!914 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4542, i32 21}
!915 = !{ptr @vega10_get_ppfeature_status._rs, !916, !"_rs", i1 false, i1 false}
!916 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4554, i32 2}
!917 = !{ptr @__func__.vega10_get_ppfeature_status, !916, !"<string literal>", i1 false, i1 false}
!918 = !{ptr @vega10_get_ppfeature_status._entry, !916, !"_entry", i1 false, i1 false}
!919 = !{ptr @vega10_get_ppfeature_status._entry_ptr, !916, !"_entry_ptr", i1 false, i1 false}
!920 = !{ptr @.str.468, !916, !"<string literal>", i1 false, i1 false}
!921 = !{ptr @.str.469, !922, !"<string literal>", i1 false, i1 false}
!922 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4558, i32 35}
!923 = !{ptr @.str.470, !924, !"<string literal>", i1 false, i1 false}
!924 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4559, i32 35}
!925 = !{ptr @.str.471, !926, !"<string literal>", i1 false, i1 false}
!926 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4564, i32 36}
!927 = !{ptr @.str.472, !928, !"<string literal>", i1 false, i1 false}
!928 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4567, i32 41}
!929 = !{ptr @.str.473, !930, !"<string literal>", i1 false, i1 false}
!930 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4567, i32 47}
!931 = !{ptr @.str.474, !932, !"<string literal>", i1 false, i1 false}
!932 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4592, i32 2}
!933 = !{ptr @.str.475, !932, !"<string literal>", i1 false, i1 false}
!934 = !{ptr @vega10_set_ppfeature_status.__UNIQUE_ID_ddebug344, !932, !"__UNIQUE_ID_ddebug344", i1 false, i1 false}
!935 = !{ptr @.str.476, !932, !"<string literal>", i1 false, i1 false}
!936 = !{ptr @.str.477, !937, !"<string literal>", i1 false, i1 false}
!937 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 4593, i32 2}
!938 = !{ptr @vega10_set_ppfeature_status.__UNIQUE_ID_ddebug345, !937, !"__UNIQUE_ID_ddebug345", i1 false, i1 false}
!939 = !{ptr @.str.478, !937, !"<string literal>", i1 false, i1 false}
!940 = !{ptr @vega10_set_mp1_state._rs, !941, !"_rs", i1 false, i1 false}
!941 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5436, i32 2}
!942 = !{ptr @__func__.vega10_set_mp1_state, !941, !"<string literal>", i1 false, i1 false}
!943 = !{ptr @vega10_set_mp1_state._entry, !941, !"_entry", i1 false, i1 false}
!944 = !{ptr @vega10_set_mp1_state._entry_ptr, !941, !"_entry_ptr", i1 false, i1 false}
!945 = !{ptr @.str.479, !941, !"<string literal>", i1 false, i1 false}
!946 = !{ptr @vega10_disable_power_features_for_compute_performance._rs, !947, !"_rs", i1 false, i1 false}
!947 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/powerplay/hwmgr/vega10_hwmgr.c", i32 5494, i32 3}
!948 = !{ptr @__func__.vega10_disable_power_features_for_compute_performance, !947, !"<string literal>", i1 false, i1 false}
!949 = !{ptr @vega10_disable_power_features_for_compute_performance._entry, !947, !"_entry", i1 false, i1 false}
!950 = !{ptr @vega10_disable_power_features_for_compute_performance._entry_ptr, !947, !"_entry_ptr", i1 false, i1 false}
!951 = !{ptr @.str.480, !947, !"<string literal>", i1 false, i1 false}
!952 = !{i32 1, !"wchar_size", i32 2}
!953 = !{i32 1, !"min_enum_size", i32 4}
!954 = !{i32 8, !"branch-target-enforcement", i32 0}
!955 = !{i32 8, !"sign-return-address", i32 0}
!956 = !{i32 8, !"sign-return-address-all", i32 0}
!957 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!958 = !{i32 7, !"uwtable", i32 1}
!959 = !{i32 7, !"frame-pointer", i32 2}
!960 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!961 = !{i8 0, i8 2}
!962 = !{!"auto-init"}
!963 = !{i32 0, i32 33}
!964 = distinct !{!964, !965}
!965 = !{!"llvm.loop.peeled.count", i32 1}
!966 = distinct !{!966, !965}
!967 = distinct !{!967, !965}
!968 = distinct !{!968, !965}
!969 = !{i64 2148934879, i64 2148934884, i64 2148934897, i64 2148934941, i64 2148934975, i64 2148934996}
