0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/NEEL/Downloads/verilog/combinational circuit/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/NEEL/Downloads/verilog/combinational circuit/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1732686149,verilog,,,,full_adder;half_adder,,,,,,,,
