// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module splitter (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        inStream_V_V_dout,
        inStream_V_V_empty_n,
        inStream_V_V_read,
        outStream0_V_V_din,
        outStream0_V_V_full_n,
        outStream0_V_V_write,
        outStream1_V_V_din,
        outStream1_V_V_full_n,
        outStream1_V_V_write,
        outStream2_V_V_din,
        outStream2_V_V_full_n,
        outStream2_V_V_write,
        outStream3_V_V_din,
        outStream3_V_V_full_n,
        outStream3_V_V_write,
        outStream4_V_V_din,
        outStream4_V_V_full_n,
        outStream4_V_V_write,
        outStream5_V_V_din,
        outStream5_V_V_full_n,
        outStream5_V_V_write,
        outStream6_V_V_din,
        outStream6_V_V_full_n,
        outStream6_V_V_write,
        outStream7_V_V_din,
        outStream7_V_V_full_n,
        outStream7_V_V_write,
        input_size_V_dout,
        input_size_V_empty_n,
        input_size_V_read,
        input_size_V_out_din,
        input_size_V_out_full_n,
        input_size_V_out_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state6 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [255:0] inStream_V_V_dout;
input   inStream_V_V_empty_n;
output   inStream_V_V_read;
output  [255:0] outStream0_V_V_din;
input   outStream0_V_V_full_n;
output   outStream0_V_V_write;
output  [255:0] outStream1_V_V_din;
input   outStream1_V_V_full_n;
output   outStream1_V_V_write;
output  [255:0] outStream2_V_V_din;
input   outStream2_V_V_full_n;
output   outStream2_V_V_write;
output  [255:0] outStream3_V_V_din;
input   outStream3_V_V_full_n;
output   outStream3_V_V_write;
output  [255:0] outStream4_V_V_din;
input   outStream4_V_V_full_n;
output   outStream4_V_V_write;
output  [255:0] outStream5_V_V_din;
input   outStream5_V_V_full_n;
output   outStream5_V_V_write;
output  [255:0] outStream6_V_V_din;
input   outStream6_V_V_full_n;
output   outStream6_V_V_write;
output  [255:0] outStream7_V_V_din;
input   outStream7_V_V_full_n;
output   outStream7_V_V_write;
input  [39:0] input_size_V_dout;
input   input_size_V_empty_n;
output   input_size_V_read;
output  [39:0] input_size_V_out_din;
input   input_size_V_out_full_n;
output   input_size_V_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg inStream_V_V_read;
reg[255:0] outStream0_V_V_din;
reg outStream0_V_V_write;
reg[255:0] outStream1_V_V_din;
reg outStream1_V_V_write;
reg[255:0] outStream2_V_V_din;
reg outStream2_V_V_write;
reg[255:0] outStream3_V_V_din;
reg outStream3_V_V_write;
reg[255:0] outStream4_V_V_din;
reg outStream4_V_V_write;
reg[255:0] outStream5_V_V_din;
reg outStream5_V_V_write;
reg[255:0] outStream6_V_V_din;
reg outStream6_V_V_write;
reg[255:0] outStream7_V_V_din;
reg outStream7_V_V_write;
reg input_size_V_read;
reg input_size_V_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    inStream_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_state6;
reg    outStream0_V_V_blk_n;
wire    ap_CS_fsm_state3;
reg   [3:0] uIdx_i_i_reg_370;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_i_i_57_fu_397_p2;
reg    outStream1_V_V_blk_n;
reg    outStream2_V_V_blk_n;
reg    outStream3_V_V_blk_n;
reg    outStream4_V_V_blk_n;
reg    outStream5_V_V_blk_n;
reg    outStream6_V_V_blk_n;
reg    outStream7_V_V_blk_n;
reg    input_size_V_blk_n;
reg    input_size_V_out_blk_n;
reg   [39:0] p_i_i_reg_382;
reg   [39:0] input_size_V_read_reg_751;
reg    ap_block_state1;
wire   [40:0] tmp_i_i_fu_393_p1;
reg   [40:0] tmp_i_i_reg_757;
wire  signed [4:0] uIdx_cast5_i_i_fu_402_p1;
reg  signed [4:0] uIdx_cast5_i_i_reg_765;
reg    ap_block_state2;
wire   [39:0] chunk_size_V_i_i_fu_426_p3;
reg   [39:0] chunk_size_V_i_i_reg_770;
wire   [40:0] r_V_1_fu_469_p2;
reg   [40:0] r_V_1_reg_783;
reg    ap_block_state3;
wire   [0:0] tmp_2_i_i_fu_479_p2;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [39:0] j_V_fu_484_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [39:0] i_V_fu_688_p2;
reg    ap_block_state6;
wire   [3:0] tmp_1_fu_743_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg   [39:0] p_0_i_i_reg_358;
wire   [255:0] tmp_V_fu_462_p1;
reg    ap_block_pp0_stage0_01001;
wire   [255:0] tmp_V_16_fu_660_p9;
wire   [255:0] tmp_V_7_fu_458_p1;
wire   [255:0] tmp_V_8_fu_454_p1;
wire   [255:0] tmp_V_9_fu_450_p1;
wire   [255:0] tmp_V_10_fu_446_p1;
wire   [255:0] tmp_V_11_fu_442_p1;
wire   [255:0] tmp_V_12_fu_438_p1;
wire   [255:0] tmp_V_13_fu_434_p1;
wire   [40:0] rhs_V_fu_406_p1;
wire   [40:0] r_V_fu_410_p2;
wire   [0:0] tmp_9_i_i_fu_416_p2;
wire   [39:0] chunk_size_V_fu_421_p2;
wire   [40:0] lhs_V_cast_i_i_fu_466_p1;
wire   [40:0] tmp_1_cast_i_i_fu_475_p1;
wire   [31:0] tmp_fu_490_p1;
wire   [31:0] p_Result_6_1_i_i_fu_506_p4;
wire   [31:0] p_Result_6_2_i_i_fu_528_p4;
wire   [31:0] p_Result_6_3_i_i_fu_550_p4;
wire   [31:0] p_Result_6_4_i_i_fu_572_p4;
wire   [31:0] p_Result_6_5_i_i_fu_594_p4;
wire   [31:0] p_Result_6_6_i_i_fu_616_p4;
wire   [31:0] p_Result_6_7_i_i_fu_638_p4;
wire   [31:0] p_Result_8_7_i_i_fu_648_p5;
wire   [31:0] p_Result_8_6_i_i_fu_626_p5;
wire   [31:0] p_Result_8_5_i_i_fu_604_p5;
wire   [31:0] p_Result_8_4_i_i_fu_582_p5;
wire   [31:0] p_Result_8_3_i_i_fu_560_p5;
wire   [31:0] p_Result_8_2_i_i_fu_538_p5;
wire   [31:0] p_Result_8_1_i_i_fu_516_p5;
wire   [31:0] p_Result_8_i_i_fu_494_p5;
wire   [4:0] tmp_3_i_i_fu_694_p2;
wire   [2:0] tmp_44_fu_711_p1;
wire   [2:0] tmp_45_fu_715_p2;
wire   [3:0] tmp_46_fu_721_p3;
wire   [2:0] tmp_43_fu_707_p1;
wire   [0:0] tmp_42_fu_699_p3;
wire   [3:0] tmp_47_fu_729_p2;
wire   [3:0] tmp_s_fu_735_p3;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_i_i_reg_358 <= i_V_fu_688_p2;
    end else if ((~((input_size_V_out_full_n == 1'b0) | (input_size_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_i_i_reg_358 <= 40'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_i_i_fu_479_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_i_i_reg_382 <= j_V_fu_484_p2;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3))) begin
        p_i_i_reg_382 <= 40'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6))) begin
        uIdx_i_i_reg_370 <= tmp_1_fu_743_p3;
    end else if ((~((input_size_V_out_full_n == 1'b0) | (input_size_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        uIdx_i_i_reg_370 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd1))) begin
        chunk_size_V_i_i_reg_770 <= chunk_size_V_i_i_fu_426_p3;
        uIdx_cast5_i_i_reg_765 <= uIdx_cast5_i_i_fu_402_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_size_V_out_full_n == 1'b0) | (input_size_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_size_V_read_reg_751 <= input_size_V_dout;
        tmp_i_i_reg_757[39 : 0] <= tmp_i_i_fu_393_p1[39 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3))) begin
        r_V_1_reg_783 <= r_V_1_fu_469_p2;
    end
end

always @ (*) begin
    if ((tmp_2_i_i_fu_479_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inStream_V_V_blk_n = inStream_V_V_empty_n;
    end else begin
        inStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6)))) begin
        inStream_V_V_read = 1'b1;
    end else begin
        inStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_size_V_blk_n = input_size_V_empty_n;
    end else begin
        input_size_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_size_V_out_blk_n = input_size_V_out_full_n;
    end else begin
        input_size_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((input_size_V_out_full_n == 1'b0) | (input_size_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_size_V_out_write = 1'b1;
    end else begin
        input_size_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((input_size_V_out_full_n == 1'b0) | (input_size_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_size_V_read = 1'b1;
    end else begin
        input_size_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd0)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd0)) | ((1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd0)))) begin
        outStream0_V_V_blk_n = outStream0_V_V_full_n;
    end else begin
        outStream0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd0))) begin
        outStream0_V_V_din = tmp_V_16_fu_660_p9;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd0))) begin
        outStream0_V_V_din = inStream_V_V_dout;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd0))) begin
        outStream0_V_V_din = tmp_V_fu_462_p1;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        outStream0_V_V_din = 256'd0;
    end else begin
        outStream0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd0)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd0)))) begin
        outStream0_V_V_write = 1'b1;
    end else begin
        outStream0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd1)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd1)) | ((1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd1)))) begin
        outStream1_V_V_blk_n = outStream1_V_V_full_n;
    end else begin
        outStream1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd1))) begin
        outStream1_V_V_din = tmp_V_16_fu_660_p9;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd1))) begin
        outStream1_V_V_din = inStream_V_V_dout;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd1))) begin
        outStream1_V_V_din = tmp_V_7_fu_458_p1;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        outStream1_V_V_din = 256'd0;
    end else begin
        outStream1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd1)) | (~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd1)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd1)))) begin
        outStream1_V_V_write = 1'b1;
    end else begin
        outStream1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd2)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd2)) | ((1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd2)))) begin
        outStream2_V_V_blk_n = outStream2_V_V_full_n;
    end else begin
        outStream2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd2))) begin
        outStream2_V_V_din = tmp_V_16_fu_660_p9;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd2))) begin
        outStream2_V_V_din = inStream_V_V_dout;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd2))) begin
        outStream2_V_V_din = tmp_V_8_fu_454_p1;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        outStream2_V_V_din = 256'd0;
    end else begin
        outStream2_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd2)) | (~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd2)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd2)))) begin
        outStream2_V_V_write = 1'b1;
    end else begin
        outStream2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd3)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd3)) | ((1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd3)))) begin
        outStream3_V_V_blk_n = outStream3_V_V_full_n;
    end else begin
        outStream3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd3))) begin
        outStream3_V_V_din = tmp_V_16_fu_660_p9;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd3))) begin
        outStream3_V_V_din = inStream_V_V_dout;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd3))) begin
        outStream3_V_V_din = tmp_V_9_fu_450_p1;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        outStream3_V_V_din = 256'd0;
    end else begin
        outStream3_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd3)) | (~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd3)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd3)))) begin
        outStream3_V_V_write = 1'b1;
    end else begin
        outStream3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd4)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd4)) | ((1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd4)))) begin
        outStream4_V_V_blk_n = outStream4_V_V_full_n;
    end else begin
        outStream4_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd4))) begin
        outStream4_V_V_din = tmp_V_16_fu_660_p9;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd4))) begin
        outStream4_V_V_din = inStream_V_V_dout;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd4))) begin
        outStream4_V_V_din = tmp_V_10_fu_446_p1;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        outStream4_V_V_din = 256'd0;
    end else begin
        outStream4_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd4)) | (~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd4)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd4)))) begin
        outStream4_V_V_write = 1'b1;
    end else begin
        outStream4_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd5)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd5)) | ((1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd5)))) begin
        outStream5_V_V_blk_n = outStream5_V_V_full_n;
    end else begin
        outStream5_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd5))) begin
        outStream5_V_V_din = tmp_V_16_fu_660_p9;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd5))) begin
        outStream5_V_V_din = inStream_V_V_dout;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd5))) begin
        outStream5_V_V_din = tmp_V_11_fu_442_p1;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        outStream5_V_V_din = 256'd0;
    end else begin
        outStream5_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd5)) | (~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd5)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd5)))) begin
        outStream5_V_V_write = 1'b1;
    end else begin
        outStream5_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd6)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd6)) | ((1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd6)))) begin
        outStream6_V_V_blk_n = outStream6_V_V_full_n;
    end else begin
        outStream6_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd6))) begin
        outStream6_V_V_din = tmp_V_16_fu_660_p9;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd6))) begin
        outStream6_V_V_din = inStream_V_V_dout;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd6))) begin
        outStream6_V_V_din = tmp_V_12_fu_438_p1;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        outStream6_V_V_din = 256'd0;
    end else begin
        outStream6_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd6)) | (~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd6)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd6)))) begin
        outStream6_V_V_write = 1'b1;
    end else begin
        outStream6_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd7)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd7)) | ((1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd7)))) begin
        outStream7_V_V_blk_n = outStream7_V_V_full_n;
    end else begin
        outStream7_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd7))) begin
        outStream7_V_V_din = tmp_V_16_fu_660_p9;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd7))) begin
        outStream7_V_V_din = inStream_V_V_dout;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd7))) begin
        outStream7_V_V_din = tmp_V_13_fu_434_p1;
    end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
        outStream7_V_V_din = 256'd0;
    end else begin
        outStream7_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (uIdx_i_i_reg_370 == 4'd7)) | (~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | (~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3) & (uIdx_i_i_reg_370 == 4'd7)) | (~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6) & (uIdx_i_i_reg_370 == 4'd7)))) begin
        outStream7_V_V_write = 1'b1;
    end else begin
        outStream7_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((input_size_V_out_full_n == 1'b0) | (input_size_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (tmp_i_i_57_fu_397_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~(((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_2_i_i_fu_479_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_2_i_i_fu_479_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0))));
end

always @ (*) begin
    ap_block_state1 = ((input_size_V_out_full_n == 1'b0) | (input_size_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = (((outStream7_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream6_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream5_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream4_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream3_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream2_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream1_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)) | ((outStream0_V_V_full_n == 1'b0) & (tmp_i_i_57_fu_397_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_state3 = (((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0)));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0)));
end

always @ (*) begin
    ap_block_state6 = ((inStream_V_V_empty_n == 1'b0) | ((outStream7_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd7)) | ((outStream6_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd6)) | ((outStream5_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd5)) | ((outStream4_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd4)) | ((outStream3_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd3)) | ((outStream2_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd2)) | ((outStream1_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd1)) | ((outStream0_V_V_full_n == 1'b0) & (uIdx_i_i_reg_370 == 4'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign chunk_size_V_fu_421_p2 = (input_size_V_read_reg_751 - p_0_i_i_reg_358);

assign chunk_size_V_i_i_fu_426_p3 = ((tmp_9_i_i_fu_416_p2[0:0] === 1'b1) ? chunk_size_V_fu_421_p2 : 40'd1024);

assign i_V_fu_688_p2 = (40'd1024 + p_0_i_i_reg_358);

assign input_size_V_out_din = input_size_V_dout;

assign j_V_fu_484_p2 = (p_i_i_reg_382 + 40'd8);

assign lhs_V_cast_i_i_fu_466_p1 = chunk_size_V_i_i_reg_770;

assign p_Result_6_1_i_i_fu_506_p4 = {{inStream_V_V_dout[63:32]}};

assign p_Result_6_2_i_i_fu_528_p4 = {{inStream_V_V_dout[95:64]}};

assign p_Result_6_3_i_i_fu_550_p4 = {{inStream_V_V_dout[127:96]}};

assign p_Result_6_4_i_i_fu_572_p4 = {{inStream_V_V_dout[159:128]}};

assign p_Result_6_5_i_i_fu_594_p4 = {{inStream_V_V_dout[191:160]}};

assign p_Result_6_6_i_i_fu_616_p4 = {{inStream_V_V_dout[223:192]}};

assign p_Result_6_7_i_i_fu_638_p4 = {{inStream_V_V_dout[255:224]}};

assign p_Result_8_1_i_i_fu_516_p5 = {{24'd0}, {p_Result_6_1_i_i_fu_506_p4[7:0]}};

assign p_Result_8_2_i_i_fu_538_p5 = {{24'd0}, {p_Result_6_2_i_i_fu_528_p4[7:0]}};

assign p_Result_8_3_i_i_fu_560_p5 = {{24'd0}, {p_Result_6_3_i_i_fu_550_p4[7:0]}};

assign p_Result_8_4_i_i_fu_582_p5 = {{24'd0}, {p_Result_6_4_i_i_fu_572_p4[7:0]}};

assign p_Result_8_5_i_i_fu_604_p5 = {{24'd0}, {p_Result_6_5_i_i_fu_594_p4[7:0]}};

assign p_Result_8_6_i_i_fu_626_p5 = {{24'd0}, {p_Result_6_6_i_i_fu_616_p4[7:0]}};

assign p_Result_8_7_i_i_fu_648_p5 = {{24'd0}, {p_Result_6_7_i_i_fu_638_p4[7:0]}};

assign p_Result_8_i_i_fu_494_p5 = {{24'd0}, {tmp_fu_490_p1[7:0]}};

assign r_V_1_fu_469_p2 = ($signed(lhs_V_cast_i_i_fu_466_p1) + $signed(41'd2199023255544));

assign r_V_fu_410_p2 = (rhs_V_fu_406_p1 + 41'd1024);

assign rhs_V_fu_406_p1 = p_0_i_i_reg_358;

assign start_out = real_start;

assign tmp_1_cast_i_i_fu_475_p1 = p_i_i_reg_382;

assign tmp_1_fu_743_p3 = ((tmp_42_fu_699_p3[0:0] === 1'b1) ? tmp_47_fu_729_p2 : tmp_s_fu_735_p3);

assign tmp_2_i_i_fu_479_p2 = (($signed(tmp_1_cast_i_i_fu_475_p1) < $signed(r_V_1_reg_783)) ? 1'b1 : 1'b0);

assign tmp_3_i_i_fu_694_p2 = ($signed(5'd1) + $signed(uIdx_cast5_i_i_reg_765));

assign tmp_42_fu_699_p3 = tmp_3_i_i_fu_694_p2[32'd4];

assign tmp_43_fu_707_p1 = tmp_3_i_i_fu_694_p2[2:0];

assign tmp_44_fu_711_p1 = uIdx_i_i_reg_370[2:0];

assign tmp_45_fu_715_p2 = (tmp_44_fu_711_p1 ^ 3'd7);

assign tmp_46_fu_721_p3 = {{1'd0}, {tmp_45_fu_715_p2}};

assign tmp_47_fu_729_p2 = (4'd0 - tmp_46_fu_721_p3);

assign tmp_9_i_i_fu_416_p2 = ((r_V_fu_410_p2 > tmp_i_i_reg_757) ? 1'b1 : 1'b0);

assign tmp_V_10_fu_446_p1 = chunk_size_V_i_i_reg_770;

assign tmp_V_11_fu_442_p1 = chunk_size_V_i_i_reg_770;

assign tmp_V_12_fu_438_p1 = chunk_size_V_i_i_reg_770;

assign tmp_V_13_fu_434_p1 = chunk_size_V_i_i_reg_770;

assign tmp_V_16_fu_660_p9 = {{{{{{{{p_Result_8_7_i_i_fu_648_p5}, {p_Result_8_6_i_i_fu_626_p5}}, {p_Result_8_5_i_i_fu_604_p5}}, {p_Result_8_4_i_i_fu_582_p5}}, {p_Result_8_3_i_i_fu_560_p5}}, {p_Result_8_2_i_i_fu_538_p5}}, {p_Result_8_1_i_i_fu_516_p5}}, {p_Result_8_i_i_fu_494_p5}};

assign tmp_V_7_fu_458_p1 = chunk_size_V_i_i_reg_770;

assign tmp_V_8_fu_454_p1 = chunk_size_V_i_i_reg_770;

assign tmp_V_9_fu_450_p1 = chunk_size_V_i_i_reg_770;

assign tmp_V_fu_462_p1 = chunk_size_V_i_i_reg_770;

assign tmp_fu_490_p1 = inStream_V_V_dout[31:0];

assign tmp_i_i_57_fu_397_p2 = ((p_0_i_i_reg_358 < input_size_V_read_reg_751) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_393_p1 = input_size_V_dout;

assign tmp_s_fu_735_p3 = {{1'd0}, {tmp_43_fu_707_p1}};

assign uIdx_cast5_i_i_fu_402_p1 = $signed(uIdx_i_i_reg_370);

always @ (posedge ap_clk) begin
    tmp_i_i_reg_757[40] <= 1'b0;
end

endmodule //splitter
