# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:06:40 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(36): (vcom-1624) Component instance tb_fetch_logic(behavior).DUT has a generic map clause and the component pc_fetch_logic has no generics.
# Generic map will be ignored.
# End time: 15:06:40 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Load canceled
# Load canceled
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:07 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_logic
# -- Compiling architecture structural of fetch_logic
# End time: 15:07:07 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:08 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_logic_dffg
# -- Compiling architecture mixed of fetch_logic_dffg
# End time: 15:07:08 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:09 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd(14): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# End time: 15:07:09 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:11 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# End time: 15:07:12 on Oct 16,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:13 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(36): (vcom-1624) Component instance tb_fetch_logic(behavior).DUT has a generic map clause and the component pc_fetch_logic has no generics.
# Generic map will be ignored.
# End time: 15:07:13 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 15:07:23 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(36): (vopt-3473) Component instance "DUT : pc_fetch_logic" is not bound.
#         Region: /tb_fetch_logic
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# ** Warning: (vsim-3473) Component instance "DUT : pc_fetch_logic" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fetch_logic File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
run 200
add wave -position insertpoint  \
sim:/tb_fetch_logic/cCLK_PER \
sim:/tb_fetch_logic/gCLK_HPER \
sim:/tb_fetch_logic/s_CLK \
sim:/tb_fetch_logic/s_D \
sim:/tb_fetch_logic/s_Q \
sim:/tb_fetch_logic/s_RST
run 200
quit -sim
# End time: 15:12:01 on Oct 16,2024, Elapsed time: 0:04:38
# Errors: 0, Warnings: 2
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:12:36 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_logic
# -- Compiling architecture structural of fetch_logic
# End time: 15:12:36 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:12:38 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_logic_dffg
# -- Compiling architecture mixed of fetch_logic_dffg
# End time: 15:12:38 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:12:39 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# End time: 15:12:39 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:12:41 on Oct 16,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(36): (vcom-1624) Component instance tb_fetch_logic(behavior).DUT has a generic map clause and the component pc_fetch_logic has no generics.
# Generic map will be ignored.
# End time: 15:12:41 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 15:12:57 on Oct 16,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(36): (vopt-3473) Component instance "DUT : pc_fetch_logic" is not bound.
#         Region: /tb_fetch_logic
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# ** Warning: (vsim-3473) Component instance "DUT : pc_fetch_logic" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fetch_logic File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
quit -sim
# End time: 15:13:03 on Oct 16,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
vsim work.tb_fetch_logic -voptargs=+acc
# vsim work.tb_fetch_logic -voptargs="+acc" 
# Start time: 15:13:10 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(36): (vopt-3473) Component instance "DUT : pc_fetch_logic" is not bound.
#         Region: /tb_fetch_logic
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# ** Warning: (vsim-3473) Component instance "DUT : pc_fetch_logic" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fetch_logic File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
add wave -position insertpoint  \
sim:/tb_fetch_logic/cCLK_PER \
sim:/tb_fetch_logic/gCLK_HPER \
sim:/tb_fetch_logic/s_CLK \
sim:/tb_fetch_logic/s_D \
sim:/tb_fetch_logic/s_Q \
sim:/tb_fetch_logic/s_RST \
sim:/tb_fetch_logic/s_WE
run 200
# End time: 15:31:44 on Oct 16,2024, Elapsed time: 0:18:34
# Errors: 0, Warnings: 3
