C. Albrecht, Global routing by new approximation algorithms for multicommodity flow, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.5, p.622-632, November 2006[doi>10.1109/43.920691]
Charles J. Alpert , Zhuo Li , Michael D. Moffitt , Gi-Joon Nam , Jarrod A. Roy , Gustavo Tellez, What makes a design difficult to route, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735028]
Shabbir Batterywala , Narendra Shenoy , William Nicholls , Hai Zhou, Track assignment: a desirable intermediate step between global routing and detailed routing, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.59-66, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774581]
R. C. Carden, IV , Jianmin Li , Chung-Kuan Cheng, A global router with a theoretical bound on the optimal solution, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.2, p.208-216, November 2006[doi>10.1109/43.486666]
Chin-Chih Chang , J. Cong, Pseudopin assignment with crosstalk noise control, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.5, p.598-611, November 2006[doi>10.1109/43.920686]
Yen-Jung Chang , Yu-Ting Lee , Ting-Chi Wang, NTHU-Route 2.0: a fast and stable global router, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Hongyu Chen , Chung-Kuan Cheng , Andrew B. Kahng , Ion Mandoiu , Qinke Wang , Bo Yao, The Y-Architecture for On-Chip Interconnect: Analysis and Methodology, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.13, November 09-13, 2003[doi>10.1109/ICCAD.2003.141]
Huang-Yu Chen , Chin-Hsiung Hsu , Yao-Wen Chang, High-performance global routing with fast overflow reduction, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Tai-Chen Chen , Yao-Wen Chang, Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.6, p.1041-1053, June 2007[doi>10.1109/TCAD.2006.884492]
Minsik Cho , Katrina Lu , Kun Yuan , David Z. Pan, BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.2, p.1-21, March 2009[doi>10.1145/1497561.1497575]
C. Chu , Yiu-Chung Wong, FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.1, p.70-83, January 2008[doi>10.1109/TCAD.2007.907068]
Jason Cong , Jie Fang , Kei-Yong Khoo, An implicit connection graph maze routing algorithm for ECO routing, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.163-167, November 07-11, 1999, San Jose, California, USA
Jason Cong , Jie Fang , Yan Zhang, Multilevel approach to full-chip gridless routing, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
David Cross , Eric Nequist , Lou Scheffer, A DFM aware, space based router, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232034]
Dijkstra, E. 1959. A note on two problems in connexion with graphs. Numerische Mathematik 1, 269--271.
Dion, J. and Monier, L. 1995. Contour: A tile-based gridless router. WRL Res. Rep. 95/3, Western Research Laboratory, Palo Alto, CA.
Naveen Garg , Jochen Könemann, Faster and Simpler Algorithms for Multicommodity Flow and Other Fractional Packing Problems, SIAM Journal on Computing, v.37 n.2, p.630-652, May 2007[doi>10.1137/S0097539704446232]
Gester, M. 2009. Voronoi-Diagramme von Achtecken in der Maximum-Metrik. Diploma Thesis, University of Bonn.
Andrew V. Goldberg , Chris Harrelson, Computing the shortest path:Asearch meets graph theory, Proceedings of the sixteenth annual ACM-SIAM symposium on Discrete algorithms, January 23-25, 2005, Vancouver, British Columbia
Grigoriadis, M. and Khachiyan, L. 1994. Fast approximation schemes for convex programs with many blocks and coupling constraints. SIAM J. Optim. 4, 86--107.
Michael D. Grigoriadis , Leonid G. Khachiyan, Coordination complexity of parallel price-directive decomposition, Mathematics of Operations Research, v.21 n.2, p.321-340, May 1996[doi>10.1287/moor.21.2.321]
Hadlock, F. O. 1977. A shortest path algorithm for grid graph. Networks 7, 323--334.
Hanan, M. 1966. On Steiner's problem with rectilinear distance. SIAM J. Appl. Math. 14, 255--265.
Hart, P. E., Nilsson, N. J., and Raphael, B. 1968. A formal basis for the heuristic determination of minimum cost paths. IEEE Trans. Syst. Sci. Cybernetics 4, 2, 100--107.
A. Hetzel, A sequential detailed router for huge grid graphs, Proceedings of the conference on Design, automation and test in Europe, p.332-339, February 23-26, 1998, Le Palais des Congrés de Paris, France
Tsung-Yi Ho , Chen-Feng Chang , Yao-Wen Chang , Sao-Jie Chen, Multilevel full-chip routing for the X-based architecture, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065734]
Hoel, J. H. 1976. Some variations of Lee's algorithm. IEEE Trans. Comput. 25, 19--24.
Hu, J. and Sapatnekar, S. 2001. A survey on multi-net global routing for integrated circuits. Integration VLSI J. 31, 1--49.
Humpola, J. 2009. Schneller Algorithmus für kürzeste Wege in irregulären Gittergraphen. Diploma Thesis, University of Bonn.
ICCAD. 2009 global routing benchmarks. http://www.eecs.umich.edu/~mmoffitt/iccad2009.html.
ISPD. global routing contest and benchmark suite (2007). http://www.sigda.org/ispd2007/contest.html.
ISPD. global routing contest and benchmark suite (2008). http://www.sigda.org/ispd2008/contests/ispd08rc.html.
Klaus Jansen , Hu Zhang, Approximation algorithms for general packing problems and their application to the multicast congestion problem, Mathematical Programming: Series A and B, v.114 n.1, p.183-206, March 2008[doi>10.1007/s10107-007-0106-8]
M. Johann , R. Reis, Net by Net Routing with a New Path Search Algorithm, Proceedings of the 13th symposium on Integrated circuits and systems design, p.144, September 18-24, 2000
Korte, B., Prömel, H., and Steger, A. 1990. Steiner trees in VLSI-layout. In Paths, Flows, and VLSI-Layout, B. Korte, L. Lovász, H. Prömel, and A. Schrijver, Eds. Springern.
Korte, B., Rautenbach, D., and Vygen, J. 2007. BonnTools: Mathematical innovation for layout and timing closure of systems on a chip. Proc. IEEE 95, 555--572.
Lee, C. Y. 1961. An algorithm for path connection and its applications. IRE Trans. Electron. Comput. 10, 346--365.
D. T. Lee , C. D. Yang , C. K. Wong, Rectilinear paths among rectilinear obstacles, Discrete Applied Mathematics, v.70 n.3, p.185-215, Oct. 8, 1996[doi>10.1016/0166-218X(96)80467-7]
Tsung-Hsien Lee , Yen-Jung Chang , Ting-Chi Wang, An enhanced global router with consideration of general layer directives, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA[doi>10.1145/1960397.1960411]
Tsung-Hsien Lee , Ting-Chi Wang, Congestion-Constrained Layer Assignment for Via Minimization in Global Routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.9, p.1643-1656, September 2008[doi>10.1109/TCAD.2008.927733]
Yih-Lang Li , Yu-Ning Chang , Wen-Nai Cheng, A gridless routing system with nonslicing floorplanning-based crosstalk reduction on gridless track assignment, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.2, p.1-25, March 2011[doi>10.1145/1929943.1929951]
Massberg, J. and Nieberg, T. 2012. Rectilinear paths with minimum segment lengths. Discrete Appl. Math., to appear.
Mitchell, J. 1989. An optimal algorithm for shortest rectilinear paths among obstacles. In Proceedings of the 1st Canadian Conference on Computational Geometry.
M. D. Moffitt,MaizeRouter: Engineering an Effective Global Router, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.11, p.2017-2026, November 2008[doi>10.1109/TCAD.2008.2006082]
Michael D. Moffitt , Jarrod A. Roy , Igor L. Markov, The coming of age of (academic) global routing, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA[doi>10.1145/1353629.1353662]
Michael D. Moffitt, Global routing revisited, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687549]
Michael D. Moffitt , C. N. Sze, Wire synthesizable global routing for timing closure, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.545-550, January 25-28, 2011, Yokohama, Japan
Dirk Müller, Optimizing yield in global routing, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233598]
Müller, D. 2009. Fast resource sharing in VLSI routing. Ph.D. thesis, University of Bonn.
Müller, D., Radke, K., and Vygen, J. 2011. Faster min-max resource sharing in theory and practice. Math. Prog. Comp. 3, 1--35.
Tim Nieberg, Gridless pin access in detailed routing, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024763]
Muhammet Mustafa Ozdal , Martin D. F. Wong, Archer: a history-based global routing algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.4, p.528-540, April 2009[doi>10.1109/TCAD.2009.2013991]
Papadopoulou, E. and Lee, D. 2001. The L1 Voronoi diagram of segments and VLSI applications. Int. J. Computat. Geometry Appl. 11, 503--528.
Sven Peyer , Dieter Rautenbach , Jens Vygen, A generalization of Dijkstra's shortest path algorithm with applications to VLSI routing, Journal of Discrete Algorithms, v.7 n.4, p.377-390, December, 2009[doi>10.1016/j.jda.2007.08.003]
Serge A. Plotkin , David B. Shmoys , Éva Tardos, Fast approximation algorithms for fractional packing and covering problems, Mathematics of Operations Research, v.20 n.2, p.257-301, May 1995[doi>10.1287/moor.20.2.257]
Preparata, F. P. and Shamos, M. I. 1985. Computational Geometry. Springer.
Raghavan, P. and Thompson, C. 1987. Randomized rounding: a technique for provably good algorithms and algorithmic proofs. Combinatorica 7, 365--374.
J. A. Roy , I. L. Markov, High-Performance Routing at the Nanometer Scale, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.6, p.1066-1077, June 2008[doi>10.1109/TCAD.2008.923255]
Rubin, F. 1974. The Lee path connection algorithm. IEEE Trans. Comput. 23, 907--914.
Schulte, C. 2012. Design rules in VLSI routing. Ph.D. thesis, University of Bonn.
Shahrokhi, F. and Matula, D. 1990. The maximum concurrent flow problem. J. ACM 37, 318--334.
Shragowitz, E. and Keel, S. 1987. A global router based on a multicommodity flow model. Integration VLSI J. 5, 3--16.
Steven L. Teig, The X architecture: not your father's diagonal wiring, Proceedings of the 2002 international workshop on System-level interconnect prediction, April 06-07, 2002, San Diego, California, USA[doi>10.1145/505348.505355]
Ting, B. and Tien, B. N. 1983. Routing techniques for gate array. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2, 301--312.
Vygen, J. 2004. Near-optimum global routing with coupling, delay bounds, and power consumption. In Proceedings of the 10th Conference on Integer Programming and Combinatorial Optimization. Springer, 308--324.
Yaoguang Wei , Cliff Sze , Natarajan Viswanathan , Zhuo Li , Charles J. Alpert , Lakshmi Reddy , Andrew D. Huber , Gustavo E. Tellez , Douglas Keller , Sachin S. Sapatnekar, GLARE: global and local wiring aware routability evaluation, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228499]
Tai-Hsuan Wu , A. Davoodi , J. T. Linderoth, GRIP: Global Routing via Integer Programming, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.72-84, January 2011[doi>10.1109/TCAD.2010.2066030]
Wu, T.-H., Davoodi, A., and Linderoth, J. 2011b. Power-driven global routing for multi-supply voltage domains. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1--6.
Yue Xu , Yanheng Zhang , Chris Chu, FastRoute 4.0: global router with efficient via minimization, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
N. Young, Sequential and Parallel Algorithms for Mixed Packing and Covering, Proceedings of the 42nd IEEE symposium on Foundations of Computer Science, p.538, October 14-17, 2001
