$date
	Tue Aug 26 02:08:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fourbitadder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module ins_fourbitadder $end
$var wire 1 # cin $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 3 ) c [3:1] $end
$scope module stage0 $end
$var wire 1 * carry $end
$var wire 1 + sum $end
$var wire 1 , x $end
$var wire 1 - y $end
$var wire 1 # z $end
$upscope $end
$scope module stage1 $end
$var wire 1 . carry $end
$var wire 1 / sum $end
$var wire 1 0 x $end
$var wire 1 1 y $end
$var wire 1 2 z $end
$upscope $end
$scope module stage2 $end
$var wire 1 3 carry $end
$var wire 1 4 sum $end
$var wire 1 5 x $end
$var wire 1 6 y $end
$var wire 1 7 z $end
$upscope $end
$scope module stage3 $end
$var wire 1 " carry $end
$var wire 1 8 sum $end
$var wire 1 9 x $end
$var wire 1 : y $end
$var wire 1 ; z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0;
0:
19
18
07
16
05
14
03
02
11
00
1/
0.
0-
0,
0+
0*
b0 )
b1110 (
b110 '
b1000 &
b110 %
b1000 $
0#
0"
b1110 !
$end
#20
1;
b100 )
13
1+
04
b1011 !
b1011 (
18
1-
01
10
15
09
b101 %
b101 '
b110 $
b110 &
#40
