#include "instr.h"
#include "disasm.h"

opcode_t g_opcode_1b[] = {
	{0x00, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x01, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x02, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x03, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_ADD, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x04, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ADD, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x05, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_ADD, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x06, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x07, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x08, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x09, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0b, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_OR, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OR, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_OR, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x10, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x11, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x12, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x13, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_ADC, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x14, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ADC, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x15, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_ADC, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x16, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x17, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x18, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x19, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1b, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_SBB, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_SBB, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_SBB, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x1f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x20, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x21, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x22, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x23, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_AND, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x24, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_AND, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x25, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_AND, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x27, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DAA, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DAA"}},
	{0x28, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x29, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2b, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_SUB, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_SUB, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_SUB, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x2f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DAS, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DAS"}},
	{0x30, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x31, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x32, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x33, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_XOR, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x34, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_XOR, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x35, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XOR, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x37, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_AAA, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AAA"}},
	{0x38, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x39, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3b, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_CMP, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_CMP, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_CMP, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x3f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_AAS, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AAS"}},
	{0x40, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_INC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x41, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_INC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x42, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_INC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x43, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_INC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x44, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_INC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x45, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_INC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x46, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_INC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x47, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_INC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x48, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_DEC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x49, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_DEC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4a, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_DEC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4b, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_DEC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4c, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_DEC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_DEC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4e, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_DEC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4f, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_DEC, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x50, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x51, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x52, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x53, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x54, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x55, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x56, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x57, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x58, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_POP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x59, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_POP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5a, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_POP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5b, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_POP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5c, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_POP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_POP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5e, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_POP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5f, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_POP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x60, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHA, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHA"}},
	{0x60, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHAD, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHAD"}},
	{0x61, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPA, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPA"}},
	{0x61, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPAD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPAD"}},
	{0x62, OPCODE_EXT_INVAL, 1, 0, 0, 4, INSTR_BOUND, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BOUND"}},
	{0x63, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ARPL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ARPL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x68, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x69, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_IMUL, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0x6a, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_PUSH, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x6b, OPCODE_EXT_INVAL, 1, 1, 0, 1, INSTR_IMUL, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0x6c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x6f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x6f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x70, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JO, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JO"}},
	{0x71, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNO, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNO"}},
	{0x72, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JB, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JB"}},
	{0x73, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNB, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNB"}},
	{0x74, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JZ"}},
	{0x75, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNZ"}},
	{0x76, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JBE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JBE"}},
	{0x77, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNBE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNBE"}},
	{0x78, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JS, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JS"}},
	{0x79, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNS, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNS"}},
	{0x7a, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JP"}},
	{0x7b, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNP"}},
	{0x7c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JL"}},
	{0x7d, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNL"}},
	{0x7e, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JLE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JLE"}},
	{0x7f, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNLE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNLE"}},
	{0x80, 0, 1, 1, 0, 1, INSTR_ADD, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x80, 1, 1, 1, 0, 1, INSTR_OR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x80, 2, 1, 1, 0, 1, INSTR_ADC, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x80, 3, 1, 1, 0, 1, INSTR_SBB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x80, 4, 1, 1, 0, 1, INSTR_AND, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x80, 5, 1, 1, 0, 1, INSTR_SUB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x80, 6, 1, 1, 0, 1, INSTR_XOR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x80, 7, 1, 1, 0, 1, INSTR_CMP, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x81, 0, 1, 1, 0, 4, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x81, 1, 1, 1, 0, 4, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x81, 2, 1, 1, 0, 4, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x81, 3, 1, 1, 0, 4, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x81, 4, 1, 1, 0, 4, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x81, 5, 1, 1, 0, 4, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x81, 6, 1, 1, 0, 4, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x81, 7, 1, 1, 0, 4, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x82, 0, 1, 1, 0, 1, INSTR_ADD, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x82, 1, 1, 1, 0, 1, INSTR_OR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x82, 2, 1, 1, 0, 1, INSTR_ADC, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x82, 3, 1, 1, 0, 1, INSTR_SBB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x82, 4, 1, 1, 0, 1, INSTR_AND, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x82, 5, 1, 1, 0, 1, INSTR_SUB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x82, 6, 1, 1, 0, 1, INSTR_XOR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x82, 7, 1, 1, 0, 1, INSTR_CMP, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x83, 0, 1, 1, 0, 1, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x83, 1, 1, 1, 0, 1, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x83, 2, 1, 1, 0, 1, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x83, 3, 1, 1, 0, 1, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x83, 4, 1, 1, 0, 1, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x83, 5, 1, 1, 0, 1, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x83, 6, 1, 1, 0, 1, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x83, 7, 1, 1, 0, 1, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x84, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0x85, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0x86, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x87, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x88, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x89, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_MOV, OPERAND_TYPE_RM32, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8b, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8d, OPCODE_EXT_INVAL, 1, 0, 0, 4, INSTR_LEA, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LEA"}},
	{0x8e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8f, 0, 1, 1, 0, 0, INSTR_POP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x91, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x92, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x93, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x94, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x95, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x96, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x97, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XCHG, OPERAND_TYPE_REL32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOP"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PAUSE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAUSE"}},
	{0x98, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CBW, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CBW"}},
	{0x98, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CWDE, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CWDE"}},
	{0x99, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CWD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CWD"}},
	{0x99, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CDQ, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CDQ"}},
	{0x9a, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CALLF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALLF"}},
	{0x9b, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_FWAIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FWAIT"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x9c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHF"}},
	{0x9c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHFD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHFD"}},
	{0x9d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPF"}},
	{0x9d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPFD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPFD"}},
	{0x9e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SAHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAHF"}},
	{0x9f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LAHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LAHF"}},
	{0xa0, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa2, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa3, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOVS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVS"}},
	{0xa5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOVS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVS"}},
	{0xa5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOVS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVS"}},
	{0xa6, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMPS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPS"}},
	{0xa7, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMPS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPS"}},
	{0xa7, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMPS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPS"}},
	{0xa8, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_TEST, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xa9, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_TEST, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xaa, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STOS"}},
	{0xab, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STOS"}},
	{0xab, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STOS"}},
	{0xac, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LODS, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LODS"}},
	{0xad, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LODS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LODS"}},
	{0xad, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LODS, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LODS"}},
	{0xae, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SCAS, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SCAS"}},
	{0xaf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SCAS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SCAS"}},
	{0xaf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SCAS, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SCAS"}},
	{0xb0, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb1, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb2, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb3, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb4, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb5, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb6, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb7, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb8, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb9, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xba, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbb, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbc, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbd, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbe, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbf, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REL32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc0, 0, 1, 1, 0, 1, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xc0, 1, 1, 1, 0, 1, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xc0, 2, 1, 1, 0, 1, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xc0, 3, 1, 1, 0, 1, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xc0, 4, 1, 1, 0, 1, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xc0, 5, 1, 1, 0, 1, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xc0, 6, 1, 1, 0, 1, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xc0, 7, 1, 1, 0, 1, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xc1, 0, 1, 1, 0, 1, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xc1, 1, 1, 1, 0, 1, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xc1, 2, 1, 1, 0, 1, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xc1, 3, 1, 1, 0, 1, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xc1, 4, 1, 1, 0, 1, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xc1, 5, 1, 1, 0, 1, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xc1, 6, 1, 1, 0, 1, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xc1, 7, 1, 1, 0, 1, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xc2, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETN"}},
	{0xc3, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETN"}},
	{0xc4, OPCODE_EXT_INVAL, 1, 0, 0, 4, INSTR_LES, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LES"}},
	{0xc5, OPCODE_EXT_INVAL, 1, 0, 0, 4, INSTR_LDS, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LDS"}},
	{0xc6, 0, 1, 1, 0, 1, INSTR_MOV, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc7, 0, 1, 1, 0, 4, INSTR_MOV, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc8, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ENTER, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ENTER"}},
	{0xc9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LEAVE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LEAVE"}},
	{0xca, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETF"}},
	{0xcb, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETF"}},
	{0xcc, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT"}},
	{0xcd, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_INT, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT"}},
	{0xce, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INTO, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INTO"}},
	{0xcf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IRET, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IRET"}},
	{0xcf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IRETD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IRETD"}},
	{0xd0, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd0, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd0, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd0, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd0, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd0, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd0, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd0, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd1, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd1, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd1, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd1, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd1, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd1, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd1, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd1, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd2, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd2, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd2, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd2, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd2, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd2, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd2, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd2, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd3, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd3, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd3, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd3, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd3, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd3, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd3, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd3, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_AAM, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AAM"}},
	{0xd4, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_AMX, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"AMX"}},
	{0xd5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_AAD, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AAD"}},
	{0xd5, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ADX, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ADX"}},
	{0xd6, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_UNDEFINED, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNDEFINED"}},
	{0xd6, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SALC, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SALC"}},
	{0xd7, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XLAT, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XLAT"}},
	{0xd8, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xd8, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xd8, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xd8, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xd8, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xd8, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xd8, 4, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xd8, 5, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xd8, 6, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xd8, 7, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xd9, 0, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xd9, 1, 1, 0, 0, 0, INSTR_FXCH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH"}},
	{0xd9, 1, 1, 0, 0, 0, INSTR_FXCH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH"}},
	{0xd9, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xd9, 2, 1, 0, 0, 0, INSTR_FNOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNOP"}},
	{0xd9, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xd9, 3, 1, 0, 0, 0, INSTR_FSTP1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP1"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FLDENV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDENV"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FCHS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCHS"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FABS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FABS"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FTST, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FTST"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FXAM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXAM"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDCW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDCW"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLD1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD1"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDL2T, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDL2T"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDL2E, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDL2E"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDPI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDPI"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDLG2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDLG2"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDLN2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDLN2"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDZ"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FNSTENV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTENV"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FSTENV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTENV"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_F2XM1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"F2XM1"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FYL2X, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FYL2X"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPTAN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPTAN"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPATAN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPATAN"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FXTRACT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXTRACT"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPREM1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPREM1"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FDECSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDECSTP"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FINCSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FINCSTP"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FNSTCW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTCW"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSTCW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTCW"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FPREM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPREM"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FYL2XP1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FYL2XP1"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSQRT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSQRT"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSINCOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSINCOS"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FRNDINT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FRNDINT"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSCALE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSCALE"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSIN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSIN"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FCOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOS"}},
	{0xda, 0, 1, 0, 0, 0, INSTR_FIADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIADD"}},
	{0xda, 0, 1, 0, 0, 0, INSTR_FCMOVB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVB"}},
	{0xda, 1, 1, 0, 0, 0, INSTR_FIMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIMUL"}},
	{0xda, 1, 1, 0, 0, 0, INSTR_FCMOVE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVE"}},
	{0xda, 2, 1, 0, 0, 0, INSTR_FICOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOM"}},
	{0xda, 2, 1, 0, 0, 0, INSTR_FCMOVBE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVBE"}},
	{0xda, 3, 1, 0, 0, 0, INSTR_FICOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOMP"}},
	{0xda, 3, 1, 0, 0, 0, INSTR_FCMOVU, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVU"}},
	{0xda, 4, 1, 0, 0, 0, INSTR_FISUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUB"}},
	{0xda, 5, 1, 0, 0, 0, INSTR_FISUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUBR"}},
	{0xda, 5, 1, 0, 0, 0, INSTR_FUCOMPP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMPP"}},
	{0xda, 6, 1, 0, 0, 0, INSTR_FIDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIV"}},
	{0xda, 7, 1, 0, 0, 0, INSTR_FIDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIVR"}},
	{0xdb, 0, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdb, 0, 1, 0, 0, 0, INSTR_FCMOVNB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNB"}},
	{0xdb, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdb, 1, 1, 0, 0, 0, INSTR_FCMOVNE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNE"}},
	{0xdb, 2, 1, 0, 0, 0, INSTR_FIST, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIST"}},
	{0xdb, 2, 1, 0, 0, 0, INSTR_FCMOVNBE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNBE"}},
	{0xdb, 3, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xdb, 3, 1, 0, 0, 0, INSTR_FCMOVNU, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNU"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FNCLEX, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNCLEX"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FCLEX, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCLEX"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FNINIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNINIT"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FINIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FINIT"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 5, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xdb, 5, 1, 0, 0, 0, INSTR_FUCOMI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMI"}},
	{0xdb, 6, 1, 0, 0, 0, INSTR_FCOMI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMI"}},
	{0xdb, 7, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdc, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xdc, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xdc, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xdc, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xdc, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xdc, 2, 1, 0, 0, 0, INSTR_FCOM2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM2"}},
	{0xdc, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xdc, 3, 1, 0, 0, 0, INSTR_FCOMP3, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP3"}},
	{0xdc, 4, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xdc, 4, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xdc, 5, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xdc, 5, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xdc, 6, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xdc, 6, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xdc, 7, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xdc, 7, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xdd, 0, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xdd, 0, 1, 0, 0, 0, INSTR_FFREE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FFREE"}},
	{0xdd, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdd, 1, 1, 0, 0, 0, INSTR_FXCH4, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH4"}},
	{0xdd, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xdd, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xdd, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdd, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FRSTOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FRSTOR"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FUCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOM"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FUCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOM"}},
	{0xdd, 5, 1, 0, 0, 0, INSTR_FUCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMP"}},
	{0xdd, 5, 1, 0, 0, 0, INSTR_FUCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMP"}},
	{0xdd, 6, 1, 0, 0, 0, INSTR_FNSAVE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSAVE"}},
	{0xdd, 6, 1, 0, 0, 0, INSTR_FSAVE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSAVE"}},
	{0xdd, 7, 1, 0, 0, 0, INSTR_FNSTSW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTSW"}},
	{0xdd, 7, 1, 0, 0, 0, INSTR_FSTSW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTSW"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FIADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIADD"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FADDP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADDP"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FADDP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADDP"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FIMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIMUL"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FMULP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMULP"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FMULP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMULP"}},
	{0xde, 2, 1, 0, 0, 0, INSTR_FICOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOM"}},
	{0xde, 2, 1, 0, 0, 0, INSTR_FCOMP5, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP5"}},
	{0xde, 3, 1, 0, 0, 0, INSTR_FICOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOMP"}},
	{0xde, 3, 1, 0, 0, 0, INSTR_FCOMPP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMPP"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FISUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUB"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FSUBRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBRP"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FSUBRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBRP"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FISUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUBR"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FSUBP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBP"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FSUBP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBP"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FIDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIV"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FDIVRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVRP"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FDIVRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVRP"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FIDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIVR"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FDIVP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVP"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FDIVP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVP"}},
	{0xdf, 0, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdf, 0, 1, 0, 0, 0, INSTR_FFREEP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FFREEP"}},
	{0xdf, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdf, 1, 1, 0, 0, 0, INSTR_FXCH7, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH7"}},
	{0xdf, 2, 1, 0, 0, 0, INSTR_FIST, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIST"}},
	{0xdf, 2, 1, 0, 0, 0, INSTR_FSTP8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP8"}},
	{0xdf, 3, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xdf, 3, 1, 0, 0, 0, INSTR_FSTP9, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP9"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FBLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FBLD"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FNSTSW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTSW"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FSTSW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTSW"}},
	{0xdf, 5, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdf, 5, 1, 0, 0, 0, INSTR_FUCOMIP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMIP"}},
	{0xdf, 6, 1, 0, 0, 0, INSTR_FBSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FBSTP"}},
	{0xdf, 6, 1, 0, 0, 0, INSTR_FCOMIP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMIP"}},
	{0xdf, 7, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xe0, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOPNZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOPNZ"}},
	{0xe1, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOPZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOPZ"}},
	{0xe2, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOP"}},
	{0xe3, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JCXZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JCXZ"}},
	{0xe4, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_IN, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xe5, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_IN, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xe6, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OUT, OPERAND_TYPE_IMM8, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xe7, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OUT, OPERAND_TYPE_IMM8, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xe8, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CALL, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALL"}},
	{0xe9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_JMP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xea, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_JMPF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMPF"}},
	{0xeb, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JMP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xec, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IN, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xed, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IN, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xee, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUT, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xef, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUT, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0xf1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_UNDEFINED, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNDEFINED"}},
	{0xf1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INT1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT1"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0xf4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_HLT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HLT"}},
	{0xf5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMC"}},
	{0xf6, 0, 1, 1, 0, 1, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf6, 1, 1, 1, 0, 1, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf6, 2, 1, 1, 0, 0, INSTR_NOT, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOT"}},
	{0xf6, 3, 1, 1, 0, 0, INSTR_NEG, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NEG"}},
	{0xf6, 4, 1, 1, 0, 0, INSTR_MUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, {"MUL"}},
	{0xf6, 5, 1, 1, 0, 0, INSTR_IMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0xf6, 6, 1, 1, 0, 0, INSTR_DIV, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM8, {"DIV"}},
	{0xf6, 7, 1, 1, 0, 0, INSTR_IDIV, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM8, {"IDIV"}},
	{0xf7, 0, 1, 1, 0, 4, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf7, 1, 1, 1, 0, 4, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf7, 2, 1, 1, 0, 0, INSTR_NOT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOT"}},
	{0xf7, 3, 1, 1, 0, 0, INSTR_NEG, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NEG"}},
	{0xf7, 4, 1, 1, 0, 0, INSTR_MUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"MUL"}},
	{0xf7, 5, 1, 1, 0, 0, INSTR_IMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0xf7, 6, 1, 1, 0, 0, INSTR_DIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"DIV"}},
	{0xf7, 7, 1, 1, 0, 0, INSTR_IDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"IDIV"}},
	{0xf8, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLC"}},
	{0xf9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STC"}},
	{0xfa, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLI"}},
	{0xfb, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STI"}},
	{0xfc, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLD"}},
	{0xfd, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STD"}},
	{0xfe, 0, 1, 1, 0, 0, INSTR_INC, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0xfe, 1, 1, 1, 0, 0, INSTR_DEC, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0xff, 0, 1, 1, 0, 0, INSTR_INC, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0xff, 1, 1, 1, 0, 0, INSTR_DEC, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0xff, 2, 1, 1, 0, 0, INSTR_CALL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALL"}},
	{0xff, 3, 1, 0, 0, 0, INSTR_CALLF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALLF"}},
	{0xff, 4, 1, 1, 0, 0, INSTR_JMP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xff, 5, 1, 0, 0, 0, INSTR_JMPF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMPF"}},
	{0xff, 6, 1, 1, 0, 0, INSTR_PUSH, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
};

opcode_t g_opcode_2b[] = {
};

