{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700014349704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700014349704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 03:12:29 2023 " "Processing started: Wed Nov 15 03:12:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700014349704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700014349704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_test -c FPGA_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_test -c FPGA_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700014349704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700014350071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700014350071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700014361202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayer-Behavioral " "Found design unit 1: displayer-Behavioral" {  } { { "displayer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/displayer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361909 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayer " "Found entity 1: displayer" {  } { { "displayer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/displayer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700014361909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/PLL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361910 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700014361910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700014361953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Sync-behavioral " "Found design unit 1: VGA_Sync-behavioral" {  } { { "VGA_Sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/VGA_Sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361954 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync " "Found entity 1: VGA_Sync" {  } { { "VGA_Sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/VGA_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700014361954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_sync-Behavioral " "Found design unit 1: H_sync-Behavioral" {  } { { "H_sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/H_sync.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361955 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_sync " "Found entity 1: H_sync" {  } { { "H_sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/H_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700014361955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V_sync-Behavioral " "Found design unit 1: V_sync-Behavioral" {  } { { "V_sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/V_sync.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361956 ""} { "Info" "ISGN_ENTITY_NAME" "1 V_sync " "Found entity 1: V_sync" {  } { { "V_sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/V_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700014361956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Sync_tb-Behavioral " "Found design unit 1: VGA_Sync_tb-Behavioral" {  } { { "VGA_Sync_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/VGA_Sync_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361957 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync_tb " "Found entity 1: VGA_Sync_tb" {  } { { "VGA_Sync_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/VGA_Sync_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700014361957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700014361957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Sync " "Elaborating entity \"VGA_Sync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700014362150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_sync H_sync:u1 " "Elaborating entity \"H_sync\" for hierarchy \"H_sync:u1\"" {  } { { "VGA_Sync.vhd" "u1" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/VGA_Sync.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700014362492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset H_sync.vhd(49) " "VHDL Process Statement warning at H_sync.vhd(49): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "H_sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/H_sync.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1700014362510 "|VGA_Sync|H_sync:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_sync V_sync:u2 " "Elaborating entity \"V_sync\" for hierarchy \"V_sync:u2\"" {  } { { "VGA_Sync.vhd" "u2" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/VGA_Sync.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700014362555 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset V_sync.vhd(49) " "VHDL Process Statement warning at V_sync.vhd(49): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V_sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/V_sync.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1700014362555 "|VGA_Sync|V_sync:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_y_enable V_sync.vhd(51) " "VHDL Process Statement warning at V_sync.vhd(51): signal \"cnt_y_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V_sync.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/V_sync.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1700014362555 "|VGA_Sync|V_sync:u2"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 16 " "Ignored 16 assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700014363228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 22.1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700014363228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700014363228 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1700014363228 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_0002 317 " "Ignored 317 assignments for entity \"PLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1700014363228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700014363342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 03:12:43 2023 " "Processing ended: Wed Nov 15 03:12:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700014363342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700014363342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700014363342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700014363342 ""}
