## Building a 3-layer NN accelerator using custom activation logic, weight storage, and configurable datapaths. Support runtime model swapping via UART as part of hackathon conducted by NIT Jamshedpur and VLSI For ALL.

**Data Flow chart of the design**

<img width="1210" height="621" alt="Image" src="https://github.com/user-attachments/assets/33649e86-10d5-4570-b803-65d089470201" />
