WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1296971 cumulative IPC: 3.855 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1296971 cumulative IPC: 3.855 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 3518218 heartbeat IPC: 2.842 cumulative IPC: 2.251 (Simulation time: 00 hr 01 min 31 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 2221249 cumulative IPC: 2.251 (Simulation time: 00 hr 01 min 31 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 2221249 cumulative IPC: 2.251 (Simulation time: 00 hr 01 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_300B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.251 instructions: 5000003 cycles: 2221249
CPU 0 Branch Prediction Accuracy: 99.57% MPKI: 0.1716 Average ROB Occupancy at Mispredict: 262.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0258
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.146
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      31590 HIT:      17835 MISS:      13755
LLC LOAD         ACCESS:      15347 HIT:       5334 MISS:      10013
LLC RFO          ACCESS:       7897 HIT:       4459 MISS:       3438
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       7970 HIT:       7965 MISS:          5
LLC TRANSLATION  ACCESS:        376 HIT:         77 MISS:        299
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 517.3 cycles
cpu0_DTLB TOTAL        ACCESS:     862325 HIT:     793944 MISS:      68381
cpu0_DTLB LOAD         ACCESS:     862325 HIT:     793944 MISS:      68381
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.17 cycles
cpu0_ITLB TOTAL        ACCESS:      21489 HIT:      21489 MISS:          0
cpu0_ITLB LOAD         ACCESS:      21489 HIT:      21489 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1090678 HIT:     848352 MISS:     242326
cpu0_L1D LOAD         ACCESS:     665602 HIT:     533942 MISS:     131660
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     424581 HIT:     314402 MISS:     110179
cpu0_L1D TRANSLATION  ACCESS:        495 HIT:          8 MISS:        487
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 35.3 cycles
cpu0_L1I TOTAL        ACCESS:      25043 HIT:      25043 MISS:          0
cpu0_L1I LOAD         ACCESS:      25043 HIT:      25043 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     179100 HIT:     155472 MISS:      23628
cpu0_L2C LOAD         ACCESS:     104609 HIT:      89262 MISS:      15347
cpu0_L2C RFO          ACCESS:      28663 HIT:      20766 MISS:       7897
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      45341 HIT:      45333 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:        487 HIT:        111 MISS:        376
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 321.7 cycles
cpu0_STLB TOTAL        ACCESS:      60612 HIT:      60192 MISS:        420
cpu0_STLB LOAD         ACCESS:      60612 HIT:      60192 MISS:        420
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 586.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5119
  ROW_BUFFER_MISS:       8617
 AVG DBUS CONGESTED CYCLE: 3.902
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        221
  FULL:        313
