set clock_constraint { \
    name clk \
    module example_label \
    port ap_clk \
    period 13.333 \
    uncertainty 3.59991 \
}

set all_path {}

set false_path {}

