// Seed: 1358401612
module module_0 (
    input reg id_1,
    input reg id_2,
    input logic id_3,
    output id_4
);
  logic id_5;
  initial begin
    id_3 = 1;
    if ('b0) id_2 <= id_1;
  end
  logic id_6;
  assign id_3 = ~id_5;
endmodule
