// Seed: 1475245660
module module_0 ();
  assign id_1[-1'b0] = -1 - -1;
  logic [7:0] id_2, id_3;
  reg id_4 = id_4;
  always_comb id_2[-1] <= id_4;
  wire id_5;
endprogram
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri0  id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always #1 id_1 = {-1};
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  assign id_3 = id_5;
  assign id_3 = 1;
  assign id_3 = -1'h0;
endmodule
