

================================================================
== Synthesis Summary Report of 'fft'
================================================================
+ General Information: 
    * Date:           Sat Dec 14 22:20:40 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        fft_hardware_1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |                   Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |            |            |     |
    |                   & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ fft                                       |     -|  0.04|        -|          -|         -|        -|     -|        no|  38 (13%)|  36 (16%)|   5610 (5%)|  9036 (16%)|    -|
    | + fft_Pipeline_VITIS_LOOP_51_1             |     -|  0.32|     3075|  3.075e+04|         -|     3075|     -|        no|         -|         -|   139 (~0%)|   340 (~0%)|    -|
    |  o VITIS_LOOP_51_1                         |    II|  7.30|     3073|  3.073e+04|         4|        3|  1024|       yes|         -|         -|           -|           -|    -|
    | + fft_Pipeline_VITIS_LOOP_79_1             |     -|  0.04|      529|  5.290e+03|         -|      529|     -|        no|         -|         -|   779 (~0%)|   220 (~0%)|    -|
    |  o VITIS_LOOP_79_1                         |     -|  7.30|      527|  5.270e+03|        17|        1|   512|       yes|         -|         -|           -|           -|    -|
    | + fft_stages                               |     -|  0.04|        -|          -|         -|        -|     -|        no|         -|   12 (5%)|   2054 (1%)|   2874 (5%)|    -|
    |  o VITIS_LOOP_110_1                        |     -|  7.30|        -|          -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_111_2                       |     -|  7.30|        -|          -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |    + fft_stages_Pipeline_VITIS_LOOP_117_3  |     -|  0.04|        -|          -|         -|        -|     -|        no|         -|   12 (5%)|   1701 (1%)|   2334 (4%)|    -|
    |     o VITIS_LOOP_117_3                     |    II|  7.30|        -|          -|        19|        2|     -|       yes|         -|         -|           -|           -|    -|
    | o VITIS_LOOP_143_2                         |     -|  7.30|    11264|  1.126e+05|        22|        -|   512|        no|         -|         -|           -|           -|    -|
    |  + fft_Pipeline_VITIS_LOOP_149_3           |     -|  0.04|       18|    180.000|         -|       18|     -|        no|         -|    6 (2%)|  1001 (~0%)|    810 (1%)|    -|
    |   o VITIS_LOOP_149_3                       |     -|  7.30|       16|    160.000|        17|        1|     1|       yes|         -|         -|           -|           -|    -|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| OUT_I_address0 | 10       |
| OUT_I_address1 | 10       |
| OUT_I_d0       | 32       |
| OUT_I_d1       | 32       |
| OUT_R_address0 | 10       |
| OUT_R_address1 | 10       |
| OUT_R_d0       | 32       |
| OUT_R_d1       | 32       |
| X_I_address0   | 10       |
| X_I_address1   | 10       |
| X_I_d0         | 32       |
| X_I_d1         | 32       |
| X_I_q0         | 32       |
| X_I_q1         | 32       |
| X_R_address0   | 10       |
| X_R_address1   | 10       |
| X_R_d0         | 32       |
| X_R_d1         | 32       |
| X_R_q0         | 32       |
| X_R_q1         | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | inout     | float*   |
| X_I      | inout     | float*   |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| X_R      | X_R_address0   | port    | offset   |
| X_R      | X_R_ce0        | port    |          |
| X_R      | X_R_we0        | port    |          |
| X_R      | X_R_d0         | port    |          |
| X_R      | X_R_q0         | port    |          |
| X_R      | X_R_address1   | port    | offset   |
| X_R      | X_R_ce1        | port    |          |
| X_R      | X_R_we1        | port    |          |
| X_R      | X_R_d1         | port    |          |
| X_R      | X_R_q1         | port    |          |
| X_I      | X_I_address0   | port    | offset   |
| X_I      | X_I_ce0        | port    |          |
| X_I      | X_I_we0        | port    |          |
| X_I      | X_I_d0         | port    |          |
| X_I      | X_I_q0         | port    |          |
| X_I      | X_I_address1   | port    | offset   |
| X_I      | X_I_ce1        | port    |          |
| X_I      | X_I_we1        | port    |          |
| X_I      | X_I_d1         | port    |          |
| X_I      | X_I_q1         | port    |          |
| OUT_R    | OUT_R_address0 | port    | offset   |
| OUT_R    | OUT_R_ce0      | port    |          |
| OUT_R    | OUT_R_we0      | port    |          |
| OUT_R    | OUT_R_d0       | port    |          |
| OUT_R    | OUT_R_address1 | port    | offset   |
| OUT_R    | OUT_R_ce1      | port    |          |
| OUT_R    | OUT_R_we1      | port    |          |
| OUT_R    | OUT_R_d1       | port    |          |
| OUT_I    | OUT_I_address0 | port    | offset   |
| OUT_I    | OUT_I_ce0      | port    |          |
| OUT_I    | OUT_I_we0      | port    |          |
| OUT_I    | OUT_I_d0       | port    |          |
| OUT_I    | OUT_I_address1 | port    | offset   |
| OUT_I    | OUT_I_ce1      | port    |          |
| OUT_I    | OUT_I_we1      | port    |          |
| OUT_I    | OUT_I_d1       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+-----------------+------+---------+---------+
| Name                                       | DSP | Pragma | Variable        | Op   | Impl    | Latency |
+--------------------------------------------+-----+--------+-----------------+------+---------+---------+
| + fft                                      | 36  |        |                 |      |         |         |
|   fadd_32ns_32ns_32_5_full_dsp_1_U60       | -   |        | indvars_iv_next | add  | fabric  | 0       |
|  + fft_Pipeline_VITIS_LOOP_51_1            | 0   |        |                 |      |         |         |
|    add_ln51_fu_252_p2                      | -   |        | add_ln51        | add  | fabric  | 0       |
|  + fft_Pipeline_VITIS_LOOP_79_1            | 0   |        |                 |      |         |         |
|    add_ln79_fu_216_p2                      | -   |        | add_ln79        | add  | fabric  | 0       |
|  + fft_stages                              | 12  |        |                 |      |         |         |
|    add_ln111_fu_204_p2                     | -   |        | add_ln111       | add  | fabric  | 0       |
|    mul_9s_9s_9_1_1_U30                     | -   |        | mul_ln113       | mul  | auto    | 0       |
|    add_ln117_fu_227_p2                     | -   |        | add_ln117       | add  | fabric  | 0       |
|    add_ln117_2_fu_232_p2                   | -   |        | add_ln117_2     | add  | fabric  | 0       |
|    add_ln117_1_fu_279_p2                   | -   |        | add_ln117_1     | add  | fabric  | 0       |
|    add_ln111_1_fu_243_p2                   | -   |        | add_ln111_1     | add  | fabric  | 0       |
|    add_ln110_fu_249_p2                     | -   |        | add_ln110       | add  | fabric  | 0       |
|   + fft_stages_Pipeline_VITIS_LOOP_117_3   | 12  |        |                 |      |         |         |
|     add_ln120_fu_220_p2                    | -   |        | add_ln120       | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U18      | 3   |        | mul             | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U19      | 3   |        | mul1            | fmul | maxdsp  | 3       |
|     faddfsub_32ns_32ns_32_5_full_dsp_1_U15 | 2   |        | temp_R          | fsub | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U18      | 3   |        | mul2            | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U19      | 3   |        | mul3            | fmul | maxdsp  | 3       |
|     faddfsub_32ns_32ns_32_5_full_dsp_1_U15 | 2   |        | temp_I          | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U16     | 2   |        | add             | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U16     | 2   |        | add1            | fadd | fulldsp | 4       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U17     | 2   |        | sub             | fsub | fulldsp | 4       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U17     | 2   |        | sub1            | fsub | fulldsp | 4       |
|     add_ln117_fu_232_p2                    | -   |        | add_ln117       | add  | fabric  | 0       |
|  + fft_Pipeline_VITIS_LOOP_149_3           | 6   |        |                 |      |         |         |
|    fmul_32ns_32ns_32_4_max_dsp_1_U47       | 3   |        | mul20_i         | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U48       | 3   |        | mul23_i         | fmul | maxdsp  | 3       |
|    add_ln149_fu_262_p2                     | -   |        | add_ln149       | add  | fabric  | 0       |
+--------------------------------------------+-----+--------+-----------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                                | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------------------------------+------+------+--------+----------+---------+------+---------+
| + fft                               | 38   | 0    |        |          |         |      |         |
|   Stage1_R_U                        | 2    | -    |        | Stage1_R | ram_t2p | auto | 1       |
|   Stage1_I_U                        | 2    | -    |        | Stage1_I | ram_t2p | auto | 1       |
|   Stage2_R_U                        | 2    | -    |        | Stage2_R | ram_s2p | auto | 1       |
|   Stage2_I_U                        | 2    | -    |        | Stage2_I | ram_s2p | auto | 1       |
|   Stage3_R_U                        | 2    | -    |        | Stage3_R | ram_s2p | auto | 1       |
|   Stage3_I_U                        | 2    | -    |        | Stage3_I | ram_s2p | auto | 1       |
|   Stage4_R_U                        | 2    | -    |        | Stage4_R | ram_s2p | auto | 1       |
|   Stage4_I_U                        | 2    | -    |        | Stage4_I | ram_s2p | auto | 1       |
|   Stage5_R_U                        | 2    | -    |        | Stage5_R | ram_s2p | auto | 1       |
|   Stage5_I_U                        | 2    | -    |        | Stage5_I | ram_s2p | auto | 1       |
|   Stage6_R_U                        | 2    | -    |        | Stage6_R | ram_s2p | auto | 1       |
|   Stage6_I_U                        | 2    | -    |        | Stage6_I | ram_s2p | auto | 1       |
|   Stage7_R_U                        | 2    | -    |        | Stage7_R | ram_s2p | auto | 1       |
|   Stage7_I_U                        | 2    | -    |        | Stage7_I | ram_s2p | auto | 1       |
|   Stage8_R_U                        | 2    | -    |        | Stage8_R | ram_s2p | auto | 1       |
|   Stage8_I_U                        | 2    | -    |        | Stage8_I | ram_s2p | auto | 1       |
|   Stage9_R_U                        | 2    | -    |        | Stage9_R | ram_s2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U63 | 2    | -    |        | Stage9_I | ram_s2p | auto | 1       |
|   W_real_U                          | 1    | -    |        | W_real   | rom_1p  | auto | 1       |
|   W_imag_U                          | 1    | -    |        | W_imag   | rom_1p  | auto | 1       |
+-------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

