{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514355529522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514355529523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 14:18:49 2017 " "Processing started: Wed Dec 27 14:18:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514355529523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514355529523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project12 -c project12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project12 -c project12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514355529523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514355530163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project12 " "Found entity 1: project12" {  } { { "project12.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/project12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.v 1 1 " "Found 1 design units, including 1 entities, in source file state.v" { { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "state.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_12.v 1 1 " "Found 1 design units, including 1 entities, in source file motor_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_12 " "Found entity 1: motor_12" {  } { { "motor_12.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/motor_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_shake " "Found entity 1: keyboard_shake" {  } { { "keyboard_shake.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/keyboard_shake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530314 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floor.v(20) " "Verilog HDL information at floor.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "floor.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/floor.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514355530324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor.v 1 1 " "Found 1 design units, including 1 entities, in source file floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor " "Found entity 1: floor" {  } { { "floor.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dot_matrix_ev.v(57) " "Verilog HDL information at dot_matrix_ev.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "dot_matrix_ev.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/dot_matrix_ev.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514355530333 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dot_matrix_ev.v(107) " "Verilog HDL information at dot_matrix_ev.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "dot_matrix_ev.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/dot_matrix_ev.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514355530334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R dot_matrix_ev.v(13) " "Verilog HDL Declaration information at dot_matrix_ev.v(13): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "dot_matrix_ev.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/dot_matrix_ev.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514355530334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix_ev.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_matrix_ev.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix_ev " "Found entity 1: dot_matrix_ev" {  } { { "dot_matrix_ev.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/dot_matrix_ev.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shake.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shake.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shake " "Found entity 1: shake" {  } { { "shake.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/shake.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514355530342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514355530342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project12 " "Elaborating entity \"project12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514355530419 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst7 " "Block or symbol \"VCC\" of instance \"inst7\" overlaps another block or symbol" {  } { { "project12.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/project12.bdf" { { 416 -360 -328 432 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514355530421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_matrix_ev dot_matrix_ev:inst4 " "Elaborating entity \"dot_matrix_ev\" for hierarchy \"dot_matrix_ev:inst4\"" {  } { { "project12.bdf" "inst4" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/project12.bdf" { { 160 264 448 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514355530423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor floor:inst " "Elaborating entity \"floor\" for hierarchy \"floor:inst\"" {  } { { "project12.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/project12.bdf" { { 160 -40 144 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514355530432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shake shake:inst6 " "Elaborating entity \"shake\" for hierarchy \"shake:inst6\"" {  } { { "project12.bdf" "inst6" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/project12.bdf" { { 160 -200 -104 384 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514355530439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_shake shake:inst6\|keyboard_shake:inst " "Elaborating entity \"keyboard_shake\" for hierarchy \"shake:inst6\|keyboard_shake:inst\"" {  } { { "shake.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/shake.bdf" { { 168 328 480 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514355530442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst13 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst13\"" {  } { { "project12.bdf" "inst13" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/project12.bdf" { { 384 -312 -128 496 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514355530463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_12 motor_12:inst1 " "Elaborating entity \"motor_12\" for hierarchy \"motor_12:inst1\"" {  } { { "project12.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/project12.bdf" { { 184 720 912 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514355530468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state state:inst2 " "Elaborating entity \"state\" for hierarchy \"state:inst2\"" {  } { { "project12.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/project12.bdf" { { 168 488 680 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514355530536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514355533425 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1514355534842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/output_files/project12.map.smsg " "Generated suppressed messages file C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/12_3/output_files/project12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1514355534979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514355535463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514355535463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514355535714 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514355535714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "774 " "Implemented 774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514355535714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514355535714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514355535880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 14:18:55 2017 " "Processing ended: Wed Dec 27 14:18:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514355535880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514355535880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514355535880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514355535880 ""}
