/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [42:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[95] ? celloutsig_0_0z : in_data[4]);
  assign celloutsig_0_19z = !(celloutsig_0_17z ? celloutsig_0_12z[1] : celloutsig_0_5z);
  assign celloutsig_0_26z = !(celloutsig_0_4z[3] ? celloutsig_0_2z[7] : celloutsig_0_17z);
  assign celloutsig_1_18z = ~celloutsig_1_5z[3];
  assign celloutsig_1_19z = ~in_data[169];
  assign celloutsig_0_5z = ~celloutsig_0_3z;
  assign celloutsig_0_6z = ~in_data[61];
  assign celloutsig_0_17z = ~celloutsig_0_1z;
  always_ff @(posedge celloutsig_1_5z[3], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= celloutsig_0_4z[22:14];
  assign celloutsig_0_4z = { in_data[49:8], celloutsig_0_3z } & in_data[65:23];
  assign celloutsig_0_12z = _00_[8:6] & { celloutsig_0_4z[8], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_20z = ~ { _00_[0], celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_1_1z = | in_data[170:167];
  assign celloutsig_0_7z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[7:4], celloutsig_0_0z };
  assign celloutsig_0_15z = | { celloutsig_0_10z, in_data[55:48] };
  assign celloutsig_0_2z = { in_data[14:8], celloutsig_0_0z } >>> in_data[17:10];
  assign celloutsig_1_5z = in_data[102:97] >>> { celloutsig_1_0z[3], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_4z[6:4] ~^ { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[163:160] ~^ in_data[130:127];
  assign celloutsig_0_0z = ~((in_data[90] & in_data[11]) | (in_data[68] & in_data[9]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_2z[0] & in_data[57]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_3z & celloutsig_0_4z[9]));
  assign celloutsig_0_9z = ~((celloutsig_0_2z[5] & celloutsig_0_2z[1]) | (celloutsig_0_6z & celloutsig_0_8z));
  assign celloutsig_0_27z = ~((celloutsig_0_15z & celloutsig_0_2z[5]) | (celloutsig_0_20z[0] & celloutsig_0_15z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
