{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 19:31:48 2020 " "Info: Processing started: Thu Apr 30 19:31:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 7 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_tmp " "Info: Detected ripple clock \"clk_tmp\" as buffer" {  } { { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register cnt clk_tmp 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"cnt\" and destination register \"clk_tmp\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.740 ns + Longest register register " "Info: + Longest register to register delay is 0.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt 1 REG LCFF_X28_Y9_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N19; Fanout = 2; REG Node = 'cnt'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.206 ns) 0.632 ns clk_tmp~0 2 COMB LCCOMB_X28_Y9_N12 1 " "Info: 2: + IC(0.426 ns) + CELL(0.206 ns) = 0.632 ns; Loc. = LCCOMB_X28_Y9_N12; Fanout = 1; COMB Node = 'clk_tmp~0'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { cnt clk_tmp~0 } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.740 ns clk_tmp 3 REG LCFF_X28_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.740 ns; Loc. = LCFF_X28_Y9_N13; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clk_tmp~0 clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.43 % ) " "Info: Total cell delay = 0.314 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.426 ns ( 57.57 % ) " "Info: Total interconnect delay = 0.426 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { cnt clk_tmp~0 clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "0.740 ns" { cnt {} clk_tmp~0 {} clk_tmp {} } { 0.000ns 0.426ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.661 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.666 ns) 3.661 ns clk_tmp 2 REG LCFF_X28_Y9_N13 2 " "Info: 2: + IC(1.855 ns) + CELL(0.666 ns) = 3.661 ns; Loc. = LCFF_X28_Y9_N13; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { clk clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 49.33 % ) " "Info: Total cell delay = 1.806 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.855 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.855 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { clk clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.661 ns" { clk {} clk~combout {} clk_tmp {} } { 0.000ns 0.000ns 1.855ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.661 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.666 ns) 3.661 ns cnt 2 REG LCFF_X28_Y9_N19 2 " "Info: 2: + IC(1.855 ns) + CELL(0.666 ns) = 3.661 ns; Loc. = LCFF_X28_Y9_N19; Fanout = 2; REG Node = 'cnt'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { clk cnt } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 49.33 % ) " "Info: Total cell delay = 1.806 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.855 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.855 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { clk cnt } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.661 ns" { clk {} clk~combout {} cnt {} } { 0.000ns 0.000ns 1.855ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { clk clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.661 ns" { clk {} clk~combout {} clk_tmp {} } { 0.000ns 0.000ns 1.855ns } { 0.000ns 1.140ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { clk cnt } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.661 ns" { clk {} clk~combout {} cnt {} } { 0.000ns 0.000ns 1.855ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { cnt clk_tmp~0 clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "0.740 ns" { cnt {} clk_tmp~0 {} clk_tmp {} } { 0.000ns 0.426ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { clk clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.661 ns" { clk {} clk~combout {} clk_tmp {} } { 0.000ns 0.000ns 1.855ns } { 0.000ns 1.140ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { clk cnt } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.661 ns" { clk {} clk~combout {} cnt {} } { 0.000ns 0.000ns 1.855ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "" { clk_tmp {} } {  } {  } "" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_row\[1\] index_tone\[2\] clk 0.994 ns register " "Info: tsu for register \"data_row\[1\]\" (data pin = \"index_tone\[2\]\", clock pin = \"clk\") is 0.994 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.365 ns + Longest pin register " "Info: + Longest pin to register delay is 8.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns index_tone\[2\] 1 PIN PIN_30 13 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 13; PIN Node = 'index_tone\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { index_tone[2] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.088 ns) + CELL(0.624 ns) 7.697 ns Mux6~0 2 COMB LCCOMB_X2_Y9_N30 2 " "Info: 2: + IC(6.088 ns) + CELL(0.624 ns) = 7.697 ns; Loc. = LCCOMB_X2_Y9_N30; Fanout = 2; COMB Node = 'Mux6~0'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { index_tone[2] Mux6~0 } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 8.257 ns data_row\[1\]~feeder 3 COMB LCCOMB_X2_Y9_N16 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 8.257 ns; Loc. = LCCOMB_X2_Y9_N16; Fanout = 1; COMB Node = 'data_row\[1\]~feeder'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { Mux6~0 data_row[1]~feeder } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.365 ns data_row\[1\] 4 REG LCFF_X2_Y9_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.365 ns; Loc. = LCFF_X2_Y9_N17; Fanout = 1; REG Node = 'data_row\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { data_row[1]~feeder data_row[1] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.923 ns ( 22.99 % ) " "Info: Total cell delay = 1.923 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.442 ns ( 77.01 % ) " "Info: Total interconnect delay = 6.442 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { index_tone[2] Mux6~0 data_row[1]~feeder data_row[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { index_tone[2] {} index_tone[2]~combout {} Mux6~0 {} data_row[1]~feeder {} data_row[1] {} } { 0.000ns 0.000ns 6.088ns 0.354ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.331 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.970 ns) 3.965 ns clk_tmp 2 REG LCFF_X28_Y9_N13 2 " "Info: 2: + IC(1.855 ns) + CELL(0.970 ns) = 3.965 ns; Loc. = LCFF_X28_Y9_N13; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clk clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.000 ns) 5.794 ns clk_tmp~clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(1.829 ns) + CELL(0.000 ns) = 5.794 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'clk_tmp~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk_tmp clk_tmp~clkctrl } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 7.331 ns data_row\[1\] 4 REG LCFF_X2_Y9_N17 1 " "Info: 4: + IC(0.871 ns) + CELL(0.666 ns) = 7.331 ns; Loc. = LCFF_X2_Y9_N17; Fanout = 1; REG Node = 'data_row\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk_tmp~clkctrl data_row[1] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.87 % ) " "Info: Total cell delay = 2.776 ns ( 37.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.555 ns ( 62.13 % ) " "Info: Total interconnect delay = 4.555 ns ( 62.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk clk_tmp clk_tmp~clkctrl data_row[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[1] {} } { 0.000ns 0.000ns 1.855ns 1.829ns 0.871ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { index_tone[2] Mux6~0 data_row[1]~feeder data_row[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { index_tone[2] {} index_tone[2]~combout {} Mux6~0 {} data_row[1]~feeder {} data_row[1] {} } { 0.000ns 0.000ns 6.088ns 0.354ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.108ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk clk_tmp clk_tmp~clkctrl data_row[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[1] {} } { 0.000ns 0.000ns 1.855ns 1.829ns 0.871ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lie\[5\] data_row\[5\] 14.559 ns register " "Info: tco from clock \"clk\" to destination pin \"lie\[5\]\" through register \"data_row\[5\]\" is 14.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.331 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.970 ns) 3.965 ns clk_tmp 2 REG LCFF_X28_Y9_N13 2 " "Info: 2: + IC(1.855 ns) + CELL(0.970 ns) = 3.965 ns; Loc. = LCFF_X28_Y9_N13; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clk clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.000 ns) 5.794 ns clk_tmp~clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(1.829 ns) + CELL(0.000 ns) = 5.794 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'clk_tmp~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk_tmp clk_tmp~clkctrl } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 7.331 ns data_row\[5\] 4 REG LCFF_X2_Y9_N25 1 " "Info: 4: + IC(0.871 ns) + CELL(0.666 ns) = 7.331 ns; Loc. = LCFF_X2_Y9_N25; Fanout = 1; REG Node = 'data_row\[5\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk_tmp~clkctrl data_row[5] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.87 % ) " "Info: Total cell delay = 2.776 ns ( 37.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.555 ns ( 62.13 % ) " "Info: Total interconnect delay = 4.555 ns ( 62.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk clk_tmp clk_tmp~clkctrl data_row[5] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[5] {} } { 0.000ns 0.000ns 1.855ns 1.829ns 0.871ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.924 ns + Longest register pin " "Info: + Longest register to pin delay is 6.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_row\[5\] 1 REG LCFF_X2_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N25; Fanout = 1; REG Node = 'data_row\[5\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_row[5] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.658 ns) + CELL(3.266 ns) 6.924 ns lie\[5\] 2 PIN PIN_187 0 " "Info: 2: + IC(3.658 ns) + CELL(3.266 ns) = 6.924 ns; Loc. = PIN_187; Fanout = 0; PIN Node = 'lie\[5\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { data_row[5] lie[5] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 47.17 % ) " "Info: Total cell delay = 3.266 ns ( 47.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.658 ns ( 52.83 % ) " "Info: Total interconnect delay = 3.658 ns ( 52.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { data_row[5] lie[5] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { data_row[5] {} lie[5] {} } { 0.000ns 3.658ns } { 0.000ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk clk_tmp clk_tmp~clkctrl data_row[5] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[5] {} } { 0.000ns 0.000ns 1.855ns 1.829ns 0.871ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { data_row[5] lie[5] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { data_row[5] {} lie[5] {} } { 0.000ns 3.658ns } { 0.000ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_row\[7\] index_tone\[1\] clk 5.053 ns register " "Info: th for register \"data_row\[7\]\" (data pin = \"index_tone\[1\]\", clock pin = \"clk\") is 5.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.331 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.970 ns) 3.965 ns clk_tmp 2 REG LCFF_X28_Y9_N13 2 " "Info: 2: + IC(1.855 ns) + CELL(0.970 ns) = 3.965 ns; Loc. = LCFF_X28_Y9_N13; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clk clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.000 ns) 5.794 ns clk_tmp~clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(1.829 ns) + CELL(0.000 ns) = 5.794 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'clk_tmp~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk_tmp clk_tmp~clkctrl } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 7.331 ns data_row\[7\] 4 REG LCFF_X2_Y9_N5 1 " "Info: 4: + IC(0.871 ns) + CELL(0.666 ns) = 7.331 ns; Loc. = LCFF_X2_Y9_N5; Fanout = 1; REG Node = 'data_row\[7\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk_tmp~clkctrl data_row[7] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.87 % ) " "Info: Total cell delay = 2.776 ns ( 37.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.555 ns ( 62.13 % ) " "Info: Total interconnect delay = 4.555 ns ( 62.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk clk_tmp clk_tmp~clkctrl data_row[7] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[7] {} } { 0.000ns 0.000ns 1.855ns 1.829ns 0.871ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.584 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns index_tone\[1\] 1 PIN PIN_27 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 12; PIN Node = 'index_tone\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { index_tone[1] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.319 ns) 2.476 ns Mux6~2 2 COMB LCCOMB_X2_Y9_N4 1 " "Info: 2: + IC(1.027 ns) + CELL(0.319 ns) = 2.476 ns; Loc. = LCCOMB_X2_Y9_N4; Fanout = 1; COMB Node = 'Mux6~2'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { index_tone[1] Mux6~2 } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.584 ns data_row\[7\] 3 REG LCFF_X2_Y9_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.584 ns; Loc. = LCFF_X2_Y9_N5; Fanout = 1; REG Node = 'data_row\[7\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux6~2 data_row[7] } "NODE_NAME" } } { "lattice.vhd" "" { Text "F:/piano/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.557 ns ( 60.26 % ) " "Info: Total cell delay = 1.557 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 39.74 % ) " "Info: Total interconnect delay = 1.027 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { index_tone[1] Mux6~2 data_row[7] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { index_tone[1] {} index_tone[1]~combout {} Mux6~2 {} data_row[7] {} } { 0.000ns 0.000ns 1.027ns 0.000ns } { 0.000ns 1.130ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk clk_tmp clk_tmp~clkctrl data_row[7] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[7] {} } { 0.000ns 0.000ns 1.855ns 1.829ns 0.871ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { index_tone[1] Mux6~2 data_row[7] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { index_tone[1] {} index_tone[1]~combout {} Mux6~2 {} data_row[7] {} } { 0.000ns 0.000ns 1.027ns 0.000ns } { 0.000ns 1.130ns 0.319ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 19:31:48 2020 " "Info: Processing ended: Thu Apr 30 19:31:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
