Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/marco/.Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2bdbe6e6b3f0423d93d794b6b9e6a435 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110011001000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001000101000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101010001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010111011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010110001101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000110010001011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111111100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111000100011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111010101010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101100110000000010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110001000101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
