<stg><name>fir_Pipeline_VITIS_LOOP_9_1</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 19, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %icmp_ln9 = icmp_eq  i5 %i_1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln9 = br i1 %icmp_ln9, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:2 %add_ln9 = add i5 %i_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:3 %zext_ln10 = zext i5 %add_ln9

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %delay_lane_addr = getelementptr i32 %delay_lane, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="delay_lane_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:5 %delay_lane_load = load i5 %delay_lane_addr

]]></Node>
<StgValue><ssdm name="delay_lane_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:8 %store_ln9 = store i5 %add_ln9, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:0 %i_cast1 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:5 %delay_lane_load = load i5 %delay_lane_addr

]]></Node>
<StgValue><ssdm name="delay_lane_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %delay_lane_addr_1 = getelementptr i32 %delay_lane, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="delay_lane_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc.split:7 %store_ln10 = store i32 %delay_lane_load, i5 %delay_lane_addr_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:9 %br_ln9 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="delay_lane" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="delay_lane"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="i" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="store_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="i" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="40" from="i" to="i_1" fromId="5" toId="8">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="41" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="50" from="p_str" to="specpipeline_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="i_1" to="icmp_ln9" fromId="8" toId="10">
</dataflow>
<dataflow id="53" from="StgValue_52" to="icmp_ln9" fromId="52" toId="10">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="empty" fromId="56" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_56" to="empty" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_56" to="empty" fromId="56" toId="11">
</dataflow>
<dataflow id="60" from="icmp_ln9" to="br_ln9" fromId="10" toId="12">
</dataflow>
<dataflow id="61" from="i_1" to="add_ln9" fromId="8" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_62" to="add_ln9" fromId="62" toId="13">
</dataflow>
<dataflow id="64" from="add_ln9" to="zext_ln10" fromId="13" toId="14">
</dataflow>
<dataflow id="65" from="delay_lane" to="delay_lane_addr" fromId="34" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_66" to="delay_lane_addr" fromId="66" toId="15">
</dataflow>
<dataflow id="68" from="zext_ln10" to="delay_lane_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="69" from="delay_lane_addr" to="delay_lane_load" fromId="15" toId="16">
</dataflow>
<dataflow id="70" from="add_ln9" to="store_ln9" fromId="13" toId="17">
</dataflow>
<dataflow id="71" from="i" to="store_ln9" fromId="5" toId="17">
</dataflow>
<dataflow id="72" from="i_1" to="i_cast1" fromId="8" toId="18">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="73" toId="19">
</dataflow>
<dataflow id="76" from="empty_4" to="specloopname_ln9" fromId="75" toId="19">
</dataflow>
<dataflow id="77" from="delay_lane_addr" to="delay_lane_load" fromId="15" toId="20">
</dataflow>
<dataflow id="78" from="delay_lane" to="delay_lane_addr_1" fromId="34" toId="21">
</dataflow>
<dataflow id="79" from="StgValue_66" to="delay_lane_addr_1" fromId="66" toId="21">
</dataflow>
<dataflow id="80" from="i_cast1" to="delay_lane_addr_1" fromId="18" toId="21">
</dataflow>
<dataflow id="81" from="delay_lane_load" to="store_ln10" fromId="20" toId="22">
</dataflow>
<dataflow id="82" from="delay_lane_addr_1" to="store_ln10" fromId="21" toId="22">
</dataflow>
<dataflow id="83" from="icmp_ln9" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
