[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClockingSntx/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 236
LIB: work
FILE: ${SURELOG_DIR}/tests/ClockingSntx/dut.sv
n<> u<235> t<Top_level_rule> c<1> l<1:1> el<28:1>
  n<> u<1> t<Null_rule> p<235> s<234> l<1:1>
  n<> u<234> t<Source_text> p<235> c<233> l<1:1> el<27:10>
    n<> u<233> t<Description> p<234> c<232> l<1:1> el<27:10>
      n<> u<232> t<Module_declaration> p<233> c<5> l<1:1> el<27:10>
        n<> u<5> t<Module_ansi_header> p<232> c<2> s<50> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<50> t<Non_port_module_item> p<232> c<49> s<230> l<2:2> el<4:13>
          n<> u<49> t<Module_or_generate_item> p<50> c<48> l<2:2> el<4:13>
            n<> u<48> t<Module_common_item> p<49> c<47> l<2:2> el<4:13>
              n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<2:2> el<4:13>
                n<> u<46> t<Clocking_declaration> p<47> c<6> l<2:2> el<4:13>
                  n<mem> u<6> t<STRING_CONST> p<46> s<12> l<2:11> el<2:14>
                  n<> u<12> t<Clocking_event> p<46> c<11> s<44> l<2:15> el<2:23>
                    n<> u<11> t<Event_expression> p<12> c<10> l<2:17> el<2:22>
                      n<> u<10> t<Expression> p<11> c<9> l<2:17> el<2:22>
                        n<> u<9> t<Primary> p<10> c<8> l<2:17> el<2:22>
                          n<> u<8> t<Primary_literal> p<9> c<7> l<2:17> el<2:22>
                            n<clock> u<7> t<STRING_CONST> p<8> l<2:17> el<2:22>
                  n<> u<44> t<Clocking_item> p<46> c<13> s<45> l<3:2> el<3:50>
                    n<> u<13> t<ClockingDir_Input> p<44> s<43> l<3:2> el<3:7>
                    n<> u<43> t<Clocking_decl_assign_list> p<44> c<42> l<3:8> el<3:49>
                      n<> u<42> t<Clocking_decl_assign> p<43> c<14> l<3:8> el<3:49>
                        n<instruction> u<14> t<STRING_CONST> p<42> s<41> l<3:8> el<3:19>
                        n<> u<41> t<Expression> p<42> c<40> l<3:22> el<3:49>
                          n<> u<40> t<Primary> p<41> c<39> l<3:22> el<3:49>
                            n<> u<39> t<Concatenation> p<40> c<18> l<3:22> el<3:49>
                              n<> u<18> t<Expression> p<39> c<17> s<22> l<3:24> el<3:30>
                                n<> u<17> t<Primary> p<18> c<16> l<3:24> el<3:30>
                                  n<> u<16> t<Primary_literal> p<17> c<15> l<3:24> el<3:30>
                                    n<opcode> u<15> t<STRING_CONST> p<16> l<3:24> el<3:30>
                              n<> u<22> t<Expression> p<39> c<21> s<38> l<3:32> el<3:36>
                                n<> u<21> t<Primary> p<22> c<20> l<3:32> el<3:36>
                                  n<> u<20> t<Primary_literal> p<21> c<19> l<3:32> el<3:36>
                                    n<regA> u<19> t<STRING_CONST> p<20> l<3:32> el<3:36>
                              n<> u<38> t<Expression> p<39> c<37> l<3:38> el<3:47>
                                n<> u<37> t<Primary> p<38> c<36> l<3:38> el<3:47>
                                  n<> u<36> t<Complex_func_call> p<37> c<23> l<3:38> el<3:47>
                                    n<regB> u<23> t<STRING_CONST> p<36> s<35> l<3:38> el<3:42>
                                    n<> u<35> t<Select> p<36> c<24> l<3:42> el<3:47>
                                      n<> u<24> t<Bit_select> p<35> s<34> l<3:42> el<3:42>
                                      n<> u<34> t<Part_select_range> p<35> c<33> l<3:43> el<3:46>
                                        n<> u<33> t<Constant_range> p<34> c<28> l<3:43> el<3:46>
                                          n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<3:43> el<3:44>
                                            n<> u<27> t<Constant_primary> p<28> c<26> l<3:43> el<3:44>
                                              n<> u<26> t<Primary_literal> p<27> c<25> l<3:43> el<3:44>
                                                n<3> u<25> t<INT_CONST> p<26> l<3:43> el<3:44>
                                          n<> u<32> t<Constant_expression> p<33> c<31> l<3:45> el<3:46>
                                            n<> u<31> t<Constant_primary> p<32> c<30> l<3:45> el<3:46>
                                              n<> u<30> t<Primary_literal> p<31> c<29> l<3:45> el<3:46>
                                                n<1> u<29> t<INT_CONST> p<30> l<3:45> el<3:46>
                  n<> u<45> t<ENDCLOCKING> p<46> l<4:2> el<4:13>
        n<> u<230> t<Non_port_module_item> p<232> c<229> s<231> l<7:2> el<26:12>
          n<> u<229> t<Program_declaration> p<230> c<113> l<7:2> el<26:12>
            n<> u<113> t<Program_ansi_header> p<229> c<51> s<133> l<7:2> el<10:4>
              n<> u<51> t<PROGRAM> p<113> s<52> l<7:2> el<7:9>
              n<test> u<52> t<STRING_CONST> p<113> s<53> l<7:10> el<7:14>
              n<> u<53> t<Package_import_declaration_list> p<113> s<112> l<7:14> el<7:14>
              n<> u<112> t<Port_declaration_list> p<113> c<59> l<7:14> el<10:3>
                n<> u<59> t<Ansi_port_declaration> p<112> c<57> s<75> l<8:3> el<8:13>
                  n<> u<57> t<Net_port_header> p<59> c<54> s<58> l<8:3> el<8:8>
                    n<> u<54> t<PortDir_Inp> p<57> s<56> l<8:3> el<8:8>
                    n<> u<56> t<Net_port_type> p<57> c<55> l<8:9> el<8:9>
                      n<> u<55> t<Data_type_or_implicit> p<56> l<8:9> el<8:9>
                  n<phi1> u<58> t<STRING_CONST> p<59> l<8:9> el<8:13>
                n<> u<75> t<Ansi_port_declaration> p<112> c<73> s<83> l<8:15> el<8:32>
                  n<> u<73> t<Net_port_header> p<75> c<60> s<74> l<8:15> el<8:27>
                    n<> u<60> t<PortDir_Inp> p<73> s<72> l<8:15> el<8:20>
                    n<> u<72> t<Net_port_type> p<73> c<71> l<8:21> el<8:27>
                      n<> u<71> t<Data_type_or_implicit> p<72> c<70> l<8:21> el<8:27>
                        n<> u<70> t<Packed_dimension> p<71> c<69> l<8:21> el<8:27>
                          n<> u<69> t<Constant_range> p<70> c<64> l<8:22> el<8:26>
                            n<> u<64> t<Constant_expression> p<69> c<63> s<68> l<8:22> el<8:24>
                              n<> u<63> t<Constant_primary> p<64> c<62> l<8:22> el<8:24>
                                n<> u<62> t<Primary_literal> p<63> c<61> l<8:22> el<8:24>
                                  n<15> u<61> t<INT_CONST> p<62> l<8:22> el<8:24>
                            n<> u<68> t<Constant_expression> p<69> c<67> l<8:25> el<8:26>
                              n<> u<67> t<Constant_primary> p<68> c<66> l<8:25> el<8:26>
                                n<> u<66> t<Primary_literal> p<67> c<65> l<8:25> el<8:26>
                                  n<0> u<65> t<INT_CONST> p<66> l<8:25> el<8:26>
                  n<data> u<74> t<STRING_CONST> p<75> l<8:28> el<8:32>
                n<> u<83> t<Ansi_port_declaration> p<112> c<81> s<89> l<8:34> el<8:52>
                  n<> u<81> t<Net_port_header> p<83> c<76> s<82> l<8:34> el<8:46>
                    n<> u<76> t<PortDir_Out> p<81> s<80> l<8:34> el<8:40>
                    n<> u<80> t<Net_port_type> p<81> c<79> l<8:41> el<8:46>
                      n<> u<79> t<Data_type_or_implicit> p<80> c<78> l<8:41> el<8:46>
                        n<> u<78> t<Data_type> p<79> c<77> l<8:41> el<8:46>
                          n<> u<77> t<IntVec_TypeLogic> p<78> l<8:41> el<8:46>
                  n<write> u<82> t<STRING_CONST> p<83> l<8:47> el<8:52>
                n<> u<89> t<Ansi_port_declaration> p<112> c<87> s<105> l<9:3> el<9:13>
                  n<> u<87> t<Net_port_header> p<89> c<84> s<88> l<9:3> el<9:8>
                    n<> u<84> t<PortDir_Inp> p<87> s<86> l<9:3> el<9:8>
                    n<> u<86> t<Net_port_type> p<87> c<85> l<9:9> el<9:9>
                      n<> u<85> t<Data_type_or_implicit> p<86> l<9:9> el<9:9>
                  n<phi2> u<88> t<STRING_CONST> p<89> l<9:9> el<9:13>
                n<> u<105> t<Ansi_port_declaration> p<112> c<103> s<111> l<9:15> el<9:30>
                  n<> u<103> t<Net_port_header> p<105> c<90> s<104> l<9:15> el<9:26>
                    n<> u<90> t<PortDir_Inout> p<103> s<102> l<9:15> el<9:20>
                    n<> u<102> t<Net_port_type> p<103> c<101> l<9:21> el<9:26>
                      n<> u<101> t<Data_type_or_implicit> p<102> c<100> l<9:21> el<9:26>
                        n<> u<100> t<Packed_dimension> p<101> c<99> l<9:21> el<9:26>
                          n<> u<99> t<Constant_range> p<100> c<94> l<9:22> el<9:25>
                            n<> u<94> t<Constant_expression> p<99> c<93> s<98> l<9:22> el<9:23>
                              n<> u<93> t<Constant_primary> p<94> c<92> l<9:22> el<9:23>
                                n<> u<92> t<Primary_literal> p<93> c<91> l<9:22> el<9:23>
                                  n<8> u<91> t<INT_CONST> p<92> l<9:22> el<9:23>
                            n<> u<98> t<Constant_expression> p<99> c<97> l<9:24> el<9:25>
                              n<> u<97> t<Constant_primary> p<98> c<96> l<9:24> el<9:25>
                                n<> u<96> t<Primary_literal> p<97> c<95> l<9:24> el<9:25>
                                  n<1> u<95> t<INT_CONST> p<96> l<9:24> el<9:25>
                  n<cmd> u<104> t<STRING_CONST> p<105> l<9:27> el<9:30>
                n<> u<111> t<Ansi_port_declaration> p<112> c<109> l<9:32> el<9:44>
                  n<> u<109> t<Net_port_header> p<111> c<106> s<110> l<9:32> el<9:37>
                    n<> u<106> t<PortDir_Inp> p<109> s<108> l<9:32> el<9:37>
                    n<> u<108> t<Net_port_type> p<109> c<107> l<9:38> el<9:38>
                      n<> u<107> t<Data_type_or_implicit> p<108> l<9:38> el<9:38>
                  n<enable> u<110> t<STRING_CONST> p<111> l<9:38> el<9:44>
            n<> u<133> t<Non_port_program_item> p<229> c<132> s<168> l<11:2> el<11:20>
              n<> u<132> t<Module_or_generate_item_declaration> p<133> c<131> l<11:2> el<11:20>
                n<> u<131> t<Package_or_generate_item_declaration> p<132> c<130> l<11:2> el<11:20>
                  n<> u<130> t<Data_declaration> p<131> c<129> l<11:2> el<11:20>
                    n<> u<129> t<Variable_declaration> p<130> c<125> l<11:2> el<11:20>
                      n<> u<125> t<Data_type> p<129> c<114> s<128> l<11:2> el<11:11>
                        n<> u<114> t<IntVec_TypeReg> p<125> s<124> l<11:2> el<11:5>
                        n<> u<124> t<Packed_dimension> p<125> c<123> l<11:6> el<11:11>
                          n<> u<123> t<Constant_range> p<124> c<118> l<11:7> el<11:10>
                            n<> u<118> t<Constant_expression> p<123> c<117> s<122> l<11:7> el<11:8>
                              n<> u<117> t<Constant_primary> p<118> c<116> l<11:7> el<11:8>
                                n<> u<116> t<Primary_literal> p<117> c<115> l<11:7> el<11:8>
                                  n<8> u<115> t<INT_CONST> p<116> l<11:7> el<11:8>
                            n<> u<122> t<Constant_expression> p<123> c<121> l<11:9> el<11:10>
                              n<> u<121> t<Constant_primary> p<122> c<120> l<11:9> el<11:10>
                                n<> u<120> t<Primary_literal> p<121> c<119> l<11:9> el<11:10>
                                  n<1> u<119> t<INT_CONST> p<120> l<11:9> el<11:10>
                      n<> u<128> t<Variable_decl_assignment_list> p<129> c<127> l<11:12> el<11:19>
                        n<> u<127> t<Variable_decl_assignment> p<128> c<126> l<11:12> el<11:19>
                          n<cmd_reg> u<126> t<STRING_CONST> p<127> l<11:12> el<11:19>
            n<> u<168> t<Non_port_program_item> p<229> c<167> s<197> l<12:2> el<16:13>
              n<> u<167> t<Module_or_generate_item_declaration> p<168> c<166> l<12:2> el<16:13>
                n<> u<166> t<Clocking_declaration> p<167> c<134> l<12:2> el<16:13>
                  n<cd1> u<134> t<STRING_CONST> p<166> s<141> l<12:11> el<12:14>
                  n<> u<141> t<Clocking_event> p<166> c<140> s<146> l<12:15> el<12:30>
                    n<> u<140> t<Event_expression> p<141> c<135> l<12:17> el<12:29>
                      n<> u<135> t<Edge_Posedge> p<140> s<139> l<12:17> el<12:24>
                      n<> u<139> t<Expression> p<140> c<138> l<12:25> el<12:29>
                        n<> u<138> t<Primary> p<139> c<137> l<12:25> el<12:29>
                          n<> u<137> t<Primary_literal> p<138> c<136> l<12:25> el<12:29>
                            n<phi1> u<136> t<STRING_CONST> p<137> l<12:25> el<12:29>
                  n<> u<146> t<Clocking_item> p<166> c<142> s<151> l<13:3> el<13:14>
                    n<> u<142> t<ClockingDir_Input> p<146> s<145> l<13:3> el<13:8>
                    n<> u<145> t<Clocking_decl_assign_list> p<146> c<144> l<13:9> el<13:13>
                      n<> u<144> t<Clocking_decl_assign> p<145> c<143> l<13:9> el<13:13>
                        n<data> u<143> t<STRING_CONST> p<144> l<13:9> el<13:13>
                  n<> u<151> t<Clocking_item> p<166> c<147> s<164> l<14:3> el<14:16>
                    n<> u<147> t<ClockingDir_Output> p<151> s<150> l<14:3> el<14:9>
                    n<> u<150> t<Clocking_decl_assign_list> p<151> c<149> l<14:10> el<14:15>
                      n<> u<149> t<Clocking_decl_assign> p<150> c<148> l<14:10> el<14:15>
                        n<write> u<148> t<STRING_CONST> p<149> l<14:10> el<14:15>
                  n<> u<164> t<Clocking_item> p<166> c<152> s<165> l<15:3> el<15:32>
                    n<> u<152> t<ClockingDir_Input> p<164> s<163> l<15:3> el<15:8>
                    n<> u<163> t<Clocking_decl_assign_list> p<164> c<162> l<15:9> el<15:31>
                      n<> u<162> t<Clocking_decl_assign> p<163> c<153> l<15:9> el<15:31>
                        n<state> u<153> t<STRING_CONST> p<162> s<161> l<15:9> el<15:14>
                        n<> u<161> t<Expression> p<162> c<160> l<15:17> el<15:31>
                          n<> u<160> t<Primary> p<161> c<159> l<15:17> el<15:31>
                            n<> u<159> t<Complex_func_call> p<160> c<154> l<15:17> el<15:31>
                              n<top> u<154> t<STRING_CONST> p<159> s<155> l<15:17> el<15:20>
                              n<cpu1> u<155> t<STRING_CONST> p<159> s<156> l<15:21> el<15:25>
                              n<state> u<156> t<STRING_CONST> p<159> s<158> l<15:26> el<15:31>
                              n<> u<158> t<Select> p<159> c<157> l<15:31> el<15:31>
                                n<> u<157> t<Bit_select> p<158> l<15:31> el<15:31>
                  n<> u<165> t<ENDCLOCKING> p<166> l<16:2> el<16:13>
            n<> u<197> t<Non_port_program_item> p<229> c<196> s<204> l<18:2> el<21:13>
              n<> u<196> t<Module_or_generate_item_declaration> p<197> c<195> l<18:2> el<21:13>
                n<> u<195> t<Clocking_declaration> p<196> c<169> l<18:2> el<21:13>
                  n<cd2> u<169> t<STRING_CONST> p<195> s<176> l<18:11> el<18:14>
                  n<> u<176> t<Clocking_event> p<195> c<175> s<188> l<18:15> el<18:30>
                    n<> u<175> t<Event_expression> p<176> c<170> l<18:17> el<18:29>
                      n<> u<170> t<Edge_Posedge> p<175> s<174> l<18:17> el<18:24>
                      n<> u<174> t<Expression> p<175> c<173> l<18:25> el<18:29>
                        n<> u<173> t<Primary> p<174> c<172> l<18:25> el<18:29>
                          n<> u<172> t<Primary_literal> p<173> c<171> l<18:25> el<18:29>
                            n<phi2> u<171> t<STRING_CONST> p<172> l<18:25> el<18:29>
                  n<> u<188> t<Clocking_item> p<195> c<184> s<193> l<19:3> el<19:28>
                    n<> u<184> t<ClockingDir_InputOutput> p<188> c<179> s<187> l<19:3> el<19:23>
                      n<> u<179> t<Clocking_skew> p<184> c<178> s<183> l<19:9> el<19:11>
                        n<> u<178> t<Delay_control> p<179> c<177> l<19:9> el<19:11>
                          n<#2> u<177> t<INT_CONST> p<178> l<19:9> el<19:11>
                      n<> u<183> t<Clocking_skew> p<184> c<182> l<19:19> el<19:23>
                        n<> u<182> t<Delay_control> p<183> c<181> l<19:19> el<19:23>
                          n<#4> u<181> t<INT_CONST> p<182> c<180> l<19:19> el<19:23>
                            n<ps> u<180> t<Time_unit> p<181> l<19:21> el<19:23>
                    n<> u<187> t<Clocking_decl_assign_list> p<188> c<186> l<19:24> el<19:27>
                      n<> u<186> t<Clocking_decl_assign> p<187> c<185> l<19:24> el<19:27>
                        n<cmd> u<185> t<STRING_CONST> p<186> l<19:24> el<19:27>
                  n<> u<193> t<Clocking_item> p<195> c<189> s<194> l<20:3> el<20:16>
                    n<> u<189> t<ClockingDir_Input> p<193> s<192> l<20:3> el<20:8>
                    n<> u<192> t<Clocking_decl_assign_list> p<193> c<191> l<20:9> el<20:15>
                      n<> u<191> t<Clocking_decl_assign> p<192> c<190> l<20:9> el<20:15>
                        n<enable> u<190> t<STRING_CONST> p<191> l<20:9> el<20:15>
                  n<> u<194> t<ENDCLOCKING> p<195> l<21:2> el<21:13>
            n<> u<204> t<Non_port_program_item> p<229> c<203> s<227> l<22:2> el<23:5>
              n<> u<203> t<Initial_construct> p<204> c<202> l<22:2> el<23:5>
                n<> u<202> t<Statement_or_null> p<203> c<201> l<22:10> el<23:5>
                  n<> u<201> t<Statement> p<202> c<200> l<22:10> el<23:5>
                    n<> u<200> t<Statement_item> p<201> c<199> l<22:10> el<23:5>
                      n<> u<199> t<Seq_block> p<200> c<198> l<22:10> el<23:5>
                        n<> u<198> t<END> p<199> l<23:2> el<23:5>
            n<> u<227> t<Non_port_program_item> p<229> c<226> s<228> l<25:2> el<25:36>
              n<> u<226> t<Continuous_assign> p<227> c<225> l<25:2> el<25:36>
                n<> u<225> t<Net_assignment_list> p<226> c<224> l<25:9> el<25:35>
                  n<> u<224> t<Net_assignment> p<225> c<209> l<25:9> el<25:35>
                    n<> u<209> t<Net_lvalue> p<224> c<206> s<223> l<25:9> el<25:12>
                      n<> u<206> t<Ps_or_hierarchical_identifier> p<209> c<205> s<208> l<25:9> el<25:12>
                        n<cmd> u<205> t<STRING_CONST> p<206> l<25:9> el<25:12>
                      n<> u<208> t<Constant_select> p<209> c<207> l<25:13> el<25:13>
                        n<> u<207> t<Constant_bit_select> p<208> l<25:13> el<25:13>
                    n<> u<223> t<Expression> p<224> c<213> l<25:15> el<25:35>
                      n<> u<213> t<Expression> p<223> c<212> s<222> l<25:15> el<25:21>
                        n<> u<212> t<Primary> p<213> c<211> l<25:15> el<25:21>
                          n<> u<211> t<Primary_literal> p<212> c<210> l<25:15> el<25:21>
                            n<enable> u<210> t<STRING_CONST> p<211> l<25:15> el<25:21>
                      n<> u<222> t<QMARK> p<223> s<217> l<25:22> el<25:23>
                      n<> u<217> t<Expression> p<223> c<216> s<221> l<25:24> el<25:31>
                        n<> u<216> t<Primary> p<217> c<215> l<25:24> el<25:31>
                          n<> u<215> t<Primary_literal> p<216> c<214> l<25:24> el<25:31>
                            n<cmd_reg> u<214> t<STRING_CONST> p<215> l<25:24> el<25:31>
                      n<> u<221> t<Expression> p<223> c<220> l<25:33> el<25:35>
                        n<> u<220> t<Primary> p<221> c<219> l<25:33> el<25:35>
                          n<> u<219> t<Primary_literal> p<220> c<218> l<25:33> el<25:35>
                            n<x> u<218> t<X> p<219> l<25:33> el<25:35>
            n<> u<228> t<ENDPROGRAM> p<229> l<26:2> el<26:12>
        n<> u<231> t<ENDMODULE> p<232> l<27:1> el<27:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClockingSntx/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/ClockingSntx/dut.sv:7:2: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ClockingSntx/dut.sv:1:1: Compile module "work@top".
[NTE:CP0309] ${SURELOG_DIR}/tests/ClockingSntx/dut.sv:9:27: Implicit port type (wire) for "cmd".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
ClockingBlock                                          3
ClockingIODecl                                         6
Constant                                              13
ContAssign                                             1
DelayControl                                           2
Design                                                 1
EventControl                                           3
HierPath                                               1
Initial                                                1
LogicNet                                               7
LogicTypespec                                          7
Module                                                 1
Operation                                              4
PartSelect                                             1
Port                                                   6
Range                                                  5
RefObj                                                11
RefTypespec                                            7
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClockingSntx/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_ClockingBlock: (work@top.mem), line:2:2, endln:4:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:mem
    |vpiFullName:work@top.mem
    |vpiImportTypespec:
    \_LogicNet: (work@top.mem.clock), line:2:17, endln:2:22
      |vpiParent:
      \_ClockingBlock: (work@top.mem), line:2:2, endln:4:13
      |vpiName:clock
      |vpiFullName:work@top.mem.clock
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.mem.opcode), line:3:24, endln:3:30
      |vpiParent:
      \_ClockingBlock: (work@top.mem), line:2:2, endln:4:13
      |vpiName:opcode
      |vpiFullName:work@top.mem.opcode
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.mem.regA), line:3:32, endln:3:36
      |vpiParent:
      \_ClockingBlock: (work@top.mem), line:2:2, endln:4:13
      |vpiName:regA
      |vpiFullName:work@top.mem.regA
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.mem.regB), line:3:38, endln:3:47
      |vpiParent:
      \_ClockingBlock: (work@top.mem), line:2:2, endln:4:13
      |vpiName:regB
      |vpiFullName:work@top.mem.regB
      |vpiNetType:1
    |vpiClockingEvent:
    \_EventControl: , line:2:15, endln:2:23
      |vpiParent:
      \_ClockingBlock: (work@top.mem), line:2:2, endln:4:13
      |vpiCondition:
      \_RefObj: (work@top.mem.clock), line:2:17, endln:2:22
        |vpiParent:
        \_EventControl: , line:2:15, endln:2:23
        |vpiName:clock
        |vpiFullName:work@top.mem.clock
        |vpiActual:
        \_LogicNet: (work@top.mem.clock), line:2:17, endln:2:22
    |vpiClockingIODecl:
    \_ClockingIODecl: (instruction), line:3:8, endln:3:49
      |vpiParent:
      \_ClockingBlock: (work@top.mem), line:2:2, endln:4:13
      |vpiDirection:1
      |vpiName:instruction
      |vpiExpr:
      \_Operation: , line:3:22, endln:3:49
        |vpiParent:
        \_ClockingIODecl: (instruction), line:3:8, endln:3:49
        |vpiOpType:33
        |vpiOperand:
        \_RefObj: (work@top.mem.instruction.opcode), line:3:24, endln:3:30
          |vpiParent:
          \_Operation: , line:3:22, endln:3:49
          |vpiName:opcode
          |vpiFullName:work@top.mem.instruction.opcode
          |vpiActual:
          \_LogicNet: (work@top.mem.opcode), line:3:24, endln:3:30
        |vpiOperand:
        \_RefObj: (work@top.mem.instruction.regA), line:3:32, endln:3:36
          |vpiParent:
          \_Operation: , line:3:22, endln:3:49
          |vpiName:regA
          |vpiFullName:work@top.mem.instruction.regA
          |vpiActual:
          \_LogicNet: (work@top.mem.regA), line:3:32, endln:3:36
        |vpiOperand:
        \_PartSelect: regB (work@top.mem.instruction.regB), line:3:38, endln:3:47
          |vpiParent:
          \_Operation: , line:3:22, endln:3:49
          |vpiName:regB
          |vpiFullName:work@top.mem.instruction.regB
          |vpiDefName:regB
          |vpiActual:
          \_LogicNet: (work@top.mem.regB), line:3:38, endln:3:47
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_Constant: , line:3:43, endln:3:44
            |vpiParent:
            \_PartSelect: regB (work@top.mem.instruction.regB), line:3:38, endln:3:47
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_Constant: , line:3:45, endln:3:46
            |vpiParent:
            \_PartSelect: regB (work@top.mem.instruction.regB), line:3:38, endln:3:47
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
  |vpiInternalScope:
  \_ClockingBlock: (work@top.cd1), line:12:2, endln:16:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:cd1
    |vpiFullName:work@top.cd1
    |vpiImportTypespec:
    \_LogicNet: (work@top.cd1.cpu1), line:15:21, endln:15:25
      |vpiParent:
      \_ClockingBlock: (work@top.cd1), line:12:2, endln:16:13
      |vpiName:cpu1
      |vpiFullName:work@top.cd1.cpu1
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.cd1.state), line:15:26, endln:15:31
      |vpiParent:
      \_ClockingBlock: (work@top.cd1), line:12:2, endln:16:13
      |vpiName:state
      |vpiFullName:work@top.cd1.state
      |vpiNetType:1
    |vpiClockingEvent:
    \_EventControl: , line:12:15, endln:12:30
      |vpiParent:
      \_ClockingBlock: (work@top.cd1), line:12:2, endln:16:13
      |vpiCondition:
      \_Operation: , line:12:17, endln:12:29
        |vpiParent:
        \_EventControl: , line:12:15, endln:12:30
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.cd1.phi1), line:12:25, endln:12:29
          |vpiParent:
          \_Operation: , line:12:17, endln:12:29
          |vpiName:phi1
          |vpiFullName:work@top.cd1.phi1
          |vpiActual:
          \_LogicNet: (work@top.phi1), line:8:9, endln:8:13
    |vpiClockingIODecl:
    \_ClockingIODecl: (data), line:13:9, endln:13:13
      |vpiParent:
      \_ClockingBlock: (work@top.cd1), line:12:2, endln:16:13
      |vpiDirection:1
      |vpiName:data
    |vpiClockingIODecl:
    \_ClockingIODecl: (write), line:14:10, endln:14:15
      |vpiParent:
      \_ClockingBlock: (work@top.cd1), line:12:2, endln:16:13
      |vpiDirection:2
      |vpiName:write
    |vpiClockingIODecl:
    \_ClockingIODecl: (state), line:15:9, endln:15:31
      |vpiParent:
      \_ClockingBlock: (work@top.cd1), line:12:2, endln:16:13
      |vpiDirection:1
      |vpiName:state
      |vpiExpr:
      \_HierPath: (top.cpu1.state), line:15:17, endln:15:31
        |vpiParent:
        \_ClockingIODecl: (state), line:15:9, endln:15:31
        |vpiActual:
        \_RefObj: (top), line:15:17, endln:15:20
          |vpiParent:
          \_HierPath: (top.cpu1.state), line:15:17, endln:15:31
          |vpiName:top
          |vpiActual:
          \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
        |vpiActual:
        \_RefObj: (cpu1), line:15:21, endln:15:25
          |vpiParent:
          \_HierPath: (top.cpu1.state), line:15:17, endln:15:31
          |vpiName:cpu1
          |vpiActual:
          \_LogicNet: (work@top.cd1.cpu1), line:15:21, endln:15:25
        |vpiActual:
        \_RefObj: (work@top.cd1.state.state), line:15:26, endln:15:31
          |vpiParent:
          \_HierPath: (top.cpu1.state), line:15:17, endln:15:31
          |vpiName:state
          |vpiFullName:work@top.cd1.state.state
          |vpiActual:
          \_LogicNet: (work@top.cd1.state), line:15:26, endln:15:31
        |vpiName:top.cpu1.state
  |vpiInternalScope:
  \_ClockingBlock: (work@top.cd2), line:18:2, endln:21:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:cd2
    |vpiFullName:work@top.cd2
    |vpiClockingEvent:
    \_EventControl: , line:18:15, endln:18:30
      |vpiParent:
      \_ClockingBlock: (work@top.cd2), line:18:2, endln:21:13
      |vpiCondition:
      \_Operation: , line:18:17, endln:18:29
        |vpiParent:
        \_EventControl: , line:18:15, endln:18:30
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.cd2.phi2), line:18:25, endln:18:29
          |vpiParent:
          \_Operation: , line:18:17, endln:18:29
          |vpiName:phi2
          |vpiFullName:work@top.cd2.phi2
          |vpiActual:
          \_LogicNet: (work@top.phi2), line:9:9, endln:9:13
    |vpiClockingIODecl:
    \_ClockingIODecl: (cmd), line:19:24, endln:19:27
      |vpiParent:
      \_ClockingBlock: (work@top.cd2), line:18:2, endln:21:13
      |vpiDirection:2
      |vpiName:cmd
      |vpiInputSkew:
      \_DelayControl: , line:19:9, endln:19:11
        |vpiParent:
        \_ClockingBlock: (work@top.cd2), line:18:2, endln:21:13
        |#2
      |vpiOutputSkew:
      \_DelayControl: , line:19:19, endln:19:23
        |vpiParent:
        \_ClockingBlock: (work@top.cd2), line:18:2, endln:21:13
        |#4
    |vpiClockingIODecl:
    \_ClockingIODecl: (enable), line:20:9, endln:20:15
      |vpiParent:
      \_ClockingBlock: (work@top.cd2), line:18:2, endln:21:13
      |vpiDirection:1
      |vpiName:enable
  |vpiTypedef:
  \_LogicTypespec: , line:8:21, endln:8:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiRange:
    \_Range: , line:8:21, endln:8:27
      |vpiParent:
      \_LogicTypespec: , line:8:21, endln:8:27
      |vpiLeftRange:
      \_Constant: , line:8:22, endln:8:24
        |vpiParent:
        \_Range: , line:8:21, endln:8:27
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:25, endln:8:26
        |vpiParent:
        \_Range: , line:8:21, endln:8:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:8:41, endln:8:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
  |vpiTypedef:
  \_LogicTypespec: , line:9:21, endln:9:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiRange:
    \_Range: , line:9:21, endln:9:26
      |vpiParent:
      \_LogicTypespec: , line:9:21, endln:9:26
      |vpiLeftRange:
      \_Constant: , line:9:22, endln:9:23
        |vpiParent:
        \_Range: , line:9:21, endln:9:26
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:24, endln:9:25
        |vpiParent:
        \_Range: , line:9:21, endln:9:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:11:2, endln:11:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiRange:
    \_Range: , line:11:6, endln:11:11
      |vpiParent:
      \_LogicTypespec: , line:11:2, endln:11:11
      |vpiLeftRange:
      \_Constant: , line:11:7, endln:11:8
        |vpiParent:
        \_Range: , line:11:6, endln:11:11
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:9, endln:11:10
        |vpiParent:
        \_Range: , line:11:6, endln:11:11
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:8:21, endln:8:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiRange:
    \_Range: , line:8:21, endln:8:27
      |vpiParent:
      \_LogicTypespec: , line:8:21, endln:8:27
      |vpiLeftRange:
      \_Constant: , line:8:22, endln:8:24
        |vpiParent:
        \_Range: , line:8:21, endln:8:27
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:25, endln:8:26
        |vpiParent:
        \_Range: , line:8:21, endln:8:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:8:41, endln:8:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
  |vpiTypedef:
  \_LogicTypespec: , line:9:21, endln:9:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiRange:
    \_Range: , line:9:21, endln:9:26
      |vpiParent:
      \_LogicTypespec: , line:9:21, endln:9:26
      |vpiLeftRange:
      \_Constant: , line:9:22, endln:9:23
        |vpiParent:
        \_Range: , line:9:21, endln:9:26
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:24, endln:9:25
        |vpiParent:
        \_Range: , line:9:21, endln:9:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.phi1), line:8:9, endln:8:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:phi1
    |vpiFullName:work@top.phi1
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:21, endln:8:27
  |vpiImportTypespec:
  \_LogicNet: (work@top.data), line:8:28, endln:8:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@top.data), line:8:21, endln:8:27
      |vpiParent:
      \_LogicNet: (work@top.data), line:8:28, endln:8:32
      |vpiFullName:work@top.data
      |vpiActual:
      \_LogicTypespec: , line:8:21, endln:8:27
    |vpiName:data
    |vpiFullName:work@top.data
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:41, endln:8:46
  |vpiImportTypespec:
  \_LogicNet: (work@top.write), line:8:47, endln:8:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@top.write), line:8:41, endln:8:46
      |vpiParent:
      \_LogicNet: (work@top.write), line:8:47, endln:8:52
      |vpiFullName:work@top.write
      |vpiActual:
      \_LogicTypespec: , line:8:41, endln:8:46
    |vpiName:write
    |vpiFullName:work@top.write
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@top.phi2), line:9:9, endln:9:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:phi2
    |vpiFullName:work@top.phi2
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:21, endln:9:26
  |vpiImportTypespec:
  \_LogicNet: (work@top.cmd), line:9:27, endln:9:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@top.cmd), line:9:21, endln:9:26
      |vpiParent:
      \_LogicNet: (work@top.cmd), line:9:27, endln:9:30
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_LogicTypespec: , line:9:21, endln:9:26
    |vpiName:cmd
    |vpiFullName:work@top.cmd
  |vpiImportTypespec:
  \_LogicNet: (work@top.enable), line:9:38, endln:9:44
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:enable
    |vpiFullName:work@top.enable
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:2, endln:11:11
  |vpiImportTypespec:
  \_LogicNet: (work@top.cmd_reg), line:11:12, endln:11:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@top.cmd_reg), line:11:2, endln:11:11
      |vpiParent:
      \_LogicNet: (work@top.cmd_reg), line:11:12, endln:11:19
      |vpiFullName:work@top.cmd_reg
      |vpiActual:
      \_LogicTypespec: , line:11:2, endln:11:11
    |vpiName:cmd_reg
    |vpiFullName:work@top.cmd_reg
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:21, endln:8:27
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:41, endln:8:46
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:21, endln:9:26
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.phi1), line:8:9, endln:8:13
  |vpiNet:
  \_LogicNet: (work@top.data), line:8:28, endln:8:32
  |vpiNet:
  \_LogicNet: (work@top.write), line:8:47, endln:8:52
  |vpiNet:
  \_LogicNet: (work@top.phi2), line:9:9, endln:9:13
  |vpiNet:
  \_LogicNet: (work@top.cmd), line:9:27, endln:9:30
  |vpiNet:
  \_LogicNet: (work@top.enable), line:9:38, endln:9:44
  |vpiNet:
  \_LogicNet: (work@top.cmd_reg), line:11:12, endln:11:19
  |vpiPort:
  \_Port: (phi1), line:8:9, endln:8:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:phi1
    |vpiDirection:1
  |vpiPort:
  \_Port: (data), line:8:28, endln:8:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.data), line:8:21, endln:8:27
      |vpiParent:
      \_Port: (data), line:8:28, endln:8:32
      |vpiFullName:work@top.data
      |vpiActual:
      \_LogicTypespec: , line:8:21, endln:8:27
  |vpiPort:
  \_Port: (write), line:8:47, endln:8:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:write
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.write), line:8:41, endln:8:46
      |vpiParent:
      \_Port: (write), line:8:47, endln:8:52
      |vpiFullName:work@top.write
      |vpiActual:
      \_LogicTypespec: , line:8:41, endln:8:46
  |vpiPort:
  \_Port: (phi2), line:9:9, endln:9:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:phi2
    |vpiDirection:1
  |vpiPort:
  \_Port: (cmd), line:9:27, endln:9:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:cmd
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@top.cmd), line:9:21, endln:9:26
      |vpiParent:
      \_Port: (cmd), line:9:27, endln:9:30
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_LogicTypespec: , line:9:21, endln:9:26
  |vpiPort:
  \_Port: (enable), line:9:38, endln:9:44
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiName:enable
    |vpiDirection:1
  |vpiProcess:
  \_Initial: , line:22:2, endln:23:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiStmt:
    \_Begin: (work@top), line:22:10, endln:23:5
      |vpiParent:
      \_Initial: , line:22:2, endln:23:5
      |vpiFullName:work@top
  |vpiContAssign:
  \_ContAssign: , line:25:9, endln:25:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingSntx/dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_Operation: , line:25:15, endln:25:35
      |vpiParent:
      \_ContAssign: , line:25:9, endln:25:35
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@top.enable), line:25:15, endln:25:21
        |vpiParent:
        \_Operation: , line:25:15, endln:25:35
        |vpiName:enable
        |vpiFullName:work@top.enable
        |vpiActual:
        \_LogicNet: (work@top.enable), line:9:38, endln:9:44
      |vpiOperand:
      \_RefObj: (work@top.cmd_reg), line:25:24, endln:25:31
        |vpiParent:
        \_Operation: , line:25:15, endln:25:35
        |vpiName:cmd_reg
        |vpiFullName:work@top.cmd_reg
        |vpiActual:
        \_LogicNet: (work@top.cmd_reg), line:11:12, endln:11:19
      |vpiOperand:
      \_Constant: , line:25:33, endln:25:35
        |vpiParent:
        \_Operation: , line:25:15, endln:25:35
        |vpiDecompile:'X
        |vpiSize:-1
        |BIN:X
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.cmd), line:25:9, endln:25:12
      |vpiParent:
      \_ContAssign: , line:25:9, endln:25:35
      |vpiName:cmd
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_LogicNet: (work@top.cmd), line:9:27, endln:9:30
  |vpiClockingBlock:
  \_ClockingBlock: (work@top.mem), line:2:2, endln:4:13
  |vpiClockingBlock:
  \_ClockingBlock: (work@top.cd1), line:12:2, endln:16:13
  |vpiClockingBlock:
  \_ClockingBlock: (work@top.cd2), line:18:2, endln:21:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
