
---------- Begin Simulation Statistics ----------
final_tick                               163535433000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181803                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740228                       # Number of bytes of host memory used
host_op_rate                                   182321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   550.05                       # Real time elapsed on the host
host_tick_rate                              297311536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163535                       # Number of seconds simulated
sim_ticks                                163535433000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.595062                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2673738                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2684609                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4209847                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5233621                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.635354                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44933959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44933959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39398.110202                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39398.110202                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37392.591558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37392.591558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44589901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44589901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13555235000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13555235000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       344058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        344058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          477                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          477                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12847384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12847384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007646                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007646                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       343581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       343581                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104337.338351                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104337.338351                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    824890997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    824890997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65190.382015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65190.382015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69720.834893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69720.834893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12031074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12031074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20474929993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20474929993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       314079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       314079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18248313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18248313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       261734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       261734                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.529273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              3399                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        96971                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57279112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57279112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51706.810274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51706.810274                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51371.099345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51371.099345                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56620975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56620975                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  34030164993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34030164993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011490                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       658137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         658137                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        52822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31095697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31095697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       605315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       605315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57287531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57287531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51092.814900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51092.814900                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52053.970750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52053.970750                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56621485                       # number of overall hits
system.cpu.dcache.overall_hits::total        56621485                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  34030164993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34030164993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011626                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       666046                       # number of overall misses
system.cpu.dcache.overall_misses::total        666046                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        52822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31920587997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31920587997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       613221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       613221                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 611176                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          566                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             93.334217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        115188438                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.799958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            613224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         115188438                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          2023.799958                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57234782                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       521543                       # number of writebacks
system.cpu.dcache.writebacks::total            521543                       # number of writebacks
system.cpu.discardedOps                        418405                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36935420                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48106845                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501233                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     11931463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11931463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100674.772036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100674.772036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98674.772036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98674.772036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     11930805                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11930805                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           658                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64928000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64928000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          658                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     11931463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11931463                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100674.772036                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100674.772036                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98674.772036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98674.772036                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     11930805                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11930805                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     66244000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66244000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            658                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64928000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64928000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     11931463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11931463                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100674.772036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100674.772036                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98674.772036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98674.772036                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     11930805                       # number of overall hits
system.cpu.icache.overall_hits::total        11930805                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     66244000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66244000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          658                       # number of overall misses
system.cpu.icache.overall_misses::total           658                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64928000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64928000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          658                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                     68                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          590                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          18132.922492                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         23863584                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.525042                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.480981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.480981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          590                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.576172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          23863584                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           492.525042                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11931463                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks           68                       # number of writebacks
system.cpu.icache.writebacks::total                68                       # number of writebacks
system.cpu.idleCycles                        28780124                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.611488                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        163535433                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    163535433000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       134755309                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99306.220096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99306.220096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79306.220096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79306.220096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952888                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952888                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49725000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49725000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          627                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          627                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        261734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            261734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106230.030993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106230.030993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86230.030993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86230.030993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            121379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121379                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  14909916000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14909916000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.536251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.536251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          140355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140355                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12102816000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12102816000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.536251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.536251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       140355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140355                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       351490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        351490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99921.056995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99921.056995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79921.866285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79921.866285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        285151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            285151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   6628663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6628663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.188737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.188737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        66339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5301617000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5301617000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.188725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66335                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           68                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               68                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       521543                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       521543                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       521543                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           521543                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           613224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               613882                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99306.220096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104205.148674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104190.332865                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79306.220096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84205.491315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84190.674185                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               406530                       # number of demand (read+write) hits
system.l2.demand_hits::total                   406561                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     62265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21538579000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21600844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.952888                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.337061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.337721                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206694                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207321                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     49725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17404433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17454158000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.337055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.337715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207317                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          613224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              613882                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 99306.220096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104205.148674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104190.332865                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79306.220096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84205.491315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84190.674185                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data              406530                       # number of overall hits
system.l2.overall_hits::total                  406561                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     62265000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21538579000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21600844000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.952888                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.337061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.337721                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               627                       # number of overall misses
system.l2.overall_misses::.cpu.data            206694                       # number of overall misses
system.l2.overall_misses::total                207321                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     49725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17404433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17454158000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.337055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.337715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207317                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         174571                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29058                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.908319                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10007571                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       8.982823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.852563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32088.772101                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981769                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    207339                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10007571                       # Number of tag accesses
system.l2.tags.tagsinuse                 32170.607488                       # Cycle average of tags in use
system.l2.tags.total_refs                     1225025                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              117043                       # number of writebacks
system.l2.writebacks::total                    117043                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     504177.28                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                32772.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    117043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     14022.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        81.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        45.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       245378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           245378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            245378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          80888648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81134026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45805070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           245378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         80888648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126939096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45805070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45805070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       119700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.392414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.807905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.367494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        84847     70.88%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12758     10.66%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2930      2.45%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3398      2.84%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8728      7.29%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          791      0.66%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          427      0.36%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          396      0.33%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5425      4.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119700                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               13265536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                13268288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7489600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              7490752                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        40128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          40128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13228160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13268288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7490752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7490752                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       206690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27993.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32780.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        40128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13225408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 245378.015417612885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 80871819.381185725331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17552000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6775382250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       117043                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  33307750.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      7489600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 45798025.923837557435                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3898438995992                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         6947                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              564202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110253                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         6947                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          206690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117043                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117043                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    63.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             13123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7434                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.005036594250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         6947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.836044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.597395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.324549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6779     97.58%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.50%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          130      1.87%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  157857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    207317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207317                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      207317                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 64.67                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   134047                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1036370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  163534941000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              6792934250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2906546750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         6947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.845401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.813617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.046566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4096     58.96%     58.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      1.63%     60.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2497     35.94%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              199      2.86%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.59%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   117043                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117043                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     117043                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.28                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   70551                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          31976127900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                427193340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            504.185347                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  92915162000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5460780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   65159491000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          35870340960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                227054850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               737283540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12909283920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            82452169050                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              304884540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          31750293900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                427471800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            504.009501                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  93413731000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5460780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   64660922000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          36060516960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                227206650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               742652820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12909283920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            82423412010                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              305985960                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       588626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 588626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20759040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20759040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           849497983                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1121114250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207317                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       173999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381309                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              66962                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117043                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56949                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140355                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66962                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1837624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1839008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72625088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72671552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 163535433000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2268348000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1974000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1839675996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   7490752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           788453                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000859                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029290                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 787776     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    677      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             788453                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       611245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          579                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1225126                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            579                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          174571                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            352148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       638586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           68                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          147161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           261734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          261734                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           658                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       351490                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
