--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml openmips_min_sopc.twx openmips_min_sopc.ncd -o
openmips_min_sopc.twr openmips_min_sopc.pcf

Design file:              openmips_min_sopc.ncd
Physical constraint file: openmips_min_sopc.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_100mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;

 88403013677 paths analyzed, 5307 endpoints analyzed, 454 failing endpoints
 454 timing errors detected. (454 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.079ns.
--------------------------------------------------------------------------------

Paths for end point openmips/ex_mem/mem_hi_24 (SLICE_X29Y22.A5), 1905572996 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.016ns (Levels of Logic = 15)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.028ns (0.354 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT0    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN0     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.AMUX    Tcina                 0.202   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X29Y22.A5      net (fanout=1)        0.817   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<56>
    SLICE_X29Y22.CLK     Tas                   0.322   openmips/ex_mem/mem_hi<24>
                                                       openmips/ex/Mmux_HI1753
                                                       openmips/ex_mem/mem_hi_24
    -------------------------------------------------  ---------------------------
    Total                                     20.016ns (13.698ns logic, 6.318ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.016ns (Levels of Logic = 15)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.028ns (0.354 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT9    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN9     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.AMUX    Tcina                 0.202   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X29Y22.A5      net (fanout=1)        0.817   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<56>
    SLICE_X29Y22.CLK     Tas                   0.322   openmips/ex_mem/mem_hi<24>
                                                       openmips/ex/Mmux_HI1753
                                                       openmips/ex_mem/mem_hi_24
    -------------------------------------------------  ---------------------------
    Total                                     20.016ns (13.698ns logic, 6.318ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.016ns (Levels of Logic = 15)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.028ns (0.354 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT1    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN1     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.AMUX    Tcina                 0.202   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X29Y22.A5      net (fanout=1)        0.817   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<56>
    SLICE_X29Y22.CLK     Tas                   0.322   openmips/ex_mem/mem_hi<24>
                                                       openmips/ex/Mmux_HI1753
                                                       openmips/ex_mem/mem_hi_24
    -------------------------------------------------  ---------------------------
    Total                                     20.016ns (13.698ns logic, 6.318ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point openmips/ex_mem/mem_hi_29 (SLICE_X28Y23.B6), 2313544311 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.949ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.031ns (0.351 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT0    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN0     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.BMUX    Tcinb                 0.292   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<63>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_xor<63>
    SLICE_X28Y23.B6      net (fanout=1)        0.562   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<61>
    SLICE_X28Y23.CLK     Tas                   0.341   openmips/ex_mem/mem_hi<30>
                                                       openmips/ex/Mmux_HI1853
                                                       openmips/ex_mem/mem_hi_29
    -------------------------------------------------  ---------------------------
    Total                                     19.949ns (13.883ns logic, 6.066ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.949ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.031ns (0.351 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT9    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN9     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.BMUX    Tcinb                 0.292   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<63>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_xor<63>
    SLICE_X28Y23.B6      net (fanout=1)        0.562   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<61>
    SLICE_X28Y23.CLK     Tas                   0.341   openmips/ex_mem/mem_hi<30>
                                                       openmips/ex/Mmux_HI1853
                                                       openmips/ex_mem/mem_hi_29
    -------------------------------------------------  ---------------------------
    Total                                     19.949ns (13.883ns logic, 6.066ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.949ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.031ns (0.351 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT1    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN1     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.BMUX    Tcinb                 0.292   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<63>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_xor<63>
    SLICE_X28Y23.B6      net (fanout=1)        0.562   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<61>
    SLICE_X28Y23.CLK     Tas                   0.341   openmips/ex_mem/mem_hi<30>
                                                       openmips/ex/Mmux_HI1853
                                                       openmips/ex_mem/mem_hi_29
    -------------------------------------------------  ---------------------------
    Total                                     19.949ns (13.883ns logic, 6.066ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point openmips/ex_mem/mem_hi_30 (SLICE_X28Y23.D6), 2395138574 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.934ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.031ns (0.351 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT0    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN0     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CMUX    Tcinc                 0.261   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<63>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_xor<63>
    SLICE_X28Y23.D6      net (fanout=1)        0.578   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<62>
    SLICE_X28Y23.CLK     Tas                   0.341   openmips/ex_mem/mem_hi<30>
                                                       openmips/ex/Mmux_HI1893
                                                       openmips/ex_mem/mem_hi_30
    -------------------------------------------------  ---------------------------
    Total                                     19.934ns (13.852ns logic, 6.082ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.934ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.031ns (0.351 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT9    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN9     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CMUX    Tcinc                 0.261   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<63>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_xor<63>
    SLICE_X28Y23.D6      net (fanout=1)        0.578   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<62>
    SLICE_X28Y23.CLK     Tas                   0.341   openmips/ex_mem/mem_hi<30>
                                                       openmips/ex/Mmux_HI1893
                                                       openmips/ex_mem/mem_hi_30
    -------------------------------------------------  ---------------------------
    Total                                     19.934ns (13.852ns logic, 6.082ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openmips/id_ex/ex_aluop_0_1 (FF)
  Destination:          openmips/ex_mem/mem_hi_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      19.934ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.031ns (0.351 - 0.382)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openmips/id_ex/ex_aluop_0_1 to openmips/ex_mem/mem_hi_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   openmips/id_ex/ex_aluop_0_1
                                                       openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D6      net (fanout=1)        0.489   openmips/id_ex/ex_aluop_0_1
    SLICE_X27Y12.D       Tilo                  0.259   openmips/id_ex/ex_aluop_3_1
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_SW0
    SLICE_X25Y10.A6      net (fanout=3)        0.556   N226
    SLICE_X25Y10.A       Tilo                  0.259   openmips/ex/opdata2_mult<13>
                                                       openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694_1
    SLICE_X26Y8.B6       net (fanout=18)       0.616   openmips/ex/aluop_i[7]_aluop_i[7]_OR_472_o694
    SLICE_X26Y8.B        Tilo                  0.203   openmips/ex/opdata2_mult<1>
                                                       openmips/ex/Mmux_opdata2_mult121
    DSP48_X1Y2.B1        net (fanout=1)        0.679   openmips/ex/opdata2_mult<1>
    DSP48_X1Y2.P28       Tdspdo_B_P            3.748   openmips/ex/Mmult_hilo_temp
                                                       openmips/ex/Mmult_hilo_temp
    DSP48_X1Y3.C11       net (fanout=1)        1.041   openmips/ex/Mmult_hilo_temp_P28_to_Mmult_hilo_temp1
    DSP48_X1Y3.PCOUT1    Tdspdo_C_PCOUT        2.689   openmips/ex/Mmult_hilo_temp1
                                                       openmips/ex/Mmult_hilo_temp1
    DSP48_X1Y4.PCIN1     net (fanout=1)        0.002   openmips/ex/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1
    DSP48_X1Y4.P22       Tdspdo_PCIN_P         2.264   openmips/ex/Mmult_hilo_temp2
                                                       openmips/ex/Mmult_hilo_temp2
    DSP48_X1Y5.C5        net (fanout=1)        1.103   openmips/ex/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X1Y5.P0        Tdspdo_C_P            2.687   openmips/ex/Mmult_hilo_temp3
                                                       openmips/ex/Mmult_hilo_temp3
    SLICE_X26Y18.C3      net (fanout=2)        0.918   openmips/ex/hilo_temp<34>
    SLICE_X26Y18.COUT    Topcyc                0.277   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
                                                       openmips/ex/n0547<34>1_INV_0
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<35>
    SLICE_X26Y19.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<39>
    SLICE_X26Y20.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<43>
    SLICE_X26Y21.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<47>
    SLICE_X26Y22.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<51>
    SLICE_X26Y23.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<55>
    SLICE_X26Y24.COUT    Tbyp                  0.076   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_cy<59>
    SLICE_X26Y25.CMUX    Tcinc                 0.261   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<63>
                                                       openmips/ex/Madd_hilo_temp[63]_GND_10_o_add_155_OUT_xor<63>
    SLICE_X28Y23.D6      net (fanout=1)        0.578   openmips/ex/hilo_temp[63]_GND_10_o_add_155_OUT<62>
    SLICE_X28Y23.CLK     Tas                   0.341   openmips/ex_mem/mem_hi<30>
                                                       openmips/ex/Mmux_HI1893
                                                       openmips/ex_mem/mem_hi_30
    -------------------------------------------------  ---------------------------
    Total                                     19.934ns (13.852ns logic, 6.082ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_100mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point openmips/hilo_reg/hi_15 (SLICE_X14Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               openmips/mem_wb/wb_whilo (FF)
  Destination:          openmips/hilo_reg/hi_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: openmips/mem_wb/wb_whilo to openmips/hilo_reg/hi_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AMUX    Tshcko                0.244   openmips/mem_wb/wb_wreg
                                                       openmips/mem_wb/wb_whilo
    SLICE_X14Y21.CE      net (fanout=91)       0.237   openmips/mem_wb/wb_whilo
    SLICE_X14Y21.CLK     Tckce       (-Th)     0.108   openmips/hilo_reg/hi<15>
                                                       openmips/hilo_reg/hi_15
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.136ns logic, 0.237ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point openmips/hilo_reg/hi_14 (SLICE_X14Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               openmips/mem_wb/wb_whilo (FF)
  Destination:          openmips/hilo_reg/hi_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: openmips/mem_wb/wb_whilo to openmips/hilo_reg/hi_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AMUX    Tshcko                0.244   openmips/mem_wb/wb_wreg
                                                       openmips/mem_wb/wb_whilo
    SLICE_X14Y21.CE      net (fanout=91)       0.237   openmips/mem_wb/wb_whilo
    SLICE_X14Y21.CLK     Tckce       (-Th)     0.104   openmips/hilo_reg/hi<15>
                                                       openmips/hilo_reg/hi_14
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.140ns logic, 0.237ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point openmips/hilo_reg/hi_13 (SLICE_X14Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               openmips/mem_wb/wb_whilo (FF)
  Destination:          openmips/hilo_reg/hi_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: openmips/mem_wb/wb_whilo to openmips/hilo_reg/hi_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AMUX    Tshcko                0.244   openmips/mem_wb/wb_wreg
                                                       openmips/mem_wb/wb_whilo
    SLICE_X14Y21.CE      net (fanout=91)       0.237   openmips/mem_wb/wb_whilo
    SLICE_X14Y21.CLK     Tckce       (-Th)     0.102   openmips/hilo_reg/hi<15>
                                                       openmips/hilo_reg/hi_13
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.142ns logic, 0.237ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_100mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: openmips/div/cnt<3>/CLK
  Logical resource: openmips/div/cnt_0/CK
  Location pin: SLICE_X0Y7.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: openmips/div/cnt<3>/CLK
  Logical resource: openmips/div/cnt_1/CK
  Location pin: SLICE_X0Y7.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |   20.079|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 454  Score: 2105499  (Setup/Max: 2105499, Hold: 0)

Constraints cover 88403013677 paths, 0 nets, and 13124 connections

Design statistics:
   Minimum period:  20.079ns{1}   (Maximum frequency:  49.803MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 28 10:34:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 190 MB



