{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484081963072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484081963073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:59:22 2017 " "Processing started: Tue Jan 10 21:59:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484081963073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484081963073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler " "Command: quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484081963074 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484081963346 ""}
{ "Warning" "WTDFX_MISSING_QUOTES" "DOWN " "Constant or parameter \"DOWN\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 72 0 } }  } 0 287006 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "Quartus II" 0 -1 1484081963448 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 21 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484081963448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teiler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484081963452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484081963452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teiler " "Elaborating entity \"teiler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484081963532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter6 " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter6\"" {  } { { "teiler.tdf" "counter6" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484081963596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter6 " "Elaborated megafunction instantiation \"lpm_counter:counter6\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484081963597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter6 " "Instantiated megafunction \"lpm_counter:counter6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484081963597 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484081963597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l7g " "Found entity 1: cntr_l7g" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/db/cntr_l7g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484081963650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484081963650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l7g lpm_counter:counter6\|cntr_l7g:auto_generated " "Elaborating entity \"cntr_l7g\" for hierarchy \"lpm_counter:counter6\|cntr_l7g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484081963651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter12 " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter12\"" {  } { { "teiler.tdf" "counter12" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484081963670 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload and sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload and sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1484081963676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter12 " "Elaborated megafunction instantiation \"lpm_counter:counter12\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484081963681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter12 " "Instantiated megafunction \"lpm_counter:counter12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484081963681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484081963681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484081963681 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484081963681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgj " "Found entity 1: cntr_qgj" {  } { { "db/cntr_qgj.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/db/cntr_qgj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484081963732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484081963732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qgj lpm_counter:counter12\|cntr_qgj:auto_generated " "Elaborating entity \"cntr_qgj\" for hierarchy \"lpm_counter:counter12\|cntr_qgj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484081963733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484081964358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484081964358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484081964425 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484081964425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484081964425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484081964425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484081964435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:59:24 2017 " "Processing ended: Tue Jan 10 21:59:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484081964435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484081964435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484081964435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484081964435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484081966665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484081966666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:59:26 2017 " "Processing started: Tue Jan 10 21:59:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484081966666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1484081966666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off teiler -c teiler " "Command: quartus_fit --read_settings_files=off --write_settings_files=off teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1484081966667 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1484081966702 ""}
{ "Info" "0" "" "Project  = teiler" {  } {  } 0 0 "Project  = teiler" 0 0 "Fitter" 0 0 1484081966704 ""}
{ "Info" "0" "" "Revision = teiler" {  } {  } 0 0 "Revision = teiler" 0 0 "Fitter" 0 0 1484081966704 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1484081966810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "teiler EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"teiler\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484081966814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484081966859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484081966859 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484081967117 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484081967137 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484081967611 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484081967611 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484081967611 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484081967611 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/teiler/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484081967620 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/teiler/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484081967620 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/teiler/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484081967620 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484081967620 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out " "Pin out not assigned to an exact location on the device" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { out } } } { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 34 0 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/teiler/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484081967679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/sebi/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clock } } } { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 5 0 0 } } { "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebi/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/teiler/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484081967679 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1484081967679 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teiler.sdc " "Synopsys Design Constraints File file not found: 'teiler.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484081967831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484081967832 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081967835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081967835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081967835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081967835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081967835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081967835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1484081967835 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484081967836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484081967853 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484081967854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484081967854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484081967856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484081967857 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484081967857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484081967857 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484081967857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484081967877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1484081967878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484081967878 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1484081967881 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1484081967881 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1484081967881 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484081967884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484081967884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484081967884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484081967884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484081967884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484081967884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484081967884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484081967885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1484081967884 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1484081967884 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484081967891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484081969014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484081969108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484081969120 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484081969585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484081969585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484081969658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "/home/sebi/studium/elektronik/fpga/d3/teiler/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1484081970258 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484081970258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484081970681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1484081970684 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484081970683 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1484081970692 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484081970697 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out 0 " "Pin \"out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484081970699 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1484081970699 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484081970810 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484081970824 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484081970915 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484081971235 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1484081971260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebi/studium/elektronik/fpga/d3/teiler/output_files/teiler.fit.smsg " "Generated suppressed messages file /home/sebi/studium/elektronik/fpga/d3/teiler/output_files/teiler.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484081971348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484081971449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:59:31 2017 " "Processing ended: Tue Jan 10 21:59:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484081971449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484081971449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484081971449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484081971449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1484081973680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484081973681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:59:33 2017 " "Processing started: Tue Jan 10 21:59:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484081973681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1484081973681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off teiler -c teiler " "Command: quartus_asm --read_settings_files=off --write_settings_files=off teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1484081973682 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1484081974746 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1484081974795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484081975237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:59:35 2017 " "Processing ended: Tue Jan 10 21:59:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484081975237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484081975237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484081975237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1484081975237 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1484081975317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1484081977027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:59:36 2017 " "Processing started: Tue Jan 10 21:59:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484081977028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484081977028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta teiler -c teiler " "Command: quartus_sta teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484081977029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1484081977068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484081977222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484081977270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484081977270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teiler.sdc " "Synopsys Design Constraints File file not found: 'teiler.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1484081977367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1484081977367 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " "create_clock -period 1.000 -name lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977369 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977369 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977369 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977369 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1484081977371 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1484081977373 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1484081977380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484081977384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.517 " "Worst-case setup slack is -1.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517       -11.467 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -1.517       -11.467 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880        -3.248 clock  " "   -0.880        -3.248 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\]  " "    0.307         0.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484081977385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.442 " "Worst-case hold slack is -2.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.442       -18.928 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -2.442       -18.928 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547        -6.322 clock  " "   -1.547        -6.322 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\]  " "    0.445         0.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484081977387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484081977388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484081977389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -8.801 clock  " "   -1.469        -8.801 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -14.664 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -0.611       -14.664 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -1.222 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\]  " "   -0.611        -1.222 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484081977390 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1484081977423 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1484081977425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977435 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1484081977435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484081977436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.011 " "Worst-case setup slack is -0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.011 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -0.011        -0.011 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284         0.000 clock  " "    0.284         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\]  " "    0.665         0.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484081977438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.036 " "Worst-case hold slack is -1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036        -8.635 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -1.036        -8.635 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911        -4.426 clock  " "   -0.911        -4.426 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\]  " "    0.215         0.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484081977440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484081977442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484081977444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -7.222 clock  " "   -1.222        -7.222 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\]  " "   -0.500       -12.000 lpm_counter:counter6\|cntr_l7g:auto_generated\|counter_reg_bit1a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\]  " "   -0.500        -1.000 lpm_counter:counter12\|cntr_qgj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484081977446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484081977446 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1484081977502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484081977518 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484081977518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484081977557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:59:37 2017 " "Processing ended: Tue Jan 10 21:59:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484081977557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484081977557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484081977557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484081977557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484081980276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484081980277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:59:40 2017 " "Processing started: Tue Jan 10 21:59:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484081980277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484081980277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off teiler -c teiler " "Command: quartus_eda --read_settings_files=off --write_settings_files=off teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484081980278 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teiler.vo /home/sebi/studium/elektronik/fpga/d3/teiler/simulation/modelsim/ simulation " "Generated file teiler.vo in folder \"/home/sebi/studium/elektronik/fpga/d3/teiler/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484081980607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484081980643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:59:40 2017 " "Processing ended: Tue Jan 10 21:59:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484081980643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484081980643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484081980643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484081980643 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484081980738 ""}
