Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 16 22:29:41 2020
| Host         : LAPTOP-N3N9V3PL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopSystem_timing_summary_routed.rpt -pb TopSystem_timing_summary_routed.pb -rpx TopSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: keyboard_handler/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_handler/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.721        0.000                      0                   18        0.280        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.721        0.000                      0                   18        0.280        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.563     9.198    keyboard_handler/uut_n_20
    SLICE_X64Y21         FDRE                                         r  keyboard_handler/keycodev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    keyboard_handler/CLK
    SLICE_X64Y21         FDRE                                         r  keyboard_handler/keycodev_reg[0]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.919    keyboard_handler/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.563     9.198    keyboard_handler/uut_n_20
    SLICE_X64Y21         FDRE                                         r  keyboard_handler/keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    keyboard_handler/CLK
    SLICE_X64Y21         FDRE                                         r  keyboard_handler/keycodev_reg[14]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.919    keyboard_handler/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.844%)  route 3.144ns (79.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.483     9.118    keyboard_handler/uut_n_20
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[12]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.905    keyboard_handler/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.844%)  route 3.144ns (79.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.483     9.118    keyboard_handler/uut_n_20
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.905    keyboard_handler/keycodev_reg[1]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.844%)  route 3.144ns (79.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.483     9.118    keyboard_handler/uut_n_20
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.905    keyboard_handler/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.611%)  route 3.003ns (78.389%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.342     8.977    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.883    keyboard_handler/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.611%)  route 3.003ns (78.389%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.342     8.977    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.883    keyboard_handler/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.611%)  route 3.003ns (78.389%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.342     8.977    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.883    keyboard_handler/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.611%)  route 3.003ns (78.389%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.342     8.977    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.883    keyboard_handler/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.611%)  route 3.003ns (78.389%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    keyboard_handler/CLK
    SLICE_X65Y21         FDRE                                         r  keyboard_handler/keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  keyboard_handler/keycodev_reg[8]/Q
                         net (fo=3, routed)           1.272     6.874    keyboard_handler/key[8]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.998 r  keyboard_handler/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.956     7.954    keyboard_handler/uut/keycodev_reg[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.433     8.511    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.342     8.977    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.883    keyboard_handler/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 keyboard_handler/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.563     1.446    keyboard_handler/CLK
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  keyboard_handler/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.185     1.772    keyboard_handler/CLK50MHZ
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  keyboard_handler/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.817    keyboard_handler/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.832     1.959    keyboard_handler/CLK
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    keyboard_handler/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    genblk1[0].fdiv/CLK
    SLICE_X63Y27         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.356     1.965    genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.010 r  genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     2.010    genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    genblk1[0].fdiv/CLK
    SLICE_X63Y27         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.091     1.559    genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.316ns (42.149%)  route 0.434ns (57.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  keyboard_handler/keycodev_reg[6]/Q
                         net (fo=3, routed)           0.129     1.726    keyboard_handler/uut/Q[6]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.098     1.824 r  keyboard_handler/uut/keycodev[15]_i_9/O
                         net (fo=1, routed)           0.050     1.874    keyboard_handler/uut/keycodev[15]_i_9_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.135     2.054    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.120     2.219    keyboard_handler/uut_n_20
    SLICE_X64Y20         FDRE                                         r  keyboard_handler/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    keyboard_handler/CLK
    SLICE_X64Y20         FDRE                                         r  keyboard_handler/keycodev_reg[10]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.466    keyboard_handler/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.316ns (42.149%)  route 0.434ns (57.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  keyboard_handler/keycodev_reg[6]/Q
                         net (fo=3, routed)           0.129     1.726    keyboard_handler/uut/Q[6]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.098     1.824 r  keyboard_handler/uut/keycodev[15]_i_9/O
                         net (fo=1, routed)           0.050     1.874    keyboard_handler/uut/keycodev[15]_i_9_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.135     2.054    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.120     2.219    keyboard_handler/uut_n_20
    SLICE_X64Y20         FDRE                                         r  keyboard_handler/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    keyboard_handler/CLK
    SLICE_X64Y20         FDRE                                         r  keyboard_handler/keycodev_reg[11]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.466    keyboard_handler/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.316ns (42.149%)  route 0.434ns (57.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  keyboard_handler/keycodev_reg[6]/Q
                         net (fo=3, routed)           0.129     1.726    keyboard_handler/uut/Q[6]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.098     1.824 r  keyboard_handler/uut/keycodev[15]_i_9/O
                         net (fo=1, routed)           0.050     1.874    keyboard_handler/uut/keycodev[15]_i_9_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.135     2.054    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.120     2.219    keyboard_handler/uut_n_20
    SLICE_X64Y20         FDRE                                         r  keyboard_handler/keycodev_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    keyboard_handler/CLK
    SLICE_X64Y20         FDRE                                         r  keyboard_handler/keycodev_reg[7]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.466    keyboard_handler/keycodev_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.316ns (42.149%)  route 0.434ns (57.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  keyboard_handler/keycodev_reg[6]/Q
                         net (fo=3, routed)           0.129     1.726    keyboard_handler/uut/Q[6]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.098     1.824 r  keyboard_handler/uut/keycodev[15]_i_9/O
                         net (fo=1, routed)           0.050     1.874    keyboard_handler/uut/keycodev[15]_i_9_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.135     2.054    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.120     2.219    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[13]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_CE)       -0.039     1.430    keyboard_handler/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.316ns (42.149%)  route 0.434ns (57.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  keyboard_handler/keycodev_reg[6]/Q
                         net (fo=3, routed)           0.129     1.726    keyboard_handler/uut/Q[6]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.098     1.824 r  keyboard_handler/uut/keycodev[15]_i_9/O
                         net (fo=1, routed)           0.050     1.874    keyboard_handler/uut/keycodev[15]_i_9_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.135     2.054    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.120     2.219    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_CE)       -0.039     1.430    keyboard_handler/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.316ns (42.149%)  route 0.434ns (57.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  keyboard_handler/keycodev_reg[6]/Q
                         net (fo=3, routed)           0.129     1.726    keyboard_handler/uut/Q[6]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.098     1.824 r  keyboard_handler/uut/keycodev[15]_i_9/O
                         net (fo=1, routed)           0.050     1.874    keyboard_handler/uut/keycodev[15]_i_9_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.135     2.054    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.120     2.219    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_CE)       -0.039     1.430    keyboard_handler/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.316ns (42.149%)  route 0.434ns (57.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  keyboard_handler/keycodev_reg[6]/Q
                         net (fo=3, routed)           0.129     1.726    keyboard_handler/uut/Q[6]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.098     1.824 r  keyboard_handler/uut/keycodev[15]_i_9/O
                         net (fo=1, routed)           0.050     1.874    keyboard_handler/uut/keycodev[15]_i_9_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.135     2.054    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.120     2.219    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_CE)       -0.039     1.430    keyboard_handler/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 keyboard_handler/keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.316ns (42.149%)  route 0.434ns (57.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  keyboard_handler/keycodev_reg[6]/Q
                         net (fo=3, routed)           0.129     1.726    keyboard_handler/uut/Q[6]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.098     1.824 r  keyboard_handler/uut/keycodev[15]_i_9/O
                         net (fo=1, routed)           0.050     1.874    keyboard_handler/uut/keycodev[15]_i_9_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  keyboard_handler/uut/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.135     2.054    keyboard_handler/uut/keycodev[15]_i_3_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.099 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.120     2.219    keyboard_handler/uut_n_20
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    keyboard_handler/CLK
    SLICE_X65Y20         FDRE                                         r  keyboard_handler/keycodev_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_CE)       -0.039     1.430    keyboard_handler/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   keyboard_handler/keycodev_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   keyboard_handler/keycodev_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   keyboard_handler/keycodev_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   keyboard_handler/keycodev_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   keyboard_handler/keycodev_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   keyboard_handler/keycodev_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   keyboard_handler/keycodev_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   keyboard_handler/keycodev_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   keyboard_handler/keycodev_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   keyboard_handler/keycodev_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   keyboard_handler/keycodev_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   keyboard_handler/keycodev_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   keyboard_handler/keycodev_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   keyboard_handler/keycodev_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   genblk1[0].fdiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   genblk1[0].fdiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   keyboard_handler/keycodev_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   keyboard_handler/keycodev_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   keyboard_handler/keycodev_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   keyboard_handler/keycodev_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   keyboard_handler/keycodev_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   keyboard_handler/keycodev_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   keyboard_handler/keycodev_reg[13]/C



