# SystemVerilog FIFO Design

Parameterized FIFO buffer implemented in SystemVerilog and verified using Vivado simulation.

## Features
- Configurable width and depth
- Full / Empty flags
- Self-checking testbench
- Waveform verification

## Tools
- Vivado Simulator (xsim)
- SystemVerilog
