Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s272_1 (32bit) 04/18/2012 16:36 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s027 NR120403-1008/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s063_1 (32bit) 02/29/2012 09:38:16 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 04/18/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s018_1 (32bit) Feb 28 2012 22:08:25 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s225
--- Starting "Encounter v10.13-s272_1" on Thu May 26 16:11:06 2016 (mem=46.1M) ---
--- Running on ws34 (x86_64 w/Linux 2.6.18-274.17.1.el5) ---
This version was compiled on Wed Apr 18 16:36:14 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> loadConfig ../scripts/gcd.conf 0
Reading config file - ../scripts/gcd.conf
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> create_rc_corner -name RC_corner_max -cap_table {/home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0}
<CMD> create_rc_corner -name RC_corner_min -cap_table {/home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0}
<CMD> create_library_set -name lib_max -timing {/home/m103/m103061630/lab/T18/SOCE/lib/slow.lib} -si {/home/m103/m103061630/lab/T18/SOCE/celtic/slow.cdB}
<CMD> create_library_set -name lib_min -timing {/home/m103/m103061630/lab/T18/SOCE/lib/fast.lib} -si {/home/m103/m103061630/lab/T18/SOCE/celtic/fast.cdB}
<CMD> create_constraint_mode -name func_mode -sdc_files {../design_data/square_root_finder_syn.sdc}
<CMD> create_delay_corner -name Delay_corner_max -library_set {lib_max} -rc_corner {RC_corner_max}
<CMD> create_delay_corner -name Delay_corner_min -library_set {lib_min} -rc_corner {RC_corner_min}
<CMD> create_analysis_view -name func_mode_max -constraint_mode {func_mode} -delay_corner {Delay_corner_max}
<CMD> create_analysis_view -name func_mode_min -constraint_mode {func_mode} -delay_corner {Delay_corner_min}
<CMD> commitConfig

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef...
Set DBUPerIGU to M2 pitch 1320.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef...
**WARN: (ENCLF-119):	the layer 'METAL1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA12' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA23' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA34' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA45' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-58):	Cell 'FILL8' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL64' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL32' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL16' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'RF2R1WX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'RF1R1WX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRXL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (EMS-62):	Message <ENCLF-58> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tpz973gv_6lm_cic.lef...

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tpb973gv_6lm.lef...

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/antenna.lef...
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD1ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD1ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu May 26 16:12:01 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
viaInitial ends at Thu May 26 16:12:01 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design_data/square_root_finder_uniquify.v'

*** Memory Usage v#1 (Current mem = 237.367M, initial mem = 46.066M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=237.4M) ***
Set top cell to square_root_finder.
Reading max timing library '/home/m103/m103061630/lab/T18/SOCE/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 470 cells in library 'slow' 
Reading min timing library '/home/m103/m103061630/lab/T18/SOCE/lib/fast.lib' ...
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 470 cells in library 'fast' 
*** End library_loading (cpu=0.04min, mem=18.8M, fe_cpu=0.10min, fe_mem=256.2M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell square_root_finder ...
*** Netlist is unique.
** info: there are 1095 modules.
** info: there are 3545 stdCell insts.

*** Memory Usage v#1 (Current mem = 259.254M, initial mem = 46.066M) ***
CTE reading timing constraint file '../design_data/square_root_finder_syn.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../design_data/square_root_finder_syn.sdc, Line 10).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../design_data/square_root_finder_syn.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=260.5M) ***
Total number of combinational cells: 265
Total number of sequential cells: 186
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "../design_data/gcd.io" ...
**Warn: ignored IO file "../design_data/gcd.io" line 50: Pin: clk[0]  N
  Reason: unable to determine object from name.
**Warn: ignored IO file "../design_data/gcd.io" line 51: Pin: clk[0]  S
  Reason: unable to determine object from name.
**Warn: ignored IO file "../design_data/gcd.io" line 52: Pin: rst[0]  S
  Reason: unable to determine object from name.
Adjusting Core to Left to: 5.2800. Core to Bottom to: 5.0400.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCEXT-3496):	Options '-best/-worst/-typical' specified in 'rda_Input(ui_captbl_file)' of configuration file for 'readCapTable' are obsolete. For single mode two corner analysis and optimization, use MMMC setup instead of reading multiple captables through command 'readCapTable'. The obsolete options still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use MMMC.
Reading Three Cap Table files:  -typical /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl -best /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl -worst /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl  ...
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Reading EXTENDED_CAP_TABLE section completed.
Three process corner capacitance table is used.
Set qxlayermap_file as /home/m103/m103061630/lab/T18/SOCE/streamOut.map
<CMD> fit
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 0.991398927759 0.9 12 12 12 12
Adjusting Core to Left to: 12.5400. Core to Bottom to: 12.3200.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -pin VSS -inst * -module {}
Warning: term A of inst U306 is not connect to global special net.
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -pin VSS -inst * -module {}
<CMD> addRing -tl 1 -lt 1 -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 2 -width_bottom 2 -tr 1 -width_top 2 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL5 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.56 -offset_bottom 0.56 -bl 1 -layer_top METAL5 -br 1 -rb 1 -threshold 0.56 -offset_left 0.56 -spacing_right 0.28 -lb 1 -spacing_left 0.28 -offset_right 0.56 -rt 1 -offset_top 0.56 -layer_right METAL4 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL4

The power planner created 16 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=263.1M) ***
<CMD> saveDesign square_root_finder.enc
**WARN: (ENCSYT-3036):	Design directory square_root_finder.enc.dat exists, rename it to square_root_finder.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder.enc.dat/square_root_finder.v.gz" ...
Saving configuration ...
Saving preference file square_root_finder.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=263.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=263.5M) ***
Writing DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz', current time is Thu May 26 16:16:37 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 16:16:37 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1 METAL5 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL5 -crossoverViaTopLayer METAL5 -targetViaBottomLayer METAL1 -nets { VDD vSS }
*** Begin SPECIAL ROUTE on Thu May 26 16:17:56 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/m103/m103061608/SquareVig/EDA_LAB/run
SPECIAL ROUTE ran on machine: ws34 (Linux 2.6.18-274.17.1.el5 Xeon 1.60Ghz)

Begin option processing ...
(from .sroute_31081.conf) srouteConnectPowerBump set to false
(from .sroute_31081.conf) routeSelectNet set to "VDD vSS"
(from .sroute_31081.conf) routeSpecial set to true
(from .sroute_31081.conf) srouteConnectBlockPin set to false
(from .sroute_31081.conf) srouteConnectPadPin set to false
(from .sroute_31081.conf) srouteConnectStripe set to false
(from .sroute_31081.conf) srouteCrossoverViaTopLayer set to 5
(from .sroute_31081.conf) srouteFollowCorePinEnd set to 3
(from .sroute_31081.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_31081.conf) sroutePadPinAllPorts set to true
(from .sroute_31081.conf) sroutePreserveExistingRoutes set to true
(from .sroute_31081.conf) srouteTopLayerLimit set to 5
(from .sroute_31081.conf) srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 510.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 618 macros, 39 used
Read in 32 components
  32 core components: 32 unplaced, 0 placed, 0 fixed
Read in 80 physical pins
  80 physical pins: 0 unplaced, 0 placed, 80 fixed
Read in 2 logical pins
Read in 50 nets
Read in 2 special nets, 2 routed
Read in 144 terminals
**WARN: (ENCSR-4500):	Net name vSS in selected net list is illegal so will be ignored
1 net selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 78
  Number of Followpin connections: 39
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 532.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 80 io pins ...
 Updating DB with 11 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu May 26 16:17:57 2016
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu May 26 16:17:57 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 6.34 megs
sroute: Total Peak Memory used = 270.71 megs
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 282.7M, InitMEM = 282.7M)
Start delay calculation (mem=282.734M)...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=287.023M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 287.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 31 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=287.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:06.3 mem=300.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.7 mem=306.5M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3514 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=4920 #term=13690 #term/net=2.78, #fixedIo=48, #floatIo=0, #fixedPin=48, #floatPin=2
stdCell: 3514 single + 0 double + 0 multi
Total standard cell length = 26.4033 (mm), area = 0.1331 (mm^2)
Average module density = 0.900.
Density for the design = 0.900.
       = stdcell_area 40005 (133073 um^2) / alloc_area 44460 (147892 um^2).
Pin Density = 0.342.
            = total # of pins 13690 / total Instance area 40005.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.634e+04 (2.08e+04 1.55e+04)
              Est.  stn bbox = 3.634e+04 (2.08e+04 1.55e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.7M
Iteration  2: Total net bbox = 3.634e+04 (2.08e+04 1.55e+04)
              Est.  stn bbox = 3.634e+04 (2.08e+04 1.55e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.7M
Iteration  3: Total net bbox = 2.955e+04 (1.63e+04 1.33e+04)
              Est.  stn bbox = 2.955e+04 (1.63e+04 1.33e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 309.8M
Iteration  4: Total net bbox = 7.703e+04 (3.39e+04 4.31e+04)
              Est.  stn bbox = 7.703e+04 (3.39e+04 4.31e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 309.8M
Iteration  5: Total net bbox = 9.903e+04 (5.05e+04 4.86e+04)
              Est.  stn bbox = 9.903e+04 (5.05e+04 4.86e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 309.8M
Iteration  6: Total net bbox = 1.009e+05 (5.20e+04 4.89e+04)
              Est.  stn bbox = 1.009e+05 (5.20e+04 4.89e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 309.9M
Iteration  7: Total net bbox = 1.079e+05 (5.89e+04 4.91e+04)
              Est.  stn bbox = 1.428e+05 (7.52e+04 6.76e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.3M
Iteration  8: Total net bbox = 1.079e+05 (5.89e+04 4.91e+04)
              Est.  stn bbox = 1.428e+05 (7.52e+04 6.76e+04)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 308.9M
Iteration  9: Total net bbox = 1.094e+05 (5.42e+04 5.51e+04)
              Est.  stn bbox = 1.094e+05 (5.42e+04 5.51e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 310.1M
Iteration 10: Total net bbox = 1.151e+05 (5.98e+04 5.53e+04)
              Est.  stn bbox = 1.504e+05 (7.68e+04 7.36e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 308.9M
Iteration 11: Total net bbox = 1.151e+05 (5.98e+04 5.53e+04)
              Est.  stn bbox = 1.504e+05 (7.68e+04 7.36e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 308.9M
Iteration 12: Total net bbox = 1.361e+05 (7.96e+04 5.65e+04)
              Est.  stn bbox = 1.715e+05 (9.67e+04 7.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 308.9M
*** cost = 1.361e+05 (7.96e+04 5.65e+04) (cpu for global=0:00:04.7) real=0:00:05.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:03.5 real: 0:00:03.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.4, Real Time = 0:00:02.0
move report: preRPlace moves 3171 insts, mean move: 3.75 um, max move: 16.92 um
	max move on inst (mult_33/S2_15_8): (118.80, 103.04) --> (130.68, 98.00)
Placement tweakage begins.
wire length = 1.390e+05 = 8.093e+04 H + 5.808e+04 V
wire length = 1.133e+05 = 5.623e+04 H + 5.704e+04 V
Placement tweakage ends.
move report: tweak moves 2194 insts, mean move: 10.83 um, max move: 49.50 um
	max move on inst (mult_51/U82): (328.02, 153.44) --> (278.52, 153.44)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3322 insts, mean move: 8.59 um, max move: 48.36 um
	max move on inst (mult_51/U517): (324.72, 168.56) --> (286.44, 178.64)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.36 um
  inst (mult_51/U517) with max move: (324.72, 168.56) -> (286.44, 178.64)
  mean    (X+Y) =         8.59 um
Total instances flipped for WireLenOpt: 20
Total instances flipped, including legalization: 142
Total instances moved : 3322
*** cpu=0:00:01.6   mem=310.9M  mem(used)=2.0M***
Total net length = 1.128e+05 (5.623e+04 5.660e+04) (ext = 2.189e+04)
*** End of Placement (cpu=0:00:13.7, real=0:00:14.0, mem=310.9M) ***
default core: bins with density >  0.75 = 89.1 % ( 57 / 64 )
*** Free Virtual Timing Model ...(mem=302.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=302.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=107, multi-gpins=234, moved blk term=0/0

Phase 1a route (0:00:00.0 302.1M):
Est net length = 1.420e+05um = 7.175e+04H + 7.026e+04V
Usage: (15.7%H 26.5%V) = (8.930e+04um 1.313e+05um) = (26983 26059)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 302.1M):
Usage: (15.7%H 26.5%V) = (8.909e+04um 1.313e+05um) = (26920 26058)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 302.1M):
Usage: (15.7%H 26.5%V) = (8.897e+04um 1.312e+05um) = (26888 26044)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 302.1M):
Usage: (15.7%H 26.5%V) = (8.897e+04um 1.312e+05um) = (26888 26044)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 302.1M):
Usage: (15.7%H 26.5%V) = (8.897e+04um 1.312e+05um) = (26888 26044)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 26.5%V) = (8.897e+04um 1.312e+05um) = (26888 26044)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.01%
  1:	0	 0.00%	6	 0.06%
  2:	0	 0.00%	30	 0.30%
  3:	0	 0.00%	130	 1.31%
  4:	0	 0.00%	523	 5.27%
  5:	0	 0.00%	1031	10.39%
  6:	15	 0.15%	1388	13.99%
  7:	291	 2.93%	2036	20.52%
  8:	83	 0.84%	2106	21.23%
  9:	205	 2.07%	1459	14.70%
 10:	265	 2.67%	1185	11.94%
 11:	219	 2.21%	16	 0.16%
 12:	488	 4.92%	11	 0.11%
 13:	962	 9.70%	0	 0.00%
 14:	1391	14.02%	0	 0.00%
 15:	1870	18.85%	0	 0.00%
 16:	1947	19.62%	0	 0.00%
 17:	1582	15.94%	0	 0.00%
 18:	604	 6.09%	0	 0.00%

Global route (cpu=0.1s real=0.0s 302.1M)
Phase 1l route (0:00:00.1 302.1M):


*** After '-updateRemainTrks' operation: 

Usage: (15.9%H 26.7%V) = (9.033e+04um 1.324e+05um) = (27298 26290)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	10	 0.10%
  2:	0	 0.00%	53	 0.53%
  3:	0	 0.00%	166	 1.67%
  4:	0	 0.00%	517	 5.21%
  5:	0	 0.00%	978	 9.86%
  6:	17	 0.17%	1420	14.31%
  7:	294	 2.96%	2014	20.30%
  8:	87	 0.88%	2094	21.10%
  9:	204	 2.06%	1466	14.78%
 10:	268	 2.70%	1173	11.82%
 11:	235	 2.37%	16	 0.16%
 12:	519	 5.23%	11	 0.11%
 13:	973	 9.81%	0	 0.00%
 14:	1397	14.08%	0	 0.00%
 15:	1882	18.97%	0	 0.00%
 16:	1908	19.23%	0	 0.00%
 17:	1545	15.57%	0	 0.00%
 18:	593	 5.98%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 302.1M) ***


Total length: 1.459e+05um, number of vias: 26756
M1(H) length: 0.000e+00um, number of vias: 13640
M2(V) length: 5.684e+04um, number of vias: 12008
M3(H) length: 6.939e+04um, number of vias: 1069
M4(V) length: 1.859e+04um, number of vias: 39
M5(H) length: 1.119e+03um
*** Completed Phase 2 route (0:00:00.2 302.1M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=302.1M) ***
Peak Memory Usage was 302.1M 
*** Finished trialRoute (cpu=0:00:00.5 mem=302.1M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:15, real = 0: 0:15, mem = 302.1M **
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'square_root_finder' of instances=3514 and nets=5039 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 302.121M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 302.1M, InitMEM = 302.1M)
Start delay calculation (mem=302.121M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=302.121M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 302.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.8) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=302.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:06.3 mem=303.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.7 mem=310.0M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3514 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=4920 #term=13690 #term/net=2.78, #fixedIo=48, #floatIo=0, #fixedPin=48, #floatPin=2
stdCell: 3514 single + 0 double + 0 multi
Total standard cell length = 26.4033 (mm), area = 0.1331 (mm^2)
Average module density = 0.900.
Density for the design = 0.900.
       = stdcell_area 40005 (133073 um^2) / alloc_area 44460 (147892 um^2).
Pin Density = 0.342.
            = total # of pins 13690 / total Instance area 40005.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.746e+04 (2.11e+04 1.64e+04)
              Est.  stn bbox = 3.746e+04 (2.11e+04 1.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.3M
Iteration  2: Total net bbox = 3.746e+04 (2.11e+04 1.64e+04)
              Est.  stn bbox = 3.746e+04 (2.11e+04 1.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.3M
Iteration  3: Total net bbox = 3.017e+04 (1.64e+04 1.38e+04)
              Est.  stn bbox = 3.017e+04 (1.64e+04 1.38e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 312.3M
Iteration  4: Total net bbox = 7.915e+04 (3.61e+04 4.30e+04)
              Est.  stn bbox = 7.915e+04 (3.61e+04 4.30e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 312.3M
Iteration  5: Total net bbox = 1.004e+05 (5.01e+04 5.03e+04)
              Est.  stn bbox = 1.004e+05 (5.01e+04 5.03e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 312.3M
Iteration  6: Total net bbox = 1.021e+05 (5.13e+04 5.07e+04)
              Est.  stn bbox = 1.021e+05 (5.13e+04 5.07e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 312.4M
Iteration  7: Total net bbox = 1.089e+05 (5.81e+04 5.07e+04)
              Est.  stn bbox = 1.435e+05 (7.44e+04 6.91e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 311.2M
Iteration  8: Total net bbox = 1.089e+05 (5.81e+04 5.07e+04)
              Est.  stn bbox = 1.435e+05 (7.44e+04 6.91e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 311.2M
Iteration  9: Total net bbox = 1.100e+05 (5.37e+04 5.63e+04)
              Est.  stn bbox = 1.100e+05 (5.37e+04 5.63e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 312.4M
Iteration 10: Total net bbox = 1.257e+05 (6.84e+04 5.73e+04)
              Est.  stn bbox = 1.606e+05 (8.53e+04 7.54e+04)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 311.8M
Iteration 11: Total net bbox = 1.257e+05 (6.84e+04 5.73e+04)
              Est.  stn bbox = 1.606e+05 (8.53e+04 7.54e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 311.8M
Iteration 12: Total net bbox = 1.420e+05 (8.44e+04 5.75e+04)
              Est.  stn bbox = 1.770e+05 (1.01e+05 7.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 311.8M
*** cost = 1.420e+05 (8.44e+04 5.75e+04) (cpu for global=0:00:06.4) real=0:00:06.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:05.1 real: 0:00:05.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.4, Real Time = 0:00:02.0
move report: preRPlace moves 3236 insts, mean move: 4.11 um, max move: 20.46 um
	max move on inst (mult_51/S2_9_5): (312.18, 173.60) --> (332.64, 173.60)
Placement tweakage begins.
wire length = 1.459e+05 = 8.645e+04 H + 5.948e+04 V
wire length = 1.149e+05 = 5.671e+04 H + 5.814e+04 V
Placement tweakage ends.
move report: tweak moves 2223 insts, mean move: 11.02 um, max move: 53.64 um
	max move on inst (mult_51/U557): (276.54, 188.72) --> (232.98, 198.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3390 insts, mean move: 8.83 um, max move: 48.84 um
	max move on inst (mult_33/U49): (130.02, 188.72) --> (178.86, 188.72)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.84 um
  inst (mult_33/U49) with max move: (130.02, 188.72) -> (178.86, 188.72)
  mean    (X+Y) =         8.83 um
Total instances flipped for WireLenOpt: 17
Total instances flipped, including legalization: 93
Total instances moved : 3390
*** cpu=0:00:02.6   mem=311.8M  mem(used)=0.0M***
Total net length = 1.143e+05 (5.670e+04 5.757e+04) (ext = 2.171e+04)
*** End of Placement (cpu=0:00:16.1, real=0:00:17.0, mem=311.8M) ***
default core: bins with density >  0.75 = 87.5 % ( 56 / 64 )
*** Free Virtual Timing Model ...(mem=311.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=302.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=97, multi-gpins=213, moved blk term=0/0

Phase 1a route (0:00:00.0 302.1M):
Est net length = 1.428e+05um = 7.126e+04H + 7.159e+04V
Usage: (15.7%H 26.7%V) = (8.882e+04um 1.324e+05um) = (26840 26289)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 302.1M):
Usage: (15.6%H 26.7%V) = (8.859e+04um 1.324e+05um) = (26772 26286)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 302.1M):
Usage: (15.6%H 26.7%V) = (8.844e+04um 1.324e+05um) = (26726 26281)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 302.1M):
Usage: (15.6%H 26.7%V) = (8.844e+04um 1.324e+05um) = (26726 26281)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 302.1M):
Usage: (15.6%H 26.7%V) = (8.844e+04um 1.324e+05um) = (26726 26281)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.6%H 26.7%V) = (8.844e+04um 1.324e+05um) = (26726 26281)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	41	 0.41%
  3:	0	 0.00%	119	 1.20%
  4:	1	 0.01%	645	 6.50%
  5:	1	 0.01%	1042	10.50%
  6:	4	 0.04%	1422	14.33%
  7:	297	 2.99%	1894	19.09%
  8:	97	 0.98%	2008	20.24%
  9:	208	 2.10%	1405	14.16%
 10:	266	 2.68%	1310	13.20%
 11:	196	 1.98%	22	 0.22%
 12:	499	 5.03%	9	 0.09%
 13:	991	 9.99%	0	 0.00%
 14:	1404	14.15%	0	 0.00%
 15:	1829	18.43%	0	 0.00%
 16:	1827	18.41%	0	 0.00%
 17:	1545	15.57%	0	 0.00%
 18:	757	 7.63%	0	 0.00%

Global route (cpu=0.1s real=0.0s 302.1M)
Phase 1l route (0:00:00.2 302.1M):


*** After '-updateRemainTrks' operation: 

Usage: (15.9%H 27.0%V) = (8.993e+04um 1.339e+05um) = (27176 26572)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.05%
  1:	0	 0.00%	13	 0.13%
  2:	0	 0.00%	58	 0.58%
  3:	0	 0.00%	189	 1.90%
  4:	1	 0.01%	585	 5.90%
  5:	2	 0.02%	1037	10.45%
  6:	8	 0.08%	1409	14.20%
  7:	301	 3.03%	1900	19.15%
  8:	94	 0.95%	1988	20.04%
  9:	211	 2.13%	1407	14.18%
 10:	272	 2.74%	1300	13.10%
 11:	224	 2.26%	22	 0.22%
 12:	512	 5.16%	9	 0.09%
 13:	1011	10.19%	0	 0.00%
 14:	1424	14.35%	0	 0.00%
 15:	1808	18.22%	0	 0.00%
 16:	1799	18.13%	0	 0.00%
 17:	1510	15.22%	0	 0.00%
 18:	745	 7.51%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 302.1M) ***


Total length: 1.467e+05um, number of vias: 26802
M1(H) length: 0.000e+00um, number of vias: 13640
M2(V) length: 5.803e+04um, number of vias: 11940
M3(H) length: 6.848e+04um, number of vias: 1171
M4(V) length: 1.870e+04um, number of vias: 51
M5(H) length: 1.480e+03um
*** Completed Phase 2 route (0:00:00.2 302.1M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=302.1M) ***
Peak Memory Usage was 302.1M 
*** Finished trialRoute (cpu=0:00:00.5 mem=302.1M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:18, real = 0: 0:17, mem = 302.1M **
<CMD> saveDesign square_root_finder.enc
**WARN: (ENCSYT-3036):	Design directory square_root_finder.enc.dat exists, rename it to square_root_finder.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder.enc.dat/square_root_finder.v.gz" ...
Saving configuration ...
Saving preference file square_root_finder.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=302.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=302.3M) ***
Writing DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz', current time is Thu May 26 16:20:15 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 16:20:15 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to ws34 41872 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 302.6M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=302.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=302.6M) ***

Extraction called for design 'square_root_finder' of instances=3514 and nets=5039 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 302.629M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.557  |
|           TNS (ns):| -7.003  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.007   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.980%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 306.4M **
*** Starting optimizing excluded clock nets MEM= 306.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 306.4M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=307.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.557  |
|           TNS (ns):| -7.003  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.007   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.975%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 307.6M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
Info: 1 pwr/gnd net  excluded from IPO operation.
** Density before transform = 89.975% **

*** starting 1-st resizing pass: 4771 instances 
*** starting 2-nd resizing pass: 4760 instances 


** Summary: Buffer Deletion = 0 Declone = 11 Downsize = 0 Upsize = 0 **
** Density Change = 0.052% **
** Density after transform = 89.924% **
*** Finish transform (0:00:00.6) ***
*** Starting sequential cell resizing ***
density before resizing = 89.924%
*summary:      0 instances changed cell type
density after resizing = 89.924%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=308.1M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 87.5 % ( 56 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=308.1M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'square_root_finder' of instances=3502 and nets=5028 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 308.059M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 307.6M, InitMEM = 307.6M)
Start delay calculation (mem=307.551M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=307.551M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 307.6M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=307.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.557  |
|           TNS (ns):| -7.003  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.007   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 307.6M **
*info: Start fixing DRV (Mem = 307.57M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (307.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 pwr/gnd net excluded
*info: 120 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=307.6M) ***
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.899235
Start fixing design rules ... (0:00:00.4 308.1M)
Done fixing design rule (0:00:01.3 308.5M)

Summary:
7 buffers added on 7 nets (with 10 drivers resized)

Density after buffering = 0.900090
default core: bins with density >  0.75 = 87.5 % ( 56 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 2956 insts, mean move: 2.04 um, max move: 13.38 um
	max move on inst (mult_33/S2_4_14): (151.14, 57.68) --> (154.44, 47.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2956 insts, mean move: 2.04 um, max move: 13.38 um
	max move on inst (mult_33/S2_4_14): (151.14, 57.68) --> (154.44, 47.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        13.38 um
  inst (mult_33/S2_4_14) with max move: (151.14, 57.68) -> (154.44, 47.6)
  mean    (X+Y) =         2.04 um
Total instances moved : 2956
*** cpu=0:00:01.1   mem=308.7M  mem(used)=0.2M***
Ripped up 62 affected routes.
*** Completed dpFixDRCViolation (0:00:02.5 308.7M)

Re-routed 82 nets
Extraction called for design 'square_root_finder' of instances=3509 and nets=5035 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 308.691M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 308.7M, InitMEM = 308.7M)
Start delay calculation (mem=308.691M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=308.691M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 308.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 308.69M).

------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=308.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.104  |
|           TNS (ns):| -6.097  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.009%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 308.7M **
*** Starting optFanout (308.7M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 pwr/gnd net excluded
*info: 120 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=308.7M) ***
Start fixing timing ... (0:00:00.1 308.7M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:02.2 308.9M)

Summary:
56 buffers added on 30 nets (with 46 drivers resized)

6 nets rebuffered with 6 inst removed and 9 inst added
Density after buffering = 0.913383
default core: bins with density >  0.75 = 89.1 % ( 57 / 64 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.065789, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 85.9 % ( 55 / 64 )
RPlace postIncrNP: Density = 1.065789 -> 1.059211.
*** cpu time = 0:00:01.6.
move report: incrNP moves 3509 insts, mean move: 10.49 um, max move: 80.52 um
	max move on inst (mult_51/U40): (210.54, 203.84) --> (291.06, 203.84)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.9, Real Time = 0:00:04.0
move report: preRPlace moves 3442 insts, mean move: 5.86 um, max move: 23.70 um
	max move on inst (mult_33/S2_3_13): (161.70, 67.76) --> (170.28, 52.64)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3442 insts, mean move: 5.86 um, max move: 23.70 um
	max move on inst (mult_33/S2_3_13): (161.70, 67.76) --> (170.28, 52.64)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        90.84 um
  inst (mult_51/U40) with max move: (210.54, 203.84) -> (296.34, 198.8)
  mean    (X+Y) =        11.60 um
Total instances flipped for legalization: 29
Total instances moved : 3502
*** cpu=0:00:03.9   mem=309.4M  mem(used)=0.0M***
Ripped up 4122 affected routes.
*** Completed optFanout (0:00:07.8 309.4M)

Re-routed 4122 nets
Extraction called for design 'square_root_finder' of instances=3559 and nets=5085 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 309.395M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.4M, InitMEM = 309.4M)
Start delay calculation (mem=309.395M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=309.395M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 309.4M) ***

------------------------------------------------------------
     Summary (cpu=0.14min real=0.13min mem=309.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.799  |
|           TNS (ns):| -1.502  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.338%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 309.4M **
*** Timing NOT met, worst failing slack is -0.799
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
Info: 1 pwr/gnd net  excluded from IPO operation.
** Density before transform = 91.338% **

*** starting 1-st resizing pass: 4849 instances 
*** starting 2-nd resizing pass: 4567 instances 
*** starting 3-rd resizing pass: 1391 instances 
*** starting 4-th resizing pass: 684 instances 
*** starting 5-th resizing pass: 30 instances 


** Summary: Buffer Deletion = 8 Declone = 28 Downsize = 52 Upsize = 92 **
** Density Change = 0.657% **
** Density after transform = 90.682% **
*** Finish transform (0:00:04.0) ***
*** Starting sequential cell resizing ***
density before resizing = 90.682%
*summary:      6 instances changed cell type
density after resizing = 90.789%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=309.4M) ***
density before resizing = 90.789%
density after resizing = 90.789%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 92.2 % ( 59 / 64 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.007895, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 87.5 % ( 56 / 64 )
RPlace postIncrNP: Density = 1.007895 -> 1.057895.
*** cpu time = 0:00:01.6.
move report: incrNP moves 3439 insts, mean move: 8.64 um, max move: 91.08 um
	max move on inst (mult_51/U296): (223.74, 103.04) --> (259.38, 158.48)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.5, Real Time = 0:00:04.0
move report: preRPlace moves 3358 insts, mean move: 5.29 um, max move: 21.96 um
	max move on inst (sub_33/U43): (31.68, 249.20) --> (19.80, 259.28)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3358 insts, mean move: 5.29 um, max move: 21.96 um
	max move on inst (sub_33/U43): (31.68, 249.20) --> (19.80, 259.28)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        98.34 um
  inst (mult_51/U296) with max move: (223.74, 103.04) -> (266.64, 158.48)
  mean    (X+Y) =         8.52 um
Total instances moved : 3410
*** cpu=0:00:03.5   mem=309.2M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=309.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=141, multi-gpins=305, moved blk term=0/0

Phase 1a route (0:00:00.0 309.9M):
Est net length = 1.620e+05um = 8.797e+04H + 7.404e+04V
Usage: (18.9%H 27.7%V) = (1.074e+05um 1.374e+05um) = (32469 27281)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 310.9M):
Usage: (18.9%H 27.7%V) = (1.071e+05um 1.374e+05um) = (32371 27279)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 310.9M):
Usage: (18.9%H 27.7%V) = (1.069e+05um 1.375e+05um) = (32324 27284)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 310.9M):
Usage: (18.9%H 27.7%V) = (1.069e+05um 1.375e+05um) = (32324 27284)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 311.4M):
Usage: (18.9%H 27.7%V) = (1.069e+05um 1.375e+05um) = (32324 27284)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.9%H 27.7%V) = (1.069e+05um 1.375e+05um) = (32324 27284)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	3	 0.03%
  2:	0	 0.00%	27	 0.27%
  3:	0	 0.00%	103	 1.04%
  4:	0	 0.00%	599	 6.04%
  5:	2	 0.02%	1208	12.17%
  6:	4	 0.04%	1593	16.06%
  7:	298	 3.00%	2055	20.71%
  8:	105	 1.06%	1824	18.38%
  9:	251	 2.53%	1295	13.05%
 10:	353	 3.56%	1188	11.97%
 11:	354	 3.57%	16	 0.16%
 12:	760	 7.66%	11	 0.11%
 13:	1319	13.29%	0	 0.00%
 14:	1786	18.00%	0	 0.00%
 15:	1755	17.69%	0	 0.00%
 16:	1460	14.71%	0	 0.00%
 17:	1086	10.95%	0	 0.00%
 18:	389	 3.92%	0	 0.00%

Global route (cpu=0.1s real=0.0s 310.4M)
Phase 1l route (0:00:00.2 310.4M):


*** After '-updateRemainTrks' operation: 

Usage: (19.2%H 28.1%V) = (1.086e+05um 1.395e+05um) = (32821 27691)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	2	 0.02%
  1:	0	 0.00%	12	 0.12%
  2:	0	 0.00%	50	 0.50%
  3:	0	 0.00%	153	 1.54%
  4:	3	 0.03%	613	 6.18%
  5:	3	 0.03%	1179	11.88%
  6:	5	 0.05%	1564	15.76%
  7:	296	 2.98%	2057	20.73%
  8:	112	 1.13%	1790	18.04%
  9:	259	 2.61%	1295	13.05%
 10:	362	 3.65%	1179	11.88%
 11:	368	 3.71%	16	 0.16%
 12:	780	 7.86%	11	 0.11%
 13:	1363	13.74%	0	 0.00%
 14:	1791	18.05%	0	 0.00%
 15:	1725	17.39%	0	 0.00%
 16:	1404	14.15%	0	 0.00%
 17:	1068	10.76%	0	 0.00%
 18:	383	 3.86%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 309.2M) ***


Total length: 1.660e+05um, number of vias: 28024
M1(H) length: 0.000e+00um, number of vias: 13645
M2(V) length: 5.973e+04um, number of vias: 13080
M3(H) length: 8.313e+04um, number of vias: 1193
M4(V) length: 1.947e+04um, number of vias: 106
M5(H) length: 3.670e+03um
*** Completed Phase 2 route (0:00:00.2 309.2M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=309.2M) ***
Peak Memory Usage was 314.4M 
*** Finished trialRoute (cpu=0:00:00.6 mem=309.2M) ***

Extraction called for design 'square_root_finder' of instances=3523 and nets=5049 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 309.238M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.2M, InitMEM = 309.2M)
Start delay calculation (mem=309.238M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=309.238M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 309.2M) ***

------------------------------------------------------------
     Summary (cpu=0.18min real=0.17min mem=309.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.018  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.789%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 309.2M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*** Finished optDesign ***
**optDesign ... cpu = 0:01:15, real = 0:10:30, mem = 306.2M **
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.2M, InitMEM = 309.2M)
Start delay calculation (mem=309.238M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=309.238M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 309.2M) ***
*** Timing NOT met, worst failing slack is 0.018
*** Check timing (0:00:00.0)
**ERROR: (ENCOPT-612):	'optCritPath' is no more accessible.

Use the 'optDesign {-preCTS | -postCTS } -incr 'command instead.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to ws34 43123 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 311.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=308.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=308.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.018  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.789%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 310.1M **
*** Starting optimizing excluded clock nets MEM= 310.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 310.1M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=320.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.018  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.789%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 320.1M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 90.789% **

*** starting 1-st resizing pass: 4813 instances 
*** starting 2-nd resizing pass: 4813 instances 
*** starting 3-rd resizing pass: 270 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 13 Upsize = 0 **
** Density Change = 0.047% **
** Density after transform = 90.742% **
*** Finish transform (0:00:00.7) ***
*** Starting sequential cell resizing ***
density before resizing = 90.742%
*summary:      0 instances changed cell type
density after resizing = 90.742%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=320.1M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 90.6 % ( 58 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=320.1M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'square_root_finder' of instances=3523 and nets=5049 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 320.148M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 320.1M, InitMEM = 320.1M)
Start delay calculation (mem=320.148M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=320.148M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 320.1M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=320.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.018  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.742%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 320.1M **
*** Starting optFanout (320.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=320.1M) ***
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.907422
Start fixing timing ... (0:00:00.1 320.1M)
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.7 320.1M)

Summary:
0 buffer added on 0 net (with 12 drivers resized)

Density after buffering = 0.907670
default core: bins with density >  0.75 = 90.6 % ( 58 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:01.0
move report: preRPlace moves 1621 insts, mean move: 0.88 um, max move: 3.30 um
	max move on inst (mult_33/S2_3_4): (177.54, 198.80) --> (174.24, 198.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1621 insts, mean move: 0.88 um, max move: 3.30 um
	max move on inst (mult_33/S2_3_4): (177.54, 198.80) --> (174.24, 198.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.30 um
  inst (mult_33/S2_3_4) with max move: (177.54, 198.8) -> (174.24, 198.8)
  mean    (X+Y) =         0.88 um
Total instances moved : 1621
*** cpu=0:00:00.7   mem=320.1M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:01.6 320.1M)

Re-routed 0 nets
Extraction called for design 'square_root_finder' of instances=3523 and nets=5049 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 320.148M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 320.1M, InitMEM = 320.1M)
Start delay calculation (mem=320.148M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=320.148M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 320.1M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=320.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.024  |
|           TNS (ns):| -0.024  |
|    Violating Paths:|    1    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.767%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 320.1M **
*** Timing NOT met, worst failing slack is -0.024
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 90.767% **

*** starting 1-st resizing pass: 4813 instances 
*** starting 2-nd resizing pass: 4759 instances 
*** starting 3-rd resizing pass: 499 instances 
*** starting 4-th resizing pass: 131 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 21 Upsize = 24 **
** Density Change = -0.022% **
** Density after transform = 90.789% **
*** Finish transform (0:00:01.3) ***
*** Starting sequential cell resizing ***
density before resizing = 90.789%
*summary:      0 instances changed cell type
density after resizing = 90.789%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=320.2M) ***
density before resizing = 90.789%
* summary of transition time violation fixes:
*summary:     13 instances changed cell type
density after resizing = 90.825%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 90.6 % ( 58 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
move report: preRPlace moves 1230 insts, mean move: 0.74 um, max move: 7.02 um
	max move on inst (mult_51/U612): (353.10, 148.40) --> (351.12, 153.44)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1230 insts, mean move: 0.74 um, max move: 7.02 um
	max move on inst (mult_51/U612): (353.10, 148.40) --> (351.12, 153.44)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.02 um
  inst (mult_51/U612) with max move: (353.1, 148.4) -> (351.12, 153.44)
  mean    (X+Y) =         0.74 um
Total instances moved : 1230
*** cpu=0:00:00.6   mem=320.2M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=320.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=144, multi-gpins=311, moved blk term=0/0

Phase 1a route (0:00:00.0 321.2M):
Est net length = 1.628e+05um = 8.860e+04H + 7.421e+04V
Usage: (19.1%H 27.8%V) = (1.082e+05um 1.379e+05um) = (32706 27366)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 322.2M):
Usage: (19.0%H 27.8%V) = (1.079e+05um 1.379e+05um) = (32612 27363)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 322.2M):
Usage: (19.0%H 27.8%V) = (1.077e+05um 1.378e+05um) = (32566 27357)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 322.2M):
Usage: (19.0%H 27.8%V) = (1.077e+05um 1.378e+05um) = (32566 27357)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 322.7M):
Usage: (19.0%H 27.8%V) = (1.077e+05um 1.378e+05um) = (32566 27357)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (19.0%H 27.8%V) = (1.077e+05um 1.378e+05um) = (32566 27357)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	6	 0.06%
  2:	0	 0.00%	22	 0.22%
  3:	0	 0.00%	103	 1.04%
  4:	0	 0.00%	626	 6.31%
  5:	1	 0.01%	1190	11.99%
  6:	8	 0.08%	1515	15.27%
  7:	299	 3.01%	2126	21.43%
  8:	106	 1.07%	1923	19.38%
  9:	217	 2.19%	1211	12.21%
 10:	361	 3.64%	1172	11.81%
 11:	395	 3.98%	17	 0.17%
 12:	756	 7.62%	11	 0.11%
 13:	1358	13.69%	0	 0.00%
 14:	1767	17.81%	0	 0.00%
 15:	1808	18.22%	0	 0.00%
 16:	1473	14.85%	0	 0.00%
 17:	947	 9.54%	0	 0.00%
 18:	426	 4.29%	0	 0.00%

Global route (cpu=0.1s real=1.0s 321.7M)
Phase 1l route (0:00:00.2 321.7M):


*** After '-updateRemainTrks' operation: 

Usage: (19.3%H 28.2%V) = (1.093e+05um 1.398e+05um) = (33036 27758)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	2	 0.02%
  1:	0	 0.00%	10	 0.10%
  2:	0	 0.00%	37	 0.37%
  3:	1	 0.01%	163	 1.64%
  4:	1	 0.01%	628	 6.33%
  5:	4	 0.04%	1177	11.86%
  6:	9	 0.09%	1522	15.34%
  7:	299	 3.01%	2082	20.98%
  8:	106	 1.07%	1897	19.12%
  9:	229	 2.31%	1213	12.23%
 10:	369	 3.72%	1163	11.72%
 11:	409	 4.12%	16	 0.16%
 12:	793	 7.99%	11	 0.11%
 13:	1371	13.82%	0	 0.00%
 14:	1769	17.83%	0	 0.00%
 15:	1786	18.00%	0	 0.00%
 16:	1428	14.39%	0	 0.00%
 17:	928	 9.35%	0	 0.00%
 18:	420	 4.23%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 320.2M) ***


Total length: 1.670e+05um, number of vias: 28077
M1(H) length: 0.000e+00um, number of vias: 13645
M2(V) length: 6.018e+04um, number of vias: 13187
M3(H) length: 8.431e+04um, number of vias: 1153
M4(V) length: 1.919e+04um, number of vias: 92
M5(H) length: 3.367e+03um
*** Completed Phase 2 route (0:00:00.2 320.2M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=320.2M) ***
Peak Memory Usage was 325.7M 
*** Finished trialRoute (cpu=0:00:00.6 mem=320.2M) ***

Extraction called for design 'square_root_finder' of instances=3523 and nets=5049 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 320.227M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 320.2M, InitMEM = 320.2M)
Start delay calculation (mem=320.227M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=320.227M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 320.2M) ***

------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=320.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.193  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.825%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 320.2M **
*** Timing NOT met, worst failing slack is 0.193
*** Check timing (0:00:00.0)
Started binary server on port 39446

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=320.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.193  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.825%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 320.2M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 320.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.193  |  0.193  | 12.097  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.825%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 320.2M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> createClockTreeSpec -bufferList {CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL -file Clock.ctstch 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=323.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=323.3M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 323.3M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=323.3M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (96) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:01.0, mem=323.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 323.320M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=323.3M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 323.320M)

Start to trace clock trees ...
*** Begin Tracer (mem=323.3M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=323.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 323.320M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          15.12(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          957(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          55.6(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          132(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          132(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          957(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          55.6(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          10.184000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 800(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVXL) (CLKINVX1) (CLKBUFX1) (CLKBUFXL) (CLKINVX2) (CLKBUFX2) (CLKBUFX3) (CLKINVX3) (CLKBUFX4) (CLKINVX4) (CLKBUFX8) (CLKINVX8) (CLKINVX12) (CLKBUFX12) (CLKBUFX16) (CLKINVX16) (CLKBUFX20) (CLKINVX20) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 96
Nr.          Rising  Sync Pins  : 96
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (96-leaf) (mem=323.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=8[433,440*] N96 B9 G1 A50(49.7) L[4,4] C1/2 score=51740 cpu=0:00:03.0 mem=323M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:03.1, real=0:00:03.0, mem=323.3M)



**** CK_START: Update Database (mem=323.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=323.3M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 10.184000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 1231 insts, mean move: 1.59 um, max move: 26.10 um
	max move on inst (U501): (89.76, 309.68) --> (95.70, 289.52)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1231 insts, mean move: 1.59 um, max move: 26.10 um
	max move on inst (U501): (89.76, 309.68) --> (95.70, 289.52)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        26.10 um
  inst (U501) with max move: (89.76, 309.68) -> (95.7, 289.52)
  mean    (X+Y) =         1.59 um
Total instances moved : 1231
*** cpu=0:00:01.3   mem=321.6M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.3  MEM: 321.629M)
**WARN: (ENCCK-6323):	The placement of U501 was moved by 26.1 microns during refinePlace. Original location : (89.76, 309.68), Refined location : (95.7, 289.52)
**WARN: (ENCCK-6323):	The placement of U621 was moved by 24.78 microns during refinePlace. Original location : (99, 289.52), Refined location : (103.62, 269.36)
**WARN: (ENCCK-6323):	The placement of clk__L2_I1 was moved by 24.12 microns during refinePlace. Original location : (87.78, 309.68), Refined location : (91.74, 289.52)
**WARN: (ENCCK-6323):	The placement of U378 was moved by 21.06 microns during refinePlace. Original location : (93.72, 294.56), Refined location : (87.78, 279.44)
**WARN: (ENCCK-6323):	The placement of U503 was moved by 19.56 microns during refinePlace. Original location : (95.04, 309.68), Refined location : (109.56, 314.72)
**WARN: (ENCCK-6323):	The placement of add_80/U1_30 was moved by 19.14 microns during refinePlace. Original location : (26.4, 314.72), Refined location : (45.54, 314.72)
**WARN: (ENCCK-6323):	The placement of clk__L1_I0 was moved by 18.9 microns during refinePlace. Original location : (12.54, 319.76), Refined location : (26.4, 314.72)
**WARN: (ENCCK-6323):	The placement of U586 was moved by 18.42 microns during refinePlace. Original location : (96.36, 294.56), Refined location : (93.06, 279.44)
**WARN: (ENCCK-6323):	The placement of add_80/U1_10 was moved by 17.82 microns during refinePlace. Original location : (133.98, 274.4), Refined location : (151.8, 274.4)
**WARN: (ENCCK-6323):	The placement of U600 was moved by 17.76 microns during refinePlace. Original location : (71.28, 309.68), Refined location : (68.64, 324.8)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 10.184 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 41...


Refine place movement check finished, CPU=0:00:01.4 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): state_reg_1_/CK 441.5(ps)
Min trig. edge delay at sink(R): g_reg_15_/CK 432.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 432.4~441.5(ps)        0~10(ps)            
Fall Phase Delay               : 439.6~448.6(ps)        0~10(ps)            
Trig. Edge Skew                : 9.1(ps)                800(ps)             
Rise Skew                      : 9.1(ps)                
Fall Skew                      : 9(ps)                  
Max. Rise Buffer Tran.         : 87(ps)                 200(ps)             
Max. Fall Buffer Tran.         : 80.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 77.6(ps)               200(ps)             
Max. Fall Sink Tran.           : 71.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 73.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 73.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 67.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L3_I3' from (271920 548800) to (229680 548800)
moving 'clk__L1_I0' from (52800 629440) to (93720 629440)
MaxTriggerDelay: 438.5 (ps)
MinTriggerDelay: 431.3 (ps)
Skew: 7.2 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=321.6M) ***
Reducing the skew of clock tree 'clk' ...

moving 'clk__L2_I2' from (170280 619360) to (170280 639520)
MaxTriggerDelay: 438.5 (ps)
MinTriggerDelay: 431.7 (ps)
Skew: 6.8 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=321.6M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 3 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=321.6M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 611 insts, mean move: 0.87 um, max move: 17.16 um
	max move on inst (add_80/U1_30): (45.54, 314.72) --> (28.38, 314.72)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 611 insts, mean move: 0.87 um, max move: 17.16 um
	max move on inst (add_80/U1_30): (45.54, 314.72) --> (28.38, 314.72)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        17.16 um
  inst (add_80/U1_30) with max move: (45.54, 314.72) -> (28.38, 314.72)
  mean    (X+Y) =         0.87 um
Total instances moved : 611
*** cpu=0:00:00.8   mem=321.6M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.9  MEM: 321.629M)

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_30_/CK 438.7(ps)
Min trig. edge delay at sink(R): g_reg_29_/CK 432.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 432.3~438.7(ps)        0~10(ps)            
Fall Phase Delay               : 439.5~445.9(ps)        0~10(ps)            
Trig. Edge Skew                : 6.4(ps)                800(ps)             
Rise Skew                      : 6.4(ps)                
Fall Skew                      : 6.4(ps)                
Max. Rise Buffer Tran.         : 85.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 79.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 77.6(ps)               200(ps)             
Max. Fall Sink Tran.           : 71.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 72.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 73.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 67.7(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:01.0 real=0:00:01.0 mem=321.6M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=321.6M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.3  MEM: 321.629M)

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_30_/CK 438.7(ps)
Min trig. edge delay at sink(R): g_reg_29_/CK 432.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 432.3~438.7(ps)        0~10(ps)            
Fall Phase Delay               : 439.5~445.9(ps)        0~10(ps)            
Trig. Edge Skew                : 6.4(ps)                800(ps)             
Rise Skew                      : 6.4(ps)                
Fall Skew                      : 6.4(ps)                
Max. Rise Buffer Tran.         : 85.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 79.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 77.6(ps)               200(ps)             
Max. Fall Sink Tran.           : 71.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 72.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 73.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 67.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu May 26 16:31:44 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 321.00 (Mb)
#WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS2ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS1ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD2ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD1ANA does not have antenna diff area.
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 26 16:31:46 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 26 16:31:46 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         727           0        1722    80.89%
#  Metal 2        V         623           0        1722     0.00%
#  Metal 3        H         727           0        1722     0.00%
#  Metal 4        V         623           0        1722     0.00%
#  Metal 5        H         727           0        1722     0.00%
#  --------------------------------------------------------------
#  Total                   3427       0.00%  8610    16.18%
#
#  10 nets (0.20%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 343.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 343.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 343.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 343.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 1564 um.
#Total half perimeter of net bounding box = 923 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 0 um.
#Total wire length on LAYER METAL3 = 1040 um.
#Total wire length on LAYER METAL4 = 525 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 243
#Up-Via Summary (total 243):
#           
#-----------------------
#  Metal 1           91
#  Metal 2           91
#  Metal 3           61
#-----------------------
#                   243 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.00 (Mb)
#Total memory = 343.00 (Mb)
#Peak memory = 376.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 2.0% of the total area was rechecked for DRC, and 18.4% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 348.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 347.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 1564 um.
#Total half perimeter of net bounding box = 923 um.
#Total wire length on LAYER METAL1 = 5 um.
#Total wire length on LAYER METAL2 = 126 um.
#Total wire length on LAYER METAL3 = 880 um.
#Total wire length on LAYER METAL4 = 552 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 318
#Up-Via Summary (total 318):
#           
#-----------------------
#  Metal 1          119
#  Metal 2          106
#  Metal 3           93
#-----------------------
#                   318 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 346.00 (Mb)
#Peak memory = 376.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 24.00 (Mb)
#Total memory = 345.00 (Mb)
#Peak memory = 376.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 26 16:31:47 2016
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 132 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): up_reg_0_/CK 441.7(ps)
Min trig. edge delay at sink(R): g_reg_22_/CK 433.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 433.5~441.7(ps)        0~10(ps)            
Fall Phase Delay               : 440.9~449(ps)          0~10(ps)            
Trig. Edge Skew                : 8.2(ps)                800(ps)             
Rise Skew                      : 8.2(ps)                
Fall Skew                      : 8.1(ps)                
Max. Rise Buffer Tran.         : 85.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 78.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 79.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 73(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 75.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 72.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 74.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 69.1(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=345.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=345.1M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): up_reg_0_/CK 441.7(ps)
Min trig. edge delay at sink(R): g_reg_22_/CK 433.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 433.5~441.7(ps)        0~10(ps)            
Fall Phase Delay               : 440.9~449(ps)          0~10(ps)            
Trig. Edge Skew                : 8.2(ps)                800(ps)             
Rise Skew                      : 8.2(ps)                
Fall Skew                      : 8.1(ps)                
Max. Rise Buffer Tran.         : 85.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 78.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 79.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 73(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 75.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 72.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 74.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 69.1(ps)               0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide square_root_finder.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          41
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:08.9, real=0:00:08.0, mem=345.1M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=345.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=150, multi-gpins=325, moved blk term=0/0

Phase 1a route (0:00:00.0 345.1M):
Est net length = 1.625e+05um = 8.825e+04H + 7.421e+04V
Usage: (19.6%H 28.4%V) = (1.110e+05um 1.407e+05um) = (33538 27925)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1b route (0:00:00.0 345.1M):
Usage: (19.5%H 28.4%V) = (1.106e+05um 1.407e+05um) = (33436 27923)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1c route (0:00:00.0 345.1M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1d route (0:00:00.0 345.1M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1e route (0:00:00.0 345.1M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	13	 0.13%
  2:	0	 0.00%	35	 0.35%
  3:	0	 0.00%	143	 1.44%
  4:	1	 0.01%	670	 6.75%
  5:	5	 0.05%	1219	12.29%
  6:	9	 0.09%	1501	15.13%
  7:	313	 3.15%	2039	20.55%
  8:	122	 1.23%	1890	19.05%
  9:	264	 2.66%	1236	12.46%
 10:	366	 3.69%	1141	11.50%
 11:	389	 3.92%	17	 0.17%
 12:	754	 7.60%	12	 0.12%
 13:	1356	13.67%	0	 0.00%
 14:	1880	18.95%	0	 0.00%
 15:	1770	17.84%	0	 0.00%
 16:	1321	13.31%	0	 0.00%
 17:	956	 9.64%	0	 0.00%
 18:	416	 4.19%	0	 0.00%

Global route (cpu=0.1s real=0.0s 345.1M)
Phase 1l route (0:00:00.2 345.1M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.7%H 28.7%V) = (1.119e+05um 1.425e+05um) = (33833 28279)
Overflow: 3 = 0 (0.00% H) + 3 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	2	 0.02%
--------------------------------------
  0:	0	 0.00%	7	 0.07%
  1:	0	 0.00%	20	 0.20%
  2:	0	 0.00%	60	 0.60%
  3:	0	 0.00%	205	 2.07%
  4:	1	 0.01%	649	 6.54%
  5:	5	 0.05%	1187	11.96%
  6:	13	 0.13%	1502	15.14%
  7:	312	 3.14%	2022	20.38%
  8:	133	 1.34%	1867	18.82%
  9:	273	 2.75%	1239	12.49%
 10:	364	 3.67%	1133	11.42%
 11:	413	 4.16%	16	 0.16%
 12:	769	 7.75%	12	 0.12%
 13:	1387	13.98%	0	 0.00%
 14:	1876	18.91%	0	 0.00%
 15:	1738	17.52%	0	 0.00%
 16:	1291	13.01%	0	 0.00%
 17:	936	 9.43%	0	 0.00%
 18:	411	 4.14%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 345.1M) ***


Total length: 1.687e+05um, number of vias: 28043
M1(H) length: 4.620e+00um, number of vias: 13668
M2(V) length: 6.123e+04um, number of vias: 13107
M3(H) length: 8.615e+04um, number of vias: 1201
M4(V) length: 1.917e+04um, number of vias: 67
M5(H) length: 2.136e+03um
*** Completed Phase 2 route (0:00:00.2 345.1M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=345.1M) ***
Peak Memory Usage was 349.1M 
*** Finished trialRoute (cpu=0:00:00.5 mem=345.1M) ***

Extraction called for design 'square_root_finder' of instances=3532 and nets=5058 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 345.066M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree clk.

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): up_reg_18_/CK 439.1(ps)
Min trig. edge delay at sink(R): low_reg_26_/CK 430.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 430.3~439.1(ps)        0~10(ps)            
Fall Phase Delay               : 437.5~446.2(ps)        0~10(ps)            
Trig. Edge Skew                : 8.8(ps)                800(ps)             
Rise Skew                      : 8.8(ps)                
Fall Skew                      : 8.7(ps)                
Max. Rise Buffer Tran.         : 85.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 79.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 80.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 74.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 72.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 74.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 68.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=345.1M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'clk' ...

Calculating post-route downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=345.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=345.1M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): up_reg_18_/CK 439.1(ps)
Min trig. edge delay at sink(R): low_reg_26_/CK 430.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 430.3~439.1(ps)        0~10(ps)            
Fall Phase Delay               : 437.5~446.2(ps)        0~10(ps)            
Trig. Edge Skew                : 8.8(ps)                800(ps)             
Rise Skew                      : 8.8(ps)                
Fall Skew                      : 8.7(ps)                
Max. Rise Buffer Tran.         : 85.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 79.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 80.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 74.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 72.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 74.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 68.5(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.9, real=0:00:01.0, mem=345.1M) ***
**clockDesign ... cpu = 0:00:10, real = 0:00:10, mem = 345.1M **
<CMD> saveDesign square_root_finder.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory square_root_finder.enc.dat exists, rename it to square_root_finder.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=345.2M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=345.2M) ***
Writing DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz', current time is Thu May 26 16:32:17 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 16:32:18 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=345.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=150, multi-gpins=325, moved blk term=0/0

Phase 1a route (0:00:00.0 345.3M):
Est net length = 1.625e+05um = 8.825e+04H + 7.421e+04V
Usage: (19.6%H 28.4%V) = (1.110e+05um 1.407e+05um) = (33538 27925)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1b route (0:00:00.0 345.3M):
Usage: (19.5%H 28.4%V) = (1.106e+05um 1.407e+05um) = (33436 27923)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1c route (0:00:00.0 345.3M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1d route (0:00:00.0 345.3M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1e route (0:00:00.0 345.3M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	13	 0.13%
  2:	0	 0.00%	35	 0.35%
  3:	0	 0.00%	143	 1.44%
  4:	1	 0.01%	670	 6.75%
  5:	5	 0.05%	1219	12.29%
  6:	9	 0.09%	1501	15.13%
  7:	313	 3.15%	2039	20.55%
  8:	122	 1.23%	1890	19.05%
  9:	264	 2.66%	1236	12.46%
 10:	366	 3.69%	1141	11.50%
 11:	389	 3.92%	17	 0.17%
 12:	754	 7.60%	12	 0.12%
 13:	1356	13.67%	0	 0.00%
 14:	1880	18.95%	0	 0.00%
 15:	1770	17.84%	0	 0.00%
 16:	1321	13.31%	0	 0.00%
 17:	956	 9.64%	0	 0.00%
 18:	416	 4.19%	0	 0.00%

Global route (cpu=0.1s real=0.0s 345.3M)
Phase 1l route (0:00:00.2 345.3M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.7%H 28.7%V) = (1.119e+05um 1.425e+05um) = (33833 28279)
Overflow: 3 = 0 (0.00% H) + 3 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	2	 0.02%
--------------------------------------
  0:	0	 0.00%	7	 0.07%
  1:	0	 0.00%	20	 0.20%
  2:	0	 0.00%	60	 0.60%
  3:	0	 0.00%	205	 2.07%
  4:	1	 0.01%	649	 6.54%
  5:	5	 0.05%	1187	11.96%
  6:	13	 0.13%	1502	15.14%
  7:	312	 3.14%	2022	20.38%
  8:	133	 1.34%	1867	18.82%
  9:	273	 2.75%	1239	12.49%
 10:	364	 3.67%	1133	11.42%
 11:	413	 4.16%	16	 0.16%
 12:	769	 7.75%	12	 0.12%
 13:	1387	13.98%	0	 0.00%
 14:	1876	18.91%	0	 0.00%
 15:	1738	17.52%	0	 0.00%
 16:	1291	13.01%	0	 0.00%
 17:	936	 9.43%	0	 0.00%
 18:	411	 4.14%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 345.3M) ***


Total length: 1.687e+05um, number of vias: 28043
M1(H) length: 4.620e+00um, number of vias: 13668
M2(V) length: 6.123e+04um, number of vias: 13107
M3(H) length: 8.615e+04um, number of vias: 1201
M4(V) length: 1.917e+04um, number of vias: 67
M5(H) length: 2.136e+03um
*** Completed Phase 2 route (0:00:00.2 345.3M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=345.3M) ***
Peak Memory Usage was 349.3M 
*** Finished trialRoute (cpu=0:00:00.6 mem=345.3M) ***

Extraction called for design 'square_root_finder' of instances=3532 and nets=5058 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 345.254M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.173  |  0.173  | 12.544  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.161%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.72 sec
Total Real time: 1.0 sec
Total Memory Usage: 351.015625 Mbytes
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=351.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=150, multi-gpins=325, moved blk term=0/0

Phase 1a route (0:00:00.0 351.3M):
Est net length = 1.625e+05um = 8.825e+04H + 7.421e+04V
Usage: (19.6%H 28.4%V) = (1.110e+05um 1.407e+05um) = (33538 27925)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1b route (0:00:00.0 352.3M):
Usage: (19.5%H 28.4%V) = (1.106e+05um 1.407e+05um) = (33436 27923)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1c route (0:00:00.0 352.3M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1d route (0:00:00.0 352.3M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1e route (0:00:00.0 352.8M):
Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Usage: (19.5%H 28.4%V) = (1.105e+05um 1.406e+05um) = (33400 27916)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	13	 0.13%
  2:	0	 0.00%	35	 0.35%
  3:	0	 0.00%	143	 1.44%
  4:	1	 0.01%	670	 6.75%
  5:	5	 0.05%	1219	12.29%
  6:	9	 0.09%	1501	15.13%
  7:	313	 3.15%	2039	20.55%
  8:	122	 1.23%	1890	19.05%
  9:	264	 2.66%	1236	12.46%
 10:	366	 3.69%	1141	11.50%
 11:	389	 3.92%	17	 0.17%
 12:	754	 7.60%	12	 0.12%
 13:	1356	13.67%	0	 0.00%
 14:	1880	18.95%	0	 0.00%
 15:	1770	17.84%	0	 0.00%
 16:	1321	13.31%	0	 0.00%
 17:	956	 9.64%	0	 0.00%
 18:	416	 4.19%	0	 0.00%

Global route (cpu=0.1s real=0.0s 351.8M)
Phase 1l route (0:00:00.2 353.0M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.7%H 28.7%V) = (1.119e+05um 1.425e+05um) = (33833 28279)
Overflow: 3 = 0 (0.00% H) + 3 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	2	 0.02%
--------------------------------------
  0:	0	 0.00%	7	 0.07%
  1:	0	 0.00%	20	 0.20%
  2:	0	 0.00%	60	 0.60%
  3:	0	 0.00%	205	 2.07%
  4:	1	 0.01%	649	 6.54%
  5:	5	 0.05%	1187	11.96%
  6:	13	 0.13%	1502	15.14%
  7:	312	 3.14%	2022	20.38%
  8:	133	 1.34%	1867	18.82%
  9:	273	 2.75%	1239	12.49%
 10:	364	 3.67%	1133	11.42%
 11:	413	 4.16%	16	 0.16%
 12:	769	 7.75%	12	 0.12%
 13:	1387	13.98%	0	 0.00%
 14:	1876	18.91%	0	 0.00%
 15:	1738	17.52%	0	 0.00%
 16:	1291	13.01%	0	 0.00%
 17:	936	 9.43%	0	 0.00%
 18:	411	 4.14%	0	 0.00%



*** Completed Phase 1 route (0:00:00.4 352.2M) ***


Total length: 1.687e+05um, number of vias: 28043
M1(H) length: 4.620e+00um, number of vias: 13668
M2(V) length: 6.123e+04um, number of vias: 13107
M3(H) length: 8.615e+04um, number of vias: 1201
M4(V) length: 1.917e+04um, number of vias: 67
M5(H) length: 2.136e+03um
*** Completed Phase 2 route (0:00:00.2 352.2M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=352.2M) ***
Peak Memory Usage was 357.0M 
*** Finished trialRoute (cpu=0:00:00.6 mem=352.2M) ***

Extraction called for design 'square_root_finder' of instances=3532 and nets=5058 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 346.445M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.173  |  0.173  | 12.544  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.161%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.76 sec
Total Real time: 2.0 sec
Total Memory Usage: 352.207031 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**DIAG[doFGMasterLoop.cpp:431:createMaster]: Assert "!theMaster_"
**ERROR: (ENCOPT-660):	Could not run optDesign because of previous error.
Connected to ws34 58251 0
*** Finished dispatch of slaves (cpu=0:00:00.3) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 368.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.1; extra slack 0.1
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=368.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=368.3M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.173  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.161%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 368.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.4; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2; extra slack 0.1
*info: Setting setup target slack to 0.300
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=368.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=368.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.173  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.161%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 368.9M **
*** Starting optimizing excluded clock nets MEM= 368.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 368.9M) ***
*** Starting optimizing excluded clock nets MEM= 368.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 368.9M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 91.161% **

*** starting 1-st resizing pass: 4813 instances 
*** starting 2-nd resizing pass: 4666 instances 
*** starting 3-rd resizing pass: 901 instances 
*** starting 4-th resizing pass: 148 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 15 Upsize = 40 **
** Density Change = -0.065% **
** Density after transform = 91.226% **
*** Finish transform (0:00:02.4) ***
density before resizing = 91.226%
* summary of transition time violation fixes:
*summary:     32 instances changed cell type
density after resizing = 91.305%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 90.6 % ( 58 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 1205 insts, mean move: 0.76 um, max move: 3.30 um
	max move on inst (U320): (196.02, 188.72) --> (192.72, 188.72)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1205 insts, mean move: 0.76 um, max move: 3.30 um
	max move on inst (U320): (196.02, 188.72) --> (192.72, 188.72)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.30 um
  inst (U320) with max move: (196.02, 188.72) -> (192.72, 188.72)
  mean    (X+Y) =         0.76 um
Total instances moved : 1205
*** cpu=0:00:01.0   mem=370.1M  mem(used)=0.0M***
*** Starting trialRoute (mem=370.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=162, multi-gpins=351, moved blk term=0/0

Phase 1a route (0:00:00.0 370.4M):
Est net length = 1.628e+05um = 8.861e+04H + 7.423e+04V
Usage: (19.6%H 28.4%V) = (1.113e+05um 1.407e+05um) = (33654 27924)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1b route (0:00:00.0 371.5M):
Usage: (19.6%H 28.4%V) = (1.110e+05um 1.407e+05um) = (33550 27922)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1c route (0:00:00.0 371.5M):
Usage: (19.6%H 28.4%V) = (1.109e+05um 1.407e+05um) = (33507 27919)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1d route (0:00:00.0 371.5M):
Usage: (19.6%H 28.4%V) = (1.109e+05um 1.407e+05um) = (33507 27919)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1e route (0:00:00.0 372.0M):
Usage: (19.6%H 28.4%V) = (1.109e+05um 1.407e+05um) = (33507 27919)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Usage: (19.6%H 28.4%V) = (1.109e+05um 1.407e+05um) = (33507 27919)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.02%
--------------------------------------
  0:	0	 0.00%	5	 0.05%
  1:	0	 0.00%	8	 0.08%
  2:	0	 0.00%	41	 0.41%
  3:	0	 0.00%	137	 1.38%
  4:	1	 0.01%	638	 6.43%
  5:	2	 0.02%	1187	11.96%
  6:	14	 0.14%	1575	15.87%
  7:	313	 3.15%	2106	21.23%
  8:	124	 1.25%	1869	18.84%
  9:	270	 2.72%	1164	11.73%
 10:	373	 3.76%	1163	11.72%
 11:	415	 4.18%	15	 0.15%
 12:	754	 7.60%	12	 0.12%
 13:	1347	13.58%	0	 0.00%
 14:	1778	17.92%	0	 0.00%
 15:	1839	18.53%	0	 0.00%
 16:	1308	13.18%	0	 0.00%
 17:	1002	10.10%	0	 0.00%
 18:	382	 3.85%	0	 0.00%

Global route (cpu=0.1s real=0.0s 371.0M)
Phase 1l route (0:00:00.2 371.4M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.8%H 28.7%V) = (1.123e+05um 1.426e+05um) = (33959 28301)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	10	 0.10%
  1:	0	 0.00%	15	 0.15%
  2:	0	 0.00%	60	 0.60%
  3:	0	 0.00%	195	 1.97%
  4:	1	 0.01%	611	 6.16%
  5:	5	 0.05%	1190	11.99%
  6:	18	 0.18%	1573	15.85%
  7:	315	 3.17%	2076	20.92%
  8:	131	 1.32%	1847	18.62%
  9:	276	 2.78%	1163	11.72%
 10:	384	 3.87%	1153	11.62%
 11:	416	 4.19%	15	 0.15%
 12:	770	 7.76%	12	 0.12%
 13:	1394	14.05%	0	 0.00%
 14:	1774	17.88%	0	 0.00%
 15:	1800	18.14%	0	 0.00%
 16:	1282	12.92%	0	 0.00%
 17:	980	 9.88%	0	 0.00%
 18:	376	 3.79%	0	 0.00%



*** Completed Phase 1 route (0:00:00.4 370.5M) ***


Total length: 1.689e+05um, number of vias: 28081
M1(H) length: 4.620e+00um, number of vias: 13668
M2(V) length: 6.147e+04um, number of vias: 13113
M3(H) length: 8.588e+04um, number of vias: 1224
M4(V) length: 1.891e+04um, number of vias: 76
M5(H) length: 2.596e+03um
*** Completed Phase 2 route (0:00:00.2 370.5M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=370.5M) ***
Peak Memory Usage was 375.4M 
*** Finished trialRoute (cpu=0:00:00.6 mem=370.5M) ***

Extraction called for design 'square_root_finder' of instances=3532 and nets=5058 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 370.531M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 370.0M, InitMEM = 370.0M)
Start delay calculation (mem=370.023M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=370.023M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 370.0M) ***

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=370.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.253  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.305%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 370.0M **
Started binary server on port 54884

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=370.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.253  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.305%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 370.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 370.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.253  |  0.253  | 12.571  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.305%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 370.0M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 370.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.4; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2;
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=370.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=370.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            DLY4X1         -   fast
*info:            DLY3X1         -   fast
*info:            DLY2X1         -   fast
*info:            DLY1X1         -   fast
*info:             BUFXL         -   fast
*info:             BUFX1         -   fast
*info:          CLKBUFX1         -   fast
*info:          CLKBUFXL         -   fast
*info:          CLKBUFX2         -   fast
*info:             BUFX2         -   fast
*info:          CLKBUFX3         -   fast
*info:             BUFX3         -   fast
*info:          CLKBUFX4         -   fast
*info:             BUFX4         -   fast
*info:          CLKBUFX8         -   fast
*info:             BUFX8         -   fast
*info:            BUFX12         -   fast
*info:            BUFX16         -   fast
*info:         CLKBUFX12         -   fast
*info:            BUFX20         -   fast
*info:         CLKBUFX16         -   fast
*info:         CLKBUFX20         -   fast
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:56, mem=364.3M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 370.0M, InitMEM = 370.0M)
Start delay calculation (mem=370.023M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=370.023M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 370.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.239 ns 
 TNS         : -9.304 ns 
 Viol paths  : 72 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.0, REAL=0:00:01.0, totSessionCpu=0:01:57, mem=370.2M)
Setting analysis mode to setup ...
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.200 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.053 ns      0.053 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 	0.053 ns
 reg2reg WS  : 	0.053 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 	0.053 ns 
 Viol paths  : 	0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:02.3, REAL=0:00:02.0, totSessionCpu=0:01:58, mem=370.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.253  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.239  |
|           TNS (ns):| -9.304  |
|    Violating Paths:|   72    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.305%
------------------------------------------------------------
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:02.4, REAL=0:00:02.0, totSessionCpu=0:01:58, mem=370.7M)
Density before buffering = 0.913 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1  	7.0   1.873/1.896 (1.400/1.400, 0.084)   0.847/0.784 (0.700/0.700, 0.084)
*Info:   DLY3X1  	7.0   1.504/1.479 (1.400/1.400, 0.084)   0.703/0.615 (0.700/0.700, 0.084)
*Info:   DLY2X1  	6.0   1.167/1.130 (1.400/1.400, 0.084)   0.566/0.469 (0.700/0.700, 0.084)
*Info:   DLY1X1  	6.0   0.851/0.849 (1.400/1.400, 0.084)   0.438/0.355 (0.700/0.700, 0.084)
*Info: 
*Info:   CLKBUFX20  	24.0   0.666/0.626 (1.400/1.400, 1.680)   0.339/0.269 (0.700/0.700, 1.680)
*Info:   CLKBUFX16  	19.0   0.690/0.639 (1.400/1.400, 1.344)   0.349/0.275 (0.700/0.700, 1.344)
*Info:   CLKBUFX12  	16.0   0.674/0.614 (1.400/1.400, 1.008)   0.343/0.263 (0.700/0.700, 1.008)
*Info:   BUFX20  	16.0   0.687/0.735 (1.400/1.400, 1.680)   0.365/0.312 (0.700/0.700, 1.680)
*Info:   BUFX16  	13.0   0.694/0.737 (1.400/1.400, 1.344)   0.368/0.312 (0.700/0.700, 1.344)
*Info:   BUFX12  	10.0   0.698/0.735 (1.400/1.400, 1.008)   0.370/0.310 (0.700/0.700, 1.008)
*Info:   BUFX8  	9.0   0.696/0.734 (1.400/1.400, 0.672)   0.370/0.309 (0.700/0.700, 0.672)
*Info:   CLKBUFX8  	7.0   0.886/0.831 (1.400/1.400, 0.672)   0.452/0.371 (0.700/0.700, 0.672)
*Info:   CLKBUFX4  	5.0   0.944/0.865 (1.400/1.400, 0.336)   0.477/0.385 (0.700/0.700, 0.336)
*Info:   BUFX4  	5.0   0.715/0.767 (1.400/1.400, 0.336)   0.375/0.325 (0.700/0.700, 0.336)
*Info:   CLKBUFXL  	4.0   0.779/0.398 (1.400/1.400, 0.042)   0.402/0.121 (0.700/0.700, 0.042)
*Info:   CLKBUFX3  	4.0   0.946/0.867 (1.400/1.400, 0.252)   0.480/0.385 (0.700/0.700, 0.252)
*Info:   CLKBUFX2  	4.0   0.964/0.804 (1.400/1.400, 0.168)   0.493/0.355 (0.700/0.700, 0.168)
*Info:   CLKBUFX1  	4.0   0.829/0.743 (1.400/1.400, 0.084)   0.425/0.333 (0.700/0.700, 0.084)
*Info:   BUFXL  	4.0   0.620/0.547 (1.400/1.400, 0.042)   0.329/0.203 (0.700/0.700, 0.042)
*Info:   BUFX3  	4.0   0.725/0.771 (1.400/1.400, 0.252)   0.379/0.324 (0.700/0.700, 0.252)
*Info:   BUFX2  	4.0   0.729/0.772 (1.400/1.400, 0.168)   0.378/0.326 (0.700/0.700, 0.168)
*Info:   BUFX1  	4.0   0.754/0.736 (1.400/1.400, 0.084)   0.392/0.301 (0.700/0.700, 0.084)
Worst hold path end point: up_reg_21_/SN net n318
Iter 0: Hold WNS: -0.239 Hold TNS: -9.304 #Viol Endpoints: 72 CPU: 0:00:08.6
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.017 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_20_/RN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.053 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:state_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.017 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_20_/RN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.053 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:state_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.017 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_20_/RN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.053 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:state_reg_0_/D 
--------------------------------------------------- 
Density after buffering = 0.915 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 17 nets for commit
*info: Added a total of 17 cells to fix/reduce hold violation
*info:
*info:            1 cell  of type 'BUFXL' used
*info:            3 cells of type 'CLKBUFX2' used
*info:            2 cells of type 'CLKBUFX3' used
*info:           11 cells of type 'CLKBUFXL' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
Active setup views: default_view_setup 
Active hold views: default_view_hold 
*info:
*** Finished hold time fix (CPU=0:00:03.0, REAL=0:00:03.0, totSessionCpu=0:01:59, mem=371.7M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=371.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'square_root_finder' of instances=3549 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 371.711M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 371.2M, InitMEM = 371.2M)
Start delay calculation (mem=371.203M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=371.203M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 371.2M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 371.2M **
*** Starting trialRoute (mem=371.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=162, multi-gpins=351, moved blk term=0/0

Phase 1a route (0:00:00.0 371.2M):
Est net length = 1.633e+05um = 8.871e+04H + 7.460e+04V
Usage: (19.7%H 28.5%V) = (1.115e+05um 1.412e+05um) = (33699 28030)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1b route (0:00:00.0 372.2M):
Usage: (19.6%H 28.5%V) = (1.111e+05um 1.412e+05um) = (33594 28029)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1c route (0:00:00.0 372.2M):
Usage: (19.6%H 28.5%V) = (1.110e+05um 1.412e+05um) = (33548 28022)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1d route (0:00:00.0 372.2M):
Usage: (19.6%H 28.5%V) = (1.110e+05um 1.412e+05um) = (33548 28022)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1e route (0:00:00.0 372.7M):
Usage: (19.6%H 28.5%V) = (1.110e+05um 1.412e+05um) = (33548 28022)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Usage: (19.6%H 28.5%V) = (1.110e+05um 1.412e+05um) = (33548 28022)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.02%
--------------------------------------
  0:	0	 0.00%	7	 0.07%
  1:	0	 0.00%	9	 0.09%
  2:	0	 0.00%	43	 0.43%
  3:	0	 0.00%	132	 1.33%
  4:	2	 0.02%	657	 6.62%
  5:	3	 0.03%	1195	12.04%
  6:	19	 0.19%	1554	15.66%
  7:	308	 3.10%	2106	21.23%
  8:	139	 1.40%	1873	18.88%
  9:	256	 2.58%	1179	11.88%
 10:	365	 3.68%	1138	11.47%
 11:	403	 4.06%	15	 0.15%
 12:	785	 7.91%	12	 0.12%
 13:	1359	13.70%	0	 0.00%
 14:	1782	17.96%	0	 0.00%
 15:	1788	18.02%	0	 0.00%
 16:	1341	13.52%	0	 0.00%
 17:	960	 9.68%	0	 0.00%
 18:	412	 4.15%	0	 0.00%

Global route (cpu=0.1s real=0.0s 371.7M)
Phase 1l route (0:00:00.2 371.7M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.8%H 28.8%V) = (1.125e+05um 1.431e+05um) = (33999 28401)
Overflow: 3 = 0 (0.00% H) + 3 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.03%
--------------------------------------
  0:	0	 0.00%	12	 0.12%
  1:	0	 0.00%	14	 0.14%
  2:	0	 0.00%	61	 0.61%
  3:	0	 0.00%	188	 1.89%
  4:	4	 0.04%	645	 6.50%
  5:	7	 0.07%	1178	11.87%
  6:	21	 0.21%	1563	15.75%
  7:	308	 3.10%	2075	20.91%
  8:	140	 1.41%	1850	18.65%
  9:	266	 2.68%	1176	11.85%
 10:	373	 3.76%	1130	11.39%
 11:	415	 4.18%	15	 0.15%
 12:	800	 8.06%	12	 0.12%
 13:	1405	14.16%	0	 0.00%
 14:	1766	17.80%	0	 0.00%
 15:	1763	17.77%	0	 0.00%
 16:	1311	13.21%	0	 0.00%
 17:	938	 9.45%	0	 0.00%
 18:	405	 4.08%	0	 0.00%



*** Completed Phase 1 route (0:00:00.4 371.2M) ***


Total length: 1.695e+05um, number of vias: 28137
M1(H) length: 4.620e+00um, number of vias: 13702
M2(V) length: 6.178e+04um, number of vias: 13139
M3(H) length: 8.605e+04um, number of vias: 1224
M4(V) length: 1.903e+04um, number of vias: 72
M5(H) length: 2.598e+03um
*** Completed Phase 2 route (0:00:00.2 371.2M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=371.2M) ***
Peak Memory Usage was 375.7M 
*** Finished trialRoute (cpu=0:00:00.6 mem=371.2M) ***

Extraction called for design 'square_root_finder' of instances=3549 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 371.203M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 371.2M, InitMEM = 371.2M)
Start delay calculation (mem=371.203M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=371.203M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 371.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 371.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.247  |  0.247  | 12.250  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.219  |  0.004  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.457%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:01.0, TOTCPU=0:00:06.9, TOTREAL=0:00:07.0, MEM=365.6M
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 365.4M **
*** Finished optDesign ***
**optDesign ... cpu = 0:02:08, real = 0:25:34, mem = 365.4M **
*** Starting optimizing excluded clock nets MEM= 365.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 365.4M) ***
*** Starting optimizing excluded clock nets MEM= 365.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 365.4M) ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 371.2M, InitMEM = 371.2M)
Start delay calculation (mem=371.203M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=371.203M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 371.2M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 91.457% **

*** starting 1-st resizing pass: 4830 instances 
*** starting 2-nd resizing pass: 4804 instances 
*** starting 3-rd resizing pass: 1259 instances 
*** starting 4-th resizing pass: 13 instances 


** Summary: Buffer Deletion = 17 Declone = 9 Downsize = 51 Upsize = 0 **
** Density Change = 0.403% **
** Density after transform = 91.055% **
*** Finish transform (0:00:01.5) ***
density before resizing = 91.055%
* summary of transition time violation fixes:
*summary:     14 instances changed cell type
density after resizing = 91.093%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=371.2M  mem(used)=0.0M***
*** Starting trialRoute (mem=371.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=149, multi-gpins=324, moved blk term=0/0

Phase 1a route (0:00:00.0 371.5M):
Est net length = 1.628e+05um = 8.848e+04H + 7.433e+04V
Usage: (19.6%H 28.4%V) = (1.112e+05um 1.407e+05um) = (33600 27925)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1b route (0:00:00.0 372.5M):
Usage: (19.5%H 28.4%V) = (1.108e+05um 1.407e+05um) = (33491 27924)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1c route (0:00:00.0 372.5M):
Usage: (19.5%H 28.4%V) = (1.107e+05um 1.407e+05um) = (33449 27922)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1d route (0:00:00.0 372.5M):
Usage: (19.5%H 28.4%V) = (1.107e+05um 1.407e+05um) = (33449 27922)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Phase 1e route (0:00:00.0 373.0M):
Usage: (19.5%H 28.4%V) = (1.107e+05um 1.407e+05um) = (33449 27922)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Usage: (19.5%H 28.4%V) = (1.107e+05um 1.407e+05um) = (33449 27922)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.02%
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	9	 0.09%
  2:	0	 0.00%	38	 0.38%
  3:	0	 0.00%	136	 1.37%
  4:	1	 0.01%	656	 6.61%
  5:	3	 0.03%	1183	11.92%
  6:	15	 0.15%	1563	15.75%
  7:	309	 3.11%	2095	21.11%
  8:	132	 1.33%	1878	18.93%
  9:	253	 2.55%	1173	11.82%
 10:	377	 3.80%	1159	11.68%
 11:	422	 4.25%	14	 0.14%
 12:	749	 7.55%	12	 0.12%
 13:	1338	13.49%	0	 0.00%
 14:	1804	18.18%	0	 0.00%
 15:	1825	18.39%	0	 0.00%
 16:	1304	13.14%	0	 0.00%
 17:	976	 9.84%	0	 0.00%
 18:	414	 4.17%	0	 0.00%

Global route (cpu=0.1s real=0.0s 372.0M)
Phase 1l route (0:00:00.2 372.0M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.8%H 28.8%V) = (1.122e+05um 1.426e+05um) = (33910 28312)
Overflow: 2 = 0 (0.00% H) + 2 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	9	 0.09%
  1:	0	 0.00%	18	 0.18%
  2:	0	 0.00%	58	 0.58%
  3:	0	 0.00%	194	 1.96%
  4:	2	 0.02%	631	 6.36%
  5:	6	 0.06%	1180	11.89%
  6:	21	 0.21%	1561	15.73%
  7:	311	 3.13%	2060	20.76%
  8:	130	 1.31%	1865	18.80%
  9:	264	 2.66%	1169	11.78%
 10:	389	 3.92%	1149	11.58%
 11:	428	 4.31%	14	 0.14%
 12:	763	 7.69%	12	 0.12%
 13:	1380	13.91%	0	 0.00%
 14:	1797	18.11%	0	 0.00%
 15:	1798	18.12%	0	 0.00%
 16:	1269	12.79%	0	 0.00%
 17:	958	 9.66%	0	 0.00%
 18:	406	 4.09%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 371.2M) ***


Total length: 1.689e+05um, number of vias: 28043
M1(H) length: 4.620e+00um, number of vias: 13643
M2(V) length: 6.092e+04um, number of vias: 13075
M3(H) length: 8.591e+04um, number of vias: 1249
M4(V) length: 1.951e+04um, number of vias: 76
M5(H) length: 2.556e+03um
*** Completed Phase 2 route (0:00:00.2 371.2M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=371.2M) ***
Peak Memory Usage was 376.0M 
*** Finished trialRoute (cpu=0:00:00.6 mem=371.2M) ***

Extraction called for design 'square_root_finder' of instances=3523 and nets=5049 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 371.203M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 371.2M, InitMEM = 371.2M)
Start delay calculation (mem=371.203M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=371.203M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 371.2M) ***

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=371.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.201  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.093%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:12, real = 0:25:39, mem = 371.2M **
**ERROR: (ENCOPT-612):	'optCritPath' is no more accessible.

Use the 'optDesign {-preCTS | -postCTS } -incr 'command instead.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=367.4M, init mem=367.4M)
*info: Placed = 3523
*info: Unplaced = 0
Placement Density:91.09%(134719/147892)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=367.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (10) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=367.4M) ***
Start route 4 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=367.4M) ***

globalDetailRoute

#Start globalDetailRoute on Thu May 26 16:40:37 2016
#
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (154.770 295.400 M1) that is not on pin geometry(156.148 295.500). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (146.850 273.560 M1) that is not on pin geometry(148.227 273.460). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (126.390 317.240 M1) that is not on pin geometry(126.903 317.345). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (120.450 313.880 M1) that is not on pin geometry(121.168 313.780). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (113.190 302.120 M1) that is not on pin geometry(113.703 302.015). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (96.030 303.800 M1) that is not on pin geometry(96.748 303.700). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (127.050 302.120 M1) that is not on pin geometry(127.562 302.015). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (127.050 297.080 M1) that is not on pin geometry(127.562 297.185). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (115.170 293.720 M1) that is not on pin geometry(115.888 293.620). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (103.950 287.000 M1) that is not on pin geometry(104.463 287.105). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (129.030 271.880 M1) that is not on pin geometry(130.203 271.775). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (152.790 263.480 M1) that is not on pin geometry(153.507 263.380). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (137.610 251.720 M1) that is not on pin geometry(138.123 251.615). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (129.690 255.080 M1) that is not on pin geometry(130.407 255.180). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (96.690 281.960 M1) that is not on pin geometry(97.203 281.855). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (119.130 266.840 M1) that is not on pin geometry(119.642 266.945). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (106.590 262.360 M1) that is not on pin geometry(107.293 262.165). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (99.330 252.280 M1) that is not on pin geometry(100.032 252.085). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (150.810 253.400 M1) that is not on pin geometry(152.188 253.300). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk__L3_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682 Repeated 20 times. Will be suppressed.) NET clk__L3_N2 has logical connectivity at (59.070 263.480 M1) that is not on pin geometry(58.468 263.380). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) imported NET clk__L3_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk__L3_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (21.300 357.665) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (39.120 367.745) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (51.660 362.495) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (54.960 367.745) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (18.660 352.415) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (40.440 352.415) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (58.920 312.095) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (48.360 357.665) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (27.240 362.495) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (50.655 348.055) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (54.615 372.105) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (144.925 323.860) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (125.580 352.415) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (109.740 347.585) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (95.880 342.335) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (76.080 337.505) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (131.520 322.175) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (130.200 332.255) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (85.980 367.745) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CK at (83.340 327.425) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#4 routed nets are extracted.
#    4 (0.08%) extracted nets are partially routed.
#6 routed nets are imported.
#5039 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5049.
#Number of eco nets is 4
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 26 16:40:38 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 26 16:40:38 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         727           0        1722    81.18%
#  Metal 2        V         623           0        1722     0.00%
#  Metal 3        H         727           0        1722     0.00%
#  Metal 4        V         623           0        1722     0.00%
#  Metal 5        H         727           0        1722     0.00%
#  --------------------------------------------------------------
#  Total                   3427       0.00%  8610    16.24%
#
#  10 nets (0.20%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 1562 um.
#Total half perimeter of net bounding box = 926 um.
#Total wire length on LAYER METAL1 = 5 um.
#Total wire length on LAYER METAL2 = 123 um.
#Total wire length on LAYER METAL3 = 883 um.
#Total wire length on LAYER METAL4 = 552 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 305
#Up-Via Summary (total 305):
#           
#-----------------------
#  Metal 1          112
#  Metal 2          101
#  Metal 3           92
#-----------------------
#                   305 
#
#Max overcon = 0 track.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 401.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 4.1% of the total area was rechecked for DRC, and 16.3% required routing.
#    number of violations = 0
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 373.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 1597 um.
#Total half perimeter of net bounding box = 926 um.
#Total wire length on LAYER METAL1 = 9 um.
#Total wire length on LAYER METAL2 = 111 um.
#Total wire length on LAYER METAL3 = 934 um.
#Total wire length on LAYER METAL4 = 543 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 312
#Up-Via Summary (total 312):
#           
#-----------------------
#  Metal 1          119
#  Metal 2          103
#  Metal 3           90
#-----------------------
#                   312 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 401.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -4.00 (Mb)
#Total memory = 363.00 (Mb)
#Peak memory = 401.00 (Mb)
#Number of warnings = 47
#Total number of warnings = 52
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 26 16:40:39 2016
#

globalDetailRoute

#Start globalDetailRoute on Thu May 26 16:40:39 2016
#
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 26 16:40:39 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 26 16:40:39 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         727           0        1722    81.18%
#  Metal 2        V         623           0        1722     0.00%
#  Metal 3        H         727           0        1722     0.00%
#  Metal 4        V         623           0        1722     0.00%
#  Metal 5        H         727           0        1722     0.00%
#  --------------------------------------------------------------
#  Total                   3427       0.00%  8610    16.24%
#
#  10 nets (0.20%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 363.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 364.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 364.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      6(0.35%)      2(0.12%)   (0.46%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.08%)      2(0.03%)   (0.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 160743 um.
#Total half perimeter of net bounding box = 149744 um.
#Total wire length on LAYER METAL1 = 98 um.
#Total wire length on LAYER METAL2 = 44485 um.
#Total wire length on LAYER METAL3 = 79203 um.
#Total wire length on LAYER METAL4 = 29255 um.
#Total wire length on LAYER METAL5 = 7702 um.
#Total number of vias = 22535
#Up-Via Summary (total 22535):
#           
#-----------------------
#  Metal 1        11451
#  Metal 2         9335
#  Metal 3         1549
#  Metal 4          200
#-----------------------
#                 22535 
#
#Max overcon = 2 tracks.
#Total overcon = 0.11%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 363.00 (Mb)
#Peak memory = 401.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 5
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 368.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#    number of process antenna violations = 63
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 2
#    number of process antenna violations = 63
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 48
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 170055 um.
#Total half perimeter of net bounding box = 149744 um.
#Total wire length on LAYER METAL1 = 2735 um.
#Total wire length on LAYER METAL2 = 54682 um.
#Total wire length on LAYER METAL3 = 83219 um.
#Total wire length on LAYER METAL4 = 23050 um.
#Total wire length on LAYER METAL5 = 6369 um.
#Total number of vias = 28482
#Up-Via Summary (total 28482):
#           
#-----------------------
#  Metal 1        13668
#  Metal 2        13059
#  Metal 3         1526
#  Metal 4          229
#-----------------------
#                 28482 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 363.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 170070 um.
#Total half perimeter of net bounding box = 149744 um.
#Total wire length on LAYER METAL1 = 2735 um.
#Total wire length on LAYER METAL2 = 54682 um.
#Total wire length on LAYER METAL3 = 83219 um.
#Total wire length on LAYER METAL4 = 23050 um.
#Total wire length on LAYER METAL5 = 6383 um.
#Total number of vias = 28526
#Up-Via Summary (total 28526):
#           
#-----------------------
#  Metal 1        13668
#  Metal 2        13059
#  Metal 3         1526
#  Metal 4          273
#-----------------------
#                 28526 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 0.00 (Mb)
#Total memory = 363.00 (Mb)
#Peak memory = 401.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 0.00 (Mb)
#Total memory = 363.00 (Mb)
#Peak memory = 401.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 53
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 26 16:40:58 2016
#
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 13 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 15 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 39 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 115 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 434 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 896 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 1523 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 1523 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> setDrawView place
<CMD> addMetalFill -layer { METAL1 METAL2 METAL3 METAL4 METAL5 } -nets { VSS VDD }
************************
Timing Aware on 
P/G Nets: 3
Signal Nets: 5036
Clock Nets: 10
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:04.3, real time : 0:00:05.0, peak mem : 392.83 megs
process data during iteration   1 in region   0 of 9.
process data during iteration   1 in region   1 of 9.
process data during iteration   1 in region   2 of 9.
process data during iteration   1 in region   3 of 9.
process data during iteration   1 in region   4 of 9.
process data during iteration   1 in region   5 of 9.
process data during iteration   1 in region   6 of 9.
process data during iteration   1 in region   7 of 9.
process data during iteration   1 in region   8 of 9.
End metal filling: cpu:  0:00:05.7,  real:  0:00:06.0,  peak mem:  393.43  megs.
<CMD> saveDesign square_root_finder.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory square_root_finder.enc.dat exists, rename it to square_root_finder.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=393.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=393.6M) ***
Writing DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz', current time is Thu May 26 16:46:15 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 16:46:15 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> saveDesign square_root_finder.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory square_root_finder.enc.dat exists, rename it to square_root_finder.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=393.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=393.9M) ***
Writing DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz', current time is Thu May 26 16:47:32 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 16:47:32 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 393.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:03.0  MEM: 8.3M)

invalid command name "type"
invalid command name "type"
<CMD> verifyConnectivity -type all -error 10000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 26 16:49:51 2016

Design Name: square_root_finder
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (411.1750, 407.3600)
Error Limit = 10000; Warning Limit = 50
Check all nets
Net in[13]: Found a geometry with bounding box (-0.14,406.63) (0.14,407.36) outside design boundary.
Violations for such geometries will be reported.
Net in[12]: Found a geometry with bounding box (0.00,407.22) (0.73,407.50) outside design boundary.
Violations for such geometries will be reported.
Net in[0]: Found a geometry with bounding box (0.00,-0.14) (0.73,0.14) outside design boundary.
Violations for such geometries will be reported.
Net sqrt[31]: Found a geometry with bounding box (411.04,0.00) (411.31,0.73) outside design boundary.
Violations for such geometries will be reported.
Net sqrt[22]: Found a geometry with bounding box (-0.14,0.00) (0.14,0.73) outside design boundary.
Violations for such geometries will be reported.
Net sqrt[21]: Found a geometry with bounding box (410.44,407.22) (411.18,407.50) outside design boundary.
Violations for such geometries will be reported.
Net sqrt[9]: Found a geometry with bounding box (410.44,-0.14) (411.18,0.14) outside design boundary.
Violations for such geometries will be reported.
Net sqrt[8]: Found a geometry with bounding box (411.04,406.63) (411.31,407.36) outside design boundary.
Violations for such geometries will be reported.
**** 16:49:51 **** Processed 5000 nets (Total 5049)
Net VSS: special open.
Time Elapsed: 0:00:01.0

Begin Summary 
    39 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    39 total info(s) created.
End Summary

End Time: Thu May 26 16:49:52 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 39 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.2  MEM: 2.527M)

<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
*** Starting trialRoute (mem=398.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=158, multi-gpins=347, moved blk term=0/1246

Phase 1a route (0:00:00.0 398.4M):
Est net length = 1.644e+05um = 8.935e+04H + 7.508e+04V
Usage: (37.9%H 62.9%V) = (1.102e+05um 1.335e+05um) = (33315 26506)
Obstruct: 1141 = 331 (3.3%H) + 810 (8.2%V)
Overflow: 1670 = 181 (1.88% H) + 1489 (16.34% V)
Number obstruct path=84 reroute=0

Phase 1b route (0:00:00.0 398.4M):
Usage: (38.0%H 64.8%V) = (1.103e+05um 1.379e+05um) = (33332 27374)
Overflow: 1590 = 149 (1.55% H) + 1441 (15.82% V)

Phase 1c route (0:00:00.0 398.4M):
Usage: (37.9%H 64.9%V) = (1.101e+05um 1.379e+05um) = (33282 27381)
Overflow: 1540 = 137 (1.43% H) + 1404 (15.40% V)

Phase 1d route (0:00:00.0 398.4M):
Usage: (38.3%H 65.6%V) = (1.112e+05um 1.395e+05um) = (33597 27687)
Overflow: 1088 = 66 (0.69% H) + 1022 (11.22% V)

Phase 1e route (0:00:00.1 430.4M):
Usage: (38.7%H 65.8%V) = (1.125e+05um 1.400e+05um) = (33984 27796)
Overflow: 727 = 56 (0.58% H) + 671 (7.36% V)

Phase 1f route (0:00:00.1 430.4M):
Usage: (39.4%H 66.3%V) = (1.144e+05um 1.410e+05um) = (34574 27995)
Overflow: 421 = 17 (0.18% H) + 404 (4.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.01%
 -2:	1	 0.01%	14	 0.15%
 -1:	16	 0.17%	382	 4.19%
--------------------------------------
  0:	562	 5.86%	2940	32.27%
  1:	797	 8.31%	2202	24.17%
  2:	999	10.42%	1265	13.88%
  3:	1100	11.47%	884	 9.70%
  4:	993	10.35%	541	 5.94%
  5:	839	 8.75%	564	 6.19%
  6:	701	 7.31%	167	 1.83%
  7:	702	 7.32%	61	 0.67%
  8:	623	 6.50%	28	 0.31%
  9:	593	 6.18%	7	 0.08%
 10:	478	 4.98%	53	 0.58%
 11:	404	 4.21%	3	 0.03%
 12:	315	 3.28%	0	 0.00%
 13:	216	 2.25%	0	 0.00%
 14:	134	 1.40%	0	 0.00%
 15:	60	 0.63%	0	 0.00%
 16:	38	 0.40%	0	 0.00%
 17:	13	 0.14%	0	 0.00%
 18:	7	 0.07%	0	 0.00%


Global route (cpu=0.2s real=0.0s 398.4M)
Phase 1l route (0:00:00.3 398.4M):


*** After '-updateRemainTrks' operation: 

Usage: (41.8%H 75.0%V) = (1.216e+05um 1.596e+05um) = (36731 31672)
Overflow: 1728 = 106 (1.10% H) + 1622 (17.80% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	4	 0.04%
 -5:	0	 0.00%	15	 0.16%
 -4:	0	 0.00%	35	 0.38%
 -3:	0	 0.00%	105	 1.15%
 -2:	11	 0.11%	295	 3.24%
 -1:	90	 0.94%	907	 9.95%
--------------------------------------
  0:	618	 6.44%	2487	27.29%
  1:	829	 8.64%	2112	23.18%
  2:	1021	10.65%	1134	12.45%
  3:	1092	11.39%	777	 8.53%
  4:	993	10.35%	452	 4.96%
  5:	842	 8.78%	509	 5.59%
  6:	702	 7.32%	140	 1.54%
  7:	672	 7.01%	49	 0.54%
  8:	605	 6.31%	28	 0.31%
  9:	574	 5.98%	6	 0.07%
 10:	467	 4.87%	53	 0.58%
 11:	395	 4.12%	3	 0.03%
 12:	277	 2.89%	0	 0.00%
 13:	197	 2.05%	0	 0.00%
 14:	111	 1.16%	0	 0.00%
 15:	44	 0.46%	0	 0.00%
 16:	32	 0.33%	0	 0.00%
 17:	13	 0.14%	0	 0.00%
 18:	6	 0.06%	0	 0.00%



*** Completed Phase 1 route (0:00:00.6 398.4M) ***


Total length: 1.758e+05um, number of vias: 32804
M1(H) length: 0.000e+00um, number of vias: 13638
M2(V) length: 5.045e+04um, number of vias: 13516
M3(H) length: 8.219e+04um, number of vias: 4748
M4(V) length: 3.331e+04um, number of vias: 902
M5(H) length: 9.848e+03um
*** Completed Phase 2 route (0:00:00.3 398.4M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=398.4M) ***
Peak Memory Usage was 402.4M 
*** Finished trialRoute (cpu=0:00:01.0 mem=398.4M) ***

Extraction called for design 'square_root_finder' of instances=5046 and nets=5050 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 398.402M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.141  |  0.141  | 12.499  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Routing Overflow: 1.10% H and 17.80% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.18 sec
Total Real time: 2.0 sec
Total Memory Usage: 405.417969 Mbytes
trimMetalFill
<CMD> trimMetalFill
 *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 405.418M)
trimMetalFill...............SubArea: 1 of 9
**WARN: (ENCMF-11):	FILLWIRE/FILLWIREOPC shapes were encountered during trimming. Using trimMetalFill on tied-off fill shapes can result in some of the shapes becoming isolated from the Power/Ground newtwork. The trimMetalFill command is recommended for use with floating fill only.
 Number of metal fills with spacing or/and short violations:7804
 Total number of deleted metal fills: 7804
 Total number of added metal fills:   4531
 (CPU Time: 0:00:01.1  MEM: 405.418M)
 *** END OF TRIM METALFILL ***
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 405.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  1 Viols.
  VERIFY GEOMETRY ...... Wiring         :  347 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 348 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  332 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 332 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  294 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 294 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 1
  Wiring      : 143
  Antenna     : 0
  Short       : 856
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.3  MEM: 32.8M)

**ERROR: (ENCSYT-6000):	No Object Selected.
<CMD> undo
<CMD> setDrawView fplan
<CMD> deleteFiller -cell FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1
Deleted 13 physical insts (cell FILL64 / prefix -).
Deleted 11 physical insts (cell FILL32 / prefix -).
Deleted 15 physical insts (cell FILL16 / prefix -).
Deleted 39 physical insts (cell FILL8 / prefix -).
Deleted 115 physical insts (cell FILL4 / prefix -).
Deleted 434 physical insts (cell FILL2 / prefix -).
Deleted 896 physical insts (cell FILL1 / prefix -).
Total physical insts deleted = 1523.
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=405.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=158, multi-gpins=347, moved blk term=0/1246

Phase 1a route (0:00:00.0 405.0M):
Est net length = 1.644e+05um = 8.935e+04H + 7.508e+04V
Usage: (37.9%H 62.9%V) = (1.102e+05um 1.335e+05um) = (33315 26506)
Obstruct: 1141 = 331 (3.3%H) + 810 (8.2%V)
Overflow: 1670 = 181 (1.88% H) + 1489 (16.34% V)
Number obstruct path=84 reroute=0

Phase 1b route (0:00:00.0 405.0M):
Usage: (38.0%H 64.8%V) = (1.103e+05um 1.379e+05um) = (33332 27374)
Overflow: 1590 = 149 (1.55% H) + 1441 (15.82% V)

Phase 1c route (0:00:00.0 405.0M):
Usage: (37.9%H 64.9%V) = (1.101e+05um 1.379e+05um) = (33282 27381)
Overflow: 1540 = 137 (1.43% H) + 1404 (15.40% V)

Phase 1d route (0:00:00.0 405.0M):
Usage: (38.3%H 65.6%V) = (1.112e+05um 1.395e+05um) = (33597 27687)
Overflow: 1088 = 66 (0.69% H) + 1022 (11.22% V)

Phase 1e route (0:00:00.1 437.0M):
Usage: (38.7%H 65.8%V) = (1.125e+05um 1.400e+05um) = (33984 27796)
Overflow: 727 = 56 (0.58% H) + 671 (7.36% V)

Phase 1f route (0:00:00.1 437.0M):
Usage: (39.4%H 66.3%V) = (1.144e+05um 1.410e+05um) = (34574 27995)
Overflow: 421 = 17 (0.18% H) + 404 (4.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.01%
 -2:	1	 0.01%	14	 0.15%
 -1:	16	 0.17%	382	 4.19%
--------------------------------------
  0:	562	 5.86%	2940	32.27%
  1:	797	 8.31%	2202	24.17%
  2:	999	10.42%	1265	13.88%
  3:	1100	11.47%	884	 9.70%
  4:	993	10.35%	541	 5.94%
  5:	839	 8.75%	564	 6.19%
  6:	701	 7.31%	167	 1.83%
  7:	702	 7.32%	61	 0.67%
  8:	623	 6.50%	28	 0.31%
  9:	593	 6.18%	7	 0.08%
 10:	478	 4.98%	53	 0.58%
 11:	404	 4.21%	3	 0.03%
 12:	315	 3.28%	0	 0.00%
 13:	216	 2.25%	0	 0.00%
 14:	134	 1.40%	0	 0.00%
 15:	60	 0.63%	0	 0.00%
 16:	38	 0.40%	0	 0.00%
 17:	13	 0.14%	0	 0.00%
 18:	7	 0.07%	0	 0.00%


Global route (cpu=0.3s real=0.0s 405.0M)
Phase 1l route (0:00:00.3 405.0M):


*** After '-updateRemainTrks' operation: 

Usage: (41.8%H 75.0%V) = (1.216e+05um 1.596e+05um) = (36731 31672)
Overflow: 1728 = 106 (1.10% H) + 1622 (17.80% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	4	 0.04%
 -5:	0	 0.00%	15	 0.16%
 -4:	0	 0.00%	35	 0.38%
 -3:	0	 0.00%	105	 1.15%
 -2:	11	 0.11%	295	 3.24%
 -1:	90	 0.94%	907	 9.95%
--------------------------------------
  0:	618	 6.44%	2487	27.29%
  1:	829	 8.64%	2112	23.18%
  2:	1021	10.65%	1134	12.45%
  3:	1092	11.39%	777	 8.53%
  4:	993	10.35%	452	 4.96%
  5:	842	 8.78%	509	 5.59%
  6:	702	 7.32%	140	 1.54%
  7:	672	 7.01%	49	 0.54%
  8:	605	 6.31%	28	 0.31%
  9:	574	 5.98%	6	 0.07%
 10:	467	 4.87%	53	 0.58%
 11:	395	 4.12%	3	 0.03%
 12:	277	 2.89%	0	 0.00%
 13:	197	 2.05%	0	 0.00%
 14:	111	 1.16%	0	 0.00%
 15:	44	 0.46%	0	 0.00%
 16:	32	 0.33%	0	 0.00%
 17:	13	 0.14%	0	 0.00%
 18:	6	 0.06%	0	 0.00%



*** Completed Phase 1 route (0:00:00.6 405.0M) ***


Total length: 1.758e+05um, number of vias: 32804
M1(H) length: 0.000e+00um, number of vias: 13638
M2(V) length: 5.045e+04um, number of vias: 13516
M3(H) length: 8.219e+04um, number of vias: 4748
M4(V) length: 3.331e+04um, number of vias: 902
M5(H) length: 9.848e+03um
*** Completed Phase 2 route (0:00:00.3 405.0M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=405.0M) ***
Peak Memory Usage was 405.0M 
*** Finished trialRoute (cpu=0:00:01.0 mem=405.0M) ***

Extraction called for design 'square_root_finder' of instances=3523 and nets=5050 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 404.969M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.237  |  0.213  | -0.237  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -9.156  |  0.000  | -9.156  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   67    |    0    |   67    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 91.093%
Routing Overflow: 1.10% H and 17.80% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.12 sec
Total Real time: 2.0 sec
Total Memory Usage: 404.96875 Mbytes
<CMD> setLayerPreference page2_1 -isVisible 0
<CMD> setLayerPreference page2_1 -isSelectable 0
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference layerBlk -isSelectable 1
<CMD> zoomOut
<CMD> fit
<CMD> fit
<CMD> setLayerPreference obstruct -isVisible 1
<CMD> setLayerPreference obstruct -isSelectable 1
<CMD> setLayerPreference layerBlk -isSelectable 0
<CMD> setLayerPreference obstruct -isSelectable 0
<CMD> setLayerPreference obstruct -isVisible 0
<CMD> setLayerPreference layerBlk -isVisible 0
<CMD> setLayerPreference page2_2 -isVisible 0
<CMD> setLayerPreference page2_2 -isSelectable 0
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference layerBlk -isSelectable 1
<CMD> violationBrowser -all -no_display_false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
Connected to ws34 53588 0
*** Finished dispatch of slaves (cpu=0:00:01.0) (real=0:00:05.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 410.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.4; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2; extra slack 0.1
*info: Setting setup target slack to 0.300
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=410.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=410.3M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.141  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.093%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 410.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.6; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2999; extra slack 0.1
**WARN: (ENCOPT-3533):	Trying to set a DRC margin above the max value (0.70). DrcMargin is set to max.
*info: Setting setup target slack to 0.400
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=411.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=410.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.141  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.093%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 411.5M **
*** Starting optimizing excluded clock nets MEM= 411.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 411.5M) ***
*** Starting optimizing excluded clock nets MEM= 411.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 411.5M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 91.093% **

*** starting 1-st resizing pass: 4804 instances 
*** starting 2-nd resizing pass: 4537 instances 
*** starting 3-rd resizing pass: 1228 instances 
*** starting 4-th resizing pass: 415 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 14 Upsize = 66 **
** Density Change = -0.090% **
** Density after transform = 91.183% **
*** Finish transform (0:00:07.2) ***
density before resizing = 91.183%
* summary of transition time violation fixes:
*summary:     44 instances changed cell type
density after resizing = 91.302%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 90.6 % ( 58 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 873 insts, mean move: 0.71 um, max move: 1.98 um
	max move on inst (FE_OFC19_sqrt_3_): (100.32, 365.12) --> (98.34, 365.12)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 873 insts, mean move: 0.71 um, max move: 1.98 um
	max move on inst (FE_OFC19_sqrt_3_): (100.32, 365.12) --> (98.34, 365.12)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.98 um
  inst (FE_OFC19_sqrt_3_) with max move: (100.32, 365.12) -> (98.34, 365.12)
  mean    (X+Y) =         0.71 um
Total instances moved : 873
*** cpu=0:00:00.8   mem=412.4M  mem(used)=0.0M***
*** Starting trialRoute (mem=412.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=184, multi-gpins=397, moved blk term=0/1250

Phase 1a route (0:00:00.0 413.9M):
Est net length = 1.645e+05um = 8.944e+04H + 7.504e+04V
Usage: (38.0%H 62.8%V) = (1.104e+05um 1.334e+05um) = (33361 26482)
Obstruct: 1141 = 331 (3.3%H) + 810 (8.2%V)
Overflow: 1685 = 196 (2.05% H) + 1488 (16.34% V)
Number obstruct path=93 reroute=0

Phase 1b route (0:00:00.0 415.2M):
Usage: (38.0%H 64.8%V) = (1.105e+05um 1.378e+05um) = (33390 27360)
Overflow: 1620 = 158 (1.65% H) + 1462 (16.05% V)

Phase 1c route (0:00:00.0 415.2M):
Usage: (38.0%H 64.8%V) = (1.103e+05um 1.379e+05um) = (33334 27380)
Overflow: 1565 = 138 (1.44% H) + 1427 (15.66% V)

Phase 1d route (0:00:00.0 415.2M):
Usage: (38.4%H 65.6%V) = (1.114e+05um 1.396e+05um) = (33671 27707)
Overflow: 1100 = 71 (0.74% H) + 1029 (11.29% V)

Phase 1e route (0:00:00.1 447.2M):
Usage: (38.6%H 65.8%V) = (1.123e+05um 1.399e+05um) = (33928 27776)
Overflow: 745 = 50 (0.52% H) + 694 (7.62% V)

Phase 1f route (0:00:00.1 447.2M):
Usage: (39.5%H 66.3%V) = (1.146e+05um 1.411e+05um) = (34640 28009)
Overflow: 406 = 22 (0.23% H) + 384 (4.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.01%
 -2:	4	 0.04%	11	 0.12%
 -1:	16	 0.17%	367	 4.03%
--------------------------------------
  0:	568	 5.92%	2949	32.36%
  1:	811	 8.46%	2201	24.15%
  2:	1026	10.70%	1308	14.35%
  3:	1054	10.99%	861	 9.45%
  4:	959	10.00%	536	 5.88%
  5:	873	 9.10%	571	 6.27%
  6:	694	 7.24%	144	 1.58%
  7:	694	 7.24%	71	 0.78%
  8:	658	 6.86%	28	 0.31%
  9:	584	 6.09%	7	 0.08%
 10:	481	 5.02%	54	 0.59%
 11:	405	 4.22%	3	 0.03%
 12:	287	 2.99%	0	 0.00%
 13:	202	 2.11%	0	 0.00%
 14:	132	 1.38%	0	 0.00%
 15:	80	 0.83%	0	 0.00%
 16:	43	 0.45%	0	 0.00%
 17:	14	 0.15%	0	 0.00%
 18:	6	 0.06%	0	 0.00%


Global route (cpu=0.2s real=0.0s 414.4M)
Phase 1l route (0:00:00.9 414.2M):


*** After '-updateRemainTrks' operation: 

Usage: (41.8%H 74.9%V) = (1.215e+05um 1.593e+05um) = (36706 31622)
Overflow: 1709 = 106 (1.11% H) + 1603 (17.59% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	3	 0.03%
 -5:	0	 0.00%	12	 0.13%
 -4:	0	 0.00%	36	 0.40%
 -3:	0	 0.00%	111	 1.22%
 -2:	17	 0.18%	292	 3.20%
 -1:	82	 0.85%	889	 9.76%
--------------------------------------
  0:	620	 6.46%	2498	27.41%
  1:	831	 8.66%	2079	22.82%
  2:	1051	10.96%	1189	13.05%
  3:	1054	10.99%	765	 8.40%
  4:	972	10.13%	457	 5.02%
  5:	871	 9.08%	500	 5.49%
  6:	686	 7.15%	129	 1.42%
  7:	670	 6.99%	61	 0.67%
  8:	647	 6.75%	27	 0.30%
  9:	574	 5.98%	6	 0.07%
 10:	452	 4.71%	54	 0.59%
 11:	384	 4.00%	3	 0.03%
 12:	259	 2.70%	0	 0.00%
 13:	190	 1.98%	0	 0.00%
 14:	117	 1.22%	0	 0.00%
 15:	60	 0.63%	0	 0.00%
 16:	36	 0.38%	0	 0.00%
 17:	13	 0.14%	0	 0.00%
 18:	5	 0.05%	0	 0.00%



*** Completed Phase 1 route (0:00:02.3 412.4M) ***


Total length: 1.763e+05um, number of vias: 32689
M1(H) length: 0.000e+00um, number of vias: 13638
M2(V) length: 5.059e+04um, number of vias: 13505
M3(H) length: 8.267e+04um, number of vias: 4666
M4(V) length: 3.354e+04um, number of vias: 880
M5(H) length: 9.485e+03um
*** Completed Phase 2 route (0:00:00.9 412.9M) ***

*** Finished all Phases (cpu=0:00:03.3 mem=412.9M) ***
Peak Memory Usage was 418.5M 
*** Finished trialRoute (cpu=0:00:04.5 mem=412.9M) ***

Extraction called for design 'square_root_finder' of instances=3523 and nets=5050 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:00.0  MEM: 413.855M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 413.3M, InitMEM = 413.3M)
Start delay calculation (mem=413.348M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=413.836M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 413.8M) ***

------------------------------------------------------------
     Summary (cpu=0.33min real=0.45min mem=414.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.160  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.302%
Routing Overflow: 1.11% H and 17.59% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:32, mem = 415.0M **
Started binary server on port 44119
*** Starting optCritPath ***
*info: 10 clock nets excluded
*info: 3 special nets excluded.
*info: 121 no-driver nets excluded.
Density : 0.9130
Max route overflow : 0.1759
Current slack : 0.160 ns, density : 0.9130  End_Point: cat_reg_0_/D
Current slack : 0.162 ns, density : 0.9130  Worst_View: default_view_setup  End_Point: cat_reg_0_/D
Current slack : 0.162 ns, density : 0.9130  End_Point: cat_reg_0_/D
Current slack : 0.169 ns, density : 0.9133  Worst_View: default_view_setup  End_Point: cat_reg_0_/D
Current slack : 0.197 ns, density : 0.9133  Worst_View: default_view_setup  End_Point: cat_reg_0_/D
Current slack : 0.403 ns, density : 0.9141  Worst_View: default_view_setup  End_Point: cat_reg_0_/D
*** Starting refinePlace (0:00:03.6 mem=430.9M) ***
default core: bins with density >  0.75 = 90.6 % ( 58 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 1023 insts, mean move: 0.92 um, max move: 15.60 um
	max move on inst (U400): (75.24, 344.96) --> (64.68, 339.92)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1023 insts, mean move: 0.92 um, max move: 15.60 um
	max move on inst (U400): (75.24, 344.96) --> (64.68, 339.92)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        15.60 um
  inst (U400) with max move: (75.24, 344.96) -> (64.68, 339.92)
  mean    (X+Y) =         0.92 um
Total instances moved : 1023
*** cpu=0:00:01.0   mem=432.9M  mem(used)=0.0M***
*** maximum move = 15.6um ***
*** Finished refinePlace (0:00:07.2 mem=432.9M) ***
*** Starting trialRoute (mem=432.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=188, multi-gpins=408, moved blk term=0/1224

Phase 1a route (0:00:00.0 434.5M):
Est net length = 1.653e+05um = 8.980e+04H + 7.547e+04V
Usage: (38.1%H 63.0%V) = (1.107e+05um 1.339e+05um) = (33453 26579)
Obstruct: 1141 = 331 (3.3%H) + 810 (8.2%V)
Overflow: 1737 = 207 (2.16% H) + 1530 (16.79% V)
Number obstruct path=88 reroute=0

Phase 1b route (0:00:00.0 435.7M):
Usage: (38.1%H 64.9%V) = (1.107e+05um 1.382e+05um) = (33454 27436)
Overflow: 1665 = 149 (1.55% H) + 1517 (16.64% V)

Phase 1c route (0:00:00.0 435.7M):
Usage: (38.1%H 65.0%V) = (1.105e+05um 1.383e+05um) = (33407 27458)
Overflow: 1632 = 136 (1.42% H) + 1496 (16.42% V)

Phase 1d route (0:00:00.0 435.7M):
Usage: (38.4%H 65.8%V) = (1.116e+05um 1.400e+05um) = (33730 27789)
Overflow: 1140 = 73 (0.76% H) + 1067 (11.71% V)

Phase 1e route (0:00:00.1 467.9M):
Usage: (38.9%H 65.9%V) = (1.129e+05um 1.403e+05um) = (34121 27853)
Overflow: 752 = 43 (0.45% H) + 709 (7.78% V)

Phase 1f route (0:00:00.1 467.9M):
Usage: (39.6%H 66.5%V) = (1.151e+05um 1.414e+05um) = (34793 28076)
Overflow: 419 = 19 (0.20% H) + 400 (4.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.01%
 -2:	1	 0.01%	15	 0.16%
 -1:	18	 0.19%	377	 4.14%
--------------------------------------
  0:	607	 6.33%	3004	32.97%
  1:	794	 8.28%	2122	23.29%
  2:	1004	10.47%	1305	14.32%
  3:	1095	11.42%	865	 9.49%
  4:	968	10.09%	541	 5.94%
  5:	849	 8.85%	564	 6.19%
  6:	668	 6.96%	161	 1.77%
  7:	708	 7.38%	61	 0.67%
  8:	634	 6.61%	34	 0.37%
  9:	603	 6.29%	6	 0.07%
 10:	462	 4.82%	53	 0.58%
 11:	388	 4.05%	3	 0.03%
 12:	297	 3.10%	0	 0.00%
 13:	233	 2.43%	0	 0.00%
 14:	129	 1.35%	0	 0.00%
 15:	77	 0.80%	0	 0.00%
 16:	38	 0.40%	0	 0.00%
 17:	14	 0.15%	0	 0.00%
 18:	4	 0.04%	0	 0.00%


Global route (cpu=0.2s real=0.0s 435.1M)
Phase 1l route (0:00:00.9 435.9M):


*** After '-updateRemainTrks' operation: 

Usage: (42.1%H 75.2%V) = (1.222e+05um 1.600e+05um) = (36922 31749)
Overflow: 1779 = 107 (1.12% H) + 1671 (18.34% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.01%
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	2	 0.02%
 -5:	0	 0.00%	15	 0.16%
 -4:	0	 0.00%	47	 0.52%
 -3:	1	 0.01%	100	 1.10%
 -2:	9	 0.09%	331	 3.63%
 -1:	93	 0.97%	892	 9.79%
--------------------------------------
  0:	669	 6.98%	2476	27.17%
  1:	822	 8.57%	2041	22.40%
  2:	1020	10.63%	1197	13.14%
  3:	1100	11.47%	769	 8.44%
  4:	966	10.07%	447	 4.91%
  5:	842	 8.78%	519	 5.70%
  6:	661	 6.89%	129	 1.42%
  7:	674	 7.03%	52	 0.57%
  8:	626	 6.53%	31	 0.34%
  9:	592	 6.17%	6	 0.07%
 10:	454	 4.73%	53	 0.58%
 11:	347	 3.62%	3	 0.03%
 12:	287	 2.99%	0	 0.00%
 13:	208	 2.17%	0	 0.00%
 14:	112	 1.17%	0	 0.00%
 15:	62	 0.65%	0	 0.00%
 16:	30	 0.31%	0	 0.00%
 17:	12	 0.13%	0	 0.00%
 18:	4	 0.04%	0	 0.00%



*** Completed Phase 1 route (0:00:02.4 433.9M) ***


Total length: 1.776e+05um, number of vias: 32814
M1(H) length: 0.000e+00um, number of vias: 13636
M2(V) length: 5.144e+04um, number of vias: 13519
M3(H) length: 8.301e+04um, number of vias: 4742
M4(V) length: 3.350e+04um, number of vias: 917
M5(H) length: 9.656e+03um
*** Completed Phase 2 route (0:00:00.9 433.9M) ***

*** Finished all Phases (cpu=0:00:03.3 mem=433.9M) ***
Peak Memory Usage was 440.1M 
*** Finished trialRoute (cpu=0:00:04.6 mem=433.9M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:12.8 mem=434.3M) ***
*** Finished delays update (0:00:13.8 mem=436.1M) ***
** Core optimization cpu=0:00:01.0 real=0:00:04.0 (81 evaluations)
*** Done optCritPath (cpu=0:00:17.6 real=0:00:31.0 mem=437.07M) ***

------------------------------------------------------------
     Summary (cpu=0.28min real=0.52min mem=435.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.368  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.397%
Routing Overflow: 1.12% H and 18.34% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:01:04, mem = 435.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:42, real = 0:01:04, mem = 434.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.368  |  0.368  | 12.508  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.397%
Routing Overflow: 1.12% H and 18.34% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:01:06, mem = 434.6M **
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 434.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.6; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2999;
**WARN: (ENCOPT-3533):	Trying to set a DRC margin above the max value (0.70). DrcMargin is set to max.
*info: Setting setup target slack to 0.300
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=434.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=434.6M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            DLY4X1         -   fast
*info:            DLY3X1         -   fast
*info:            DLY2X1         -   fast
*info:            DLY1X1         -   fast
*info:             BUFXL         -   fast
*info:             BUFX1         -   fast
*info:          CLKBUFX1         -   fast
*info:          CLKBUFXL         -   fast
*info:          CLKBUFX2         -   fast
*info:             BUFX2         -   fast
*info:          CLKBUFX3         -   fast
*info:             BUFX3         -   fast
*info:          CLKBUFX4         -   fast
*info:             BUFX4         -   fast
*info:          CLKBUFX8         -   fast
*info:             BUFX8         -   fast
*info:            BUFX12         -   fast
*info:            BUFX16         -   fast
*info:         CLKBUFX12         -   fast
*info:            BUFX20         -   fast
*info:         CLKBUFX16         -   fast
*info:         CLKBUFX20         -   fast
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:03:46, mem=433.1M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 441.6M, InitMEM = 441.6M)
Start delay calculation (mem=441.570M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=441.570M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 441.6M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.243 ns 
 TNS         : -9.268 ns 
 Viol paths  : 66 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.3, REAL=0:00:01.0, totSessionCpu=0:03:48, mem=442.1M)
Setting analysis mode to setup ...
Info: 10 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.300 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.068 ns      0.068 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 	0.068 ns
 reg2reg WS  : 	0.068 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 	0.068 ns 
 Viol paths  : 	0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:02.9, REAL=0:00:03.0, totSessionCpu=0:03:49, mem=442.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.368  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.243  |
|           TNS (ns):| -9.268  |
|    Violating Paths:|   66    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.397%
------------------------------------------------------------
Info: 10 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:03.6, REAL=0:00:04.0, totSessionCpu=0:03:50, mem=443.3M)
Density before buffering = 0.914 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1  	7.0   1.873/1.896 (1.400/1.400, 0.084)   0.847/0.784 (0.700/0.700, 0.084)
*Info:   DLY3X1  	7.0   1.504/1.479 (1.400/1.400, 0.084)   0.703/0.615 (0.700/0.700, 0.084)
*Info:   DLY2X1  	6.0   1.167/1.130 (1.400/1.400, 0.084)   0.566/0.469 (0.700/0.700, 0.084)
*Info:   DLY1X1  	6.0   0.851/0.849 (1.400/1.400, 0.084)   0.438/0.355 (0.700/0.700, 0.084)
*Info: 
*Info:   CLKBUFX20  	24.0   0.666/0.626 (1.400/1.400, 1.680)   0.339/0.269 (0.700/0.700, 1.680)
*Info:   CLKBUFX16  	19.0   0.690/0.639 (1.400/1.400, 1.344)   0.349/0.275 (0.700/0.700, 1.344)
*Info:   CLKBUFX12  	16.0   0.674/0.614 (1.400/1.400, 1.008)   0.343/0.263 (0.700/0.700, 1.008)
*Info:   BUFX20  	16.0   0.687/0.735 (1.400/1.400, 1.680)   0.365/0.312 (0.700/0.700, 1.680)
*Info:   BUFX16  	13.0   0.694/0.737 (1.400/1.400, 1.344)   0.368/0.312 (0.700/0.700, 1.344)
*Info:   BUFX12  	10.0   0.698/0.735 (1.400/1.400, 1.008)   0.370/0.310 (0.700/0.700, 1.008)
*Info:   BUFX8  	9.0   0.696/0.734 (1.400/1.400, 0.672)   0.370/0.309 (0.700/0.700, 0.672)
*Info:   CLKBUFX8  	7.0   0.886/0.831 (1.400/1.400, 0.672)   0.452/0.371 (0.700/0.700, 0.672)
*Info:   CLKBUFX4  	5.0   0.944/0.865 (1.400/1.400, 0.336)   0.477/0.385 (0.700/0.700, 0.336)
*Info:   BUFX4  	5.0   0.715/0.767 (1.400/1.400, 0.336)   0.375/0.325 (0.700/0.700, 0.336)
*Info:   CLKBUFXL  	4.0   0.779/0.398 (1.400/1.400, 0.042)   0.402/0.121 (0.700/0.700, 0.042)
*Info:   CLKBUFX3  	4.0   0.946/0.867 (1.400/1.400, 0.252)   0.480/0.385 (0.700/0.700, 0.252)
*Info:   CLKBUFX2  	4.0   0.964/0.804 (1.400/1.400, 0.168)   0.493/0.355 (0.700/0.700, 0.168)
*Info:   CLKBUFX1  	4.0   0.829/0.743 (1.400/1.400, 0.084)   0.425/0.333 (0.700/0.700, 0.084)
*Info:   BUFXL  	4.0   0.620/0.547 (1.400/1.400, 0.042)   0.329/0.203 (0.700/0.700, 0.042)
*Info:   BUFX3  	4.0   0.725/0.771 (1.400/1.400, 0.252)   0.379/0.324 (0.700/0.700, 0.252)
*Info:   BUFX2  	4.0   0.729/0.772 (1.400/1.400, 0.168)   0.378/0.326 (0.700/0.700, 0.168)
*Info:   BUFX1  	4.0   0.754/0.736 (1.400/1.400, 0.084)   0.392/0.301 (0.700/0.700, 0.084)
Worst hold path end point: up_reg_21_/SN net n318
Iter 0: Hold WNS: -0.243 Hold TNS: -9.268 #Viol Endpoints: 66 CPU: 0:00:46.1
Worst hold path end point: up_reg_15_/RN net FE_PHN94_n340
Iter 1: Hold WNS: -0.007 Hold TNS: -0.007 #Viol Endpoints: 1 CPU: 0:00:46.4
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.003 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_18_/RN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.068 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.003 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_18_/RN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.068 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.003 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_18_/RN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.068 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
Density after buffering = 0.916 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 19 nets for commit
*info: Added a total of 19 cells to fix/reduce hold violation
*info:
*info:            5 cells of type 'BUFXL' used
*info:            2 cells of type 'CLKBUFX2' used
*info:            2 cells of type 'CLKBUFX3' used
*info:            9 cells of type 'CLKBUFXL' used
*info:            1 cell  of type 'DLY3X1' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
Active setup views: default_view_setup 
Active hold views: default_view_hold 
*info:
*** Finished hold time fix (CPU=0:00:06.7, REAL=0:00:08.0, totSessionCpu=0:03:53, mem=444.3M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=444.3M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'square_root_finder' of instances=3541 and nets=5068 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 444.336M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 443.6M, InitMEM = 443.6M)
Start delay calculation (mem=443.570M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:00.0 mem=443.570M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 443.6M) ***
**optDesign ... cpu = 0:00:12, real = 0:00:15, mem = 443.6M **
*** Starting trialRoute (mem=443.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=188, multi-gpins=408, moved blk term=0/1229

Phase 1a route (0:00:00.0 443.6M):
Est net length = 1.663e+05um = 9.011e+04H + 7.620e+04V
Usage: (38.2%H 63.5%V) = (1.111e+05um 1.348e+05um) = (33565 26759)
Obstruct: 1141 = 331 (3.3%H) + 810 (8.2%V)
Overflow: 1784 = 219 (2.28% H) + 1565 (17.17% V)
Number obstruct path=92 reroute=0

Phase 1b route (0:00:00.0 444.6M):
Usage: (38.3%H 65.4%V) = (1.111e+05um 1.392e+05um) = (33582 27623)
Overflow: 1712 = 161 (1.67% H) + 1552 (17.03% V)

Phase 1c route (0:00:00.0 444.6M):
Usage: (38.2%H 65.4%V) = (1.110e+05um 1.393e+05um) = (33539 27650)
Overflow: 1676 = 148 (1.54% H) + 1528 (16.77% V)

Phase 1d route (0:00:00.0 444.6M):
Usage: (38.6%H 66.2%V) = (1.121e+05um 1.410e+05um) = (33880 27989)
Overflow: 1178 = 71 (0.74% H) + 1107 (12.15% V)

Phase 1e route (0:00:00.1 476.6M):
Usage: (39.1%H 66.4%V) = (1.136e+05um 1.413e+05um) = (34320 28044)
Overflow: 775 = 46 (0.48% H) + 729 (8.00% V)

Phase 1f route (0:00:00.1 476.6M):
Usage: (39.9%H 66.9%V) = (1.160e+05um 1.423e+05um) = (35051 28251)
Overflow: 438 = 25 (0.26% H) + 413 (4.53% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.01%
 -2:	1	 0.01%	14	 0.15%
 -1:	24	 0.25%	391	 4.29%
--------------------------------------
  0:	598	 6.24%	3021	33.15%
  1:	817	 8.52%	2155	23.65%
  2:	1028	10.72%	1268	13.92%
  3:	1090	11.36%	864	 9.48%
  4:	965	10.06%	527	 5.78%
  5:	857	 8.94%	557	 6.11%
  6:	661	 6.89%	156	 1.71%
  7:	678	 7.07%	63	 0.69%
  8:	650	 6.78%	32	 0.35%
  9:	590	 6.15%	7	 0.08%
 10:	448	 4.67%	53	 0.58%
 11:	389	 4.06%	3	 0.03%
 12:	306	 3.19%	0	 0.00%
 13:	228	 2.38%	0	 0.00%
 14:	128	 1.33%	0	 0.00%
 15:	72	 0.75%	0	 0.00%
 16:	43	 0.45%	0	 0.00%
 17:	14	 0.15%	0	 0.00%
 18:	4	 0.04%	0	 0.00%


Global route (cpu=0.2s real=0.0s 444.1M)
Phase 1l route (0:00:00.9 444.1M):


*** After '-updateRemainTrks' operation: 

Usage: (42.4%H 75.6%V) = (1.231e+05um 1.609e+05um) = (37187 31937)
Overflow: 1800 = 114 (1.19% H) + 1685 (18.50% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	3	 0.03%
 -6:	0	 0.00%	2	 0.02%
 -5:	0	 0.00%	15	 0.16%
 -4:	0	 0.00%	49	 0.54%
 -3:	1	 0.01%	96	 1.05%
 -2:	13	 0.14%	323	 3.54%
 -1:	94	 0.98%	918	10.07%
--------------------------------------
  0:	656	 6.84%	2506	27.50%
  1:	855	 8.91%	2062	22.63%
  2:	1034	10.78%	1158	12.71%
  3:	1095	11.42%	750	 8.23%
  4:	983	10.25%	452	 4.96%
  5:	832	 8.67%	508	 5.58%
  6:	643	 6.70%	121	 1.33%
  7:	674	 7.03%	55	 0.60%
  8:	618	 6.44%	31	 0.34%
  9:	584	 6.09%	7	 0.08%
 10:	442	 4.61%	53	 0.58%
 11:	370	 3.86%	3	 0.03%
 12:	264	 2.75%	0	 0.00%
 13:	212	 2.21%	0	 0.00%
 14:	112	 1.17%	0	 0.00%
 15:	60	 0.63%	0	 0.00%
 16:	33	 0.34%	0	 0.00%
 17:	12	 0.13%	0	 0.00%
 18:	4	 0.04%	0	 0.00%



*** Completed Phase 1 route (0:00:02.4 443.6M) ***


Total length: 1.792e+05um, number of vias: 32927
M1(H) length: 0.000e+00um, number of vias: 13674
M2(V) length: 5.164e+04um, number of vias: 13576
M3(H) length: 8.359e+04um, number of vias: 4754
M4(V) length: 3.406e+04um, number of vias: 923
M5(H) length: 9.905e+03um
*** Completed Phase 2 route (0:00:00.9 443.6M) ***

*** Finished all Phases (cpu=0:00:03.3 mem=443.6M) ***
Peak Memory Usage was 448.1M 
*** Finished trialRoute (cpu=0:00:04.5 mem=443.6M) ***

Extraction called for design 'square_root_finder' of instances=3541 and nets=5068 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 443.570M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 443.6M, InitMEM = 443.6M)
Start delay calculation (mem=443.570M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=443.570M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 443.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:23, mem = 443.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.353  |  0.353  | 12.160  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.205  |  0.004  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.574%
Routing Overflow: 1.19% H and 18.50% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:02.3, REAL=0:00:04.0, TOTCPU=0:00:19.3, TOTREAL=0:00:26.0, MEM=435.2M
**optDesign ... cpu = 0:00:21, real = 0:00:27, mem = 435.1M **
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 435.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.6; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2999; extra slack 0.1
**WARN: (ENCOPT-3533):	Trying to set a DRC margin above the max value (0.70). DrcMargin is set to max.
*info: Setting setup target slack to 0.400
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=435.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=435.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.353  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.574%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:06, mem = 443.6M **
*** Starting optimizing excluded clock nets MEM= 443.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 443.6M) ***
*** Starting optimizing excluded clock nets MEM= 443.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 443.6M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 91.574% **

*** starting 1-st resizing pass: 4822 instances 
*** starting 2-nd resizing pass: 4784 instances 
*** starting 3-rd resizing pass: 1423 instances 
*** starting 4-th resizing pass: 49 instances 


** Summary: Buffer Deletion = 19 Declone = 2 Downsize = 54 Upsize = 6 **
** Density Change = 0.349% **
** Density after transform = 91.226% **
*** Finish transform (0:00:04.7) ***
density before resizing = 91.226%
* summary of transition time violation fixes:
*summary:     39 instances changed cell type
density after resizing = 91.343%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:00.0
move report: preRPlace moves 582 insts, mean move: 0.69 um, max move: 4.62 um
	max move on inst (mult_33/S1_12_0): (132.66, 198.80) --> (128.04, 198.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 582 insts, mean move: 0.69 um, max move: 4.62 um
	max move on inst (mult_33/S1_12_0): (132.66, 198.80) --> (128.04, 198.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.62 um
  inst (mult_33/S1_12_0) with max move: (132.66, 198.8) -> (128.04, 198.8)
  mean    (X+Y) =         0.69 um
Total instances moved : 582
*** cpu=0:00:00.8   mem=444.6M  mem(used)=0.0M***
*** Starting trialRoute (mem=444.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=168, multi-gpins=368, moved blk term=0/1222

Phase 1a route (0:00:00.0 445.5M):
Est net length = 1.657e+05um = 9.037e+04H + 7.531e+04V
Usage: (38.3%H 63.0%V) = (1.112e+05um 1.337e+05um) = (33604 26543)
Obstruct: 1141 = 331 (3.3%H) + 810 (8.2%V)
Overflow: 1761 = 205 (2.14% H) + 1555 (17.07% V)
Number obstruct path=89 reroute=0

Phase 1b route (0:00:00.0 446.8M):
Usage: (38.2%H 64.9%V) = (1.111e+05um 1.382e+05um) = (33569 27432)
Overflow: 1692 = 155 (1.62% H) + 1537 (16.87% V)

Phase 1c route (0:00:00.0 446.8M):
Usage: (38.2%H 65.0%V) = (1.109e+05um 1.383e+05um) = (33525 27452)
Overflow: 1658 = 148 (1.55% H) + 1509 (16.56% V)

Phase 1d route (0:00:00.0 446.8M):
Usage: (38.6%H 65.7%V) = (1.120e+05um 1.399e+05um) = (33850 27766)
Overflow: 1173 = 70 (0.73% H) + 1103 (12.11% V)

Phase 1e route (0:00:00.1 478.8M):
Usage: (39.0%H 65.9%V) = (1.132e+05um 1.402e+05um) = (34208 27831)
Overflow: 789 = 48 (0.50% H) + 741 (8.13% V)

Phase 1f route (0:00:00.1 478.8M):
Usage: (39.7%H 66.4%V) = (1.155e+05um 1.413e+05um) = (34889 28050)
Overflow: 442 = 25 (0.26% H) + 417 (4.58% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	13	 0.14%
 -1:	25	 0.26%	399	 4.38%
--------------------------------------
  0:	595	 6.20%	2961	32.50%
  1:	850	 8.86%	2135	23.43%
  2:	999	10.42%	1315	14.43%
  3:	1077	11.23%	869	 9.54%
  4:	899	 9.37%	539	 5.92%
  5:	881	 9.19%	559	 6.13%
  6:	696	 7.26%	164	 1.80%
  7:	691	 7.20%	65	 0.71%
  8:	640	 6.67%	30	 0.33%
  9:	604	 6.30%	7	 0.08%
 10:	442	 4.61%	53	 0.58%
 11:	408	 4.25%	3	 0.03%
 12:	302	 3.15%	0	 0.00%
 13:	225	 2.35%	0	 0.00%
 14:	116	 1.21%	0	 0.00%
 15:	68	 0.71%	0	 0.00%
 16:	57	 0.59%	0	 0.00%
 17:	12	 0.13%	0	 0.00%
 18:	4	 0.04%	0	 0.00%


Global route (cpu=0.2s real=1.0s 446.0M)
Phase 1l route (0:00:00.9 446.0M):


*** After '-updateRemainTrks' operation: 

Usage: (42.2%H 75.2%V) = (1.226e+05um 1.601e+05um) = (37040 31772)
Overflow: 1787 = 112 (1.16% H) + 1676 (18.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	2	 0.02%
 -5:	0	 0.00%	15	 0.16%
 -4:	0	 0.00%	55	 0.60%
 -3:	1	 0.01%	97	 1.06%
 -2:	14	 0.15%	315	 3.46%
 -1:	90	 0.94%	911	10.00%
--------------------------------------
  0:	669	 6.98%	2477	27.18%
  1:	869	 9.06%	2060	22.61%
  2:	1000	10.43%	1178	12.93%
  3:	1092	11.39%	732	 8.03%
  4:	907	 9.46%	478	 5.25%
  5:	873	 9.10%	520	 5.71%
  6:	691	 7.20%	124	 1.36%
  7:	676	 7.05%	57	 0.63%
  8:	613	 6.39%	27	 0.30%
  9:	592	 6.17%	7	 0.08%
 10:	417	 4.35%	53	 0.58%
 11:	380	 3.96%	3	 0.03%
 12:	291	 3.03%	0	 0.00%
 13:	204	 2.13%	0	 0.00%
 14:	94	 0.98%	0	 0.00%
 15:	59	 0.62%	0	 0.00%
 16:	44	 0.46%	0	 0.00%
 17:	11	 0.11%	0	 0.00%
 18:	4	 0.04%	0	 0.00%



*** Completed Phase 1 route (0:00:02.4 444.6M) ***


Total length: 1.778e+05um, number of vias: 32870
M1(H) length: 0.000e+00um, number of vias: 13632
M2(V) length: 5.137e+04um, number of vias: 13517
M3(H) length: 8.304e+04um, number of vias: 4773
M4(V) length: 3.346e+04um, number of vias: 948
M5(H) length: 9.967e+03um
*** Completed Phase 2 route (0:00:00.9 447.6M) ***

*** Finished all Phases (cpu=0:00:03.3 mem=447.6M) ***
Peak Memory Usage was 450.0M 
*** Finished trialRoute (cpu=0:00:04.5 mem=447.6M) ***

Extraction called for design 'square_root_finder' of instances=3520 and nets=5047 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 448.570M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 448.6M, InitMEM = 448.6M)
Start delay calculation (mem=448.570M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=448.570M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 448.6M) ***

------------------------------------------------------------
     Summary (cpu=0.27min real=0.35min mem=449.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.404  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.343%
Routing Overflow: 1.16% H and 18.39% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:29, mem = 450.1M **
**ERROR: (ENCOPT-612):	'optCritPath' is no more accessible.

Use the 'optDesign {-preCTS | -postCTS } -incr 'command instead.
*info: Setting setup target slack to 0.300
*info: Hold target slack is 0.000
*** Finished optDesign ***
**optDesign ... cpu = 0:04:33, real = 0:57:40, mem = 450.1M **
*** Starting optimizing excluded clock nets MEM= 450.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 450.1M) ***
*** Starting optimizing excluded clock nets MEM= 450.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 450.1M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 91.343% **

*** starting 1-st resizing pass: 4801 instances 
*** starting 2-nd resizing pass: 4785 instances 
*** starting 3-rd resizing pass: 1432 instances 
*** starting 4-th resizing pass: 109 instances 


** Summary: Buffer Deletion = 1 Declone = 4 Downsize = 57 Upsize = 0 **
** Density Change = 0.259% **
** Density after transform = 91.084% **
*** Finish transform (0:00:04.7) ***
density before resizing = 91.084%
* summary of transition time violation fixes:
*summary:     33 instances changed cell type
density after resizing = 91.174%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:00.0
move report: preRPlace moves 342 insts, mean move: 0.69 um, max move: 1.32 um
	max move on inst (FE_OFC20_sqrt_2_): (83.16, 329.84) --> (84.48, 329.84)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 342 insts, mean move: 0.69 um, max move: 1.32 um
	max move on inst (FE_OFC20_sqrt_2_): (83.16, 329.84) --> (84.48, 329.84)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.32 um
  inst (FE_OFC20_sqrt_2_) with max move: (83.16, 329.84) -> (84.48, 329.84)
  mean    (X+Y) =         0.69 um
Total instances moved : 342
*** cpu=0:00:00.7   mem=450.1M  mem(used)=0.0M***
*** Starting trialRoute (mem=450.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=156, multi-gpins=344, moved blk term=0/1239

Phase 1a route (0:00:00.0 450.1M):
Est net length = 1.657e+05um = 9.044e+04H + 7.524e+04V
Usage: (38.3%H 62.9%V) = (1.113e+05um 1.335e+05um) = (33633 26506)
Obstruct: 1141 = 331 (3.3%H) + 810 (8.2%V)
Overflow: 1779 = 238 (2.48% H) + 1542 (16.92% V)
Number obstruct path=94 reroute=0

Phase 1b route (0:00:00.0 450.1M):
Usage: (38.4%H 64.8%V) = (1.114e+05um 1.379e+05um) = (33672 27367)
Overflow: 1695 = 186 (1.93% H) + 1509 (16.56% V)

Phase 1c route (0:00:00.0 450.1M):
Usage: (38.3%H 64.8%V) = (1.113e+05um 1.380e+05um) = (33628 27384)
Overflow: 1651 = 161 (1.68% H) + 1491 (16.36% V)

Phase 1d route (0:00:00.0 450.1M):
Usage: (38.7%H 65.6%V) = (1.124e+05um 1.396e+05um) = (33973 27704)
Overflow: 1167 = 84 (0.87% H) + 1083 (11.89% V)

Phase 1e route (0:00:00.1 482.1M):
Usage: (39.1%H 65.9%V) = (1.135e+05um 1.401e+05um) = (34292 27814)
Overflow: 797 = 59 (0.61% H) + 739 (8.11% V)

Phase 1f route (0:00:00.1 482.1M):
Usage: (39.8%H 66.4%V) = (1.156e+05um 1.412e+05um) = (34928 28034)
Overflow: 453 = 24 (0.25% H) + 429 (4.71% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.01%	14	 0.15%
 -1:	23	 0.24%	409	 4.49%
--------------------------------------
  0:	614	 6.40%	2942	32.29%
  1:	826	 8.61%	2154	23.64%
  2:	1030	10.74%	1283	14.08%
  3:	1067	11.13%	898	 9.86%
  4:	929	 9.69%	534	 5.86%
  5:	872	 9.09%	543	 5.96%
  6:	660	 6.88%	170	 1.87%
  7:	680	 7.09%	74	 0.81%
  8:	634	 6.61%	27	 0.30%
  9:	623	 6.50%	8	 0.09%
 10:	436	 4.55%	53	 0.58%
 11:	404	 4.21%	3	 0.03%
 12:	298	 3.11%	0	 0.00%
 13:	221	 2.30%	0	 0.00%
 14:	117	 1.22%	0	 0.00%
 15:	82	 0.85%	0	 0.00%
 16:	48	 0.50%	0	 0.00%
 17:	20	 0.21%	0	 0.00%
 18:	6	 0.06%	0	 0.00%


Global route (cpu=0.2s real=0.0s 450.1M)
Phase 1l route (0:00:00.9 450.1M):


*** After '-updateRemainTrks' operation: 

Usage: (42.2%H 75.2%V) = (1.227e+05um 1.600e+05um) = (37069 31749)
Overflow: 1806 = 120 (1.25% H) + 1687 (18.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	6	 0.07%
 -5:	0	 0.00%	15	 0.16%
 -4:	0	 0.00%	45	 0.49%
 -3:	1	 0.01%	95	 1.04%
 -2:	14	 0.15%	305	 3.35%
 -1:	98	 1.02%	950	10.43%
--------------------------------------
  0:	667	 6.95%	2454	26.93%
  1:	876	 9.13%	2047	22.46%
  2:	1001	10.44%	1184	12.99%
  3:	1099	11.46%	747	 8.20%
  4:	923	 9.62%	473	 5.19%
  5:	850	 8.86%	515	 5.65%
  6:	683	 7.12%	127	 1.39%
  7:	651	 6.79%	58	 0.64%
  8:	607	 6.33%	26	 0.29%
  9:	616	 6.42%	8	 0.09%
 10:	418	 4.36%	53	 0.58%
 11:	378	 3.94%	3	 0.03%
 12:	291	 3.03%	0	 0.00%
 13:	184	 1.92%	0	 0.00%
 14:	104	 1.08%	0	 0.00%
 15:	72	 0.75%	0	 0.00%
 16:	36	 0.38%	0	 0.00%
 17:	16	 0.17%	0	 0.00%
 18:	6	 0.06%	0	 0.00%



*** Completed Phase 1 route (0:00:02.3 450.1M) ***


Total length: 1.780e+05um, number of vias: 32832
M1(H) length: 0.000e+00um, number of vias: 13622
M2(V) length: 5.114e+04um, number of vias: 13487
M3(H) length: 8.328e+04um, number of vias: 4809
M4(V) length: 3.371e+04um, number of vias: 914
M5(H) length: 9.887e+03um
*** Completed Phase 2 route (0:00:00.9 450.1M) ***

*** Finished all Phases (cpu=0:00:03.2 mem=450.1M) ***
Peak Memory Usage was 450.1M 
*** Finished trialRoute (cpu=0:00:04.5 mem=450.1M) ***

Extraction called for design 'square_root_finder' of instances=3515 and nets=5042 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 450.078M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 442.3M, InitMEM = 442.3M)
Start delay calculation (mem=442.305M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=442.305M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 442.3M) ***

------------------------------------------------------------
     Summary (cpu=0.27min real=0.47min mem=442.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.239  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.174%
Routing Overflow: 1.25% H and 18.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:50, real = 0:58:09, mem = 442.8M **
*info: Start fixing DRV (Mem = 442.81M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 442.81M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=442.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.239  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.174%
Routing Overflow: 1.25% H and 18.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:51, real = 0:58:11, mem = 443.5M **
**ERROR: (ENCOPT-612):	'optCritPath' is no more accessible.

Use the 'optDesign {-preCTS | -postCTS } -incr 'command instead.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=438.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 10 nets with 1 extra space.
routingBox: (0 0) (822350 814720)
coreBox:    (25080 24640) (798350 790720)
Number of multi-gpin terms=156, multi-gpins=344, moved blk term=0/1239

Phase 1a route (0:00:00.0 437.2M):
Est net length = 1.657e+05um = 9.044e+04H + 7.524e+04V
Usage: (38.3%H 62.9%V) = (1.113e+05um 1.335e+05um) = (33633 26506)
Obstruct: 1141 = 331 (3.3%H) + 810 (8.2%V)
Overflow: 1779 = 238 (2.48% H) + 1542 (16.92% V)
Number obstruct path=94 reroute=0

Phase 1b route (0:00:00.0 437.2M):
Usage: (38.4%H 64.8%V) = (1.114e+05um 1.379e+05um) = (33672 27367)
Overflow: 1695 = 186 (1.93% H) + 1509 (16.56% V)

Phase 1c route (0:00:00.0 437.2M):
Usage: (38.3%H 64.8%V) = (1.113e+05um 1.380e+05um) = (33628 27384)
Overflow: 1651 = 161 (1.68% H) + 1491 (16.36% V)

Phase 1d route (0:00:00.0 437.2M):
Usage: (38.7%H 65.6%V) = (1.124e+05um 1.396e+05um) = (33973 27704)
Overflow: 1167 = 84 (0.87% H) + 1083 (11.89% V)

Phase 1e route (0:00:00.1 469.2M):
Usage: (39.1%H 65.9%V) = (1.135e+05um 1.401e+05um) = (34292 27814)
Overflow: 797 = 59 (0.61% H) + 739 (8.11% V)

Phase 1f route (0:00:00.1 469.2M):
Usage: (39.8%H 66.4%V) = (1.156e+05um 1.412e+05um) = (34928 28034)
Overflow: 453 = 24 (0.25% H) + 429 (4.71% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.01%	14	 0.15%
 -1:	23	 0.24%	409	 4.49%
--------------------------------------
  0:	614	 6.40%	2942	32.29%
  1:	826	 8.61%	2154	23.64%
  2:	1030	10.74%	1283	14.08%
  3:	1067	11.13%	898	 9.86%
  4:	929	 9.69%	534	 5.86%
  5:	872	 9.09%	543	 5.96%
  6:	660	 6.88%	170	 1.87%
  7:	680	 7.09%	74	 0.81%
  8:	634	 6.61%	27	 0.30%
  9:	623	 6.50%	8	 0.09%
 10:	436	 4.55%	53	 0.58%
 11:	404	 4.21%	3	 0.03%
 12:	298	 3.11%	0	 0.00%
 13:	221	 2.30%	0	 0.00%
 14:	117	 1.22%	0	 0.00%
 15:	82	 0.85%	0	 0.00%
 16:	48	 0.50%	0	 0.00%
 17:	20	 0.21%	0	 0.00%
 18:	6	 0.06%	0	 0.00%


Global route (cpu=0.2s real=0.0s 437.2M)
Phase 1l route (0:00:00.9 437.2M):


*** After '-updateRemainTrks' operation: 

Usage: (42.2%H 75.2%V) = (1.227e+05um 1.600e+05um) = (37069 31749)
Overflow: 1806 = 120 (1.25% H) + 1687 (18.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	6	 0.07%
 -5:	0	 0.00%	15	 0.16%
 -4:	0	 0.00%	45	 0.49%
 -3:	1	 0.01%	95	 1.04%
 -2:	14	 0.15%	305	 3.35%
 -1:	98	 1.02%	950	10.43%
--------------------------------------
  0:	667	 6.95%	2454	26.93%
  1:	876	 9.13%	2047	22.46%
  2:	1001	10.44%	1184	12.99%
  3:	1099	11.46%	747	 8.20%
  4:	923	 9.62%	473	 5.19%
  5:	850	 8.86%	515	 5.65%
  6:	683	 7.12%	127	 1.39%
  7:	651	 6.79%	58	 0.64%
  8:	607	 6.33%	26	 0.29%
  9:	616	 6.42%	8	 0.09%
 10:	418	 4.36%	53	 0.58%
 11:	378	 3.94%	3	 0.03%
 12:	291	 3.03%	0	 0.00%
 13:	184	 1.92%	0	 0.00%
 14:	104	 1.08%	0	 0.00%
 15:	72	 0.75%	0	 0.00%
 16:	36	 0.38%	0	 0.00%
 17:	16	 0.17%	0	 0.00%
 18:	6	 0.06%	0	 0.00%



*** Completed Phase 1 route (0:00:02.4 437.2M) ***


Total length: 1.780e+05um, number of vias: 32832
M1(H) length: 0.000e+00um, number of vias: 13622
M2(V) length: 5.114e+04um, number of vias: 13487
M3(H) length: 8.328e+04um, number of vias: 4809
M4(V) length: 3.371e+04um, number of vias: 914
M5(H) length: 9.887e+03um
*** Completed Phase 2 route (0:00:00.9 437.2M) ***

*** Finished all Phases (cpu=0:00:03.3 mem=437.2M) ***
Peak Memory Usage was 437.2M 
*** Finished trialRoute (cpu=0:00:04.6 mem=437.2M) ***

Extraction called for design 'square_root_finder' of instances=3515 and nets=5042 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 437.227M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.242  |  0.207  | -0.242  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -9.205  |  0.000  | -9.205  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   66    |    0    |   66    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 91.174%
Routing Overflow: 1.25% H and 18.51% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 7.55 sec
Total Real time: 13.0 sec
Total Memory Usage: 437.226562 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 439.0M **
#Created 619 library cell signatures
#Created 5042 NETS and 0 SPECIALNETS signatures
#Created 3516 instance signatures
Begin checking placement ... (start mem=439.0M, init mem=439.0M)
*info: Placed = 3506
*info: Unplaced = 0
Placement Density:91.17%(134839/147892)
Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.0; mem=439.0M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.6; extra margin 0
Setup Target Slack: user slack 0.2999
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.300
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'square_root_finder' of instances=3515 and nets=5042 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design square_root_finder.
Process corner(s) are loaded.
Loading corner...  Typical_Case : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
Loading corner...  Best_Case    : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
Loading corner...  Worst_Case   : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
extractDetailRC Option : -outfile ./square_root_finder_Vv0W3l_31081.rcdb.d  -3Corners
RC Mode: Detail [Extended CapTable, RC Table Resistances, 3 Process Corners]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 437.2M)
Creating parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0039% (CPU Time= 0:00:00.4  MEM= 437.4M)
Extracted 20.0043% (CPU Time= 0:00:00.4  MEM= 437.4M)
Extracted 30.0046% (CPU Time= 0:00:00.5  MEM= 437.4M)
Extracted 40.005% (CPU Time= 0:00:00.5  MEM= 437.4M)
Extracted 50.0053% (CPU Time= 0:00:00.6  MEM= 437.4M)
Extracted 60.0057% (CPU Time= 0:00:00.6  MEM= 437.4M)
Extracted 70.0061% (CPU Time= 0:00:00.7  MEM= 437.4M)
Extracted 80.0064% (CPU Time= 0:00:00.7  MEM= 437.4M)
Extracted 90.0068% (CPU Time= 0:00:00.8  MEM= 437.4M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 437.4M)
Nr. Extracted Resistors     : 60944
Nr. Extracted Ground Cap.   : 65839
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 437.227M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 439.0M, InitMEM = 439.0M)
Start delay calculation (mem=438.980M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 441.1M)
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=443.816M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 443.8M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.455  |
|           TNS (ns):| -0.756  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.174%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 445.2M **
*info: Start fixing DRV (Mem = 445.16M) ...
*info: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (445.2M)
*info: 10 clock nets excluded
*info: 3 special nets excluded.
*info: 121 no-driver nets excluded.
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.911741
Start fixing design rules ... (0:00:01.3 445.5M)
Topological Sorting (CPU = 0:00:00.0, MEM = 446.0M, InitMEM = 446.0M)
Done fixing design rule (0:00:05.9 446.5M)

Summary:
9 buffers added on 9 nets (with 5 drivers resized)

Density after buffering = 0.913000
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:01.0
move report: preRPlace moves 8 insts, mean move: 0.66 um, max move: 0.66 um
	max move on inst (add_73/U1_14): (75.24, 259.28) --> (74.58, 259.28)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8 insts, mean move: 0.66 um, max move: 0.66 um
	max move on inst (add_73/U1_14): (75.24, 259.28) --> (74.58, 259.28)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.66 um
  inst (add_73/U1_14) with max move: (75.24, 259.28) -> (74.58, 259.28)
  mean    (X+Y) =         0.66 um
Total instances moved : 8
*** cpu=0:00:00.2   mem=446.3M  mem(used)=-0.1M***
*** Completed dpFixDRCViolation (0:00:07.4 446.3M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (446.3M)
*info: 10 clock nets excluded
*info: 3 special nets excluded.
*info: 121 no-driver nets excluded.
Start fixing design rules ... (0:00:01.3 446.7M)
Done fixing design rule (0:00:02.7 447.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.913113
*** Completed dpFixDRCViolation (0:00:02.7 447.2M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:10, Mem = 447.24M).

------------------------------------------------------------
     Summary (cpu=0.17min real=0.25min mem=447.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.439  |
|           TNS (ns):| -0.740  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.311%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:22, mem = 447.0M **
*** Timing NOT met, worst failing slack is -0.439
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -0.439
*** Check timing (0:00:00.0)
Info: 10 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=447.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 91.311%
total 4921 net, 1 ipo_ignored
total 13575 term, 0 ipo_ignored
total 3428 comb inst, 9 fixed, 0 dont_touch, 0 no_footp
total 96 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 116 footprint(s)
   5 footprint(s) with 0 cell(s)
   2 footprint(s) with 1 cell(s)
   9 footprint(s) with 2 cell(s)
   2 footprint(s) with 3 cell(s)
  92 footprint(s) with 4 cell(s)
   1 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   1 footprint(s) with 8 cell(s)
   2 footprint(s) with 9 cell(s)
   2 footprint(s) with 10+ cell(s)


Estimated WNS = -0.739ns, TNS = -1.340ns (targetSlack +0.300ns) (cpu=0:00:02.1 mem=447.6M)

Iter 0 ...

Collected 1688 nets for fixing
Evaluate 769(609) resize, Select 330 cand. (cpu=0:00:25.9 mem=449.2M)

Commit 124 cand, 124 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:31.2 mem=452.7M)

Calc. DC (cpu=0:00:31.4 mem=452.7M) ***

Estimated WNS = -0.245ns, TNS = -0.372ns (targetSlack +0.300ns) (cpu=0:00:31.5 mem=452.7M)

Iter 1 ...

Collected 492 nets for fixing
Evaluate 374(292) resize, Select 245 cand. (cpu=0:00:43.1 mem=452.8M)

Commit 10 cand, 9 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:45.4 mem=453.6M)

Calc. DC (cpu=0:00:45.4 mem=453.6M) ***

Estimated WNS = -0.069ns, TNS = -0.069ns (targetSlack +0.300ns) (cpu=0:00:45.4 mem=453.6M)

Iter 2 ...

Collected 130 nets for fixing
Evaluate 366(255) resize, Select 109 cand. (cpu=0:00:58.1 mem=453.6M)

Commit 5 cand, 5 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:59.1 mem=453.8M)

Calc. DC (cpu=0:00:59.1 mem=453.8M) ***

Estimated WNS = 0.004ns, TNS = 0.000ns (targetSlack +0.300ns) (cpu=0:00:59.1 mem=453.8M)

Calc. DC (cpu=0:00:59.1 mem=453.8M) ***
*summary:    139 instances changed cell type
density after = 94.973%

*** Finish Post Route Setup Fixing (cpu=0:00:59.7 mem=453.8M) ***

Info: 10 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=453.8M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 94.973%
total 4921 net, 1 ipo_ignored
total 13575 term, 0 ipo_ignored
total 3428 comb inst, 9 fixed, 0 dont_touch, 0 no_footp
total 96 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 116 footprint(s)
   5 footprint(s) with 0 cell(s)
   2 footprint(s) with 1 cell(s)
   9 footprint(s) with 2 cell(s)
   2 footprint(s) with 3 cell(s)
  92 footprint(s) with 4 cell(s)
   1 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   1 footprint(s) with 8 cell(s)
   2 footprint(s) with 9 cell(s)
   2 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFXL(s) BUFX1 CLKBUFX1 CLKBUFXL CLKBUFX2
  BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4
  CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12
  BUFX20 CLKBUFX16 CLKBUFX20

DELAY FOOTPRINT (DLY2X1) :
  DLY4X1 DLY3X1 DLY2X1 DLY1X1


Estimated WNS = 0.004ns, TNS = 0.000ns (targetSlack +0.300ns) (cpu=0:00:02.1 mem=453.7M)
*summary:      0 instances changed cell type
density after = 94.973%

*** Finish Post Route Setup Fixing (cpu=0:00:02.7 mem=453.7M) ***

*** Timing Is met
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.7, Real Time = 0:00:02.0
move report: preRPlace moves 2634 insts, mean move: 6.67 um, max move: 36.72 um
	max move on inst (mult_51/U31): (202.62, 138.32) --> (170.94, 133.28)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2634 insts, mean move: 6.67 um, max move: 36.72 um
	max move on inst (mult_51/U31): (202.62, 138.32) --> (170.94, 133.28)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        36.72 um
  inst (mult_51/U31) with max move: (202.62, 138.32) -> (170.94, 133.28)
  mean    (X+Y) =         6.67 um
Total instances moved : 2634
*** cpu=0:00:01.7   mem=453.7M  mem(used)=0.0M***
Total net length = 1.789e+05 (1.045e+05 7.445e+04) (ext = 2.163e+04)
default core: bins with density >  0.75 = 90.6 % ( 58 / 64 )

------------------------------------------------------------
     Summary (cpu=1.15min real=1.27min mem=454.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.304  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.973%
------------------------------------------------------------
**optDesign ... cpu = 0:01:26, real = 0:01:39, mem = 454.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu May 26 17:13:09 2016
#
Closing parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d'. 4921 times net's RC data read were performed.
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
#Loading the last recorded routing design signature
#Created 9 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 2390
#  Number of instances deleted (including moved) = 2381
#  Number of instances resized = 171
#  Number of instances with pin swaps = 78
#  Total number of placement changes (moved instances are counted twice) = 4942
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (253.215 86.010) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (249.255 86.010) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (230.830 171.060) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (255.910 160.980) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (237.430 140.820) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (217.630 135.820) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (259.870 110.580) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (261.190 105.580) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (263.170 105.580) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (261.190 90.420) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (237.375 75.930) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (230.115 69.670) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (215.595 55.770) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (215.595 65.850) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (213.615 65.850) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (207.675 59.590) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (59.175 126.330) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (57.195 126.330) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (65.170 226.540) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN B at (55.930 216.460) on METAL1 for NET FE_OFCN103_n469. The NET is considered partially routed.
#18 routed nets are extracted.
#    18 (0.36%) extracted nets are partially routed.
#4912 (97.25%) nets are without wires.
#121 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5051.
#Number of eco nets is 18
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 26 17:13:12 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 26 17:13:12 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         727           0        1722    82.69%
#  Metal 2        V         623           0        1722     0.00%
#  Metal 3        H         727           0        1722     0.00%
#  Metal 4        V         623           0        1722     0.00%
#  Metal 5        H         727           0        1722     0.00%
#  --------------------------------------------------------------
#  Total                   3427       0.00%  8610    16.54%
#
#  10 nets (0.20%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 463.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1     19(3.48%)      0(0.00%)      0(0.00%)   (3.48%)
#   Metal 2     48(2.79%)     12(0.70%)      2(0.12%)   (3.60%)
#   Metal 3      3(0.17%)      0(0.00%)      0(0.00%)   (0.17%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     70(0.94%)     12(0.16%)      2(0.03%)   (1.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 177834 um.
#Total half perimeter of net bounding box = 163948 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 49362 um.
#Total wire length on LAYER METAL3 = 86591 um.
#Total wire length on LAYER METAL4 = 30312 um.
#Total wire length on LAYER METAL5 = 11568 um.
#Total number of vias = 23453
#Up-Via Summary (total 23453):
#           
#-----------------------
#  Metal 1        11576
#  Metal 2         9767
#  Metal 3         1695
#  Metal 4          415
#-----------------------
#                 23453 
#
#Max overcon = 5 tracks.
#Total overcon = 1.13%.
#Worst layer Gcell overcon rate = 0.17%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 13.00 (Mb)
#Total memory = 465.00 (Mb)
#Peak memory = 496.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 1
#    number of violations = 1
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 471.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 471.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 471.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 471.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 471.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 471.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 185731 um.
#Total half perimeter of net bounding box = 163948 um.
#Total wire length on LAYER METAL1 = 2019 um.
#Total wire length on LAYER METAL2 = 56582 um.
#Total wire length on LAYER METAL3 = 91993 um.
#Total wire length on LAYER METAL4 = 26243 um.
#Total wire length on LAYER METAL5 = 8893 um.
#Total number of vias = 29260
#Up-Via Summary (total 29260):
#           
#-----------------------
#  Metal 1        13662
#  Metal 2        13397
#  Metal 3         1869
#  Metal 4          332
#-----------------------
#                 29260 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 477.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 185731 um.
#Total half perimeter of net bounding box = 163948 um.
#Total wire length on LAYER METAL1 = 2019 um.
#Total wire length on LAYER METAL2 = 56582 um.
#Total wire length on LAYER METAL3 = 91974 um.
#Total wire length on LAYER METAL4 = 26243 um.
#Total wire length on LAYER METAL5 = 8913 um.
#Total number of vias = 29264
#Up-Via Summary (total 29264):
#           
#-----------------------
#  Metal 1        13662
#  Metal 2        13397
#  Metal 3         1871
#  Metal 4          334
#-----------------------
#                 29264 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 12.00 (Mb)
#Total memory = 477.00 (Mb)
#Peak memory = 496.00 (Mb)
#Updating routing design signature
#Created 619 library cell signatures
#Created 5051 NETS and 0 SPECIALNETS signatures
#Created 3525 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:25
#Increased memory = 19.00 (Mb)
#Total memory = 473.00 (Mb)
#Peak memory = 496.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 74
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 26 17:13:34 2016
#
**optDesign ... cpu = 0:01:50, real = 0:02:04, mem = 473.1M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'square_root_finder' of instances=3524 and nets=5051 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design square_root_finder.
Process corner(s) are loaded.
Loading corner...  Typical_Case : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
Loading corner...  Best_Case    : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
Loading corner...  Worst_Case   : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
extractDetailRC Option : -outfile ./square_root_finder_Vv0W3l_31081.rcdb.d -maxResLength 200  -3Corners
RC Mode: Detail [Extended CapTable, RC Table Resistances, 3 Process Corners]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 473.1M)
Creating parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0074% (CPU Time= 0:00:00.1  MEM= 473.1M)
Extracted 20.0066% (CPU Time= 0:00:00.2  MEM= 473.2M)
Extracted 30.0058% (CPU Time= 0:00:00.2  MEM= 473.2M)
Extracted 40.0049% (CPU Time= 0:00:00.2  MEM= 473.2M)
Extracted 50.0082% (CPU Time= 0:00:00.3  MEM= 473.2M)
Extracted 60.0074% (CPU Time= 0:00:00.3  MEM= 473.2M)
Extracted 70.0066% (CPU Time= 0:00:00.4  MEM= 473.2M)
Extracted 80.0058% (CPU Time= 0:00:00.4  MEM= 473.2M)
Extracted 90.0049% (CPU Time= 0:00:00.5  MEM= 473.2M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 473.2M)
Nr. Extracted Resistors     : 53585
Nr. Extracted Ground Cap.   : 58515
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 473.074M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 475.1M, InitMEM = 475.1M)
Start delay calculation (mem=475.078M)...
delayCal using detail RC...
Opening parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 477.2M)
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=477.156M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 477.2M) ***
*** Timing NOT met, worst failing slack is -0.117
*** Check timing (0:00:00.0)
Clearing footprints for all libraries
Loading footprints for 'min' libraries
Loading footprints for 'max' libraries
***** CTE Mode is Operational *****
Info: 10 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 94.973%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 94.973%
*** Finish new resizing (cpu=0:00:00.4 mem=477.2M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Current TNS:  -0.117    Prev TNS:  -0.117 
Current WNS:  -0.117    Prev WNS:  -0.117 
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'min' libraries
Loading footprints for 'max' libraries
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:53, real = 0:02:07, mem = 477.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.117  | -0.117  | 12.162  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.117  | -0.117  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    1    |    1    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.973%
------------------------------------------------------------
**optDesign ... cpu = 0:01:54, real = 0:02:08, mem = 477.2M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 477.2M **
#Created 619 library cell signatures
#Created 5051 NETS and 0 SPECIALNETS signatures
#Created 3525 instance signatures
Begin checking placement ... (start mem=487.2M, init mem=487.2M)
*info: Placed = 3515
*info: Unplaced = 0
Placement Density:94.97%(140457/147892)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=487.2M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.6; extra margin 0
Setup Target Slack: user slack 0.2999
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.300
*info: Hold target slack is 0.000
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Deleting the dont_use list
Extraction called for design 'square_root_finder' of instances=3524 and nets=5051 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design square_root_finder.
Process corner(s) are loaded.
Loading corner...  Typical_Case : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
Loading corner...  Best_Case    : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
Loading corner...  Worst_Case   : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
extractDetailRC Option : -outfile ./square_root_finder_Vv0W3l_31081.rcdb.d -maxResLength 200  -3Corners
RC Mode: Detail [Extended CapTable, RC Table Resistances, 3 Process Corners]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 487.2M)
Closing parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d'. 4930 times net's RC data read were performed.
Creating parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0074% (CPU Time= 0:00:00.1  MEM= 487.7M)
Extracted 20.0066% (CPU Time= 0:00:00.1  MEM= 487.7M)
Extracted 30.0058% (CPU Time= 0:00:00.2  MEM= 487.7M)
Extracted 40.0049% (CPU Time= 0:00:00.2  MEM= 487.7M)
Extracted 50.0082% (CPU Time= 0:00:00.3  MEM= 487.7M)
Extracted 60.0074% (CPU Time= 0:00:00.3  MEM= 487.7M)
Extracted 70.0066% (CPU Time= 0:00:00.4  MEM= 487.7M)
Extracted 80.0058% (CPU Time= 0:00:00.4  MEM= 487.7M)
Extracted 90.0049% (CPU Time= 0:00:00.5  MEM= 487.7M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 487.7M)
Nr. Extracted Resistors     : 53585
Nr. Extracted Ground Cap.   : 58515
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 485.082M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            DLY4X1         -   fast
*info:            DLY3X1         -   fast
*info:            DLY2X1         -   fast
*info:            DLY1X1         -   fast
*info:             BUFXL         -   fast
*info:             BUFX1         -   fast
*info:          CLKBUFX1         -   fast
*info:          CLKBUFXL         -   fast
*info:          CLKBUFX2         -   fast
*info:             BUFX2         -   fast
*info:          CLKBUFX3         -   fast
*info:             BUFX3         -   fast
*info:          CLKBUFX4         -   fast
*info:             BUFX4         -   fast
*info:          CLKBUFX8         -   fast
*info:             BUFX8         -   fast
*info:            BUFX12         -   fast
*info:            BUFX16         -   fast
*info:         CLKBUFX12         -   fast
*info:            BUFX20         -   fast
*info:         CLKBUFX16         -   fast
*info:         CLKBUFX20         -   fast
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 483.1M)
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:06:54, mem=483.1M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 488.2M, InitMEM = 488.2M)
Start delay calculation (mem=488.160M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=488.160M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 488.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.238 ns 
 TNS         : -8.842 ns 
 Viol paths  : 60 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.9, REAL=0:00:01.0, totSessionCpu=0:06:55, mem=488.2M)
Setting analysis mode to setup ...
Info: 10 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.300 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -0.417 ns     -0.417 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 	-0.417 ns
 reg2reg WS  : 	-0.417 ns 
 reg2reg Viol paths  : 2 
 Worst Slack : 	-0.417 ns 
 Viol paths  : 	2 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:02.1, REAL=0:00:02.0, totSessionCpu=0:06:56, mem=488.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.117  |
|           TNS (ns):| -0.117  |
|    Violating Paths:|    1    |
|          All Paths:|   208   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.238  |
|           TNS (ns):| -8.842  |
|    Violating Paths:|   60    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.973%
------------------------------------------------------------
Info: 10 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:02.2, REAL=0:00:02.0, totSessionCpu=0:06:57, mem=488.2M)
Density before buffering = 0.950 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1  	7.0   1.873/1.896 (1.400/1.400, 0.084)   0.847/0.784 (0.700/0.700, 0.084)
*Info:   DLY3X1  	7.0   1.504/1.479 (1.400/1.400, 0.084)   0.703/0.615 (0.700/0.700, 0.084)
*Info:   DLY2X1  	6.0   1.167/1.130 (1.400/1.400, 0.084)   0.566/0.469 (0.700/0.700, 0.084)
*Info:   DLY1X1  	6.0   0.851/0.849 (1.400/1.400, 0.084)   0.438/0.355 (0.700/0.700, 0.084)
*Info: 
*Info:   BUFXL  	4.0   0.620/0.547 (1.400/1.400, 0.042)   0.329/0.203 (0.700/0.700, 0.042)
*Info:   BUFX1  	4.0   0.754/0.736 (1.400/1.400, 0.084)   0.392/0.301 (0.700/0.700, 0.084)
*Info:   CLKBUFX1  	4.0   0.829/0.743 (1.400/1.400, 0.084)   0.425/0.333 (0.700/0.700, 0.084)
*Info:   CLKBUFXL  	4.0   0.779/0.398 (1.400/1.400, 0.042)   0.402/0.121 (0.700/0.700, 0.042)
*Info:   CLKBUFX2  	4.0   0.964/0.804 (1.400/1.400, 0.168)   0.493/0.355 (0.700/0.700, 0.168)
*Info:   BUFX2  	4.0   0.729/0.772 (1.400/1.400, 0.168)   0.378/0.326 (0.700/0.700, 0.168)
*Info:   CLKBUFX3  	4.0   0.946/0.867 (1.400/1.400, 0.252)   0.480/0.385 (0.700/0.700, 0.252)
*Info:   BUFX3  	4.0   0.725/0.771 (1.400/1.400, 0.252)   0.379/0.324 (0.700/0.700, 0.252)
*Info:   CLKBUFX4  	5.0   0.944/0.865 (1.400/1.400, 0.336)   0.477/0.385 (0.700/0.700, 0.336)
*Info:   BUFX4  	5.0   0.715/0.767 (1.400/1.400, 0.336)   0.375/0.325 (0.700/0.700, 0.336)
*Info:   CLKBUFX8  	7.0   0.886/0.831 (1.400/1.400, 0.672)   0.452/0.371 (0.700/0.700, 0.672)
*Info:   BUFX8  	9.0   0.696/0.734 (1.400/1.400, 0.672)   0.370/0.309 (0.700/0.700, 0.672)
*Info:   BUFX12  	10.0   0.698/0.735 (1.400/1.400, 1.008)   0.370/0.310 (0.700/0.700, 1.008)
*Info:   BUFX16  	13.0   0.694/0.737 (1.400/1.400, 1.344)   0.368/0.312 (0.700/0.700, 1.344)
*Info:   CLKBUFX12  	16.0   0.674/0.614 (1.400/1.400, 1.008)   0.343/0.263 (0.700/0.700, 1.008)
*Info:   BUFX20  	16.0   0.687/0.735 (1.400/1.400, 1.680)   0.365/0.312 (0.700/0.700, 1.680)
*Info:   CLKBUFX16  	19.0   0.690/0.639 (1.400/1.400, 1.344)   0.349/0.275 (0.700/0.700, 1.344)
*Info:   CLKBUFX20  	24.0   0.666/0.626 (1.400/1.400, 1.680)   0.339/0.269 (0.700/0.700, 1.680)
Worst hold path end point: up_reg_21_/SN net n318
Iter 0: Hold WNS: -0.238 Hold TNS: -8.842 #Viol Endpoints: 60 CPU: 0:00:05.5
Worst hold path end point: up_reg_21_/RN net n334
Iter 1: Hold WNS: -0.123 Hold TNS: -1.532 #Viol Endpoints: 16 CPU: 0:00:05.7
Worst hold path end point: up_reg_21_/RN net n334
Iter 2: Hold WNS: -0.123 Hold TNS: -1.532 #Viol Endpoints: 16 CPU: 0:00:05.8
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.123 
	TNS: -1.532 
	VP: 16 
	Worst hold path end point: up_reg_21_/RN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -0.417 
	TNS: -0.703 
	VP: 2 
	Worst setup path end point:state_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.123 
	TNS: -1.532 
	VP: 16 
	Worst hold path end point: up_reg_21_/RN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -0.417 
	TNS: -0.703 
	VP: 2 
	Worst setup path end point:state_reg_0_/D 
--------------------------------------------------- 
Density after buffering = 0.950 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 3 nets for commit
*info: Added a total of 3 cells to fix/reduce hold violation
*info:
*info:            2 cells of type 'CLKBUFX2' used
*info:            1 cell  of type 'CLKBUFX3' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 32 net(s) have violated hold timing slacks.
*info:     32 net(s): Could not be fixed because the max density is met.
---------------------------------------------------
**WARN: (ENCOPT-3084):	stop prematurely due to density > 0.950
Active setup views: default_view_setup 
Active hold views: default_view_hold 
*info:
*** Finished hold time fix (CPU=0:00:02.8, REAL=0:00:02.0, totSessionCpu=0:06:57, mem=488.2M) ***
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=488.2M  mem(used)=0.0M***
Total net length = 1.601e+05 (8.985e+04 7.027e+04) (ext = 2.140e+04)
default core: bins with density >  0.75 = 90.6 % ( 58 / 64 )
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 488.2M **
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu May 26 17:13:43 2016
#
Closing parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d'. 4930 times net's RC data read were performed.
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
#Loading the last recorded routing design signature
#Created 3 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 3
#  Total number of placement changes (moved instances are counted twice) = 3
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (14.210 297.415) on METAL1 for NET FE_PHN108_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (14.550 196.675) on METAL1 for NET FE_PHN109_in_5_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (86.490 347.875) on METAL1 for NET FE_PHN110_in_4_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (85.000 347.990) on METAL1 for NET in[4]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (13.060 196.790) on METAL1 for NET in[5]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (12.885 297.510) on METAL1 for NET rst. The NET is considered partially routed.
#6 routed nets are extracted.
#    6 (0.12%) extracted nets are partially routed.
#4927 routed nets are imported.
#121 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5054.
#Number of eco nets is 6
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 26 17:13:44 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 26 17:13:44 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         727           0        1722    82.69%
#  Metal 2        V         623           0        1722     0.00%
#  Metal 3        H         727           0        1722     0.00%
#  Metal 4        V         623           0        1722     0.00%
#  Metal 5        H         727           0        1722     0.00%
#  --------------------------------------------------------------
#  Total                   3427       0.00%  8610    16.54%
#
#  10 nets (0.20%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 498.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 498.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.18%)   (0.18%)
#   Metal 2      3(0.17%)   (0.17%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.05%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 186143 um.
#Total half perimeter of net bounding box = 164278 um.
#Total wire length on LAYER METAL1 = 2019 um.
#Total wire length on LAYER METAL2 = 56641 um.
#Total wire length on LAYER METAL3 = 92110 um.
#Total wire length on LAYER METAL4 = 26461 um.
#Total wire length on LAYER METAL5 = 8913 um.
#Total number of vias = 29278
#Up-Via Summary (total 29278):
#           
#-----------------------
#  Metal 1        13668
#  Metal 2        13401
#  Metal 3         1875
#  Metal 4          334
#-----------------------
#                 29278 
#
#Max overcon = 1 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 498.00 (Mb)
#Peak memory = 498.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 14.3% required routing.
#    number of violations = 1
#1.2% of the total area is being checked for drcs
#1.2% of the total area was checked
#    number of violations = 8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 501.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 499.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 186141 um.
#Total half perimeter of net bounding box = 164278 um.
#Total wire length on LAYER METAL1 = 2022 um.
#Total wire length on LAYER METAL2 = 56607 um.
#Total wire length on LAYER METAL3 = 92112 um.
#Total wire length on LAYER METAL4 = 26497 um.
#Total wire length on LAYER METAL5 = 8903 um.
#Total number of vias = 29278
#Up-Via Summary (total 29278):
#           
#-----------------------
#  Metal 1        13667
#  Metal 2        13403
#  Metal 3         1877
#  Metal 4          331
#-----------------------
#                 29278 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 508.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 186141 um.
#Total half perimeter of net bounding box = 164278 um.
#Total wire length on LAYER METAL1 = 2022 um.
#Total wire length on LAYER METAL2 = 56607 um.
#Total wire length on LAYER METAL3 = 92112 um.
#Total wire length on LAYER METAL4 = 26497 um.
#Total wire length on LAYER METAL5 = 8903 um.
#Total number of vias = 29278
#Up-Via Summary (total 29278):
#           
#-----------------------
#  Metal 1        13667
#  Metal 2        13403
#  Metal 3         1877
#  Metal 4          331
#-----------------------
#                 29278 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.00 (Mb)
#Total memory = 508.00 (Mb)
#Peak memory = 517.00 (Mb)
#Updating routing design signature
#Created 619 library cell signatures
#Created 5054 NETS and 0 SPECIALNETS signatures
#Created 3528 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 15.00 (Mb)
#Total memory = 503.00 (Mb)
#Peak memory = 517.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 81
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 26 17:13:45 2016
#
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 503.1M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'square_root_finder' of instances=3527 and nets=5054 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design square_root_finder.
Process corner(s) are loaded.
Loading corner...  Typical_Case : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
Loading corner...  Best_Case    : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
Loading corner...  Worst_Case   : /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl
extractDetailRC Option : -outfile ./square_root_finder_Vv0W3l_31081.rcdb.d -maxResLength 200  -3Corners
RC Mode: Detail [Extended CapTable, RC Table Resistances, 3 Process Corners]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 503.1M)
Creating parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0045% (CPU Time= 0:00:00.1  MEM= 503.2M)
Extracted 20.0049% (CPU Time= 0:00:00.2  MEM= 503.2M)
Extracted 30.0053% (CPU Time= 0:00:00.2  MEM= 503.2M)
Extracted 40.0058% (CPU Time= 0:00:00.2  MEM= 503.2M)
Extracted 50.0062% (CPU Time= 0:00:00.3  MEM= 503.2M)
Extracted 60.0066% (CPU Time= 0:00:00.3  MEM= 503.2M)
Extracted 70.007% (CPU Time= 0:00:00.4  MEM= 503.2M)
Extracted 80.0074% (CPU Time= 0:00:00.4  MEM= 503.2M)
Extracted 90.0078% (CPU Time= 0:00:00.5  MEM= 503.2M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 503.2M)
Nr. Extracted Resistors     : 53626
Nr. Extracted Ground Cap.   : 58559
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 503.086M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 508.1M, InitMEM = 508.1M)
Start delay calculation (mem=508.098M)...
delayCal using detail RC...
Opening parasitic data file './square_root_finder_Vv0W3l_31081.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 510.2M)
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=510.176M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 510.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 510.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.117  | -0.117  | 12.162  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.117  | -0.117  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    1    |    1    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.123  |  0.208  | -0.123  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -1.532  |  0.000  | -1.532  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   16    |    0    |   16    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:01.0, TOTCPU=0:00:08.3, TOTREAL=0:00:08.0, MEM=505.3M
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 505.2M **
*** Finished optDesign ***
<CMD> setLayerPreference page2_1 -isVisible 1
<CMD> setLayerPreference page2_1 -isSelectable 1
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setLayerPreference page2_2 -isVisible 1
<CMD> setLayerPreference page2_2 -isSelectable 1
<CMD> setDrawView fplan
**INFO (INTERRUPT): The current command will stop at next legal exit point.
**INFO (INTERRUPT): One more Ctrl-C to exit Encounter ...
Encounter terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 505.164M, initial mem = 46.066M) ***
--- Ending "Encounter" (totcpu=0:07:03, real=1:03:58, mem=505.2M) ---
