
RobonAUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010064  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08010228  08010228  00020228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010510  08010510  00030174  2**0
                  CONTENTS
  4 .ARM          00000008  08010510  08010510  00020510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010518  08010518  00030174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010518  08010518  00020518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801051c  0801051c  0002051c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000174  20000000  08010520  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000618  20000174  08010694  00030174  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000078c  08010694  0003078c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030174  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032315  00000000  00000000  000301a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003eae  00000000  00000000  000624b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb0  00000000  00000000  00066368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a48  00000000  00000000  00067f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029216  00000000  00000000  00069960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026cd5  00000000  00000000  00092b76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f634d  00000000  00000000  000b984b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001afb98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078fc  00000000  00000000  001afbec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000174 	.word	0x20000174
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08010210 	.word	0x08010210

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000178 	.word	0x20000178
 8000200:	08010210 	.word	0x08010210

08000204 <__aeabi_drsub>:
 8000204:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000208:	e002      	b.n	8000210 <__adddf3>
 800020a:	bf00      	nop

0800020c <__aeabi_dsub>:
 800020c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000210 <__adddf3>:
 8000210:	b530      	push	{r4, r5, lr}
 8000212:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000216:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021a:	ea94 0f05 	teq	r4, r5
 800021e:	bf08      	it	eq
 8000220:	ea90 0f02 	teqeq	r0, r2
 8000224:	bf1f      	itttt	ne
 8000226:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000232:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000236:	f000 80e2 	beq.w	80003fe <__adddf3+0x1ee>
 800023a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000242:	bfb8      	it	lt
 8000244:	426d      	neglt	r5, r5
 8000246:	dd0c      	ble.n	8000262 <__adddf3+0x52>
 8000248:	442c      	add	r4, r5
 800024a:	ea80 0202 	eor.w	r2, r0, r2
 800024e:	ea81 0303 	eor.w	r3, r1, r3
 8000252:	ea82 0000 	eor.w	r0, r2, r0
 8000256:	ea83 0101 	eor.w	r1, r3, r1
 800025a:	ea80 0202 	eor.w	r2, r0, r2
 800025e:	ea81 0303 	eor.w	r3, r1, r3
 8000262:	2d36      	cmp	r5, #54	; 0x36
 8000264:	bf88      	it	hi
 8000266:	bd30      	pophi	{r4, r5, pc}
 8000268:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800026c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000270:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000274:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x70>
 800027a:	4240      	negs	r0, r0
 800027c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000280:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000284:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000288:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x84>
 800028e:	4252      	negs	r2, r2
 8000290:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000294:	ea94 0f05 	teq	r4, r5
 8000298:	f000 80a7 	beq.w	80003ea <__adddf3+0x1da>
 800029c:	f1a4 0401 	sub.w	r4, r4, #1
 80002a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a4:	db0d      	blt.n	80002c2 <__adddf3+0xb2>
 80002a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002aa:	fa22 f205 	lsr.w	r2, r2, r5
 80002ae:	1880      	adds	r0, r0, r2
 80002b0:	f141 0100 	adc.w	r1, r1, #0
 80002b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b8:	1880      	adds	r0, r0, r2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	4159      	adcs	r1, r3
 80002c0:	e00e      	b.n	80002e0 <__adddf3+0xd0>
 80002c2:	f1a5 0520 	sub.w	r5, r5, #32
 80002c6:	f10e 0e20 	add.w	lr, lr, #32
 80002ca:	2a01      	cmp	r2, #1
 80002cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d0:	bf28      	it	cs
 80002d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	18c0      	adds	r0, r0, r3
 80002dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e4:	d507      	bpl.n	80002f6 <__adddf3+0xe6>
 80002e6:	f04f 0e00 	mov.w	lr, #0
 80002ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fa:	d31b      	bcc.n	8000334 <__adddf3+0x124>
 80002fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000300:	d30c      	bcc.n	800031c <__adddf3+0x10c>
 8000302:	0849      	lsrs	r1, r1, #1
 8000304:	ea5f 0030 	movs.w	r0, r0, rrx
 8000308:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800030c:	f104 0401 	add.w	r4, r4, #1
 8000310:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000314:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000318:	f080 809a 	bcs.w	8000450 <__adddf3+0x240>
 800031c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000320:	bf08      	it	eq
 8000322:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000326:	f150 0000 	adcs.w	r0, r0, #0
 800032a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032e:	ea41 0105 	orr.w	r1, r1, r5
 8000332:	bd30      	pop	{r4, r5, pc}
 8000334:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000338:	4140      	adcs	r0, r0
 800033a:	eb41 0101 	adc.w	r1, r1, r1
 800033e:	3c01      	subs	r4, #1
 8000340:	bf28      	it	cs
 8000342:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000346:	d2e9      	bcs.n	800031c <__adddf3+0x10c>
 8000348:	f091 0f00 	teq	r1, #0
 800034c:	bf04      	itt	eq
 800034e:	4601      	moveq	r1, r0
 8000350:	2000      	moveq	r0, #0
 8000352:	fab1 f381 	clz	r3, r1
 8000356:	bf08      	it	eq
 8000358:	3320      	addeq	r3, #32
 800035a:	f1a3 030b 	sub.w	r3, r3, #11
 800035e:	f1b3 0220 	subs.w	r2, r3, #32
 8000362:	da0c      	bge.n	800037e <__adddf3+0x16e>
 8000364:	320c      	adds	r2, #12
 8000366:	dd08      	ble.n	800037a <__adddf3+0x16a>
 8000368:	f102 0c14 	add.w	ip, r2, #20
 800036c:	f1c2 020c 	rsb	r2, r2, #12
 8000370:	fa01 f00c 	lsl.w	r0, r1, ip
 8000374:	fa21 f102 	lsr.w	r1, r1, r2
 8000378:	e00c      	b.n	8000394 <__adddf3+0x184>
 800037a:	f102 0214 	add.w	r2, r2, #20
 800037e:	bfd8      	it	le
 8000380:	f1c2 0c20 	rsble	ip, r2, #32
 8000384:	fa01 f102 	lsl.w	r1, r1, r2
 8000388:	fa20 fc0c 	lsr.w	ip, r0, ip
 800038c:	bfdc      	itt	le
 800038e:	ea41 010c 	orrle.w	r1, r1, ip
 8000392:	4090      	lslle	r0, r2
 8000394:	1ae4      	subs	r4, r4, r3
 8000396:	bfa2      	ittt	ge
 8000398:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800039c:	4329      	orrge	r1, r5
 800039e:	bd30      	popge	{r4, r5, pc}
 80003a0:	ea6f 0404 	mvn.w	r4, r4
 80003a4:	3c1f      	subs	r4, #31
 80003a6:	da1c      	bge.n	80003e2 <__adddf3+0x1d2>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc0e      	bgt.n	80003ca <__adddf3+0x1ba>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0220 	rsb	r2, r4, #32
 80003b4:	fa20 f004 	lsr.w	r0, r0, r4
 80003b8:	fa01 f302 	lsl.w	r3, r1, r2
 80003bc:	ea40 0003 	orr.w	r0, r0, r3
 80003c0:	fa21 f304 	lsr.w	r3, r1, r4
 80003c4:	ea45 0103 	orr.w	r1, r5, r3
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	f1c4 040c 	rsb	r4, r4, #12
 80003ce:	f1c4 0220 	rsb	r2, r4, #32
 80003d2:	fa20 f002 	lsr.w	r0, r0, r2
 80003d6:	fa01 f304 	lsl.w	r3, r1, r4
 80003da:	ea40 0003 	orr.w	r0, r0, r3
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	fa21 f004 	lsr.w	r0, r1, r4
 80003e6:	4629      	mov	r1, r5
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	f094 0f00 	teq	r4, #0
 80003ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f2:	bf06      	itte	eq
 80003f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f8:	3401      	addeq	r4, #1
 80003fa:	3d01      	subne	r5, #1
 80003fc:	e74e      	b.n	800029c <__adddf3+0x8c>
 80003fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000402:	bf18      	it	ne
 8000404:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000408:	d029      	beq.n	800045e <__adddf3+0x24e>
 800040a:	ea94 0f05 	teq	r4, r5
 800040e:	bf08      	it	eq
 8000410:	ea90 0f02 	teqeq	r0, r2
 8000414:	d005      	beq.n	8000422 <__adddf3+0x212>
 8000416:	ea54 0c00 	orrs.w	ip, r4, r0
 800041a:	bf04      	itt	eq
 800041c:	4619      	moveq	r1, r3
 800041e:	4610      	moveq	r0, r2
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea91 0f03 	teq	r1, r3
 8000426:	bf1e      	ittt	ne
 8000428:	2100      	movne	r1, #0
 800042a:	2000      	movne	r0, #0
 800042c:	bd30      	popne	{r4, r5, pc}
 800042e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000432:	d105      	bne.n	8000440 <__adddf3+0x230>
 8000434:	0040      	lsls	r0, r0, #1
 8000436:	4149      	adcs	r1, r1
 8000438:	bf28      	it	cs
 800043a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000444:	bf3c      	itt	cc
 8000446:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044a:	bd30      	popcc	{r4, r5, pc}
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000454:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000458:	f04f 0000 	mov.w	r0, #0
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000462:	bf1a      	itte	ne
 8000464:	4619      	movne	r1, r3
 8000466:	4610      	movne	r0, r2
 8000468:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800046c:	bf1c      	itt	ne
 800046e:	460b      	movne	r3, r1
 8000470:	4602      	movne	r2, r0
 8000472:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000476:	bf06      	itte	eq
 8000478:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800047c:	ea91 0f03 	teqeq	r1, r3
 8000480:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	bf00      	nop

08000488 <__aeabi_ui2d>:
 8000488:	f090 0f00 	teq	r0, #0
 800048c:	bf04      	itt	eq
 800048e:	2100      	moveq	r1, #0
 8000490:	4770      	bxeq	lr
 8000492:	b530      	push	{r4, r5, lr}
 8000494:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000498:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049c:	f04f 0500 	mov.w	r5, #0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e750      	b.n	8000348 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_i2d>:
 80004a8:	f090 0f00 	teq	r0, #0
 80004ac:	bf04      	itt	eq
 80004ae:	2100      	moveq	r1, #0
 80004b0:	4770      	bxeq	lr
 80004b2:	b530      	push	{r4, r5, lr}
 80004b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c0:	bf48      	it	mi
 80004c2:	4240      	negmi	r0, r0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e73e      	b.n	8000348 <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_f2d>:
 80004cc:	0042      	lsls	r2, r0, #1
 80004ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004da:	bf1f      	itttt	ne
 80004dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e8:	4770      	bxne	lr
 80004ea:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ee:	bf08      	it	eq
 80004f0:	4770      	bxeq	lr
 80004f2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f6:	bf04      	itt	eq
 80004f8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000504:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000508:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800050c:	e71c      	b.n	8000348 <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_ul2d>:
 8000510:	ea50 0201 	orrs.w	r2, r0, r1
 8000514:	bf08      	it	eq
 8000516:	4770      	bxeq	lr
 8000518:	b530      	push	{r4, r5, lr}
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	e00a      	b.n	8000536 <__aeabi_l2d+0x16>

08000520 <__aeabi_l2d>:
 8000520:	ea50 0201 	orrs.w	r2, r0, r1
 8000524:	bf08      	it	eq
 8000526:	4770      	bxeq	lr
 8000528:	b530      	push	{r4, r5, lr}
 800052a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052e:	d502      	bpl.n	8000536 <__aeabi_l2d+0x16>
 8000530:	4240      	negs	r0, r0
 8000532:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000536:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000542:	f43f aed8 	beq.w	80002f6 <__adddf3+0xe6>
 8000546:	f04f 0203 	mov.w	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000556:	bf18      	it	ne
 8000558:	3203      	addne	r2, #3
 800055a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055e:	f1c2 0320 	rsb	r3, r2, #32
 8000562:	fa00 fc03 	lsl.w	ip, r0, r3
 8000566:	fa20 f002 	lsr.w	r0, r0, r2
 800056a:	fa01 fe03 	lsl.w	lr, r1, r3
 800056e:	ea40 000e 	orr.w	r0, r0, lr
 8000572:	fa21 f102 	lsr.w	r1, r1, r2
 8000576:	4414      	add	r4, r2
 8000578:	e6bd      	b.n	80002f6 <__adddf3+0xe6>
 800057a:	bf00      	nop

0800057c <__aeabi_dmul>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000582:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000586:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058a:	bf1d      	ittte	ne
 800058c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000590:	ea94 0f0c 	teqne	r4, ip
 8000594:	ea95 0f0c 	teqne	r5, ip
 8000598:	f000 f8de 	bleq	8000758 <__aeabi_dmul+0x1dc>
 800059c:	442c      	add	r4, r5
 800059e:	ea81 0603 	eor.w	r6, r1, r3
 80005a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ae:	bf18      	it	ne
 80005b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005bc:	d038      	beq.n	8000630 <__aeabi_dmul+0xb4>
 80005be:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c2:	f04f 0500 	mov.w	r5, #0
 80005c6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ce:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d2:	f04f 0600 	mov.w	r6, #0
 80005d6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005da:	f09c 0f00 	teq	ip, #0
 80005de:	bf18      	it	ne
 80005e0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005ec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f0:	d204      	bcs.n	80005fc <__aeabi_dmul+0x80>
 80005f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f6:	416d      	adcs	r5, r5
 80005f8:	eb46 0606 	adc.w	r6, r6, r6
 80005fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000600:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000604:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000608:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800060c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000610:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000614:	bf88      	it	hi
 8000616:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061a:	d81e      	bhi.n	800065a <__aeabi_dmul+0xde>
 800061c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	bd70      	pop	{r4, r5, r6, pc}
 8000630:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000634:	ea46 0101 	orr.w	r1, r6, r1
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	ea81 0103 	eor.w	r1, r1, r3
 8000640:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000644:	bfc2      	ittt	gt
 8000646:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064e:	bd70      	popgt	{r4, r5, r6, pc}
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f04f 0e00 	mov.w	lr, #0
 8000658:	3c01      	subs	r4, #1
 800065a:	f300 80ab 	bgt.w	80007b4 <__aeabi_dmul+0x238>
 800065e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000662:	bfde      	ittt	le
 8000664:	2000      	movle	r0, #0
 8000666:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066a:	bd70      	pople	{r4, r5, r6, pc}
 800066c:	f1c4 0400 	rsb	r4, r4, #0
 8000670:	3c20      	subs	r4, #32
 8000672:	da35      	bge.n	80006e0 <__aeabi_dmul+0x164>
 8000674:	340c      	adds	r4, #12
 8000676:	dc1b      	bgt.n	80006b0 <__aeabi_dmul+0x134>
 8000678:	f104 0414 	add.w	r4, r4, #20
 800067c:	f1c4 0520 	rsb	r5, r4, #32
 8000680:	fa00 f305 	lsl.w	r3, r0, r5
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f205 	lsl.w	r2, r1, r5
 800068c:	ea40 0002 	orr.w	r0, r0, r2
 8000690:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	fa21 f604 	lsr.w	r6, r1, r4
 80006a0:	eb42 0106 	adc.w	r1, r2, r6
 80006a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a8:	bf08      	it	eq
 80006aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ae:	bd70      	pop	{r4, r5, r6, pc}
 80006b0:	f1c4 040c 	rsb	r4, r4, #12
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f304 	lsl.w	r3, r0, r4
 80006bc:	fa20 f005 	lsr.w	r0, r0, r5
 80006c0:	fa01 f204 	lsl.w	r2, r1, r4
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	f141 0100 	adc.w	r1, r1, #0
 80006d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d8:	bf08      	it	eq
 80006da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f205 	lsl.w	r2, r0, r5
 80006e8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006ec:	fa20 f304 	lsr.w	r3, r0, r4
 80006f0:	fa01 f205 	lsl.w	r2, r1, r5
 80006f4:	ea43 0302 	orr.w	r3, r3, r2
 80006f8:	fa21 f004 	lsr.w	r0, r1, r4
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	fa21 f204 	lsr.w	r2, r1, r4
 8000704:	ea20 0002 	bic.w	r0, r0, r2
 8000708:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800070c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000710:	bf08      	it	eq
 8000712:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000716:	bd70      	pop	{r4, r5, r6, pc}
 8000718:	f094 0f00 	teq	r4, #0
 800071c:	d10f      	bne.n	800073e <__aeabi_dmul+0x1c2>
 800071e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000722:	0040      	lsls	r0, r0, #1
 8000724:	eb41 0101 	adc.w	r1, r1, r1
 8000728:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3c01      	subeq	r4, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1a6>
 8000732:	ea41 0106 	orr.w	r1, r1, r6
 8000736:	f095 0f00 	teq	r5, #0
 800073a:	bf18      	it	ne
 800073c:	4770      	bxne	lr
 800073e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000742:	0052      	lsls	r2, r2, #1
 8000744:	eb43 0303 	adc.w	r3, r3, r3
 8000748:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800074c:	bf08      	it	eq
 800074e:	3d01      	subeq	r5, #1
 8000750:	d0f7      	beq.n	8000742 <__aeabi_dmul+0x1c6>
 8000752:	ea43 0306 	orr.w	r3, r3, r6
 8000756:	4770      	bx	lr
 8000758:	ea94 0f0c 	teq	r4, ip
 800075c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000760:	bf18      	it	ne
 8000762:	ea95 0f0c 	teqne	r5, ip
 8000766:	d00c      	beq.n	8000782 <__aeabi_dmul+0x206>
 8000768:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076c:	bf18      	it	ne
 800076e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000772:	d1d1      	bne.n	8000718 <__aeabi_dmul+0x19c>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000786:	bf06      	itte	eq
 8000788:	4610      	moveq	r0, r2
 800078a:	4619      	moveq	r1, r3
 800078c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000790:	d019      	beq.n	80007c6 <__aeabi_dmul+0x24a>
 8000792:	ea94 0f0c 	teq	r4, ip
 8000796:	d102      	bne.n	800079e <__aeabi_dmul+0x222>
 8000798:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800079c:	d113      	bne.n	80007c6 <__aeabi_dmul+0x24a>
 800079e:	ea95 0f0c 	teq	r5, ip
 80007a2:	d105      	bne.n	80007b0 <__aeabi_dmul+0x234>
 80007a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a8:	bf1c      	itt	ne
 80007aa:	4610      	movne	r0, r2
 80007ac:	4619      	movne	r1, r3
 80007ae:	d10a      	bne.n	80007c6 <__aeabi_dmul+0x24a>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ce:	bd70      	pop	{r4, r5, r6, pc}

080007d0 <__aeabi_ddiv>:
 80007d0:	b570      	push	{r4, r5, r6, lr}
 80007d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007de:	bf1d      	ittte	ne
 80007e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e4:	ea94 0f0c 	teqne	r4, ip
 80007e8:	ea95 0f0c 	teqne	r5, ip
 80007ec:	f000 f8a7 	bleq	800093e <__aeabi_ddiv+0x16e>
 80007f0:	eba4 0405 	sub.w	r4, r4, r5
 80007f4:	ea81 0e03 	eor.w	lr, r1, r3
 80007f8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000800:	f000 8088 	beq.w	8000914 <__aeabi_ddiv+0x144>
 8000804:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000808:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800080c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000810:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000814:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000818:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800081c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000820:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000824:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000828:	429d      	cmp	r5, r3
 800082a:	bf08      	it	eq
 800082c:	4296      	cmpeq	r6, r2
 800082e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000832:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000836:	d202      	bcs.n	800083e <__aeabi_ddiv+0x6e>
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	1ab6      	subs	r6, r6, r2
 8000840:	eb65 0503 	sbc.w	r5, r5, r3
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 000c 	orrcs.w	r0, r0, ip
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	ebb6 0e02 	subs.w	lr, r6, r2
 800089e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a2:	bf22      	ittt	cs
 80008a4:	1ab6      	subcs	r6, r6, r2
 80008a6:	4675      	movcs	r5, lr
 80008a8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008ac:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b0:	d018      	beq.n	80008e4 <__aeabi_ddiv+0x114>
 80008b2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ba:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ce:	d1c0      	bne.n	8000852 <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	d10b      	bne.n	80008ee <__aeabi_ddiv+0x11e>
 80008d6:	ea41 0100 	orr.w	r1, r1, r0
 80008da:	f04f 0000 	mov.w	r0, #0
 80008de:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e2:	e7b6      	b.n	8000852 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	bf04      	itt	eq
 80008ea:	4301      	orreq	r1, r0
 80008ec:	2000      	moveq	r0, #0
 80008ee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f2:	bf88      	it	hi
 80008f4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f8:	f63f aeaf 	bhi.w	800065a <__aeabi_dmul+0xde>
 80008fc:	ebb5 0c03 	subs.w	ip, r5, r3
 8000900:	bf04      	itt	eq
 8000902:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000906:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090a:	f150 0000 	adcs.w	r0, r0, #0
 800090e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000912:	bd70      	pop	{r4, r5, r6, pc}
 8000914:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000918:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800091c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000920:	bfc2      	ittt	gt
 8000922:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000926:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092a:	bd70      	popgt	{r4, r5, r6, pc}
 800092c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000930:	f04f 0e00 	mov.w	lr, #0
 8000934:	3c01      	subs	r4, #1
 8000936:	e690      	b.n	800065a <__aeabi_dmul+0xde>
 8000938:	ea45 0e06 	orr.w	lr, r5, r6
 800093c:	e68d      	b.n	800065a <__aeabi_dmul+0xde>
 800093e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000942:	ea94 0f0c 	teq	r4, ip
 8000946:	bf08      	it	eq
 8000948:	ea95 0f0c 	teqeq	r5, ip
 800094c:	f43f af3b 	beq.w	80007c6 <__aeabi_dmul+0x24a>
 8000950:	ea94 0f0c 	teq	r4, ip
 8000954:	d10a      	bne.n	800096c <__aeabi_ddiv+0x19c>
 8000956:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095a:	f47f af34 	bne.w	80007c6 <__aeabi_dmul+0x24a>
 800095e:	ea95 0f0c 	teq	r5, ip
 8000962:	f47f af25 	bne.w	80007b0 <__aeabi_dmul+0x234>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e72c      	b.n	80007c6 <__aeabi_dmul+0x24a>
 800096c:	ea95 0f0c 	teq	r5, ip
 8000970:	d106      	bne.n	8000980 <__aeabi_ddiv+0x1b0>
 8000972:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000976:	f43f aefd 	beq.w	8000774 <__aeabi_dmul+0x1f8>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e722      	b.n	80007c6 <__aeabi_dmul+0x24a>
 8000980:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000984:	bf18      	it	ne
 8000986:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098a:	f47f aec5 	bne.w	8000718 <__aeabi_dmul+0x19c>
 800098e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000992:	f47f af0d 	bne.w	80007b0 <__aeabi_dmul+0x234>
 8000996:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099a:	f47f aeeb 	bne.w	8000774 <__aeabi_dmul+0x1f8>
 800099e:	e712      	b.n	80007c6 <__aeabi_dmul+0x24a>

080009a0 <__gedf2>:
 80009a0:	f04f 3cff 	mov.w	ip, #4294967295
 80009a4:	e006      	b.n	80009b4 <__cmpdf2+0x4>
 80009a6:	bf00      	nop

080009a8 <__ledf2>:
 80009a8:	f04f 0c01 	mov.w	ip, #1
 80009ac:	e002      	b.n	80009b4 <__cmpdf2+0x4>
 80009ae:	bf00      	nop

080009b0 <__cmpdf2>:
 80009b0:	f04f 0c01 	mov.w	ip, #1
 80009b4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c4:	bf18      	it	ne
 80009c6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ca:	d01b      	beq.n	8000a04 <__cmpdf2+0x54>
 80009cc:	b001      	add	sp, #4
 80009ce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d2:	bf0c      	ite	eq
 80009d4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d8:	ea91 0f03 	teqne	r1, r3
 80009dc:	bf02      	ittt	eq
 80009de:	ea90 0f02 	teqeq	r0, r2
 80009e2:	2000      	moveq	r0, #0
 80009e4:	4770      	bxeq	lr
 80009e6:	f110 0f00 	cmn.w	r0, #0
 80009ea:	ea91 0f03 	teq	r1, r3
 80009ee:	bf58      	it	pl
 80009f0:	4299      	cmppl	r1, r3
 80009f2:	bf08      	it	eq
 80009f4:	4290      	cmpeq	r0, r2
 80009f6:	bf2c      	ite	cs
 80009f8:	17d8      	asrcs	r0, r3, #31
 80009fa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fe:	f040 0001 	orr.w	r0, r0, #1
 8000a02:	4770      	bx	lr
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__cmpdf2+0x64>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d107      	bne.n	8000a24 <__cmpdf2+0x74>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d1d6      	bne.n	80009cc <__cmpdf2+0x1c>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d0d3      	beq.n	80009cc <__cmpdf2+0x1c>
 8000a24:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop

08000a2c <__aeabi_cdrcmple>:
 8000a2c:	4684      	mov	ip, r0
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4662      	mov	r2, ip
 8000a32:	468c      	mov	ip, r1
 8000a34:	4619      	mov	r1, r3
 8000a36:	4663      	mov	r3, ip
 8000a38:	e000      	b.n	8000a3c <__aeabi_cdcmpeq>
 8000a3a:	bf00      	nop

08000a3c <__aeabi_cdcmpeq>:
 8000a3c:	b501      	push	{r0, lr}
 8000a3e:	f7ff ffb7 	bl	80009b0 <__cmpdf2>
 8000a42:	2800      	cmp	r0, #0
 8000a44:	bf48      	it	mi
 8000a46:	f110 0f00 	cmnmi.w	r0, #0
 8000a4a:	bd01      	pop	{r0, pc}

08000a4c <__aeabi_dcmpeq>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff fff4 	bl	8000a3c <__aeabi_cdcmpeq>
 8000a54:	bf0c      	ite	eq
 8000a56:	2001      	moveq	r0, #1
 8000a58:	2000      	movne	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmplt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffea 	bl	8000a3c <__aeabi_cdcmpeq>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmple>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffe0 	bl	8000a3c <__aeabi_cdcmpeq>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpge>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffce 	bl	8000a2c <__aeabi_cdrcmple>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpgt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffc4 	bl	8000a2c <__aeabi_cdrcmple>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_uldivmod>:
 8000af0:	b953      	cbnz	r3, 8000b08 <__aeabi_uldivmod+0x18>
 8000af2:	b94a      	cbnz	r2, 8000b08 <__aeabi_uldivmod+0x18>
 8000af4:	2900      	cmp	r1, #0
 8000af6:	bf08      	it	eq
 8000af8:	2800      	cmpeq	r0, #0
 8000afa:	bf1c      	itt	ne
 8000afc:	f04f 31ff 	movne.w	r1, #4294967295
 8000b00:	f04f 30ff 	movne.w	r0, #4294967295
 8000b04:	f000 b96e 	b.w	8000de4 <__aeabi_idiv0>
 8000b08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b10:	f000 f806 	bl	8000b20 <__udivmoddi4>
 8000b14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1c:	b004      	add	sp, #16
 8000b1e:	4770      	bx	lr

08000b20 <__udivmoddi4>:
 8000b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b24:	9d08      	ldr	r5, [sp, #32]
 8000b26:	4604      	mov	r4, r0
 8000b28:	468c      	mov	ip, r1
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	f040 8083 	bne.w	8000c36 <__udivmoddi4+0x116>
 8000b30:	428a      	cmp	r2, r1
 8000b32:	4617      	mov	r7, r2
 8000b34:	d947      	bls.n	8000bc6 <__udivmoddi4+0xa6>
 8000b36:	fab2 f282 	clz	r2, r2
 8000b3a:	b142      	cbz	r2, 8000b4e <__udivmoddi4+0x2e>
 8000b3c:	f1c2 0020 	rsb	r0, r2, #32
 8000b40:	fa24 f000 	lsr.w	r0, r4, r0
 8000b44:	4091      	lsls	r1, r2
 8000b46:	4097      	lsls	r7, r2
 8000b48:	ea40 0c01 	orr.w	ip, r0, r1
 8000b4c:	4094      	lsls	r4, r2
 8000b4e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b52:	0c23      	lsrs	r3, r4, #16
 8000b54:	fbbc f6f8 	udiv	r6, ip, r8
 8000b58:	fa1f fe87 	uxth.w	lr, r7
 8000b5c:	fb08 c116 	mls	r1, r8, r6, ip
 8000b60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b64:	fb06 f10e 	mul.w	r1, r6, lr
 8000b68:	4299      	cmp	r1, r3
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x60>
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b72:	f080 8119 	bcs.w	8000da8 <__udivmoddi4+0x288>
 8000b76:	4299      	cmp	r1, r3
 8000b78:	f240 8116 	bls.w	8000da8 <__udivmoddi4+0x288>
 8000b7c:	3e02      	subs	r6, #2
 8000b7e:	443b      	add	r3, r7
 8000b80:	1a5b      	subs	r3, r3, r1
 8000b82:	b2a4      	uxth	r4, r4
 8000b84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b88:	fb08 3310 	mls	r3, r8, r0, r3
 8000b8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b94:	45a6      	cmp	lr, r4
 8000b96:	d909      	bls.n	8000bac <__udivmoddi4+0x8c>
 8000b98:	193c      	adds	r4, r7, r4
 8000b9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b9e:	f080 8105 	bcs.w	8000dac <__udivmoddi4+0x28c>
 8000ba2:	45a6      	cmp	lr, r4
 8000ba4:	f240 8102 	bls.w	8000dac <__udivmoddi4+0x28c>
 8000ba8:	3802      	subs	r0, #2
 8000baa:	443c      	add	r4, r7
 8000bac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bb0:	eba4 040e 	sub.w	r4, r4, lr
 8000bb4:	2600      	movs	r6, #0
 8000bb6:	b11d      	cbz	r5, 8000bc0 <__udivmoddi4+0xa0>
 8000bb8:	40d4      	lsrs	r4, r2
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e9c5 4300 	strd	r4, r3, [r5]
 8000bc0:	4631      	mov	r1, r6
 8000bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc6:	b902      	cbnz	r2, 8000bca <__udivmoddi4+0xaa>
 8000bc8:	deff      	udf	#255	; 0xff
 8000bca:	fab2 f282 	clz	r2, r2
 8000bce:	2a00      	cmp	r2, #0
 8000bd0:	d150      	bne.n	8000c74 <__udivmoddi4+0x154>
 8000bd2:	1bcb      	subs	r3, r1, r7
 8000bd4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd8:	fa1f f887 	uxth.w	r8, r7
 8000bdc:	2601      	movs	r6, #1
 8000bde:	fbb3 fcfe 	udiv	ip, r3, lr
 8000be2:	0c21      	lsrs	r1, r4, #16
 8000be4:	fb0e 331c 	mls	r3, lr, ip, r3
 8000be8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bec:	fb08 f30c 	mul.w	r3, r8, ip
 8000bf0:	428b      	cmp	r3, r1
 8000bf2:	d907      	bls.n	8000c04 <__udivmoddi4+0xe4>
 8000bf4:	1879      	adds	r1, r7, r1
 8000bf6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bfa:	d202      	bcs.n	8000c02 <__udivmoddi4+0xe2>
 8000bfc:	428b      	cmp	r3, r1
 8000bfe:	f200 80e9 	bhi.w	8000dd4 <__udivmoddi4+0x2b4>
 8000c02:	4684      	mov	ip, r0
 8000c04:	1ac9      	subs	r1, r1, r3
 8000c06:	b2a3      	uxth	r3, r4
 8000c08:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c0c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c10:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c14:	fb08 f800 	mul.w	r8, r8, r0
 8000c18:	45a0      	cmp	r8, r4
 8000c1a:	d907      	bls.n	8000c2c <__udivmoddi4+0x10c>
 8000c1c:	193c      	adds	r4, r7, r4
 8000c1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c22:	d202      	bcs.n	8000c2a <__udivmoddi4+0x10a>
 8000c24:	45a0      	cmp	r8, r4
 8000c26:	f200 80d9 	bhi.w	8000ddc <__udivmoddi4+0x2bc>
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	eba4 0408 	sub.w	r4, r4, r8
 8000c30:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c34:	e7bf      	b.n	8000bb6 <__udivmoddi4+0x96>
 8000c36:	428b      	cmp	r3, r1
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x12e>
 8000c3a:	2d00      	cmp	r5, #0
 8000c3c:	f000 80b1 	beq.w	8000da2 <__udivmoddi4+0x282>
 8000c40:	2600      	movs	r6, #0
 8000c42:	e9c5 0100 	strd	r0, r1, [r5]
 8000c46:	4630      	mov	r0, r6
 8000c48:	4631      	mov	r1, r6
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	fab3 f683 	clz	r6, r3
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	d14a      	bne.n	8000cec <__udivmoddi4+0x1cc>
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d302      	bcc.n	8000c60 <__udivmoddi4+0x140>
 8000c5a:	4282      	cmp	r2, r0
 8000c5c:	f200 80b8 	bhi.w	8000dd0 <__udivmoddi4+0x2b0>
 8000c60:	1a84      	subs	r4, r0, r2
 8000c62:	eb61 0103 	sbc.w	r1, r1, r3
 8000c66:	2001      	movs	r0, #1
 8000c68:	468c      	mov	ip, r1
 8000c6a:	2d00      	cmp	r5, #0
 8000c6c:	d0a8      	beq.n	8000bc0 <__udivmoddi4+0xa0>
 8000c6e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c72:	e7a5      	b.n	8000bc0 <__udivmoddi4+0xa0>
 8000c74:	f1c2 0320 	rsb	r3, r2, #32
 8000c78:	fa20 f603 	lsr.w	r6, r0, r3
 8000c7c:	4097      	lsls	r7, r2
 8000c7e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c82:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c86:	40d9      	lsrs	r1, r3
 8000c88:	4330      	orrs	r0, r6
 8000c8a:	0c03      	lsrs	r3, r0, #16
 8000c8c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c98:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9c:	fb06 f108 	mul.w	r1, r6, r8
 8000ca0:	4299      	cmp	r1, r3
 8000ca2:	fa04 f402 	lsl.w	r4, r4, r2
 8000ca6:	d909      	bls.n	8000cbc <__udivmoddi4+0x19c>
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	f106 3cff 	add.w	ip, r6, #4294967295
 8000cae:	f080 808d 	bcs.w	8000dcc <__udivmoddi4+0x2ac>
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	f240 808a 	bls.w	8000dcc <__udivmoddi4+0x2ac>
 8000cb8:	3e02      	subs	r6, #2
 8000cba:	443b      	add	r3, r7
 8000cbc:	1a5b      	subs	r3, r3, r1
 8000cbe:	b281      	uxth	r1, r0
 8000cc0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cc4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cc8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ccc:	fb00 f308 	mul.w	r3, r0, r8
 8000cd0:	428b      	cmp	r3, r1
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x1c4>
 8000cd4:	1879      	adds	r1, r7, r1
 8000cd6:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cda:	d273      	bcs.n	8000dc4 <__udivmoddi4+0x2a4>
 8000cdc:	428b      	cmp	r3, r1
 8000cde:	d971      	bls.n	8000dc4 <__udivmoddi4+0x2a4>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	4439      	add	r1, r7
 8000ce4:	1acb      	subs	r3, r1, r3
 8000ce6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cea:	e778      	b.n	8000bde <__udivmoddi4+0xbe>
 8000cec:	f1c6 0c20 	rsb	ip, r6, #32
 8000cf0:	fa03 f406 	lsl.w	r4, r3, r6
 8000cf4:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cf8:	431c      	orrs	r4, r3
 8000cfa:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cfe:	fa01 f306 	lsl.w	r3, r1, r6
 8000d02:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d06:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d0a:	431f      	orrs	r7, r3
 8000d0c:	0c3b      	lsrs	r3, r7, #16
 8000d0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d12:	fa1f f884 	uxth.w	r8, r4
 8000d16:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d1a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d1e:	fb09 fa08 	mul.w	sl, r9, r8
 8000d22:	458a      	cmp	sl, r1
 8000d24:	fa02 f206 	lsl.w	r2, r2, r6
 8000d28:	fa00 f306 	lsl.w	r3, r0, r6
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x220>
 8000d2e:	1861      	adds	r1, r4, r1
 8000d30:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d34:	d248      	bcs.n	8000dc8 <__udivmoddi4+0x2a8>
 8000d36:	458a      	cmp	sl, r1
 8000d38:	d946      	bls.n	8000dc8 <__udivmoddi4+0x2a8>
 8000d3a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d3e:	4421      	add	r1, r4
 8000d40:	eba1 010a 	sub.w	r1, r1, sl
 8000d44:	b2bf      	uxth	r7, r7
 8000d46:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d4a:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d4e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d52:	fb00 f808 	mul.w	r8, r0, r8
 8000d56:	45b8      	cmp	r8, r7
 8000d58:	d907      	bls.n	8000d6a <__udivmoddi4+0x24a>
 8000d5a:	19e7      	adds	r7, r4, r7
 8000d5c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d60:	d22e      	bcs.n	8000dc0 <__udivmoddi4+0x2a0>
 8000d62:	45b8      	cmp	r8, r7
 8000d64:	d92c      	bls.n	8000dc0 <__udivmoddi4+0x2a0>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4427      	add	r7, r4
 8000d6a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d6e:	eba7 0708 	sub.w	r7, r7, r8
 8000d72:	fba0 8902 	umull	r8, r9, r0, r2
 8000d76:	454f      	cmp	r7, r9
 8000d78:	46c6      	mov	lr, r8
 8000d7a:	4649      	mov	r1, r9
 8000d7c:	d31a      	bcc.n	8000db4 <__udivmoddi4+0x294>
 8000d7e:	d017      	beq.n	8000db0 <__udivmoddi4+0x290>
 8000d80:	b15d      	cbz	r5, 8000d9a <__udivmoddi4+0x27a>
 8000d82:	ebb3 020e 	subs.w	r2, r3, lr
 8000d86:	eb67 0701 	sbc.w	r7, r7, r1
 8000d8a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d8e:	40f2      	lsrs	r2, r6
 8000d90:	ea4c 0202 	orr.w	r2, ip, r2
 8000d94:	40f7      	lsrs	r7, r6
 8000d96:	e9c5 2700 	strd	r2, r7, [r5]
 8000d9a:	2600      	movs	r6, #0
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	462e      	mov	r6, r5
 8000da4:	4628      	mov	r0, r5
 8000da6:	e70b      	b.n	8000bc0 <__udivmoddi4+0xa0>
 8000da8:	4606      	mov	r6, r0
 8000daa:	e6e9      	b.n	8000b80 <__udivmoddi4+0x60>
 8000dac:	4618      	mov	r0, r3
 8000dae:	e6fd      	b.n	8000bac <__udivmoddi4+0x8c>
 8000db0:	4543      	cmp	r3, r8
 8000db2:	d2e5      	bcs.n	8000d80 <__udivmoddi4+0x260>
 8000db4:	ebb8 0e02 	subs.w	lr, r8, r2
 8000db8:	eb69 0104 	sbc.w	r1, r9, r4
 8000dbc:	3801      	subs	r0, #1
 8000dbe:	e7df      	b.n	8000d80 <__udivmoddi4+0x260>
 8000dc0:	4608      	mov	r0, r1
 8000dc2:	e7d2      	b.n	8000d6a <__udivmoddi4+0x24a>
 8000dc4:	4660      	mov	r0, ip
 8000dc6:	e78d      	b.n	8000ce4 <__udivmoddi4+0x1c4>
 8000dc8:	4681      	mov	r9, r0
 8000dca:	e7b9      	b.n	8000d40 <__udivmoddi4+0x220>
 8000dcc:	4666      	mov	r6, ip
 8000dce:	e775      	b.n	8000cbc <__udivmoddi4+0x19c>
 8000dd0:	4630      	mov	r0, r6
 8000dd2:	e74a      	b.n	8000c6a <__udivmoddi4+0x14a>
 8000dd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dd8:	4439      	add	r1, r7
 8000dda:	e713      	b.n	8000c04 <__udivmoddi4+0xe4>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	443c      	add	r4, r7
 8000de0:	e724      	b.n	8000c2c <__udivmoddi4+0x10c>
 8000de2:	bf00      	nop

08000de4 <__aeabi_idiv0>:
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop

08000de8 <SERVO_Init>:

static SERVO_info gs_SERVO_info[SERVO_NUM] = {0};


void SERVO_Init(uint16_t au16_SERVO_Instance)
{
 8000de8:	b5b0      	push	{r4, r5, r7, lr}
 8000dea:	b0a8      	sub	sp, #160	; 0xa0
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	80fb      	strh	r3, [r7, #6]
	//GPIO_InitTypeDef GPIO_InitStruct = {0};
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000df2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]
 8000dfc:	609a      	str	r2, [r3, #8]
 8000dfe:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e00:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000e0a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	60da      	str	r2, [r3, #12]
 8000e18:	611a      	str	r2, [r3, #16]
 8000e1a:	615a      	str	r2, [r3, #20]
 8000e1c:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    uint32_t ARR_Value = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    DWT_Delay_Init();
 8000e2a:	f00f f973 	bl	8010114 <DWT_Delay_Init>
	HAL_GPIO_Init(SERVO_CfgParam[au16_SERVO_Instance].SERVO_GPIO, &GPIO_InitStruct);
*/
	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	PSC_Value = (uint32_t) (SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / 3276800.0);
 8000e2e:	88fb      	ldrh	r3, [r7, #6]
 8000e30:	4aaa      	ldr	r2, [pc, #680]	; (80010dc <SERVO_Init+0x2f4>)
 8000e32:	015b      	lsls	r3, r3, #5
 8000e34:	4413      	add	r3, r2
 8000e36:	3314      	adds	r3, #20
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fb24 	bl	8000488 <__aeabi_ui2d>
 8000e40:	f04f 0200 	mov.w	r2, #0
 8000e44:	4ba6      	ldr	r3, [pc, #664]	; (80010e0 <SERVO_Init+0x2f8>)
 8000e46:	f7ff fcc3 	bl	80007d0 <__aeabi_ddiv>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	4610      	mov	r0, r2
 8000e50:	4619      	mov	r1, r3
 8000e52:	f7ff fe2d 	bl	8000ab0 <__aeabi_d2uiz>
 8000e56:	4603      	mov	r3, r0
 8000e58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = (uint32_t) ((SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / (50.0*(PSC_Value+1.0)))-1.0);
 8000e5c:	88fb      	ldrh	r3, [r7, #6]
 8000e5e:	4a9f      	ldr	r2, [pc, #636]	; (80010dc <SERVO_Init+0x2f4>)
 8000e60:	015b      	lsls	r3, r3, #5
 8000e62:	4413      	add	r3, r2
 8000e64:	3314      	adds	r3, #20
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fb0d 	bl	8000488 <__aeabi_ui2d>
 8000e6e:	4604      	mov	r4, r0
 8000e70:	460d      	mov	r5, r1
 8000e72:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000e76:	f7ff fb07 	bl	8000488 <__aeabi_ui2d>
 8000e7a:	f04f 0200 	mov.w	r2, #0
 8000e7e:	4b99      	ldr	r3, [pc, #612]	; (80010e4 <SERVO_Init+0x2fc>)
 8000e80:	f7ff f9c6 	bl	8000210 <__adddf3>
 8000e84:	4602      	mov	r2, r0
 8000e86:	460b      	mov	r3, r1
 8000e88:	4610      	mov	r0, r2
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	f04f 0200 	mov.w	r2, #0
 8000e90:	4b95      	ldr	r3, [pc, #596]	; (80010e8 <SERVO_Init+0x300>)
 8000e92:	f7ff fb73 	bl	800057c <__aeabi_dmul>
 8000e96:	4602      	mov	r2, r0
 8000e98:	460b      	mov	r3, r1
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	4629      	mov	r1, r5
 8000e9e:	f7ff fc97 	bl	80007d0 <__aeabi_ddiv>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	4610      	mov	r0, r2
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	f04f 0200 	mov.w	r2, #0
 8000eae:	4b8d      	ldr	r3, [pc, #564]	; (80010e4 <SERVO_Init+0x2fc>)
 8000eb0:	f7ff f9ac 	bl	800020c <__aeabi_dsub>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	460b      	mov	r3, r1
 8000eb8:	4610      	mov	r0, r2
 8000eba:	4619      	mov	r1, r3
 8000ebc:	f7ff fdf8 	bl	8000ab0 <__aeabi_d2uiz>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	PSC_Value = 19;
 8000ec6:	2313      	movs	r3, #19
 8000ec8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = 49999;
 8000ecc:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000ed0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM12)
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	4a81      	ldr	r2, [pc, #516]	; (80010dc <SERVO_Init+0x2f4>)
 8000ed8:	015b      	lsls	r3, r3, #5
 8000eda:	4413      	add	r3, r2
 8000edc:	3308      	adds	r3, #8
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a82      	ldr	r2, [pc, #520]	; (80010ec <SERVO_Init+0x304>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d10e      	bne.n	8000f04 <SERVO_Init+0x11c>
	{
		__HAL_RCC_TIM12_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61bb      	str	r3, [r7, #24]
 8000eea:	4b81      	ldr	r3, [pc, #516]	; (80010f0 <SERVO_Init+0x308>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	4a80      	ldr	r2, [pc, #512]	; (80010f0 <SERVO_Init+0x308>)
 8000ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ef6:	4b7e      	ldr	r3, [pc, #504]	; (80010f0 <SERVO_Init+0x308>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000efe:	61bb      	str	r3, [r7, #24]
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	e046      	b.n	8000f92 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM2)
 8000f04:	88fb      	ldrh	r3, [r7, #6]
 8000f06:	4a75      	ldr	r2, [pc, #468]	; (80010dc <SERVO_Init+0x2f4>)
 8000f08:	015b      	lsls	r3, r3, #5
 8000f0a:	4413      	add	r3, r2
 8000f0c:	3308      	adds	r3, #8
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f14:	d10e      	bne.n	8000f34 <SERVO_Init+0x14c>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	617b      	str	r3, [r7, #20]
 8000f1a:	4b75      	ldr	r3, [pc, #468]	; (80010f0 <SERVO_Init+0x308>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1e:	4a74      	ldr	r2, [pc, #464]	; (80010f0 <SERVO_Init+0x308>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	6413      	str	r3, [r2, #64]	; 0x40
 8000f26:	4b72      	ldr	r3, [pc, #456]	; (80010f0 <SERVO_Init+0x308>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	e02e      	b.n	8000f92 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM3)
 8000f34:	88fb      	ldrh	r3, [r7, #6]
 8000f36:	4a69      	ldr	r2, [pc, #420]	; (80010dc <SERVO_Init+0x2f4>)
 8000f38:	015b      	lsls	r3, r3, #5
 8000f3a:	4413      	add	r3, r2
 8000f3c:	3308      	adds	r3, #8
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a6c      	ldr	r2, [pc, #432]	; (80010f4 <SERVO_Init+0x30c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d10e      	bne.n	8000f64 <SERVO_Init+0x17c>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	4b69      	ldr	r3, [pc, #420]	; (80010f0 <SERVO_Init+0x308>)
 8000f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4e:	4a68      	ldr	r2, [pc, #416]	; (80010f0 <SERVO_Init+0x308>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	6413      	str	r3, [r2, #64]	; 0x40
 8000f56:	4b66      	ldr	r3, [pc, #408]	; (80010f0 <SERVO_Init+0x308>)
 8000f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	e016      	b.n	8000f92 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM4)
 8000f64:	88fb      	ldrh	r3, [r7, #6]
 8000f66:	4a5d      	ldr	r2, [pc, #372]	; (80010dc <SERVO_Init+0x2f4>)
 8000f68:	015b      	lsls	r3, r3, #5
 8000f6a:	4413      	add	r3, r2
 8000f6c:	3308      	adds	r3, #8
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a61      	ldr	r2, [pc, #388]	; (80010f8 <SERVO_Init+0x310>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d10d      	bne.n	8000f92 <SERVO_Init+0x1aa>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	4b5d      	ldr	r3, [pc, #372]	; (80010f0 <SERVO_Init+0x308>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	4a5c      	ldr	r2, [pc, #368]	; (80010f0 <SERVO_Init+0x308>)
 8000f80:	f043 0304 	orr.w	r3, r3, #4
 8000f84:	6413      	str	r3, [r2, #64]	; 0x40
 8000f86:	4b5a      	ldr	r3, [pc, #360]	; (80010f0 <SERVO_Init+0x308>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8a:	f003 0304 	and.w	r3, r3, #4
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
	}

	htim.Instance = SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance;
 8000f92:	88fb      	ldrh	r3, [r7, #6]
 8000f94:	4a51      	ldr	r2, [pc, #324]	; (80010dc <SERVO_Init+0x2f4>)
 8000f96:	015b      	lsls	r3, r3, #5
 8000f98:	4413      	add	r3, r2
 8000f9a:	3308      	adds	r3, #8
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	61fb      	str	r3, [r7, #28]
	htim.Init.Prescaler = PSC_Value;
 8000fa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000fa4:	623b      	str	r3, [r7, #32]
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.Period = ARR_Value;
 8000faa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000fae:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_Base_Init(&htim);
 8000fb8:	f107 031c 	add.w	r3, r7, #28
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f006 fb29 	bl	8007614 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fc6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8000fca:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000fce:	f107 031c 	add.w	r3, r7, #28
 8000fd2:	4611      	mov	r1, r2
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f007 fbd3 	bl	8008780 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8000fda:	f107 031c 	add.w	r3, r7, #28
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f006 fcce 	bl	8007980 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fea:	2300      	movs	r3, #0
 8000fec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8000ff0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8000ff4:	f107 031c 	add.w	r3, r7, #28
 8000ff8:	4611      	mov	r1, r2
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f008 fb60 	bl	80096c0 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001000:	2360      	movs	r3, #96	; 0x60
 8001002:	667b      	str	r3, [r7, #100]	; 0x64
	sConfigOC.Pulse = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	66bb      	str	r3, [r7, #104]	; 0x68
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001008:	2300      	movs	r3, #0
 800100a:	66fb      	str	r3, [r7, #108]	; 0x6c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800100c:	2300      	movs	r3, #0
 800100e:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 8001010:	88fb      	ldrh	r3, [r7, #6]
 8001012:	4a32      	ldr	r2, [pc, #200]	; (80010dc <SERVO_Init+0x2f4>)
 8001014:	015b      	lsls	r3, r3, #5
 8001016:	4413      	add	r3, r2
 8001018:	3310      	adds	r3, #16
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8001020:	f107 031c 	add.w	r3, r7, #28
 8001024:	4618      	mov	r0, r3
 8001026:	f007 f9d3 	bl	80083d0 <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	gs_SERVO_info[au16_SERVO_Instance].Period_Min = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MinPulse/20.0));
 800102a:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800102e:	f7ff fa2b 	bl	8000488 <__aeabi_ui2d>
 8001032:	4604      	mov	r4, r0
 8001034:	460d      	mov	r5, r1
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	4a28      	ldr	r2, [pc, #160]	; (80010dc <SERVO_Init+0x2f4>)
 800103a:	015b      	lsls	r3, r3, #5
 800103c:	4413      	add	r3, r2
 800103e:	3318      	adds	r3, #24
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fa42 	bl	80004cc <__aeabi_f2d>
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	4b2b      	ldr	r3, [pc, #172]	; (80010fc <SERVO_Init+0x314>)
 800104e:	f7ff fbbf 	bl	80007d0 <__aeabi_ddiv>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4620      	mov	r0, r4
 8001058:	4629      	mov	r1, r5
 800105a:	f7ff fa8f 	bl	800057c <__aeabi_dmul>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	88fc      	ldrh	r4, [r7, #6]
 8001064:	4610      	mov	r0, r2
 8001066:	4619      	mov	r1, r3
 8001068:	f7ff fd22 	bl	8000ab0 <__aeabi_d2uiz>
 800106c:	4603      	mov	r3, r0
 800106e:	b29a      	uxth	r2, r3
 8001070:	4b23      	ldr	r3, [pc, #140]	; (8001100 <SERVO_Init+0x318>)
 8001072:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
	gs_SERVO_info[au16_SERVO_Instance].Period_Max = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MaxPulse/20.0));
 8001076:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800107a:	f7ff fa05 	bl	8000488 <__aeabi_ui2d>
 800107e:	4604      	mov	r4, r0
 8001080:	460d      	mov	r5, r1
 8001082:	4b20      	ldr	r3, [pc, #128]	; (8001104 <SERVO_Init+0x31c>)
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fa21 	bl	80004cc <__aeabi_f2d>
 800108a:	f04f 0200 	mov.w	r2, #0
 800108e:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <SERVO_Init+0x314>)
 8001090:	f7ff fb9e 	bl	80007d0 <__aeabi_ddiv>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4620      	mov	r0, r4
 800109a:	4629      	mov	r1, r5
 800109c:	f7ff fa6e 	bl	800057c <__aeabi_dmul>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	88fc      	ldrh	r4, [r7, #6]
 80010a6:	4610      	mov	r0, r2
 80010a8:	4619      	mov	r1, r3
 80010aa:	f7ff fd01 	bl	8000ab0 <__aeabi_d2uiz>
 80010ae:	4603      	mov	r3, r0
 80010b0:	b299      	uxth	r1, r3
 80010b2:	4a13      	ldr	r2, [pc, #76]	; (8001100 <SERVO_Init+0x318>)
 80010b4:	00a3      	lsls	r3, r4, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	460a      	mov	r2, r1
 80010ba:	805a      	strh	r2, [r3, #2]

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	4a07      	ldr	r2, [pc, #28]	; (80010dc <SERVO_Init+0x2f4>)
 80010c0:	015b      	lsls	r3, r3, #5
 80010c2:	4413      	add	r3, r2
 80010c4:	3310      	adds	r3, #16
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	f107 031c 	add.w	r3, r7, #28
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f006 fd46 	bl	8007b60 <HAL_TIM_PWM_Start>

}
 80010d4:	bf00      	nop
 80010d6:	37a0      	adds	r7, #160	; 0xa0
 80010d8:	46bd      	mov	sp, r7
 80010da:	bdb0      	pop	{r4, r5, r7, pc}
 80010dc:	080104a8 	.word	0x080104a8
 80010e0:	41490000 	.word	0x41490000
 80010e4:	3ff00000 	.word	0x3ff00000
 80010e8:	40490000 	.word	0x40490000
 80010ec:	40001800 	.word	0x40001800
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40000400 	.word	0x40000400
 80010f8:	40000800 	.word	0x40000800
 80010fc:	40340000 	.word	0x40340000
 8001100:	20000190 	.word	0x20000190
 8001104:	40066666 	.word	0x40066666

08001108 <SERVO_MoveTo>:

/* Moves A Specific Motor To A Specific Degree That Can Be Float Number */
void SERVO_MoveTo(uint16_t au16_SERVO_Instance, float af_Angle)
{
 8001108:	b5b0      	push	{r4, r5, r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	ed87 0a00 	vstr	s0, [r7]
 8001114:	80fb      	strh	r3, [r7, #6]
	uint16_t au16_Pulse = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	81fb      	strh	r3, [r7, #14]

	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 800111a:	88fb      	ldrh	r3, [r7, #6]
 800111c:	4a1f      	ldr	r2, [pc, #124]	; (800119c <SERVO_MoveTo+0x94>)
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4413      	add	r3, r2
 8001122:	885b      	ldrh	r3, [r3, #2]
 8001124:	4619      	mov	r1, r3
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	4a1c      	ldr	r2, [pc, #112]	; (800119c <SERVO_MoveTo+0x94>)
 800112a:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800112e:	1acb      	subs	r3, r1, r3
 8001130:	ee07 3a90 	vmov	s15, r3
 8001134:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001138:	edd7 7a00 	vldr	s15, [r7]
 800113c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001140:	ee17 0a90 	vmov	r0, s15
 8001144:	f7ff f9c2 	bl	80004cc <__aeabi_f2d>
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <SERVO_MoveTo+0x98>)
 800114e:	f7ff fb3f 	bl	80007d0 <__aeabi_ddiv>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4614      	mov	r4, r2
 8001158:	461d      	mov	r5, r3
			+ gs_SERVO_info[au16_SERVO_Instance].Period_Min;
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	4a0f      	ldr	r2, [pc, #60]	; (800119c <SERVO_MoveTo+0x94>)
 800115e:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff f9a0 	bl	80004a8 <__aeabi_i2d>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4620      	mov	r0, r4
 800116e:	4629      	mov	r1, r5
 8001170:	f7ff f84e 	bl	8000210 <__adddf3>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 8001178:	4610      	mov	r0, r2
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fc98 	bl	8000ab0 <__aeabi_d2uiz>
 8001180:	4603      	mov	r3, r0
 8001182:	81fb      	strh	r3, [r7, #14]

	*(SERVO_CfgParam[au16_SERVO_Instance].TIM_CCRx) = au16_Pulse;
 8001184:	88fb      	ldrh	r3, [r7, #6]
 8001186:	4a07      	ldr	r2, [pc, #28]	; (80011a4 <SERVO_MoveTo+0x9c>)
 8001188:	015b      	lsls	r3, r3, #5
 800118a:	4413      	add	r3, r2
 800118c:	330c      	adds	r3, #12
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	89fa      	ldrh	r2, [r7, #14]
 8001192:	601a      	str	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bdb0      	pop	{r4, r5, r7, pc}
 800119c:	20000190 	.word	0x20000190
 80011a0:	40668000 	.word	0x40668000
 80011a4:	080104a8 	.word	0x080104a8

080011a8 <HAL_UART_RxCpltCallback>:
void Kovetendo_vonal_valaszto(int* elso, int* hatso);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
			bluetooth_flag = 1;
		bluetooth_str1[bluetooth_a] = bluetooth_rx;
		bluetooth_a++;
	}
	HAL_UART_Receive(&huart2, &bluetooth_rx, 1, 5000);*/
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
				kanyarban_vagy_egyenes);
		bluetooth_i++;
		bluetooth_len = strlen(bluetooth_buffer);
		//HAL_UART_Transmit(&huart2, bluetooth_buffer, bluetooth_len, 100);
	}*/
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 80011d6:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t tavolsag1_buff[50];
	VL53L1_RangingMeasurementData_t RangingData;
	VL53L1_Dev_t vl53l1_c; // center module
	VL53L1_DEV Dev = &vl53l1_c;
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011de:	f002 f9c3 	bl	8003568 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e2:	f000 fa7d 	bl	80016e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e6:	f000 fecf 	bl	8001f88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011ea:	f000 fe83 	bl	8001ef4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80011ee:	f000 fae9 	bl	80017c4 <MX_I2C1_Init>
  MX_I2C2_Init();
 80011f2:	f000 fb15 	bl	8001820 <MX_I2C2_Init>
  MX_SPI2_Init();
 80011f6:	f000 fba5 	bl	8001944 <MX_SPI2_Init>
  MX_SPI3_Init();
 80011fa:	f000 fbd9 	bl	80019b0 <MX_SPI3_Init>
  MX_TIM3_Init();
 80011fe:	f000 fc5b 	bl	8001ab8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001202:	f000 fcb3 	bl	8001b6c <MX_TIM4_Init>
  MX_UART4_Init();
 8001206:	f000 fe21 	bl	8001e4c <MX_UART4_Init>
  MX_TIM8_Init();
 800120a:	f000 fd03 	bl	8001c14 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800120e:	f000 fe47 	bl	8001ea0 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8001212:	f000 fb33 	bl	800187c <MX_I2C3_Init>
  MX_TIM12_Init();
 8001216:	f000 fda9 	bl	8001d6c <MX_TIM12_Init>
  MX_DMA_Init();
 800121a:	f000 fe95 	bl	8001f48 <MX_DMA_Init>
  MX_TIM2_Init();
 800121e:	f000 fbfd 	bl	8001a1c <MX_TIM2_Init>
  MX_SPI1_Init();
 8001222:	f000 fb59 	bl	80018d8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	SERVO_Init(SZERVO);
 8001226:	2000      	movs	r0, #0
 8001228:	f7ff fdde 	bl	8000de8 <SERVO_Init>
	DC_MOTOR_Init(DC_MOTOR_PWM1);
 800122c:	2000      	movs	r0, #0
 800122e:	f00e fde3 	bl	800fdf8 <DC_MOTOR_Init>
	DC_MOTOR_Init(DC_MOTOR_PWM2);
 8001232:	2001      	movs	r0, #1
 8001234:	f00e fde0 	bl	800fdf8 <DC_MOTOR_Init>
	DC_MOTOR_Start(DC_MOTOR_PWM1, 0);
 8001238:	2100      	movs	r1, #0
 800123a:	2000      	movs	r0, #0
 800123c:	f00e feb2 	bl	800ffa4 <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR_PWM2, 0);
 8001240:	2100      	movs	r1, #0
 8001242:	2001      	movs	r0, #1
 8001244:	f00e feae 	bl	800ffa4 <DC_MOTOR_Start>

	//HAL_UART_Receive(&huart2, &bluetooth_rx, 1, 5000);
	HAL_TIM_Base_Start_IT(&htim2);
 8001248:	48b8      	ldr	r0, [pc, #736]	; (800152c <main+0x35c>)
 800124a:	f006 fad3 	bl	80077f4 <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);   //PWM jel start
 800124e:	2104      	movs	r1, #4
 8001250:	48b7      	ldr	r0, [pc, #732]	; (8001530 <main+0x360>)
 8001252:	f006 fc85 	bl	8007b60 <HAL_TIM_PWM_Start>

	//Vonalszenzor init
	Vonalszenzor_Init();
 8001256:	f000 ff61 	bl	800211c <Vonalszenzor_Init>


	// initialize vl53l1x communication parameters
	Dev->I2cHandle = &hi2c1;
 800125a:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 800125e:	4ab5      	ldr	r2, [pc, #724]	; (8001534 <main+0x364>)
 8001260:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	Dev->I2cDevAddr = 0x52;
 8001264:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8001268:	2252      	movs	r2, #82	; 0x52
 800126a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

	/*** Initialize GPIO expanders ***/
	// Unused GPIO should be configured as outputs to minimize the power consumption
	tavolsag1_buff[0] = 0x14; // GPDR (GPIO set direction register)
 800126e:	2314      	movs	r3, #20
 8001270:	f887 33c4 	strb.w	r3, [r7, #964]	; 0x3c4
	tavolsag1_buff[1] = 0xFF; // GPIO_0 - GPIO_7
 8001274:	23ff      	movs	r3, #255	; 0xff
 8001276:	f887 33c5 	strb.w	r3, [r7, #965]	; 0x3c5
	tavolsag1_buff[2] = 0xFF; // GPIO_8 - GPIO_15
 800127a:	23ff      	movs	r3, #255	; 0xff
 800127c:	f887 33c6 	strb.w	r3, [r7, #966]	; 0x3c6
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 3, 0xFFFF );
 8001280:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 8001284:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2303      	movs	r3, #3
 800128c:	2184      	movs	r1, #132	; 0x84
 800128e:	48a9      	ldr	r0, [pc, #676]	; (8001534 <main+0x364>)
 8001290:	f003 fd64 	bl	8004d5c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_2_ADDR, tavolsag1_buff, 3, 0xFFFF );
 8001294:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 8001298:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	2303      	movs	r3, #3
 80012a0:	2186      	movs	r1, #134	; 0x86
 80012a2:	48a4      	ldr	r0, [pc, #656]	; (8001534 <main+0x364>)
 80012a4:	f003 fd5a 	bl	8004d5c <HAL_I2C_Master_Transmit>

	// clear XSHUT (disable center module) -> expander 1, GPIO_15
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 80012a8:	2313      	movs	r3, #19
 80012aa:	f887 33c4 	strb.w	r3, [r7, #964]	; 0x3c4
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 80012ae:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 80012b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	2301      	movs	r3, #1
 80012ba:	2184      	movs	r1, #132	; 0x84
 80012bc:	489d      	ldr	r0, [pc, #628]	; (8001534 <main+0x364>)
 80012be:	f003 fd4d 	bl	8004d5c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 80012c2:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 80012c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	2301      	movs	r3, #1
 80012ce:	2184      	movs	r1, #132	; 0x84
 80012d0:	4898      	ldr	r0, [pc, #608]	; (8001534 <main+0x364>)
 80012d2:	f003 fe41 	bl	8004f58 <HAL_I2C_Master_Receive>
	tavolsag1_buff[1] = tavolsag1_buff[0] & ~( 1 << ( 15 - 8 ) ); // clear GPIO_15
 80012d6:	f897 33c4 	ldrb.w	r3, [r7, #964]	; 0x3c4
 80012da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	f887 33c5 	strb.w	r3, [r7, #965]	; 0x3c5
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 80012e4:	2313      	movs	r3, #19
 80012e6:	f887 33c4 	strb.w	r3, [r7, #964]	; 0x3c4
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 2, 0xFFFF );
 80012ea:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 80012ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2302      	movs	r3, #2
 80012f6:	2184      	movs	r1, #132	; 0x84
 80012f8:	488e      	ldr	r0, [pc, #568]	; (8001534 <main+0x364>)
 80012fa:	f003 fd2f 	bl	8004d5c <HAL_I2C_Master_Transmit>

	HAL_Delay( 2 ); // 2ms reset time
 80012fe:	2002      	movs	r0, #2
 8001300:	f002 f9a4 	bl	800364c <HAL_Delay>

	// set XSHUT (enable center module) -> expander 1, GPIO_15
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state)
 8001304:	2313      	movs	r3, #19
 8001306:	f887 33c4 	strb.w	r3, [r7, #964]	; 0x3c4
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 800130a:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 800130e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	2301      	movs	r3, #1
 8001316:	2184      	movs	r1, #132	; 0x84
 8001318:	4886      	ldr	r0, [pc, #536]	; (8001534 <main+0x364>)
 800131a:	f003 fd1f 	bl	8004d5c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 800131e:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 8001322:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2301      	movs	r3, #1
 800132a:	2184      	movs	r1, #132	; 0x84
 800132c:	4881      	ldr	r0, [pc, #516]	; (8001534 <main+0x364>)
 800132e:	f003 fe13 	bl	8004f58 <HAL_I2C_Master_Receive>
	tavolsag1_buff[1] = tavolsag1_buff[0] | ( 1 << ( 15 - 8 ) ); // set GPIO_15
 8001332:	f897 33c4 	ldrb.w	r3, [r7, #964]	; 0x3c4
 8001336:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800133a:	b2db      	uxtb	r3, r3
 800133c:	f887 33c5 	strb.w	r3, [r7, #965]	; 0x3c5
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 8001340:	2313      	movs	r3, #19
 8001342:	f887 33c4 	strb.w	r3, [r7, #964]	; 0x3c4
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 2, 0xFFFF );
 8001346:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 800134a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	2302      	movs	r3, #2
 8001352:	2184      	movs	r1, #132	; 0x84
 8001354:	4877      	ldr	r0, [pc, #476]	; (8001534 <main+0x364>)
 8001356:	f003 fd01 	bl	8004d5c <HAL_I2C_Master_Transmit>

	HAL_Delay( 2 );
 800135a:	2002      	movs	r0, #2
 800135c:	f002 f976 	bl	800364c <HAL_Delay>

	/*** VL53L1X Initialization ***/
	VL53L1_WaitDeviceBooted( Dev );
 8001360:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 8001364:	f009 faee 	bl	800a944 <VL53L1_WaitDeviceBooted>
	VL53L1_DataInit( Dev );
 8001368:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 800136c:	f009 fa92 	bl	800a894 <VL53L1_DataInit>
	VL53L1_StaticInit( Dev );
 8001370:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 8001374:	f009 fac7 	bl	800a906 <VL53L1_StaticInit>
	VL53L1_SetDistanceMode( Dev, VL53L1_DISTANCEMODE_LONG );
 8001378:	2103      	movs	r1, #3
 800137a:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 800137e:	f009 fc13 	bl	800aba8 <VL53L1_SetDistanceMode>
	VL53L1_SetMeasurementTimingBudgetMicroSeconds( Dev, 50000 );
 8001382:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001386:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 800138a:	f009 fc83 	bl	800ac94 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
	VL53L1_SetInterMeasurementPeriodMilliSeconds( Dev, 500 );
 800138e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001392:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 8001396:	f009 fe09 	bl	800afac <VL53L1_SetInterMeasurementPeriodMilliSeconds>
	VL53L1_StartMeasurement( Dev );
 800139a:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 800139e:	f009 ff43 	bl	800b228 <VL53L1_StartMeasurement>
		kapu2 = kapuk[2];
		kapu3 = kapuk[3];
		kapu4 = kapuk[4];				ez a resz itt valahogy gebaszt okoz, akasztja a while-t
		kapu5 = kapuk[5];*/

		for(int i=0; i < 5; i++) {		/* 5: vonalak_elso[] es _hatso merete */
 80013a2:	2300      	movs	r3, #0
 80013a4:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
 80013a8:	e010      	b.n	80013cc <main+0x1fc>
			vonalak_elso[i] = '-';
 80013aa:	4a63      	ldr	r2, [pc, #396]	; (8001538 <main+0x368>)
 80013ac:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 80013b0:	4413      	add	r3, r2
 80013b2:	222d      	movs	r2, #45	; 0x2d
 80013b4:	701a      	strb	r2, [r3, #0]
			vonalak_hatso[i] = '-';
 80013b6:	4a61      	ldr	r2, [pc, #388]	; (800153c <main+0x36c>)
 80013b8:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 80013bc:	4413      	add	r3, r2
 80013be:	222d      	movs	r2, #45	; 0x2d
 80013c0:	701a      	strb	r2, [r3, #0]
		for(int i=0; i < 5; i++) {		/* 5: vonalak_elso[] es _hatso merete */
 80013c2:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 80013c6:	3301      	adds	r3, #1
 80013c8:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
 80013cc:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 80013d0:	2b04      	cmp	r3, #4
 80013d2:	ddea      	ble.n	80013aa <main+0x1da>
		}
		for(int i=1; i < 33; i++) {		/* 1-32: vonal_eredmeny_elso[] es _hatso merete; 0. elem az fix 0 erteku */
 80013d4:	2301      	movs	r3, #1
 80013d6:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
 80013da:	e010      	b.n	80013fe <main+0x22e>
			vonal_eredmeny_elso[i] = '-';
 80013dc:	4a58      	ldr	r2, [pc, #352]	; (8001540 <main+0x370>)
 80013de:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 80013e2:	4413      	add	r3, r2
 80013e4:	222d      	movs	r2, #45	; 0x2d
 80013e6:	701a      	strb	r2, [r3, #0]
			vonal_eredmeny_hatso[i] = '-';
 80013e8:	4a56      	ldr	r2, [pc, #344]	; (8001544 <main+0x374>)
 80013ea:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 80013ee:	4413      	add	r3, r2
 80013f0:	222d      	movs	r2, #45	; 0x2d
 80013f2:	701a      	strb	r2, [r3, #0]
		for(int i=1; i < 33; i++) {		/* 1-32: vonal_eredmeny_elso[] es _hatso merete; 0. elem az fix 0 erteku */
 80013f4:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 80013f8:	3301      	adds	r3, #1
 80013fa:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
 80013fe:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 8001402:	2b20      	cmp	r3, #32
 8001404:	ddea      	ble.n	80013dc <main+0x20c>
		}

		Vonalszenzor_operal(vonal_eredmeny_elso, vonal_eredmeny_hatso);
 8001406:	494f      	ldr	r1, [pc, #316]	; (8001544 <main+0x374>)
 8001408:	484d      	ldr	r0, [pc, #308]	; (8001540 <main+0x370>)
 800140a:	f000 fe99 	bl	8002140 <Vonalszenzor_operal>
		for(int poz=1; poz < 33-1; poz++) {
 800140e:	2301      	movs	r3, #1
 8001410:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8001414:	e04d      	b.n	80014b2 <main+0x2e2>
		// 33 -1: 31-ig megyunk, mert a 32. sosem lehet egy 2 szeles vonal jobb szele
			if(vonal_eredmeny_elso[poz] > VONAL_THRESHOLD) {
 8001416:	4a4a      	ldr	r2, [pc, #296]	; (8001540 <main+0x370>)
 8001418:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800141c:	4413      	add	r3, r2
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff f841 	bl	80004a8 <__aeabi_i2d>
 8001426:	4b48      	ldr	r3, [pc, #288]	; (8001548 <main+0x378>)
 8001428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142c:	f7ff fb36 	bl	8000a9c <__aeabi_dcmpgt>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d038      	beq.n	80014a8 <main+0x2d8>
				if(vonal_eredmeny_elso[poz+1] > VONAL_THRESHOLD) {
 8001436:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800143a:	3301      	adds	r3, #1
 800143c:	4a40      	ldr	r2, [pc, #256]	; (8001540 <main+0x370>)
 800143e:	5cd3      	ldrb	r3, [r2, r3]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff f831 	bl	80004a8 <__aeabi_i2d>
 8001446:	4b40      	ldr	r3, [pc, #256]	; (8001548 <main+0x378>)
 8001448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144c:	f7ff fb26 	bl	8000a9c <__aeabi_dcmpgt>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d028      	beq.n	80014a8 <main+0x2d8>
					if(vonal_eredmeny_elso[poz-1] < VONAL_THRESHOLD) {
 8001456:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800145a:	3b01      	subs	r3, #1
 800145c:	4a38      	ldr	r2, [pc, #224]	; (8001540 <main+0x370>)
 800145e:	5cd3      	ldrb	r3, [r2, r3]
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff f821 	bl	80004a8 <__aeabi_i2d>
 8001466:	4b38      	ldr	r3, [pc, #224]	; (8001548 <main+0x378>)
 8001468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146c:	f7ff faf8 	bl	8000a60 <__aeabi_dcmplt>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d018      	beq.n	80014a8 <main+0x2d8>
						int i = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
						while(vonalak_elso[i] != '-') {
 800147c:	e004      	b.n	8001488 <main+0x2b8>
							i++;
 800147e:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 8001482:	3301      	adds	r3, #1
 8001484:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
						while(vonalak_elso[i] != '-') {
 8001488:	4a2b      	ldr	r2, [pc, #172]	; (8001538 <main+0x368>)
 800148a:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 800148e:	4413      	add	r3, r2
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b2d      	cmp	r3, #45	; 0x2d
 8001494:	d1f3      	bne.n	800147e <main+0x2ae>
						}
						vonalak_elso[i] = poz;
 8001496:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800149a:	b2d9      	uxtb	r1, r3
 800149c:	4a26      	ldr	r2, [pc, #152]	; (8001538 <main+0x368>)
 800149e:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80014a2:	4413      	add	r3, r2
 80014a4:	460a      	mov	r2, r1
 80014a6:	701a      	strb	r2, [r3, #0]
		for(int poz=1; poz < 33-1; poz++) {
 80014a8:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80014ac:	3301      	adds	r3, #1
 80014ae:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 80014b2:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80014b6:	2b1f      	cmp	r3, #31
 80014b8:	ddad      	ble.n	8001416 <main+0x246>
					}
				}
			}
		}
		for(int poz=1; poz < 33-1; poz++) {
 80014ba:	2301      	movs	r3, #1
 80014bc:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
 80014c0:	e05e      	b.n	8001580 <main+0x3b0>
		// 33 -1: 31-ig megyunk, mert a 32. sosem lehet egy 2 szeles vonal jobb szele
			if(vonal_eredmeny_hatso[poz] > VONAL_THRESHOLD) {
 80014c2:	4a20      	ldr	r2, [pc, #128]	; (8001544 <main+0x374>)
 80014c4:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 80014c8:	4413      	add	r3, r2
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7fe ffeb 	bl	80004a8 <__aeabi_i2d>
 80014d2:	4b1d      	ldr	r3, [pc, #116]	; (8001548 <main+0x378>)
 80014d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d8:	f7ff fae0 	bl	8000a9c <__aeabi_dcmpgt>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d049      	beq.n	8001576 <main+0x3a6>
				if(vonal_eredmeny_hatso[poz+1] > VONAL_THRESHOLD) {
 80014e2:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 80014e6:	3301      	adds	r3, #1
 80014e8:	4a16      	ldr	r2, [pc, #88]	; (8001544 <main+0x374>)
 80014ea:	5cd3      	ldrb	r3, [r2, r3]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7fe ffdb 	bl	80004a8 <__aeabi_i2d>
 80014f2:	4b15      	ldr	r3, [pc, #84]	; (8001548 <main+0x378>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff fad0 	bl	8000a9c <__aeabi_dcmpgt>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d039      	beq.n	8001576 <main+0x3a6>
					if(vonal_eredmeny_hatso[poz-1] < VONAL_THRESHOLD) {
 8001502:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8001506:	3b01      	subs	r3, #1
 8001508:	4a0e      	ldr	r2, [pc, #56]	; (8001544 <main+0x374>)
 800150a:	5cd3      	ldrb	r3, [r2, r3]
 800150c:	4618      	mov	r0, r3
 800150e:	f7fe ffcb 	bl	80004a8 <__aeabi_i2d>
 8001512:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <main+0x378>)
 8001514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001518:	f7ff faa2 	bl	8000a60 <__aeabi_dcmplt>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d029      	beq.n	8001576 <main+0x3a6>
						int i = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
						while(vonalak_hatso[i] != '-') {
 8001528:	e015      	b.n	8001556 <main+0x386>
 800152a:	bf00      	nop
 800152c:	200005b4 	.word	0x200005b4
 8001530:	20000640 	.word	0x20000640
 8001534:	2000032c 	.word	0x2000032c
 8001538:	20000120 	.word	0x20000120
 800153c:	20000128 	.word	0x20000128
 8001540:	20000198 	.word	0x20000198
 8001544:	200001bc 	.word	0x200001bc
 8001548:	20000118 	.word	0x20000118
							i++;
 800154c:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8001550:	3301      	adds	r3, #1
 8001552:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
						while(vonalak_hatso[i] != '-') {
 8001556:	4a56      	ldr	r2, [pc, #344]	; (80016b0 <main+0x4e0>)
 8001558:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 800155c:	4413      	add	r3, r2
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b2d      	cmp	r3, #45	; 0x2d
 8001562:	d1f3      	bne.n	800154c <main+0x37c>
						}
						vonalak_hatso[i] = poz;
 8001564:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8001568:	b2d9      	uxtb	r1, r3
 800156a:	4a51      	ldr	r2, [pc, #324]	; (80016b0 <main+0x4e0>)
 800156c:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8001570:	4413      	add	r3, r2
 8001572:	460a      	mov	r2, r1
 8001574:	701a      	strb	r2, [r3, #0]
		for(int poz=1; poz < 33-1; poz++) {
 8001576:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 800157a:	3301      	adds	r3, #1
 800157c:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
 8001580:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8001584:	2b1f      	cmp	r3, #31
 8001586:	dd9c      	ble.n	80014c2 <main+0x2f2>
					}
				}
			}
		}
		Kovetendo_vonal_valaszto(&vonal_kovetni_elso, &vonal_kovetni_hatso);
 8001588:	494a      	ldr	r1, [pc, #296]	; (80016b4 <main+0x4e4>)
 800158a:	484b      	ldr	r0, [pc, #300]	; (80016b8 <main+0x4e8>)
 800158c:	f001 fa5c 	bl	8002a48 <Kovetendo_vonal_valaszto>
		//uint8_t Test[] = "Hello World\r\n"; //Data to send
		/*int size = sizeof(minta1);
		HAL_UART_Transmit(&huart2, minta1, size, 100);// Sending in normal mode
		HAL_Delay(1000);*/

		VL53L1_WaitMeasurementDataReady( Dev );
 8001590:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 8001594:	f009 feca 	bl	800b32c <VL53L1_WaitMeasurementDataReady>
		VL53L1_GetRangingMeasurementData( Dev, &RangingData );
 8001598:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 800159c:	4619      	mov	r1, r3
 800159e:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 80015a2:	f00a f87f 	bl	800b6a4 <VL53L1_GetRangingMeasurementData>
		/*sprintf( (char*)buff, "%d, %d, %.2f, %.2f\n\r", RangingData.RangeStatus, RangingData.RangeMilliMeter,
				 ( RangingData.SignalRateRtnMegaCps / 65536.0 ), RangingData.AmbientRateRtnMegaCps / 65336.0 );
		HAL_UART_Transmit( &huart2, buff, strlen( (char*)buff ), 0xFFFF );*/
		VL53L1_ClearInterruptAndStartMeasurement( Dev );
 80015a6:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 80015aa:	f009 fea9 	bl	800b300 <VL53L1_ClearInterruptAndStartMeasurement>

		//Szervo
		if (btnEnable == 1) {
 80015ae:	4b43      	ldr	r3, [pc, #268]	; (80016bc <main+0x4ec>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d16a      	bne.n	800168c <main+0x4bc>
			if (szervoEnable == 1) {
 80015b6:	4b42      	ldr	r3, [pc, #264]	; (80016c0 <main+0x4f0>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d13f      	bne.n	800163e <main+0x46e>
				cel = (vonal_kovetni_elso) + 	(((vonal_kovetni_elso) - (vonal_kovetni_hatso))
 80015be:	4b3e      	ldr	r3, [pc, #248]	; (80016b8 <main+0x4e8>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	4b3c      	ldr	r3, [pc, #240]	; (80016b4 <main+0x4e4>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	1ad3      	subs	r3, r2, r3
																			/ 2);	//fel auto tavolsagra. ezt novelni kell (?) hogy agresszivabban kanyarodjon
 80015c8:	0fda      	lsrs	r2, r3, #31
 80015ca:	4413      	add	r3, r2
 80015cc:	105b      	asrs	r3, r3, #1
 80015ce:	461a      	mov	r2, r3
				cel = (vonal_kovetni_elso) + 	(((vonal_kovetni_elso) - (vonal_kovetni_hatso))
 80015d0:	4b39      	ldr	r3, [pc, #228]	; (80016b8 <main+0x4e8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4413      	add	r3, r2
 80015d6:	4a3b      	ldr	r2, [pc, #236]	; (80016c4 <main+0x4f4>)
 80015d8:	6013      	str	r3, [r2, #0]
				if(cel < -30) {
 80015da:	4b3a      	ldr	r3, [pc, #232]	; (80016c4 <main+0x4f4>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f113 0f1e 	cmn.w	r3, #30
 80015e2:	da08      	bge.n	80015f6 <main+0x426>
					SERVO_MoveTo(SZERVO, 0);
 80015e4:	ed9f 0a38 	vldr	s0, [pc, #224]	; 80016c8 <main+0x4f8>
 80015e8:	2000      	movs	r0, #0
 80015ea:	f7ff fd8d 	bl	8001108 <SERVO_MoveTo>
					szervoTeszt = 0;
 80015ee:	4b37      	ldr	r3, [pc, #220]	; (80016cc <main+0x4fc>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	e023      	b.n	800163e <main+0x46e>
				}
				else if(30 < cel) {
 80015f6:	4b33      	ldr	r3, [pc, #204]	; (80016c4 <main+0x4f4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b1e      	cmp	r3, #30
 80015fc:	dd08      	ble.n	8001610 <main+0x440>
					SERVO_MoveTo(SZERVO, 180);
 80015fe:	ed9f 0a34 	vldr	s0, [pc, #208]	; 80016d0 <main+0x500>
 8001602:	2000      	movs	r0, #0
 8001604:	f7ff fd80 	bl	8001108 <SERVO_MoveTo>
					szervoTeszt = 180;
 8001608:	4b30      	ldr	r3, [pc, #192]	; (80016cc <main+0x4fc>)
 800160a:	22b4      	movs	r2, #180	; 0xb4
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	e016      	b.n	800163e <main+0x46e>
				}
				else {
					SERVO_MoveTo(SZERVO, 90 + cel *3);
 8001610:	4b2c      	ldr	r3, [pc, #176]	; (80016c4 <main+0x4f4>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4613      	mov	r3, r2
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	4413      	add	r3, r2
 800161a:	335a      	adds	r3, #90	; 0x5a
 800161c:	ee07 3a90 	vmov	s15, r3
 8001620:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001624:	eeb0 0a67 	vmov.f32	s0, s15
 8001628:	2000      	movs	r0, #0
 800162a:	f7ff fd6d 	bl	8001108 <SERVO_MoveTo>
					szervoTeszt = 90 + cel *3;
 800162e:	4b25      	ldr	r3, [pc, #148]	; (80016c4 <main+0x4f4>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	4613      	mov	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	335a      	adds	r3, #90	; 0x5a
 800163a:	4a24      	ldr	r2, [pc, #144]	; (80016cc <main+0x4fc>)
 800163c:	6013      	str	r3, [r2, #0]
					SERVO_MoveTo(SZERVO, 180);
					//motornak nagyon lassu megadas
				}*/
			}

			if (motvezEnable == 1) {
 800163e:	4b25      	ldr	r3, [pc, #148]	; (80016d4 <main+0x504>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b01      	cmp	r3, #1
 8001644:	f47f aead 	bne.w	80013a2 <main+0x1d2>
				int k = 100;		// 0 - 1023-ig
 8001648:	2364      	movs	r3, #100	; 0x64
 800164a:	f8c7 33f8 	str.w	r3, [r7, #1016]	; 0x3f8
				if (k < motvez_d / 2) {
 800164e:	4b22      	ldr	r3, [pc, #136]	; (80016d8 <main+0x508>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	0fda      	lsrs	r2, r3, #31
 8001654:	4413      	add	r3, r2
 8001656:	105b      	asrs	r3, r3, #1
 8001658:	461a      	mov	r2, r3
 800165a:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	; 0x3f8
 800165e:	4293      	cmp	r3, r2
 8001660:	f6bf ae9f 	bge.w	80013a2 <main+0x1d2>
					DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, k); // ha pwm1 nagyobb, elremenet?
 8001664:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	; 0x3f8
 8001668:	b29b      	uxth	r3, r3
 800166a:	4619      	mov	r1, r3
 800166c:	2000      	movs	r0, #0
 800166e:	f00e fcf5 	bl	801005c <DC_MOTOR_Set_Speed>
					DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, motvez_d - k);
 8001672:	4b19      	ldr	r3, [pc, #100]	; (80016d8 <main+0x508>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	b29a      	uxth	r2, r3
 8001678:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	; 0x3f8
 800167c:	b29b      	uxth	r3, r3
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	b29b      	uxth	r3, r3
 8001682:	4619      	mov	r1, r3
 8001684:	2001      	movs	r0, #1
 8001686:	f00e fce9 	bl	801005c <DC_MOTOR_Set_Speed>
 800168a:	e68a      	b.n	80013a2 <main+0x1d2>
				}
			}
		} else {
			SERVO_MoveTo(SZERVO, 90);
 800168c:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80016dc <main+0x50c>
 8001690:	2000      	movs	r0, #0
 8001692:	f7ff fd39 	bl	8001108 <SERVO_MoveTo>
			DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, motvez_d);// elvileg ez a ketto a megallas
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <main+0x508>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	b29b      	uxth	r3, r3
 800169c:	4619      	mov	r1, r3
 800169e:	2000      	movs	r0, #0
 80016a0:	f00e fcdc 	bl	801005c <DC_MOTOR_Set_Speed>
			DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, 0);
 80016a4:	2100      	movs	r1, #0
 80016a6:	2001      	movs	r0, #1
 80016a8:	f00e fcd8 	bl	801005c <DC_MOTOR_Set_Speed>
		for(int i=0; i < 5; i++) {		/* 5: vonalak_elso[] es _hatso merete */
 80016ac:	e679      	b.n	80013a2 <main+0x1d2>
 80016ae:	bf00      	nop
 80016b0:	20000128 	.word	0x20000128
 80016b4:	200001e4 	.word	0x200001e4
 80016b8:	200001e0 	.word	0x200001e0
 80016bc:	20000000 	.word	0x20000000
 80016c0:	20000001 	.word	0x20000001
 80016c4:	200001e8 	.word	0x200001e8
 80016c8:	00000000 	.word	0x00000000
 80016cc:	20000130 	.word	0x20000130
 80016d0:	43340000 	.word	0x43340000
 80016d4:	20000194 	.word	0x20000194
 80016d8:	20000134 	.word	0x20000134
 80016dc:	42b40000 	.word	0x42b40000

080016e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b094      	sub	sp, #80	; 0x50
 80016e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016e6:	f107 031c 	add.w	r3, r7, #28
 80016ea:	2234      	movs	r2, #52	; 0x34
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f00e fd72 	bl	80101d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	4b2c      	ldr	r3, [pc, #176]	; (80017bc <SystemClock_Config+0xdc>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	4a2b      	ldr	r2, [pc, #172]	; (80017bc <SystemClock_Config+0xdc>)
 800170e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001712:	6413      	str	r3, [r2, #64]	; 0x40
 8001714:	4b29      	ldr	r3, [pc, #164]	; (80017bc <SystemClock_Config+0xdc>)
 8001716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001720:	2300      	movs	r3, #0
 8001722:	603b      	str	r3, [r7, #0]
 8001724:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <SystemClock_Config+0xe0>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a25      	ldr	r2, [pc, #148]	; (80017c0 <SystemClock_Config+0xe0>)
 800172a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800172e:	6013      	str	r3, [r2, #0]
 8001730:	4b23      	ldr	r3, [pc, #140]	; (80017c0 <SystemClock_Config+0xe0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001738:	603b      	str	r3, [r7, #0]
 800173a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800173c:	2301      	movs	r3, #1
 800173e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001740:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001744:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001746:	2302      	movs	r3, #2
 8001748:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800174a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800174e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001750:	2304      	movs	r3, #4
 8001752:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001754:	23b4      	movs	r3, #180	; 0xb4
 8001756:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001758:	2302      	movs	r3, #2
 800175a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800175c:	2302      	movs	r3, #2
 800175e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001760:	2302      	movs	r3, #2
 8001762:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001764:	f107 031c 	add.w	r3, r7, #28
 8001768:	4618      	mov	r0, r3
 800176a:	f004 fd25 	bl	80061b8 <HAL_RCC_OscConfig>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001774:	f001 f9a0 	bl	8002ab8 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001778:	f004 f942 	bl	8005a00 <HAL_PWREx_EnableOverDrive>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001782:	f001 f999 	bl	8002ab8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001786:	230f      	movs	r3, #15
 8001788:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800178a:	2302      	movs	r3, #2
 800178c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800178e:	2300      	movs	r3, #0
 8001790:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001792:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001796:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001798:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800179c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800179e:	f107 0308 	add.w	r3, r7, #8
 80017a2:	2105      	movs	r1, #5
 80017a4:	4618      	mov	r0, r3
 80017a6:	f004 f97b 	bl	8005aa0 <HAL_RCC_ClockConfig>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80017b0:	f001 f982 	bl	8002ab8 <Error_Handler>
  }
}
 80017b4:	bf00      	nop
 80017b6:	3750      	adds	r7, #80	; 0x50
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40007000 	.word	0x40007000

080017c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017c8:	4b12      	ldr	r3, [pc, #72]	; (8001814 <MX_I2C1_Init+0x50>)
 80017ca:	4a13      	ldr	r2, [pc, #76]	; (8001818 <MX_I2C1_Init+0x54>)
 80017cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <MX_I2C1_Init+0x50>)
 80017d0:	4a12      	ldr	r2, [pc, #72]	; (800181c <MX_I2C1_Init+0x58>)
 80017d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <MX_I2C1_Init+0x50>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <MX_I2C1_Init+0x50>)
 80017dc:	2200      	movs	r2, #0
 80017de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017e0:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <MX_I2C1_Init+0x50>)
 80017e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017e8:	4b0a      	ldr	r3, [pc, #40]	; (8001814 <MX_I2C1_Init+0x50>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017ee:	4b09      	ldr	r3, [pc, #36]	; (8001814 <MX_I2C1_Init+0x50>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017f4:	4b07      	ldr	r3, [pc, #28]	; (8001814 <MX_I2C1_Init+0x50>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <MX_I2C1_Init+0x50>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001800:	4804      	ldr	r0, [pc, #16]	; (8001814 <MX_I2C1_Init+0x50>)
 8001802:	f003 f8df 	bl	80049c4 <HAL_I2C_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800180c:	f001 f954 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001810:	bf00      	nop
 8001812:	bd80      	pop	{r7, pc}
 8001814:	2000032c 	.word	0x2000032c
 8001818:	40005400 	.word	0x40005400
 800181c:	000186a0 	.word	0x000186a0

08001820 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001824:	4b12      	ldr	r3, [pc, #72]	; (8001870 <MX_I2C2_Init+0x50>)
 8001826:	4a13      	ldr	r2, [pc, #76]	; (8001874 <MX_I2C2_Init+0x54>)
 8001828:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800182a:	4b11      	ldr	r3, [pc, #68]	; (8001870 <MX_I2C2_Init+0x50>)
 800182c:	4a12      	ldr	r2, [pc, #72]	; (8001878 <MX_I2C2_Init+0x58>)
 800182e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001830:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <MX_I2C2_Init+0x50>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001836:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <MX_I2C2_Init+0x50>)
 8001838:	2200      	movs	r2, #0
 800183a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <MX_I2C2_Init+0x50>)
 800183e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001842:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001844:	4b0a      	ldr	r3, [pc, #40]	; (8001870 <MX_I2C2_Init+0x50>)
 8001846:	2200      	movs	r2, #0
 8001848:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800184a:	4b09      	ldr	r3, [pc, #36]	; (8001870 <MX_I2C2_Init+0x50>)
 800184c:	2200      	movs	r2, #0
 800184e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001850:	4b07      	ldr	r3, [pc, #28]	; (8001870 <MX_I2C2_Init+0x50>)
 8001852:	2200      	movs	r2, #0
 8001854:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001856:	4b06      	ldr	r3, [pc, #24]	; (8001870 <MX_I2C2_Init+0x50>)
 8001858:	2200      	movs	r2, #0
 800185a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800185c:	4804      	ldr	r0, [pc, #16]	; (8001870 <MX_I2C2_Init+0x50>)
 800185e:	f003 f8b1 	bl	80049c4 <HAL_I2C_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001868:	f001 f926 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000380 	.word	0x20000380
 8001874:	40005800 	.word	0x40005800
 8001878:	000186a0 	.word	0x000186a0

0800187c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <MX_I2C3_Init+0x50>)
 8001882:	4a13      	ldr	r2, [pc, #76]	; (80018d0 <MX_I2C3_Init+0x54>)
 8001884:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001886:	4b11      	ldr	r3, [pc, #68]	; (80018cc <MX_I2C3_Init+0x50>)
 8001888:	4a12      	ldr	r2, [pc, #72]	; (80018d4 <MX_I2C3_Init+0x58>)
 800188a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <MX_I2C3_Init+0x50>)
 800188e:	2200      	movs	r2, #0
 8001890:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001892:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <MX_I2C3_Init+0x50>)
 8001894:	2200      	movs	r2, #0
 8001896:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001898:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <MX_I2C3_Init+0x50>)
 800189a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800189e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018a0:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <MX_I2C3_Init+0x50>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80018a6:	4b09      	ldr	r3, [pc, #36]	; (80018cc <MX_I2C3_Init+0x50>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018ac:	4b07      	ldr	r3, [pc, #28]	; (80018cc <MX_I2C3_Init+0x50>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <MX_I2C3_Init+0x50>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80018b8:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_I2C3_Init+0x50>)
 80018ba:	f003 f883 	bl	80049c4 <HAL_I2C_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80018c4:	f001 f8f8 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	200001f0 	.word	0x200001f0
 80018d0:	40005c00 	.word	0x40005c00
 80018d4:	000186a0 	.word	0x000186a0

080018d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018dc:	4b17      	ldr	r3, [pc, #92]	; (800193c <MX_SPI1_Init+0x64>)
 80018de:	4a18      	ldr	r2, [pc, #96]	; (8001940 <MX_SPI1_Init+0x68>)
 80018e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018e2:	4b16      	ldr	r3, [pc, #88]	; (800193c <MX_SPI1_Init+0x64>)
 80018e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ea:	4b14      	ldr	r3, [pc, #80]	; (800193c <MX_SPI1_Init+0x64>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018f0:	4b12      	ldr	r3, [pc, #72]	; (800193c <MX_SPI1_Init+0x64>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018f6:	4b11      	ldr	r3, [pc, #68]	; (800193c <MX_SPI1_Init+0x64>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <MX_SPI1_Init+0x64>)
 80018fe:	2200      	movs	r2, #0
 8001900:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001902:	4b0e      	ldr	r3, [pc, #56]	; (800193c <MX_SPI1_Init+0x64>)
 8001904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001908:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800190a:	4b0c      	ldr	r3, [pc, #48]	; (800193c <MX_SPI1_Init+0x64>)
 800190c:	2220      	movs	r2, #32
 800190e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001910:	4b0a      	ldr	r3, [pc, #40]	; (800193c <MX_SPI1_Init+0x64>)
 8001912:	2200      	movs	r2, #0
 8001914:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <MX_SPI1_Init+0x64>)
 8001918:	2200      	movs	r2, #0
 800191a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800191c:	4b07      	ldr	r3, [pc, #28]	; (800193c <MX_SPI1_Init+0x64>)
 800191e:	2200      	movs	r2, #0
 8001920:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <MX_SPI1_Init+0x64>)
 8001924:	220a      	movs	r2, #10
 8001926:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001928:	4804      	ldr	r0, [pc, #16]	; (800193c <MX_SPI1_Init+0x64>)
 800192a:	f004 ffa3 	bl	8006874 <HAL_SPI_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001934:	f001 f8c0 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}
 800193c:	2000055c 	.word	0x2000055c
 8001940:	40013000 	.word	0x40013000

08001944 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001948:	4b17      	ldr	r3, [pc, #92]	; (80019a8 <MX_SPI2_Init+0x64>)
 800194a:	4a18      	ldr	r2, [pc, #96]	; (80019ac <MX_SPI2_Init+0x68>)
 800194c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800194e:	4b16      	ldr	r3, [pc, #88]	; (80019a8 <MX_SPI2_Init+0x64>)
 8001950:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001954:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001956:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <MX_SPI2_Init+0x64>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800195c:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <MX_SPI2_Init+0x64>)
 800195e:	2200      	movs	r2, #0
 8001960:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001962:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <MX_SPI2_Init+0x64>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001968:	4b0f      	ldr	r3, [pc, #60]	; (80019a8 <MX_SPI2_Init+0x64>)
 800196a:	2200      	movs	r2, #0
 800196c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800196e:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <MX_SPI2_Init+0x64>)
 8001970:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001974:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001976:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <MX_SPI2_Init+0x64>)
 8001978:	2218      	movs	r2, #24
 800197a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800197c:	4b0a      	ldr	r3, [pc, #40]	; (80019a8 <MX_SPI2_Init+0x64>)
 800197e:	2200      	movs	r2, #0
 8001980:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001982:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <MX_SPI2_Init+0x64>)
 8001984:	2200      	movs	r2, #0
 8001986:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001988:	4b07      	ldr	r3, [pc, #28]	; (80019a8 <MX_SPI2_Init+0x64>)
 800198a:	2200      	movs	r2, #0
 800198c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800198e:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <MX_SPI2_Init+0x64>)
 8001990:	220a      	movs	r2, #10
 8001992:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001994:	4804      	ldr	r0, [pc, #16]	; (80019a8 <MX_SPI2_Init+0x64>)
 8001996:	f004 ff6d 	bl	8006874 <HAL_SPI_Init>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80019a0:	f001 f88a 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20000244 	.word	0x20000244
 80019ac:	40003800 	.word	0x40003800

080019b0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80019b4:	4b17      	ldr	r3, [pc, #92]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019b6:	4a18      	ldr	r2, [pc, #96]	; (8001a18 <MX_SPI3_Init+0x68>)
 80019b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80019ba:	4b16      	ldr	r3, [pc, #88]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80019c2:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80019c8:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019ce:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019d4:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80019da:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019dc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80019e0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80019ee:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019f4:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <MX_SPI3_Init+0x64>)
 80019fc:	220a      	movs	r2, #10
 80019fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a00:	4804      	ldr	r0, [pc, #16]	; (8001a14 <MX_SPI3_Init+0x64>)
 8001a02:	f004 ff37 	bl	8006874 <HAL_SPI_Init>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001a0c:	f001 f854 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	2000041c 	.word	0x2000041c
 8001a18:	40003c00 	.word	0x40003c00

08001a1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a22:	f107 0308 	add.w	r3, r7, #8
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a30:	463b      	mov	r3, r7
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a38:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8001a40:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a42:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001a46:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a48:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001a4e:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a54:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a56:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a5c:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a5e:	2280      	movs	r2, #128	; 0x80
 8001a60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a62:	4814      	ldr	r0, [pc, #80]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a64:	f005 fdd6 	bl	8007614 <HAL_TIM_Base_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001a6e:	f001 f823 	bl	8002ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a76:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a78:	f107 0308 	add.w	r3, r7, #8
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	480d      	ldr	r0, [pc, #52]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a80:	f006 fe7e 	bl	8008780 <HAL_TIM_ConfigClockSource>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a8a:	f001 f815 	bl	8002ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a96:	463b      	mov	r3, r7
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4806      	ldr	r0, [pc, #24]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a9c:	f007 fe10 	bl	80096c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001aa6:	f001 f807 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200005b4 	.word	0x200005b4

08001ab8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08a      	sub	sp, #40	; 0x28
 8001abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001abe:	f107 0320 	add.w	r3, r7, #32
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ac8:	1d3b      	adds	r3, r7, #4
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
 8001ad4:	611a      	str	r2, [r3, #16]
 8001ad6:	615a      	str	r2, [r3, #20]
 8001ad8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ada:	4b22      	ldr	r3, [pc, #136]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001adc:	4a22      	ldr	r2, [pc, #136]	; (8001b68 <MX_TIM3_Init+0xb0>)
 8001ade:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ae0:	4b20      	ldr	r3, [pc, #128]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae6:	4b1f      	ldr	r3, [pc, #124]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001aec:	4b1d      	ldr	r3, [pc, #116]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001aee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001af2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af4:	4b1b      	ldr	r3, [pc, #108]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afa:	4b1a      	ldr	r3, [pc, #104]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b00:	4818      	ldr	r0, [pc, #96]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001b02:	f005 ff3d 	bl	8007980 <HAL_TIM_PWM_Init>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001b0c:	f000 ffd4 	bl	8002ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b10:	2300      	movs	r3, #0
 8001b12:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b14:	2300      	movs	r3, #0
 8001b16:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b18:	f107 0320 	add.w	r3, r7, #32
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4811      	ldr	r0, [pc, #68]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001b20:	f007 fdce 	bl	80096c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001b2a:	f000 ffc5 	bl	8002ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b2e:	2360      	movs	r3, #96	; 0x60
 8001b30:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2200      	movs	r2, #0
 8001b42:	4619      	mov	r1, r3
 8001b44:	4807      	ldr	r0, [pc, #28]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001b46:	f006 fc43 	bl	80083d0 <HAL_TIM_PWM_ConfigChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001b50:	f000 ffb2 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b54:	4803      	ldr	r0, [pc, #12]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001b56:	f001 faff 	bl	8003158 <HAL_TIM_MspPostInit>

}
 8001b5a:	bf00      	nop
 8001b5c:	3728      	adds	r7, #40	; 0x28
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	200003d4 	.word	0x200003d4
 8001b68:	40000400 	.word	0x40000400

08001b6c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08c      	sub	sp, #48	; 0x30
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b72:	f107 030c 	add.w	r3, r7, #12
 8001b76:	2224      	movs	r2, #36	; 0x24
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f00e fb2c 	bl	80101d8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b80:	1d3b      	adds	r3, r7, #4
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b88:	4b20      	ldr	r3, [pc, #128]	; (8001c0c <MX_TIM4_Init+0xa0>)
 8001b8a:	4a21      	ldr	r2, [pc, #132]	; (8001c10 <MX_TIM4_Init+0xa4>)
 8001b8c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b8e:	4b1f      	ldr	r3, [pc, #124]	; (8001c0c <MX_TIM4_Init+0xa0>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b94:	4b1d      	ldr	r3, [pc, #116]	; (8001c0c <MX_TIM4_Init+0xa0>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b9a:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <MX_TIM4_Init+0xa0>)
 8001b9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ba0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <MX_TIM4_Init+0xa0>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ba8:	4b18      	ldr	r3, [pc, #96]	; (8001c0c <MX_TIM4_Init+0xa0>)
 8001baa:	2280      	movs	r2, #128	; 0x80
 8001bac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001bd2:	f107 030c 	add.w	r3, r7, #12
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	480c      	ldr	r0, [pc, #48]	; (8001c0c <MX_TIM4_Init+0xa0>)
 8001bda:	f006 f949 	bl	8007e70 <HAL_TIM_Encoder_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001be4:	f000 ff68 	bl	8002ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4805      	ldr	r0, [pc, #20]	; (8001c0c <MX_TIM4_Init+0xa0>)
 8001bf6:	f007 fd63 	bl	80096c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001c00:	f000 ff5a 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c04:	bf00      	nop
 8001c06:	3730      	adds	r7, #48	; 0x30
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	200002e4 	.word	0x200002e4
 8001c10:	40000800 	.word	0x40000800

08001c14 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b096      	sub	sp, #88	; 0x58
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c28:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
 8001c40:	611a      	str	r2, [r3, #16]
 8001c42:	615a      	str	r2, [r3, #20]
 8001c44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c46:	1d3b      	adds	r3, r7, #4
 8001c48:	2220      	movs	r2, #32
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f00e fac3 	bl	80101d8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c52:	4b44      	ldr	r3, [pc, #272]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c54:	4a44      	ldr	r2, [pc, #272]	; (8001d68 <MX_TIM8_Init+0x154>)
 8001c56:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001c58:	4b42      	ldr	r3, [pc, #264]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001c5e:	4b41      	ldr	r3, [pc, #260]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c60:	2260      	movs	r2, #96	; 0x60
 8001c62:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001c64:	4b3f      	ldr	r3, [pc, #252]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c6a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6c:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001c72:	4b3c      	ldr	r3, [pc, #240]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c78:	4b3a      	ldr	r3, [pc, #232]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001c7e:	4839      	ldr	r0, [pc, #228]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c80:	f005 fcc8 	bl	8007614 <HAL_TIM_Base_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001c8a:	f000 ff15 	bl	8002ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c92:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001c94:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4832      	ldr	r0, [pc, #200]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001c9c:	f006 fd70 	bl	8008780 <HAL_TIM_ConfigClockSource>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001ca6:	f000 ff07 	bl	8002ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001caa:	482e      	ldr	r0, [pc, #184]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001cac:	f005 fe68 	bl	8007980 <HAL_TIM_PWM_Init>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001cb6:	f000 feff 	bl	8002ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001cc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4826      	ldr	r0, [pc, #152]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001cca:	f007 fcf9 	bl	80096c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001cd4:	f000 fef0 	bl	8002ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd8:	2360      	movs	r3, #96	; 0x60
 8001cda:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf8:	2204      	movs	r2, #4
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4819      	ldr	r0, [pc, #100]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001cfe:	f006 fb67 	bl	80083d0 <HAL_TIM_PWM_ConfigChannel>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001d08:	f000 fed6 	bl	8002ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d10:	2208      	movs	r2, #8
 8001d12:	4619      	mov	r1, r3
 8001d14:	4813      	ldr	r0, [pc, #76]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001d16:	f006 fb5b 	bl	80083d0 <HAL_TIM_PWM_ConfigChannel>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001d20:	f000 feca 	bl	8002ab8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d3c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	4619      	mov	r1, r3
 8001d46:	4807      	ldr	r0, [pc, #28]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001d48:	f007 fd98 	bl	800987c <HAL_TIMEx_ConfigBreakDeadTime>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001d52:	f000 feb1 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

	//Itt kell megivni a DC_MOTOR_Init() -et
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d56:	4803      	ldr	r0, [pc, #12]	; (8001d64 <MX_TIM8_Init+0x150>)
 8001d58:	f001 f9fe 	bl	8003158 <HAL_TIM_MspPostInit>

}
 8001d5c:	bf00      	nop
 8001d5e:	3758      	adds	r7, #88	; 0x58
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	2000029c 	.word	0x2000029c
 8001d68:	40010400 	.word	0x40010400

08001d6c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08c      	sub	sp, #48	; 0x30
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d72:	f107 0320 	add.w	r3, r7, #32
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]
 8001d88:	609a      	str	r2, [r3, #8]
 8001d8a:	60da      	str	r2, [r3, #12]
 8001d8c:	611a      	str	r2, [r3, #16]
 8001d8e:	615a      	str	r2, [r3, #20]
 8001d90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001d92:	4b2c      	ldr	r3, [pc, #176]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001d94:	4a2c      	ldr	r2, [pc, #176]	; (8001e48 <MX_TIM12_Init+0xdc>)
 8001d96:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 19;
 8001d98:	4b2a      	ldr	r3, [pc, #168]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001d9a:	2213      	movs	r2, #19
 8001d9c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d9e:	4b29      	ldr	r3, [pc, #164]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 44999;
 8001da4:	4b27      	ldr	r3, [pc, #156]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001da6:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8001daa:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dac:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001db2:	4b24      	ldr	r3, [pc, #144]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001db4:	2280      	movs	r2, #128	; 0x80
 8001db6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001db8:	4822      	ldr	r0, [pc, #136]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001dba:	f005 fc2b 	bl	8007614 <HAL_TIM_Base_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001dc4:	f000 fe78 	bl	8002ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dcc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001dce:	f107 0320 	add.w	r3, r7, #32
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	481b      	ldr	r0, [pc, #108]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001dd6:	f006 fcd3 	bl	8008780 <HAL_TIM_ConfigClockSource>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001de0:	f000 fe6a 	bl	8002ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001de4:	4817      	ldr	r0, [pc, #92]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001de6:	f005 fdcb 	bl	8007980 <HAL_TIM_PWM_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001df0:	f000 fe62 	bl	8002ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001df4:	2360      	movs	r3, #96	; 0x60
 8001df6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e04:	1d3b      	adds	r3, r7, #4
 8001e06:	2200      	movs	r2, #0
 8001e08:	4619      	mov	r1, r3
 8001e0a:	480e      	ldr	r0, [pc, #56]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001e0c:	f006 fae0 	bl	80083d0 <HAL_TIM_PWM_ConfigChannel>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001e16:	f000 fe4f 	bl	8002ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4808      	ldr	r0, [pc, #32]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001e22:	f006 fad5 	bl	80083d0 <HAL_TIM_PWM_ConfigChannel>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001e2c:	f000 fe44 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */
	HAL_TIM_Base_Start_IT(&htim12);
 8001e30:	4804      	ldr	r0, [pc, #16]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001e32:	f005 fcdf 	bl	80077f4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001e36:	4803      	ldr	r0, [pc, #12]	; (8001e44 <MX_TIM12_Init+0xd8>)
 8001e38:	f001 f98e 	bl	8003158 <HAL_TIM_MspPostInit>

}
 8001e3c:	bf00      	nop
 8001e3e:	3730      	adds	r7, #48	; 0x30
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000640 	.word	0x20000640
 8001e48:	40001800 	.word	0x40001800

08001e4c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001e50:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e52:	4a12      	ldr	r2, [pc, #72]	; (8001e9c <MX_UART4_Init+0x50>)
 8001e54:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001e56:	4b10      	ldr	r3, [pc, #64]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e58:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e5c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001e64:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e70:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e72:	220c      	movs	r2, #12
 8001e74:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e76:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001e82:	4805      	ldr	r0, [pc, #20]	; (8001e98 <MX_UART4_Init+0x4c>)
 8001e84:	f007 fdda 	bl	8009a3c <HAL_UART_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001e8e:	f000 fe13 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000518 	.word	0x20000518
 8001e9c:	40004c00 	.word	0x40004c00

08001ea0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ea4:	4b11      	ldr	r3, [pc, #68]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001ea6:	4a12      	ldr	r2, [pc, #72]	; (8001ef0 <MX_USART1_UART_Init+0x50>)
 8001ea8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001eaa:	4b10      	ldr	r3, [pc, #64]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001eac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eb0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001eb2:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001eb8:	4b0c      	ldr	r3, [pc, #48]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ebe:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001ec6:	2204      	movs	r2, #4
 8001ec8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eca:	4b08      	ldr	r3, [pc, #32]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed0:	4b06      	ldr	r3, [pc, #24]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ed6:	4805      	ldr	r0, [pc, #20]	; (8001eec <MX_USART1_UART_Init+0x4c>)
 8001ed8:	f007 fdb0 	bl	8009a3c <HAL_UART_Init>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ee2:	f000 fde9 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	200004d4 	.word	0x200004d4
 8001ef0:	40011000 	.word	0x40011000

08001ef4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ef8:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001efa:	4a12      	ldr	r2, [pc, #72]	; (8001f44 <MX_USART2_UART_Init+0x50>)
 8001efc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001efe:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001f00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f06:	4b0e      	ldr	r3, [pc, #56]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f12:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f18:	4b09      	ldr	r3, [pc, #36]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001f1a:	220c      	movs	r2, #12
 8001f1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1e:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f24:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f2a:	4805      	ldr	r0, [pc, #20]	; (8001f40 <MX_USART2_UART_Init+0x4c>)
 8001f2c:	f007 fd86 	bl	8009a3c <HAL_UART_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f36:	f000 fdbf 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200005fc 	.word	0x200005fc
 8001f44:	40004400 	.word	0x40004400

08001f48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	607b      	str	r3, [r7, #4]
 8001f52:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <MX_DMA_Init+0x3c>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a0b      	ldr	r2, [pc, #44]	; (8001f84 <MX_DMA_Init+0x3c>)
 8001f58:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <MX_DMA_Init+0x3c>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f66:	607b      	str	r3, [r7, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	2010      	movs	r0, #16
 8001f70:	f001 fc80 	bl	8003874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001f74:	2010      	movs	r0, #16
 8001f76:	f001 fca9 	bl	80038cc <HAL_NVIC_EnableIRQ>

}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40023800 	.word	0x40023800

08001f88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	; 0x28
 8001f8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8e:	f107 0314 	add.w	r3, r7, #20
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	609a      	str	r2, [r3, #8]
 8001f9a:	60da      	str	r2, [r3, #12]
 8001f9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	613b      	str	r3, [r7, #16]
 8001fa2:	4b59      	ldr	r3, [pc, #356]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	4a58      	ldr	r2, [pc, #352]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fa8:	f043 0304 	orr.w	r3, r3, #4
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
 8001fae:	4b56      	ldr	r3, [pc, #344]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	f003 0304 	and.w	r3, r3, #4
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	4b52      	ldr	r3, [pc, #328]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	4a51      	ldr	r2, [pc, #324]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fca:	4b4f      	ldr	r3, [pc, #316]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	4b4b      	ldr	r3, [pc, #300]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	4a4a      	ldr	r2, [pc, #296]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fe0:	f043 0301 	orr.w	r3, r3, #1
 8001fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe6:	4b48      	ldr	r3, [pc, #288]	; (8002108 <MX_GPIO_Init+0x180>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	4b44      	ldr	r3, [pc, #272]	; (8002108 <MX_GPIO_Init+0x180>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	4a43      	ldr	r2, [pc, #268]	; (8002108 <MX_GPIO_Init+0x180>)
 8001ffc:	f043 0302 	orr.w	r3, r3, #2
 8002000:	6313      	str	r3, [r2, #48]	; 0x30
 8002002:	4b41      	ldr	r3, [pc, #260]	; (8002108 <MX_GPIO_Init+0x180>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	607b      	str	r3, [r7, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	603b      	str	r3, [r7, #0]
 8002012:	4b3d      	ldr	r3, [pc, #244]	; (8002108 <MX_GPIO_Init+0x180>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	4a3c      	ldr	r2, [pc, #240]	; (8002108 <MX_GPIO_Init+0x180>)
 8002018:	f043 0308 	orr.w	r3, r3, #8
 800201c:	6313      	str	r3, [r2, #48]	; 0x30
 800201e:	4b3a      	ldr	r3, [pc, #232]	; (8002108 <MX_GPIO_Init+0x180>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	603b      	str	r3, [r7, #0]
 8002028:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800202a:	2200      	movs	r2, #0
 800202c:	213d      	movs	r1, #61	; 0x3d
 800202e:	4837      	ldr	r0, [pc, #220]	; (800210c <MX_GPIO_Init+0x184>)
 8002030:	f002 fc7e 	bl	8004930 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8002034:	2200      	movs	r2, #0
 8002036:	f641 0102 	movw	r1, #6146	; 0x1802
 800203a:	4835      	ldr	r0, [pc, #212]	; (8002110 <MX_GPIO_Init+0x188>)
 800203c:	f002 fc78 	bl	8004930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5, GPIO_PIN_RESET);
 8002040:	2200      	movs	r2, #0
 8002042:	f241 0126 	movw	r1, #4134	; 0x1026
 8002046:	4833      	ldr	r0, [pc, #204]	; (8002114 <MX_GPIO_Init+0x18c>)
 8002048:	f002 fc72 	bl	8004930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800204c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002052:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	4619      	mov	r1, r3
 8002062:	482a      	ldr	r0, [pc, #168]	; (800210c <MX_GPIO_Init+0x184>)
 8002064:	f002 f940 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8002068:	233d      	movs	r3, #61	; 0x3d
 800206a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800206c:	2301      	movs	r3, #1
 800206e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002074:	2300      	movs	r3, #0
 8002076:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002078:	f107 0314 	add.w	r3, r7, #20
 800207c:	4619      	mov	r1, r3
 800207e:	4823      	ldr	r0, [pc, #140]	; (800210c <MX_GPIO_Init+0x184>)
 8002080:	f002 f932 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8002084:	f641 0302 	movw	r3, #6146	; 0x1802
 8002088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208a:	2301      	movs	r3, #1
 800208c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002092:	2300      	movs	r3, #0
 8002094:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	481c      	ldr	r0, [pc, #112]	; (8002110 <MX_GPIO_Init+0x188>)
 800209e:	f002 f923 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020a2:	2310      	movs	r3, #16
 80020a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ae:	f107 0314 	add.w	r3, r7, #20
 80020b2:	4619      	mov	r1, r3
 80020b4:	4816      	ldr	r0, [pc, #88]	; (8002110 <MX_GPIO_Init+0x188>)
 80020b6:	f002 f917 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5;
 80020ba:	f241 0326 	movw	r3, #4134	; 0x1026
 80020be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c0:	2301      	movs	r3, #1
 80020c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c8:	2300      	movs	r3, #0
 80020ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	4619      	mov	r1, r3
 80020d2:	4810      	ldr	r0, [pc, #64]	; (8002114 <MX_GPIO_Init+0x18c>)
 80020d4:	f002 f908 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020d8:	2304      	movs	r3, #4
 80020da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020dc:	2300      	movs	r3, #0
 80020de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	4619      	mov	r1, r3
 80020ea:	480b      	ldr	r0, [pc, #44]	; (8002118 <MX_GPIO_Init+0x190>)
 80020ec:	f002 f8fc 	bl	80042e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 1);
 80020f0:	2201      	movs	r2, #1
 80020f2:	2100      	movs	r1, #0
 80020f4:	2028      	movs	r0, #40	; 0x28
 80020f6:	f001 fbbd 	bl	8003874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020fa:	2028      	movs	r0, #40	; 0x28
 80020fc:	f001 fbe6 	bl	80038cc <HAL_NVIC_EnableIRQ>

}
 8002100:	bf00      	nop
 8002102:	3728      	adds	r7, #40	; 0x28
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40023800 	.word	0x40023800
 800210c:	40020800 	.word	0x40020800
 8002110:	40020000 	.word	0x40020000
 8002114:	40020400 	.word	0x40020400
 8002118:	40020c00 	.word	0x40020c00

0800211c <Vonalszenzor_Init>:

/* USER CODE BEGIN 4 */
static void Vonalszenzor_Init(void) {
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	// PCB2: Von_OE1  0
 8002120:	2200      	movs	r2, #0
 8002122:	2104      	movs	r1, #4
 8002124:	4804      	ldr	r0, [pc, #16]	; (8002138 <Vonalszenzor_Init+0x1c>)
 8002126:	f002 fc03 	bl	8004930 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	// PCB2: Von_OE2  0
 800212a:	2200      	movs	r2, #0
 800212c:	2120      	movs	r1, #32
 800212e:	4803      	ldr	r0, [pc, #12]	; (800213c <Vonalszenzor_Init+0x20>)
 8002130:	f002 fbfe 	bl	8004930 <HAL_GPIO_WritePin>
}
 8002134:	bf00      	nop
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40020400 	.word	0x40020400
 800213c:	40020800 	.word	0x40020800

08002140 <Vonalszenzor_operal>:

static void Vonalszenzor_operal(uint8_t* teljes_kiolvasott_elso, uint8_t* teljes_kiolvasott_hatso) {
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800214a:	48be      	ldr	r0, [pc, #760]	; (8002444 <Vonalszenzor_operal+0x304>)
 800214c:	f000 fc36 	bl	80029bc <Vonalszenzor_minta_kuldes>
	uint8_t eredmeny_16bit_temp[2] = {0b1110000, 0b00000000};
 8002150:	2370      	movs	r3, #112	; 0x70
 8002152:	81bb      	strh	r3, [r7, #12]
	//elso vonalszenzor
	Vonalszenzor_minta_kuldes(minta1_adc1e);
 8002154:	48bc      	ldr	r0, [pc, #752]	; (8002448 <Vonalszenzor_operal+0x308>)
 8002156:	f000 fc31 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 800215a:	4bbc      	ldr	r3, [pc, #752]	; (800244c <Vonalszenzor_operal+0x30c>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	f107 020c 	add.w	r2, r7, #12
 8002162:	4611      	mov	r1, r2
 8002164:	4618      	mov	r0, r3
 8002166:	f000 fc51 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[1] = (uint8_t) eredmeny_16bit_temp[0];
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3301      	adds	r3, #1
 800216e:	7b3a      	ldrb	r2, [r7, #12]
 8002170:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002172:	4bb7      	ldr	r3, [pc, #732]	; (8002450 <Vonalszenzor_operal+0x310>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	f107 020c 	add.w	r2, r7, #12
 800217a:	4611      	mov	r1, r2
 800217c:	4618      	mov	r0, r3
 800217e:	f000 fc45 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[5] = (uint8_t) eredmeny_16bit_temp[0];
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3305      	adds	r3, #5
 8002186:	7b3a      	ldrb	r2, [r7, #12]
 8002188:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800218a:	48ae      	ldr	r0, [pc, #696]	; (8002444 <Vonalszenzor_operal+0x304>)
 800218c:	f000 fc16 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc2e);
 8002190:	48b0      	ldr	r0, [pc, #704]	; (8002454 <Vonalszenzor_operal+0x314>)
 8002192:	f000 fc13 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002196:	4bad      	ldr	r3, [pc, #692]	; (800244c <Vonalszenzor_operal+0x30c>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	f107 020c 	add.w	r2, r7, #12
 800219e:	4611      	mov	r1, r2
 80021a0:	4618      	mov	r0, r3
 80021a2:	f000 fc33 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[9] = (uint8_t) eredmeny_16bit_temp[0];
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3309      	adds	r3, #9
 80021aa:	7b3a      	ldrb	r2, [r7, #12]
 80021ac:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80021ae:	4ba8      	ldr	r3, [pc, #672]	; (8002450 <Vonalszenzor_operal+0x310>)
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	f107 020c 	add.w	r2, r7, #12
 80021b6:	4611      	mov	r1, r2
 80021b8:	4618      	mov	r0, r3
 80021ba:	f000 fc27 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[13] = (uint8_t) eredmeny_16bit_temp[0];
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	330d      	adds	r3, #13
 80021c2:	7b3a      	ldrb	r2, [r7, #12]
 80021c4:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80021c6:	489f      	ldr	r0, [pc, #636]	; (8002444 <Vonalszenzor_operal+0x304>)
 80021c8:	f000 fbf8 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc3e);
 80021cc:	48a2      	ldr	r0, [pc, #648]	; (8002458 <Vonalszenzor_operal+0x318>)
 80021ce:	f000 fbf5 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80021d2:	4b9e      	ldr	r3, [pc, #632]	; (800244c <Vonalszenzor_operal+0x30c>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	f107 020c 	add.w	r2, r7, #12
 80021da:	4611      	mov	r1, r2
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 fc15 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[17] = (uint8_t) eredmeny_16bit_temp[0];
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	3311      	adds	r3, #17
 80021e6:	7b3a      	ldrb	r2, [r7, #12]
 80021e8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80021ea:	4b99      	ldr	r3, [pc, #612]	; (8002450 <Vonalszenzor_operal+0x310>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	f107 020c 	add.w	r2, r7, #12
 80021f2:	4611      	mov	r1, r2
 80021f4:	4618      	mov	r0, r3
 80021f6:	f000 fc09 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[21] = (uint8_t) eredmeny_16bit_temp[0];
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3315      	adds	r3, #21
 80021fe:	7b3a      	ldrb	r2, [r7, #12]
 8002200:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002202:	4890      	ldr	r0, [pc, #576]	; (8002444 <Vonalszenzor_operal+0x304>)
 8002204:	f000 fbda 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc4e);
 8002208:	4894      	ldr	r0, [pc, #592]	; (800245c <Vonalszenzor_operal+0x31c>)
 800220a:	f000 fbd7 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 800220e:	4b8f      	ldr	r3, [pc, #572]	; (800244c <Vonalszenzor_operal+0x30c>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	f107 020c 	add.w	r2, r7, #12
 8002216:	4611      	mov	r1, r2
 8002218:	4618      	mov	r0, r3
 800221a:	f000 fbf7 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[25] = (uint8_t) eredmeny_16bit_temp[0];
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	3319      	adds	r3, #25
 8002222:	7b3a      	ldrb	r2, [r7, #12]
 8002224:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002226:	4b8a      	ldr	r3, [pc, #552]	; (8002450 <Vonalszenzor_operal+0x310>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	f107 020c 	add.w	r2, r7, #12
 800222e:	4611      	mov	r1, r2
 8002230:	4618      	mov	r0, r3
 8002232:	f000 fbeb 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[29] = (uint8_t) eredmeny_16bit_temp[0];
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	331d      	adds	r3, #29
 800223a:	7b3a      	ldrb	r2, [r7, #12]
 800223c:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 800223e:	4881      	ldr	r0, [pc, #516]	; (8002444 <Vonalszenzor_operal+0x304>)
 8002240:	f000 fbbc 	bl	80029bc <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta2_adc1e);
 8002244:	4886      	ldr	r0, [pc, #536]	; (8002460 <Vonalszenzor_operal+0x320>)
 8002246:	f000 fbb9 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800224a:	4b86      	ldr	r3, [pc, #536]	; (8002464 <Vonalszenzor_operal+0x324>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	f107 020c 	add.w	r2, r7, #12
 8002252:	4611      	mov	r1, r2
 8002254:	4618      	mov	r0, r3
 8002256:	f000 fbd9 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[2] = (uint8_t) eredmeny_16bit_temp[0];
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	3302      	adds	r3, #2
 800225e:	7b3a      	ldrb	r2, [r7, #12]
 8002260:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002262:	4b81      	ldr	r3, [pc, #516]	; (8002468 <Vonalszenzor_operal+0x328>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	f107 020c 	add.w	r2, r7, #12
 800226a:	4611      	mov	r1, r2
 800226c:	4618      	mov	r0, r3
 800226e:	f000 fbcd 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[6] = (uint8_t) eredmeny_16bit_temp[0];
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3306      	adds	r3, #6
 8002276:	7b3a      	ldrb	r2, [r7, #12]
 8002278:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800227a:	4872      	ldr	r0, [pc, #456]	; (8002444 <Vonalszenzor_operal+0x304>)
 800227c:	f000 fb9e 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc2e);
 8002280:	487a      	ldr	r0, [pc, #488]	; (800246c <Vonalszenzor_operal+0x32c>)
 8002282:	f000 fb9b 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 8002286:	4b77      	ldr	r3, [pc, #476]	; (8002464 <Vonalszenzor_operal+0x324>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	f107 020c 	add.w	r2, r7, #12
 800228e:	4611      	mov	r1, r2
 8002290:	4618      	mov	r0, r3
 8002292:	f000 fbbb 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[10] = (uint8_t) eredmeny_16bit_temp[0];
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	330a      	adds	r3, #10
 800229a:	7b3a      	ldrb	r2, [r7, #12]
 800229c:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 800229e:	4b72      	ldr	r3, [pc, #456]	; (8002468 <Vonalszenzor_operal+0x328>)
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	f107 020c 	add.w	r2, r7, #12
 80022a6:	4611      	mov	r1, r2
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 fbaf 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[14] = (uint8_t) eredmeny_16bit_temp[0];
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	330e      	adds	r3, #14
 80022b2:	7b3a      	ldrb	r2, [r7, #12]
 80022b4:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80022b6:	4863      	ldr	r0, [pc, #396]	; (8002444 <Vonalszenzor_operal+0x304>)
 80022b8:	f000 fb80 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc3e);
 80022bc:	486c      	ldr	r0, [pc, #432]	; (8002470 <Vonalszenzor_operal+0x330>)
 80022be:	f000 fb7d 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80022c2:	4b68      	ldr	r3, [pc, #416]	; (8002464 <Vonalszenzor_operal+0x324>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	f107 020c 	add.w	r2, r7, #12
 80022ca:	4611      	mov	r1, r2
 80022cc:	4618      	mov	r0, r3
 80022ce:	f000 fb9d 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[18] = (uint8_t) eredmeny_16bit_temp[0];
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3312      	adds	r3, #18
 80022d6:	7b3a      	ldrb	r2, [r7, #12]
 80022d8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80022da:	4b63      	ldr	r3, [pc, #396]	; (8002468 <Vonalszenzor_operal+0x328>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	f107 020c 	add.w	r2, r7, #12
 80022e2:	4611      	mov	r1, r2
 80022e4:	4618      	mov	r0, r3
 80022e6:	f000 fb91 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[22] = (uint8_t) eredmeny_16bit_temp[0];
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	3316      	adds	r3, #22
 80022ee:	7b3a      	ldrb	r2, [r7, #12]
 80022f0:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80022f2:	4854      	ldr	r0, [pc, #336]	; (8002444 <Vonalszenzor_operal+0x304>)
 80022f4:	f000 fb62 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc4e);
 80022f8:	485e      	ldr	r0, [pc, #376]	; (8002474 <Vonalszenzor_operal+0x334>)
 80022fa:	f000 fb5f 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80022fe:	4b59      	ldr	r3, [pc, #356]	; (8002464 <Vonalszenzor_operal+0x324>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	f107 020c 	add.w	r2, r7, #12
 8002306:	4611      	mov	r1, r2
 8002308:	4618      	mov	r0, r3
 800230a:	f000 fb7f 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[26] = (uint8_t) eredmeny_16bit_temp[0];
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	331a      	adds	r3, #26
 8002312:	7b3a      	ldrb	r2, [r7, #12]
 8002314:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002316:	4b54      	ldr	r3, [pc, #336]	; (8002468 <Vonalszenzor_operal+0x328>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	f107 020c 	add.w	r2, r7, #12
 800231e:	4611      	mov	r1, r2
 8002320:	4618      	mov	r0, r3
 8002322:	f000 fb73 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[30] = (uint8_t) eredmeny_16bit_temp[0];
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	331e      	adds	r3, #30
 800232a:	7b3a      	ldrb	r2, [r7, #12]
 800232c:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 800232e:	4845      	ldr	r0, [pc, #276]	; (8002444 <Vonalszenzor_operal+0x304>)
 8002330:	f000 fb44 	bl	80029bc <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta3_adc1e);
 8002334:	4850      	ldr	r0, [pc, #320]	; (8002478 <Vonalszenzor_operal+0x338>)
 8002336:	f000 fb41 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 800233a:	4b50      	ldr	r3, [pc, #320]	; (800247c <Vonalszenzor_operal+0x33c>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	f107 020c 	add.w	r2, r7, #12
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f000 fb61 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[3] = (uint8_t) eredmeny_16bit_temp[0];
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3303      	adds	r3, #3
 800234e:	7b3a      	ldrb	r2, [r7, #12]
 8002350:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002352:	4b4b      	ldr	r3, [pc, #300]	; (8002480 <Vonalszenzor_operal+0x340>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	f107 020c 	add.w	r2, r7, #12
 800235a:	4611      	mov	r1, r2
 800235c:	4618      	mov	r0, r3
 800235e:	f000 fb55 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[7] = (uint8_t) eredmeny_16bit_temp[0];
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3307      	adds	r3, #7
 8002366:	7b3a      	ldrb	r2, [r7, #12]
 8002368:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800236a:	4836      	ldr	r0, [pc, #216]	; (8002444 <Vonalszenzor_operal+0x304>)
 800236c:	f000 fb26 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc2e);
 8002370:	4844      	ldr	r0, [pc, #272]	; (8002484 <Vonalszenzor_operal+0x344>)
 8002372:	f000 fb23 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002376:	4b41      	ldr	r3, [pc, #260]	; (800247c <Vonalszenzor_operal+0x33c>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	f107 020c 	add.w	r2, r7, #12
 800237e:	4611      	mov	r1, r2
 8002380:	4618      	mov	r0, r3
 8002382:	f000 fb43 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[11] = (uint8_t) eredmeny_16bit_temp[0];
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	330b      	adds	r3, #11
 800238a:	7b3a      	ldrb	r2, [r7, #12]
 800238c:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 800238e:	4b3c      	ldr	r3, [pc, #240]	; (8002480 <Vonalszenzor_operal+0x340>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	f107 020c 	add.w	r2, r7, #12
 8002396:	4611      	mov	r1, r2
 8002398:	4618      	mov	r0, r3
 800239a:	f000 fb37 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[15] = (uint8_t) eredmeny_16bit_temp[0];
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	330f      	adds	r3, #15
 80023a2:	7b3a      	ldrb	r2, [r7, #12]
 80023a4:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80023a6:	4827      	ldr	r0, [pc, #156]	; (8002444 <Vonalszenzor_operal+0x304>)
 80023a8:	f000 fb08 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc3e);
 80023ac:	4836      	ldr	r0, [pc, #216]	; (8002488 <Vonalszenzor_operal+0x348>)
 80023ae:	f000 fb05 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 80023b2:	4b32      	ldr	r3, [pc, #200]	; (800247c <Vonalszenzor_operal+0x33c>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	f107 020c 	add.w	r2, r7, #12
 80023ba:	4611      	mov	r1, r2
 80023bc:	4618      	mov	r0, r3
 80023be:	f000 fb25 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[19] = (uint8_t) eredmeny_16bit_temp[0];
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	3313      	adds	r3, #19
 80023c6:	7b3a      	ldrb	r2, [r7, #12]
 80023c8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 80023ca:	4b2d      	ldr	r3, [pc, #180]	; (8002480 <Vonalszenzor_operal+0x340>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	f107 020c 	add.w	r2, r7, #12
 80023d2:	4611      	mov	r1, r2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f000 fb19 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[23] = (uint8_t) eredmeny_16bit_temp[0];
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	3317      	adds	r3, #23
 80023de:	7b3a      	ldrb	r2, [r7, #12]
 80023e0:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80023e2:	4818      	ldr	r0, [pc, #96]	; (8002444 <Vonalszenzor_operal+0x304>)
 80023e4:	f000 faea 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc4e);
 80023e8:	4828      	ldr	r0, [pc, #160]	; (800248c <Vonalszenzor_operal+0x34c>)
 80023ea:	f000 fae7 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 80023ee:	4b23      	ldr	r3, [pc, #140]	; (800247c <Vonalszenzor_operal+0x33c>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	f107 020c 	add.w	r2, r7, #12
 80023f6:	4611      	mov	r1, r2
 80023f8:	4618      	mov	r0, r3
 80023fa:	f000 fb07 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[27] = (uint8_t) eredmeny_16bit_temp[0];
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	331b      	adds	r3, #27
 8002402:	7b3a      	ldrb	r2, [r7, #12]
 8002404:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002406:	4b1e      	ldr	r3, [pc, #120]	; (8002480 <Vonalszenzor_operal+0x340>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	f107 020c 	add.w	r2, r7, #12
 800240e:	4611      	mov	r1, r2
 8002410:	4618      	mov	r0, r3
 8002412:	f000 fafb 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[31] = (uint8_t) eredmeny_16bit_temp[0];
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	331f      	adds	r3, #31
 800241a:	7b3a      	ldrb	r2, [r7, #12]
 800241c:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 800241e:	4809      	ldr	r0, [pc, #36]	; (8002444 <Vonalszenzor_operal+0x304>)
 8002420:	f000 facc 	bl	80029bc <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta4_adc1e);
 8002424:	481a      	ldr	r0, [pc, #104]	; (8002490 <Vonalszenzor_operal+0x350>)
 8002426:	f000 fac9 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 800242a:	4b1a      	ldr	r3, [pc, #104]	; (8002494 <Vonalszenzor_operal+0x354>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	f107 020c 	add.w	r2, r7, #12
 8002432:	4611      	mov	r1, r2
 8002434:	4618      	mov	r0, r3
 8002436:	f000 fae9 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[4] = (uint8_t) eredmeny_16bit_temp[0];
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3304      	adds	r3, #4
 800243e:	7b3a      	ldrb	r2, [r7, #12]
 8002440:	701a      	strb	r2, [r3, #0]
 8002442:	e029      	b.n	8002498 <Vonalszenzor_operal+0x358>
 8002444:	20000004 	.word	0x20000004
 8002448:	20000084 	.word	0x20000084
 800244c:	20000195 	.word	0x20000195
 8002450:	2000010d 	.word	0x2000010d
 8002454:	2000007c 	.word	0x2000007c
 8002458:	20000074 	.word	0x20000074
 800245c:	2000006c 	.word	0x2000006c
 8002460:	20000064 	.word	0x20000064
 8002464:	2000010a 	.word	0x2000010a
 8002468:	2000010e 	.word	0x2000010e
 800246c:	2000005c 	.word	0x2000005c
 8002470:	20000054 	.word	0x20000054
 8002474:	2000004c 	.word	0x2000004c
 8002478:	20000044 	.word	0x20000044
 800247c:	2000010b 	.word	0x2000010b
 8002480:	2000010f 	.word	0x2000010f
 8002484:	2000003c 	.word	0x2000003c
 8002488:	20000034 	.word	0x20000034
 800248c:	2000002c 	.word	0x2000002c
 8002490:	20000024 	.word	0x20000024
 8002494:	2000010c 	.word	0x2000010c
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002498:	4bbe      	ldr	r3, [pc, #760]	; (8002794 <Vonalszenzor_operal+0x654>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	f107 020c 	add.w	r2, r7, #12
 80024a0:	4611      	mov	r1, r2
 80024a2:	4618      	mov	r0, r3
 80024a4:	f000 fab2 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[8] = (uint8_t) eredmeny_16bit_temp[0];
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3308      	adds	r3, #8
 80024ac:	7b3a      	ldrb	r2, [r7, #12]
 80024ae:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80024b0:	48b9      	ldr	r0, [pc, #740]	; (8002798 <Vonalszenzor_operal+0x658>)
 80024b2:	f000 fa83 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc2e);
 80024b6:	48b9      	ldr	r0, [pc, #740]	; (800279c <Vonalszenzor_operal+0x65c>)
 80024b8:	f000 fa80 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80024bc:	4bb8      	ldr	r3, [pc, #736]	; (80027a0 <Vonalszenzor_operal+0x660>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	f107 020c 	add.w	r2, r7, #12
 80024c4:	4611      	mov	r1, r2
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 faa0 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[12] = (uint8_t) eredmeny_16bit_temp[0];
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	330c      	adds	r3, #12
 80024d0:	7b3a      	ldrb	r2, [r7, #12]
 80024d2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80024d4:	4baf      	ldr	r3, [pc, #700]	; (8002794 <Vonalszenzor_operal+0x654>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	f107 020c 	add.w	r2, r7, #12
 80024dc:	4611      	mov	r1, r2
 80024de:	4618      	mov	r0, r3
 80024e0:	f000 fa94 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[16] = (uint8_t) eredmeny_16bit_temp[0];
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	3310      	adds	r3, #16
 80024e8:	7b3a      	ldrb	r2, [r7, #12]
 80024ea:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80024ec:	48aa      	ldr	r0, [pc, #680]	; (8002798 <Vonalszenzor_operal+0x658>)
 80024ee:	f000 fa65 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc3e);
 80024f2:	48ac      	ldr	r0, [pc, #688]	; (80027a4 <Vonalszenzor_operal+0x664>)
 80024f4:	f000 fa62 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80024f8:	4ba9      	ldr	r3, [pc, #676]	; (80027a0 <Vonalszenzor_operal+0x660>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	f107 020c 	add.w	r2, r7, #12
 8002500:	4611      	mov	r1, r2
 8002502:	4618      	mov	r0, r3
 8002504:	f000 fa82 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[20] = (uint8_t) eredmeny_16bit_temp[0];
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3314      	adds	r3, #20
 800250c:	7b3a      	ldrb	r2, [r7, #12]
 800250e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002510:	4ba0      	ldr	r3, [pc, #640]	; (8002794 <Vonalszenzor_operal+0x654>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	f107 020c 	add.w	r2, r7, #12
 8002518:	4611      	mov	r1, r2
 800251a:	4618      	mov	r0, r3
 800251c:	f000 fa76 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[24] = (uint8_t) eredmeny_16bit_temp[0];
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3318      	adds	r3, #24
 8002524:	7b3a      	ldrb	r2, [r7, #12]
 8002526:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002528:	489b      	ldr	r0, [pc, #620]	; (8002798 <Vonalszenzor_operal+0x658>)
 800252a:	f000 fa47 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc4e);
 800252e:	489e      	ldr	r0, [pc, #632]	; (80027a8 <Vonalszenzor_operal+0x668>)
 8002530:	f000 fa44 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 8002534:	4b9a      	ldr	r3, [pc, #616]	; (80027a0 <Vonalszenzor_operal+0x660>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	f107 020c 	add.w	r2, r7, #12
 800253c:	4611      	mov	r1, r2
 800253e:	4618      	mov	r0, r3
 8002540:	f000 fa64 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[28] = (uint8_t) eredmeny_16bit_temp[0];
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	331c      	adds	r3, #28
 8002548:	7b3a      	ldrb	r2, [r7, #12]
 800254a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 800254c:	4b91      	ldr	r3, [pc, #580]	; (8002794 <Vonalszenzor_operal+0x654>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	f107 020c 	add.w	r2, r7, #12
 8002554:	4611      	mov	r1, r2
 8002556:	4618      	mov	r0, r3
 8002558:	f000 fa58 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_elso[32] = (uint8_t) eredmeny_16bit_temp[0];
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3320      	adds	r3, #32
 8002560:	7b3a      	ldrb	r2, [r7, #12]
 8002562:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002564:	488c      	ldr	r0, [pc, #560]	; (8002798 <Vonalszenzor_operal+0x658>)
 8002566:	f000 fa29 	bl	80029bc <Vonalszenzor_minta_kuldes>

	//hatso vonalszenzor
	Vonalszenzor_minta_kuldes(minta1_adc1h);
 800256a:	4890      	ldr	r0, [pc, #576]	; (80027ac <Vonalszenzor_operal+0x66c>)
 800256c:	f000 fa26 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002570:	4b8f      	ldr	r3, [pc, #572]	; (80027b0 <Vonalszenzor_operal+0x670>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	f107 020c 	add.w	r2, r7, #12
 8002578:	4611      	mov	r1, r2
 800257a:	4618      	mov	r0, r3
 800257c:	f000 fa46 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[1] = (uint8_t) eredmeny_16bit_temp[0];
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	3301      	adds	r3, #1
 8002584:	7b3a      	ldrb	r2, [r7, #12]
 8002586:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002588:	4b8a      	ldr	r3, [pc, #552]	; (80027b4 <Vonalszenzor_operal+0x674>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	f107 020c 	add.w	r2, r7, #12
 8002590:	4611      	mov	r1, r2
 8002592:	4618      	mov	r0, r3
 8002594:	f000 fa3a 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[5] = (uint8_t) eredmeny_16bit_temp[0];
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	3305      	adds	r3, #5
 800259c:	7b3a      	ldrb	r2, [r7, #12]
 800259e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80025a0:	487d      	ldr	r0, [pc, #500]	; (8002798 <Vonalszenzor_operal+0x658>)
 80025a2:	f000 fa0b 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc2h);
 80025a6:	4884      	ldr	r0, [pc, #528]	; (80027b8 <Vonalszenzor_operal+0x678>)
 80025a8:	f000 fa08 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80025ac:	4b80      	ldr	r3, [pc, #512]	; (80027b0 <Vonalszenzor_operal+0x670>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	f107 020c 	add.w	r2, r7, #12
 80025b4:	4611      	mov	r1, r2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 fa28 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[9] = (uint8_t) eredmeny_16bit_temp[0];
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	3309      	adds	r3, #9
 80025c0:	7b3a      	ldrb	r2, [r7, #12]
 80025c2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80025c4:	4b7b      	ldr	r3, [pc, #492]	; (80027b4 <Vonalszenzor_operal+0x674>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	f107 020c 	add.w	r2, r7, #12
 80025cc:	4611      	mov	r1, r2
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 fa1c 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[13] = (uint8_t) eredmeny_16bit_temp[0];
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	330d      	adds	r3, #13
 80025d8:	7b3a      	ldrb	r2, [r7, #12]
 80025da:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80025dc:	486e      	ldr	r0, [pc, #440]	; (8002798 <Vonalszenzor_operal+0x658>)
 80025de:	f000 f9ed 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc3h);
 80025e2:	4876      	ldr	r0, [pc, #472]	; (80027bc <Vonalszenzor_operal+0x67c>)
 80025e4:	f000 f9ea 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80025e8:	4b71      	ldr	r3, [pc, #452]	; (80027b0 <Vonalszenzor_operal+0x670>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	f107 020c 	add.w	r2, r7, #12
 80025f0:	4611      	mov	r1, r2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 fa0a 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[17] = (uint8_t) eredmeny_16bit_temp[0];
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	3311      	adds	r3, #17
 80025fc:	7b3a      	ldrb	r2, [r7, #12]
 80025fe:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002600:	4b6c      	ldr	r3, [pc, #432]	; (80027b4 <Vonalszenzor_operal+0x674>)
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	f107 020c 	add.w	r2, r7, #12
 8002608:	4611      	mov	r1, r2
 800260a:	4618      	mov	r0, r3
 800260c:	f000 f9fe 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[21] = (uint8_t) eredmeny_16bit_temp[0];
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	3315      	adds	r3, #21
 8002614:	7b3a      	ldrb	r2, [r7, #12]
 8002616:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002618:	485f      	ldr	r0, [pc, #380]	; (8002798 <Vonalszenzor_operal+0x658>)
 800261a:	f000 f9cf 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc4h);
 800261e:	4868      	ldr	r0, [pc, #416]	; (80027c0 <Vonalszenzor_operal+0x680>)
 8002620:	f000 f9cc 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002624:	4b62      	ldr	r3, [pc, #392]	; (80027b0 <Vonalszenzor_operal+0x670>)
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	f107 020c 	add.w	r2, r7, #12
 800262c:	4611      	mov	r1, r2
 800262e:	4618      	mov	r0, r3
 8002630:	f000 f9ec 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[25] = (uint8_t) eredmeny_16bit_temp[0];
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	3319      	adds	r3, #25
 8002638:	7b3a      	ldrb	r2, [r7, #12]
 800263a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 800263c:	4b5d      	ldr	r3, [pc, #372]	; (80027b4 <Vonalszenzor_operal+0x674>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	f107 020c 	add.w	r2, r7, #12
 8002644:	4611      	mov	r1, r2
 8002646:	4618      	mov	r0, r3
 8002648:	f000 f9e0 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[29] = (uint8_t) eredmeny_16bit_temp[0];
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	331d      	adds	r3, #29
 8002650:	7b3a      	ldrb	r2, [r7, #12]
 8002652:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002654:	4850      	ldr	r0, [pc, #320]	; (8002798 <Vonalszenzor_operal+0x658>)
 8002656:	f000 f9b1 	bl	80029bc <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta2_adc1h);
 800265a:	485a      	ldr	r0, [pc, #360]	; (80027c4 <Vonalszenzor_operal+0x684>)
 800265c:	f000 f9ae 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 8002660:	4b59      	ldr	r3, [pc, #356]	; (80027c8 <Vonalszenzor_operal+0x688>)
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	f107 020c 	add.w	r2, r7, #12
 8002668:	4611      	mov	r1, r2
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f9ce 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[2] = (uint8_t) eredmeny_16bit_temp[0];
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	3302      	adds	r3, #2
 8002674:	7b3a      	ldrb	r2, [r7, #12]
 8002676:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002678:	4b54      	ldr	r3, [pc, #336]	; (80027cc <Vonalszenzor_operal+0x68c>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	f107 020c 	add.w	r2, r7, #12
 8002680:	4611      	mov	r1, r2
 8002682:	4618      	mov	r0, r3
 8002684:	f000 f9c2 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[6] = (uint8_t) eredmeny_16bit_temp[0];
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	3306      	adds	r3, #6
 800268c:	7b3a      	ldrb	r2, [r7, #12]
 800268e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002690:	4841      	ldr	r0, [pc, #260]	; (8002798 <Vonalszenzor_operal+0x658>)
 8002692:	f000 f993 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc2h);
 8002696:	484e      	ldr	r0, [pc, #312]	; (80027d0 <Vonalszenzor_operal+0x690>)
 8002698:	f000 f990 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800269c:	4b4a      	ldr	r3, [pc, #296]	; (80027c8 <Vonalszenzor_operal+0x688>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	f107 020c 	add.w	r2, r7, #12
 80026a4:	4611      	mov	r1, r2
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 f9b0 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[10] = (uint8_t) eredmeny_16bit_temp[0];
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	330a      	adds	r3, #10
 80026b0:	7b3a      	ldrb	r2, [r7, #12]
 80026b2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80026b4:	4b45      	ldr	r3, [pc, #276]	; (80027cc <Vonalszenzor_operal+0x68c>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	f107 020c 	add.w	r2, r7, #12
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 f9a4 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[14] = (uint8_t) eredmeny_16bit_temp[0];
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	330e      	adds	r3, #14
 80026c8:	7b3a      	ldrb	r2, [r7, #12]
 80026ca:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80026cc:	4832      	ldr	r0, [pc, #200]	; (8002798 <Vonalszenzor_operal+0x658>)
 80026ce:	f000 f975 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc3h);
 80026d2:	4840      	ldr	r0, [pc, #256]	; (80027d4 <Vonalszenzor_operal+0x694>)
 80026d4:	f000 f972 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80026d8:	4b3b      	ldr	r3, [pc, #236]	; (80027c8 <Vonalszenzor_operal+0x688>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	f107 020c 	add.w	r2, r7, #12
 80026e0:	4611      	mov	r1, r2
 80026e2:	4618      	mov	r0, r3
 80026e4:	f000 f992 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[18] = (uint8_t) eredmeny_16bit_temp[0];
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	3312      	adds	r3, #18
 80026ec:	7b3a      	ldrb	r2, [r7, #12]
 80026ee:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80026f0:	4b36      	ldr	r3, [pc, #216]	; (80027cc <Vonalszenzor_operal+0x68c>)
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	f107 020c 	add.w	r2, r7, #12
 80026f8:	4611      	mov	r1, r2
 80026fa:	4618      	mov	r0, r3
 80026fc:	f000 f986 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[22] = (uint8_t) eredmeny_16bit_temp[0];
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	3316      	adds	r3, #22
 8002704:	7b3a      	ldrb	r2, [r7, #12]
 8002706:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002708:	4823      	ldr	r0, [pc, #140]	; (8002798 <Vonalszenzor_operal+0x658>)
 800270a:	f000 f957 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc4h);
 800270e:	4832      	ldr	r0, [pc, #200]	; (80027d8 <Vonalszenzor_operal+0x698>)
 8002710:	f000 f954 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 8002714:	4b2c      	ldr	r3, [pc, #176]	; (80027c8 <Vonalszenzor_operal+0x688>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	f107 020c 	add.w	r2, r7, #12
 800271c:	4611      	mov	r1, r2
 800271e:	4618      	mov	r0, r3
 8002720:	f000 f974 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[26] = (uint8_t) eredmeny_16bit_temp[0];
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	331a      	adds	r3, #26
 8002728:	7b3a      	ldrb	r2, [r7, #12]
 800272a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 800272c:	4b27      	ldr	r3, [pc, #156]	; (80027cc <Vonalszenzor_operal+0x68c>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	f107 020c 	add.w	r2, r7, #12
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f968 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[30] = (uint8_t) eredmeny_16bit_temp[0];
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	331e      	adds	r3, #30
 8002740:	7b3a      	ldrb	r2, [r7, #12]
 8002742:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002744:	4814      	ldr	r0, [pc, #80]	; (8002798 <Vonalszenzor_operal+0x658>)
 8002746:	f000 f939 	bl	80029bc <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta3_adc1h);
 800274a:	4824      	ldr	r0, [pc, #144]	; (80027dc <Vonalszenzor_operal+0x69c>)
 800274c:	f000 f936 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002750:	4b23      	ldr	r3, [pc, #140]	; (80027e0 <Vonalszenzor_operal+0x6a0>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	f107 020c 	add.w	r2, r7, #12
 8002758:	4611      	mov	r1, r2
 800275a:	4618      	mov	r0, r3
 800275c:	f000 f956 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[3] = (uint8_t) eredmeny_16bit_temp[0];
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	3303      	adds	r3, #3
 8002764:	7b3a      	ldrb	r2, [r7, #12]
 8002766:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002768:	4b1e      	ldr	r3, [pc, #120]	; (80027e4 <Vonalszenzor_operal+0x6a4>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	f107 020c 	add.w	r2, r7, #12
 8002770:	4611      	mov	r1, r2
 8002772:	4618      	mov	r0, r3
 8002774:	f000 f94a 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[7] = (uint8_t) eredmeny_16bit_temp[0];
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	3307      	adds	r3, #7
 800277c:	7b3a      	ldrb	r2, [r7, #12]
 800277e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002780:	4805      	ldr	r0, [pc, #20]	; (8002798 <Vonalszenzor_operal+0x658>)
 8002782:	f000 f91b 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc2h);
 8002786:	4818      	ldr	r0, [pc, #96]	; (80027e8 <Vonalszenzor_operal+0x6a8>)
 8002788:	f000 f918 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 800278c:	4b14      	ldr	r3, [pc, #80]	; (80027e0 <Vonalszenzor_operal+0x6a0>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	e02c      	b.n	80027ec <Vonalszenzor_operal+0x6ac>
 8002792:	bf00      	nop
 8002794:	20000110 	.word	0x20000110
 8002798:	20000004 	.word	0x20000004
 800279c:	2000001c 	.word	0x2000001c
 80027a0:	2000010c 	.word	0x2000010c
 80027a4:	20000014 	.word	0x20000014
 80027a8:	2000000c 	.word	0x2000000c
 80027ac:	20000104 	.word	0x20000104
 80027b0:	20000195 	.word	0x20000195
 80027b4:	2000010d 	.word	0x2000010d
 80027b8:	200000fc 	.word	0x200000fc
 80027bc:	200000f4 	.word	0x200000f4
 80027c0:	200000ec 	.word	0x200000ec
 80027c4:	200000e4 	.word	0x200000e4
 80027c8:	2000010a 	.word	0x2000010a
 80027cc:	2000010e 	.word	0x2000010e
 80027d0:	200000dc 	.word	0x200000dc
 80027d4:	200000d4 	.word	0x200000d4
 80027d8:	200000cc 	.word	0x200000cc
 80027dc:	200000c4 	.word	0x200000c4
 80027e0:	2000010b 	.word	0x2000010b
 80027e4:	2000010f 	.word	0x2000010f
 80027e8:	200000bc 	.word	0x200000bc
 80027ec:	f107 020c 	add.w	r2, r7, #12
 80027f0:	4611      	mov	r1, r2
 80027f2:	4618      	mov	r0, r3
 80027f4:	f000 f90a 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[11] = (uint8_t) eredmeny_16bit_temp[0];
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	330b      	adds	r3, #11
 80027fc:	7b3a      	ldrb	r2, [r7, #12]
 80027fe:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002800:	4b63      	ldr	r3, [pc, #396]	; (8002990 <Vonalszenzor_operal+0x850>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	f107 020c 	add.w	r2, r7, #12
 8002808:	4611      	mov	r1, r2
 800280a:	4618      	mov	r0, r3
 800280c:	f000 f8fe 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[15] = (uint8_t) eredmeny_16bit_temp[0];
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	330f      	adds	r3, #15
 8002814:	7b3a      	ldrb	r2, [r7, #12]
 8002816:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002818:	485e      	ldr	r0, [pc, #376]	; (8002994 <Vonalszenzor_operal+0x854>)
 800281a:	f000 f8cf 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc3h);
 800281e:	485e      	ldr	r0, [pc, #376]	; (8002998 <Vonalszenzor_operal+0x858>)
 8002820:	f000 f8cc 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002824:	4b5d      	ldr	r3, [pc, #372]	; (800299c <Vonalszenzor_operal+0x85c>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	f107 020c 	add.w	r2, r7, #12
 800282c:	4611      	mov	r1, r2
 800282e:	4618      	mov	r0, r3
 8002830:	f000 f8ec 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[19] = (uint8_t) eredmeny_16bit_temp[0];
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	3313      	adds	r3, #19
 8002838:	7b3a      	ldrb	r2, [r7, #12]
 800283a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 800283c:	4b54      	ldr	r3, [pc, #336]	; (8002990 <Vonalszenzor_operal+0x850>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	f107 020c 	add.w	r2, r7, #12
 8002844:	4611      	mov	r1, r2
 8002846:	4618      	mov	r0, r3
 8002848:	f000 f8e0 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[23] = (uint8_t) eredmeny_16bit_temp[0];
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	3317      	adds	r3, #23
 8002850:	7b3a      	ldrb	r2, [r7, #12]
 8002852:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002854:	484f      	ldr	r0, [pc, #316]	; (8002994 <Vonalszenzor_operal+0x854>)
 8002856:	f000 f8b1 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc4h);
 800285a:	4851      	ldr	r0, [pc, #324]	; (80029a0 <Vonalszenzor_operal+0x860>)
 800285c:	f000 f8ae 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002860:	4b4e      	ldr	r3, [pc, #312]	; (800299c <Vonalszenzor_operal+0x85c>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	f107 020c 	add.w	r2, r7, #12
 8002868:	4611      	mov	r1, r2
 800286a:	4618      	mov	r0, r3
 800286c:	f000 f8ce 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[27] = (uint8_t) eredmeny_16bit_temp[0];
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	331b      	adds	r3, #27
 8002874:	7b3a      	ldrb	r2, [r7, #12]
 8002876:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002878:	4b45      	ldr	r3, [pc, #276]	; (8002990 <Vonalszenzor_operal+0x850>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	f107 020c 	add.w	r2, r7, #12
 8002880:	4611      	mov	r1, r2
 8002882:	4618      	mov	r0, r3
 8002884:	f000 f8c2 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[31] = (uint8_t) eredmeny_16bit_temp[0];
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	331f      	adds	r3, #31
 800288c:	7b3a      	ldrb	r2, [r7, #12]
 800288e:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002890:	4840      	ldr	r0, [pc, #256]	; (8002994 <Vonalszenzor_operal+0x854>)
 8002892:	f000 f893 	bl	80029bc <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta4_adc1h);
 8002896:	4843      	ldr	r0, [pc, #268]	; (80029a4 <Vonalszenzor_operal+0x864>)
 8002898:	f000 f890 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 800289c:	4b42      	ldr	r3, [pc, #264]	; (80029a8 <Vonalszenzor_operal+0x868>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	f107 020c 	add.w	r2, r7, #12
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 f8b0 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[4] = (uint8_t) eredmeny_16bit_temp[0];
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	3304      	adds	r3, #4
 80028b0:	7b3a      	ldrb	r2, [r7, #12]
 80028b2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80028b4:	4b3d      	ldr	r3, [pc, #244]	; (80029ac <Vonalszenzor_operal+0x86c>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	f107 020c 	add.w	r2, r7, #12
 80028bc:	4611      	mov	r1, r2
 80028be:	4618      	mov	r0, r3
 80028c0:	f000 f8a4 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[8] = (uint8_t) eredmeny_16bit_temp[0];
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	3308      	adds	r3, #8
 80028c8:	7b3a      	ldrb	r2, [r7, #12]
 80028ca:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80028cc:	4831      	ldr	r0, [pc, #196]	; (8002994 <Vonalszenzor_operal+0x854>)
 80028ce:	f000 f875 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc2h);
 80028d2:	4837      	ldr	r0, [pc, #220]	; (80029b0 <Vonalszenzor_operal+0x870>)
 80028d4:	f000 f872 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80028d8:	4b33      	ldr	r3, [pc, #204]	; (80029a8 <Vonalszenzor_operal+0x868>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	f107 020c 	add.w	r2, r7, #12
 80028e0:	4611      	mov	r1, r2
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 f892 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[12] = (uint8_t) eredmeny_16bit_temp[0];
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	330c      	adds	r3, #12
 80028ec:	7b3a      	ldrb	r2, [r7, #12]
 80028ee:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80028f0:	4b2e      	ldr	r3, [pc, #184]	; (80029ac <Vonalszenzor_operal+0x86c>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	f107 020c 	add.w	r2, r7, #12
 80028f8:	4611      	mov	r1, r2
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f886 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[16] = (uint8_t) eredmeny_16bit_temp[0];
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	3310      	adds	r3, #16
 8002904:	7b3a      	ldrb	r2, [r7, #12]
 8002906:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002908:	4822      	ldr	r0, [pc, #136]	; (8002994 <Vonalszenzor_operal+0x854>)
 800290a:	f000 f857 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc3h);
 800290e:	4829      	ldr	r0, [pc, #164]	; (80029b4 <Vonalszenzor_operal+0x874>)
 8002910:	f000 f854 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 8002914:	4b24      	ldr	r3, [pc, #144]	; (80029a8 <Vonalszenzor_operal+0x868>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	f107 020c 	add.w	r2, r7, #12
 800291c:	4611      	mov	r1, r2
 800291e:	4618      	mov	r0, r3
 8002920:	f000 f874 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[20] = (uint8_t) eredmeny_16bit_temp[0];
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	3314      	adds	r3, #20
 8002928:	7b3a      	ldrb	r2, [r7, #12]
 800292a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 800292c:	4b1f      	ldr	r3, [pc, #124]	; (80029ac <Vonalszenzor_operal+0x86c>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	f107 020c 	add.w	r2, r7, #12
 8002934:	4611      	mov	r1, r2
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f868 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[24] = (uint8_t) eredmeny_16bit_temp[0];
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	3318      	adds	r3, #24
 8002940:	7b3a      	ldrb	r2, [r7, #12]
 8002942:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002944:	4813      	ldr	r0, [pc, #76]	; (8002994 <Vonalszenzor_operal+0x854>)
 8002946:	f000 f839 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc4h);
 800294a:	481b      	ldr	r0, [pc, #108]	; (80029b8 <Vonalszenzor_operal+0x878>)
 800294c:	f000 f836 	bl	80029bc <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 8002950:	4b15      	ldr	r3, [pc, #84]	; (80029a8 <Vonalszenzor_operal+0x868>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	f107 020c 	add.w	r2, r7, #12
 8002958:	4611      	mov	r1, r2
 800295a:	4618      	mov	r0, r3
 800295c:	f000 f856 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[28] = (uint8_t) eredmeny_16bit_temp[0];
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	331c      	adds	r3, #28
 8002964:	7b3a      	ldrb	r2, [r7, #12]
 8002966:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002968:	4b10      	ldr	r3, [pc, #64]	; (80029ac <Vonalszenzor_operal+0x86c>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	f107 020c 	add.w	r2, r7, #12
 8002970:	4611      	mov	r1, r2
 8002972:	4618      	mov	r0, r3
 8002974:	f000 f84a 	bl	8002a0c <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_hatso[32] = (uint8_t) eredmeny_16bit_temp[0];
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	3320      	adds	r3, #32
 800297c:	7b3a      	ldrb	r2, [r7, #12]
 800297e:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002980:	4804      	ldr	r0, [pc, #16]	; (8002994 <Vonalszenzor_operal+0x854>)
 8002982:	f000 f81b 	bl	80029bc <Vonalszenzor_minta_kuldes>
}
 8002986:	bf00      	nop
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	2000010f 	.word	0x2000010f
 8002994:	20000004 	.word	0x20000004
 8002998:	200000b4 	.word	0x200000b4
 800299c:	2000010b 	.word	0x2000010b
 80029a0:	200000ac 	.word	0x200000ac
 80029a4:	200000a4 	.word	0x200000a4
 80029a8:	2000010c 	.word	0x2000010c
 80029ac:	20000110 	.word	0x20000110
 80029b0:	2000009c 	.word	0x2000009c
 80029b4:	20000094 	.word	0x20000094
 80029b8:	2000008c 	.word	0x2000008c

080029bc <Vonalszenzor_minta_kuldes>:

void Vonalszenzor_minta_kuldes(uint8_t* minta) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);	// PC4: Von_latch1  0
 80029c4:	2200      	movs	r2, #0
 80029c6:	2110      	movs	r1, #16
 80029c8:	480d      	ldr	r0, [pc, #52]	; (8002a00 <Vonalszenzor_minta_kuldes+0x44>)
 80029ca:	f001 ffb1 	bl	8004930 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);	// PB1: Von_latch2  0
 80029ce:	2200      	movs	r2, #0
 80029d0:	2102      	movs	r1, #2
 80029d2:	480c      	ldr	r0, [pc, #48]	; (8002a04 <Vonalszenzor_minta_kuldes+0x48>)
 80029d4:	f001 ffac 	bl	8004930 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, minta, 6, 100);				// minta kikuldes
 80029d8:	2364      	movs	r3, #100	; 0x64
 80029da:	2206      	movs	r2, #6
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	480a      	ldr	r0, [pc, #40]	; (8002a08 <Vonalszenzor_minta_kuldes+0x4c>)
 80029e0:	f004 f8dc 	bl	8006b9c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		// PC4: Von_latch1  1
 80029e4:	2201      	movs	r2, #1
 80029e6:	2110      	movs	r1, #16
 80029e8:	4805      	ldr	r0, [pc, #20]	; (8002a00 <Vonalszenzor_minta_kuldes+0x44>)
 80029ea:	f001 ffa1 	bl	8004930 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		// PB1: Von_latch2  1
 80029ee:	2201      	movs	r2, #1
 80029f0:	2102      	movs	r1, #2
 80029f2:	4804      	ldr	r0, [pc, #16]	; (8002a04 <Vonalszenzor_minta_kuldes+0x48>)
 80029f4:	f001 ff9c 	bl	8004930 <HAL_GPIO_WritePin>
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40020800 	.word	0x40020800
 8002a04:	40020400 	.word	0x40020400
 8002a08:	20000244 	.word	0x20000244

08002a0c <Vonalszenzor_meres_kiolvasas>:

void Vonalszenzor_meres_kiolvasas(uint8_t chanel, uint8_t* eredmeny) {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	6039      	str	r1, [r7, #0]
 8002a16:	71fb      	strb	r3, [r7, #7]
	uint8_t temp1[2]= {chanel,0};
 8002a18:	79fb      	ldrb	r3, [r7, #7]
 8002a1a:	733b      	strb	r3, [r7, #12]
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi1, temp1, 2, 100);
 8002a20:	f107 010c 	add.w	r1, r7, #12
 8002a24:	2364      	movs	r3, #100	; 0x64
 8002a26:	2202      	movs	r2, #2
 8002a28:	4806      	ldr	r0, [pc, #24]	; (8002a44 <Vonalszenzor_meres_kiolvasas+0x38>)
 8002a2a:	f004 f8b7 	bl	8006b9c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, eredmeny, 2, 100);
 8002a2e:	2364      	movs	r3, #100	; 0x64
 8002a30:	2202      	movs	r2, #2
 8002a32:	6839      	ldr	r1, [r7, #0]
 8002a34:	4803      	ldr	r0, [pc, #12]	; (8002a44 <Vonalszenzor_meres_kiolvasas+0x38>)
 8002a36:	f004 f9fd 	bl	8006e34 <HAL_SPI_Receive>
}
 8002a3a:	bf00      	nop
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	2000055c 	.word	0x2000055c

08002a48 <Kovetendo_vonal_valaszto>:

void Kovetendo_vonal_valaszto(int* elso, int* hatso) {
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
	*elso = vonalak_elso[0] - 16;		//ez elvileg jo 1 - 1 erzekelt vonalra
 8002a52:	4b09      	ldr	r3, [pc, #36]	; (8002a78 <Kovetendo_vonal_valaszto+0x30>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	f1a3 0210 	sub.w	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	601a      	str	r2, [r3, #0]
	*hatso = vonalak_hatso[0] - 16;
 8002a5e:	4b07      	ldr	r3, [pc, #28]	; (8002a7c <Kovetendo_vonal_valaszto+0x34>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	f1a3 0210 	sub.w	r2, r3, #16
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	601a      	str	r2, [r3, #0]
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	20000120 	.word	0x20000120
 8002a7c:	20000128 	.word	0x20000128

08002a80 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8002a8a:	88fb      	ldrh	r3, [r7, #6]
 8002a8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a90:	d109      	bne.n	8002aa6 <HAL_GPIO_EXTI_Callback+0x26>
		btnEnable = !btnEnable;
 8002a92:	4b08      	ldr	r3, [pc, #32]	; (8002ab4 <HAL_GPIO_EXTI_Callback+0x34>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	bf0c      	ite	eq
 8002a9a:	2301      	moveq	r3, #1
 8002a9c:	2300      	movne	r3, #0
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <HAL_GPIO_EXTI_Callback+0x34>)
 8002aa4:	701a      	strb	r2, [r3, #0]
		//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	//LED felvilagitasa
	}
}
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	20000000 	.word	0x20000000

08002ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002abc:	b672      	cpsid	i
}
 8002abe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002ac0:	e7fe      	b.n	8002ac0 <Error_Handler+0x8>

08002ac2 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
 8002aca:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	607b      	str	r3, [r7, #4]
 8002ae2:	4b10      	ldr	r3, [pc, #64]	; (8002b24 <HAL_MspInit+0x4c>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae6:	4a0f      	ldr	r2, [pc, #60]	; (8002b24 <HAL_MspInit+0x4c>)
 8002ae8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aec:	6453      	str	r3, [r2, #68]	; 0x44
 8002aee:	4b0d      	ldr	r3, [pc, #52]	; (8002b24 <HAL_MspInit+0x4c>)
 8002af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002af6:	607b      	str	r3, [r7, #4]
 8002af8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	603b      	str	r3, [r7, #0]
 8002afe:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <HAL_MspInit+0x4c>)
 8002b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b02:	4a08      	ldr	r2, [pc, #32]	; (8002b24 <HAL_MspInit+0x4c>)
 8002b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b08:	6413      	str	r3, [r2, #64]	; 0x40
 8002b0a:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <HAL_MspInit+0x4c>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b12:	603b      	str	r3, [r7, #0]
 8002b14:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002b16:	2007      	movs	r0, #7
 8002b18:	f000 fe8c 	bl	8003834 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b1c:	bf00      	nop
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40023800 	.word	0x40023800

08002b28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b090      	sub	sp, #64	; 0x40
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	605a      	str	r2, [r3, #4]
 8002b3a:	609a      	str	r2, [r3, #8]
 8002b3c:	60da      	str	r2, [r3, #12]
 8002b3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a6b      	ldr	r2, [pc, #428]	; (8002cf4 <HAL_I2C_MspInit+0x1cc>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d12d      	bne.n	8002ba6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b4e:	4b6a      	ldr	r3, [pc, #424]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	4a69      	ldr	r2, [pc, #420]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002b54:	f043 0302 	orr.w	r3, r3, #2
 8002b58:	6313      	str	r3, [r2, #48]	; 0x30
 8002b5a:	4b67      	ldr	r3, [pc, #412]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b6c:	2312      	movs	r3, #18
 8002b6e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b74:	2303      	movs	r3, #3
 8002b76:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b78:	2304      	movs	r3, #4
 8002b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b80:	4619      	mov	r1, r3
 8002b82:	485e      	ldr	r0, [pc, #376]	; (8002cfc <HAL_I2C_MspInit+0x1d4>)
 8002b84:	f001 fbb0 	bl	80042e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b88:	2300      	movs	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b8c:	4b5a      	ldr	r3, [pc, #360]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	4a59      	ldr	r2, [pc, #356]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002b92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b96:	6413      	str	r3, [r2, #64]	; 0x40
 8002b98:	4b57      	ldr	r3, [pc, #348]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002ba4:	e0a2      	b.n	8002cec <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C2)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a55      	ldr	r2, [pc, #340]	; (8002d00 <HAL_I2C_MspInit+0x1d8>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d14c      	bne.n	8002c4a <HAL_I2C_MspInit+0x122>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	623b      	str	r3, [r7, #32]
 8002bb4:	4b50      	ldr	r3, [pc, #320]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	4a4f      	ldr	r2, [pc, #316]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002bba:	f043 0302 	orr.w	r3, r3, #2
 8002bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc0:	4b4d      	ldr	r3, [pc, #308]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	623b      	str	r3, [r7, #32]
 8002bca:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bcc:	2300      	movs	r3, #0
 8002bce:	61fb      	str	r3, [r7, #28]
 8002bd0:	4b49      	ldr	r3, [pc, #292]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd4:	4a48      	ldr	r2, [pc, #288]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002bd6:	f043 0304 	orr.w	r3, r3, #4
 8002bda:	6313      	str	r3, [r2, #48]	; 0x30
 8002bdc:	4b46      	ldr	r3, [pc, #280]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	61fb      	str	r3, [r7, #28]
 8002be6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002be8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bee:	2312      	movs	r3, #18
 8002bf0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002bfa:	2304      	movs	r3, #4
 8002bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c02:	4619      	mov	r1, r3
 8002c04:	483d      	ldr	r0, [pc, #244]	; (8002cfc <HAL_I2C_MspInit+0x1d4>)
 8002c06:	f001 fb6f 	bl	80042e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c10:	2312      	movs	r3, #18
 8002c12:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002c1c:	2304      	movs	r3, #4
 8002c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c24:	4619      	mov	r1, r3
 8002c26:	4837      	ldr	r0, [pc, #220]	; (8002d04 <HAL_I2C_MspInit+0x1dc>)
 8002c28:	f001 fb5e 	bl	80042e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61bb      	str	r3, [r7, #24]
 8002c30:	4b31      	ldr	r3, [pc, #196]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	4a30      	ldr	r2, [pc, #192]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c3a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c3c:	4b2e      	ldr	r3, [pc, #184]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c44:	61bb      	str	r3, [r7, #24]
 8002c46:	69bb      	ldr	r3, [r7, #24]
}
 8002c48:	e050      	b.n	8002cec <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C3)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a2e      	ldr	r2, [pc, #184]	; (8002d08 <HAL_I2C_MspInit+0x1e0>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d14b      	bne.n	8002cec <HAL_I2C_MspInit+0x1c4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c54:	2300      	movs	r3, #0
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	4b27      	ldr	r3, [pc, #156]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5c:	4a26      	ldr	r2, [pc, #152]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c5e:	f043 0304 	orr.w	r3, r3, #4
 8002c62:	6313      	str	r3, [r2, #48]	; 0x30
 8002c64:	4b24      	ldr	r3, [pc, #144]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c70:	2300      	movs	r3, #0
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	4b20      	ldr	r3, [pc, #128]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c78:	4a1f      	ldr	r2, [pc, #124]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c7a:	f043 0301 	orr.w	r3, r3, #1
 8002c7e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c80:	4b1d      	ldr	r3, [pc, #116]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c92:	2312      	movs	r3, #18
 8002c94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	2300      	movs	r3, #0
 8002c98:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ca2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	4816      	ldr	r0, [pc, #88]	; (8002d04 <HAL_I2C_MspInit+0x1dc>)
 8002caa:	f001 fb1d 	bl	80042e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002cae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cb4:	2312      	movs	r3, #18
 8002cb6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002cc0:	2304      	movs	r3, #4
 8002cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4810      	ldr	r0, [pc, #64]	; (8002d0c <HAL_I2C_MspInit+0x1e4>)
 8002ccc:	f001 fb0c 	bl	80042e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd8:	4a07      	ldr	r2, [pc, #28]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002cda:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002cde:	6413      	str	r3, [r2, #64]	; 0x40
 8002ce0:	4b05      	ldr	r3, [pc, #20]	; (8002cf8 <HAL_I2C_MspInit+0x1d0>)
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	68fb      	ldr	r3, [r7, #12]
}
 8002cec:	bf00      	nop
 8002cee:	3740      	adds	r7, #64	; 0x40
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	40005400 	.word	0x40005400
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	40020400 	.word	0x40020400
 8002d00:	40005800 	.word	0x40005800
 8002d04:	40020800 	.word	0x40020800
 8002d08:	40005c00 	.word	0x40005c00
 8002d0c:	40020000 	.word	0x40020000

08002d10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b090      	sub	sp, #64	; 0x40
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
 8002d26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a98      	ldr	r2, [pc, #608]	; (8002f90 <HAL_SPI_MspInit+0x280>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d12c      	bne.n	8002d8c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d36:	4b97      	ldr	r3, [pc, #604]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3a:	4a96      	ldr	r2, [pc, #600]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002d3c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d40:	6453      	str	r3, [r2, #68]	; 0x44
 8002d42:	4b94      	ldr	r3, [pc, #592]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	627b      	str	r3, [r7, #36]	; 0x24
 8002d52:	4b90      	ldr	r3, [pc, #576]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	4a8f      	ldr	r2, [pc, #572]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5e:	4b8d      	ldr	r3, [pc, #564]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	627b      	str	r3, [r7, #36]	; 0x24
 8002d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002d6a:	23e0      	movs	r3, #224	; 0xe0
 8002d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d76:	2303      	movs	r3, #3
 8002d78:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d7a:	2305      	movs	r3, #5
 8002d7c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d82:	4619      	mov	r1, r3
 8002d84:	4884      	ldr	r0, [pc, #528]	; (8002f98 <HAL_SPI_MspInit+0x288>)
 8002d86:	f001 faaf 	bl	80042e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002d8a:	e0fd      	b.n	8002f88 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI2)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a82      	ldr	r2, [pc, #520]	; (8002f9c <HAL_SPI_MspInit+0x28c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d14b      	bne.n	8002e2e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	623b      	str	r3, [r7, #32]
 8002d9a:	4b7e      	ldr	r3, [pc, #504]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	4a7d      	ldr	r2, [pc, #500]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002da0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002da4:	6413      	str	r3, [r2, #64]	; 0x40
 8002da6:	4b7b      	ldr	r3, [pc, #492]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dae:	623b      	str	r3, [r7, #32]
 8002db0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	4b77      	ldr	r3, [pc, #476]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	4a76      	ldr	r2, [pc, #472]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002dbc:	f043 0304 	orr.w	r3, r3, #4
 8002dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc2:	4b74      	ldr	r3, [pc, #464]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	f003 0304 	and.w	r3, r3, #4
 8002dca:	61fb      	str	r3, [r7, #28]
 8002dcc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61bb      	str	r3, [r7, #24]
 8002dd2:	4b70      	ldr	r3, [pc, #448]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd6:	4a6f      	ldr	r2, [pc, #444]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002dd8:	f043 0302 	orr.w	r3, r3, #2
 8002ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dde:	4b6d      	ldr	r3, [pc, #436]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	61bb      	str	r3, [r7, #24]
 8002de8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002dea:	2302      	movs	r3, #2
 8002dec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dee:	2302      	movs	r3, #2
 8002df0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df6:	2303      	movs	r3, #3
 8002df8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8002dfa:	2307      	movs	r3, #7
 8002dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e02:	4619      	mov	r1, r3
 8002e04:	4866      	ldr	r0, [pc, #408]	; (8002fa0 <HAL_SPI_MspInit+0x290>)
 8002e06:	f001 fa6f 	bl	80042e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002e0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e10:	2302      	movs	r3, #2
 8002e12:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e1c:	2305      	movs	r3, #5
 8002e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e24:	4619      	mov	r1, r3
 8002e26:	485f      	ldr	r0, [pc, #380]	; (8002fa4 <HAL_SPI_MspInit+0x294>)
 8002e28:	f001 fa5e 	bl	80042e8 <HAL_GPIO_Init>
}
 8002e2c:	e0ac      	b.n	8002f88 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI3)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a5d      	ldr	r2, [pc, #372]	; (8002fa8 <HAL_SPI_MspInit+0x298>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	f040 80a7 	bne.w	8002f88 <HAL_SPI_MspInit+0x278>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	617b      	str	r3, [r7, #20]
 8002e3e:	4b55      	ldr	r3, [pc, #340]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e42:	4a54      	ldr	r2, [pc, #336]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e48:	6413      	str	r3, [r2, #64]	; 0x40
 8002e4a:	4b52      	ldr	r3, [pc, #328]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e52:	617b      	str	r3, [r7, #20]
 8002e54:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	4b4e      	ldr	r3, [pc, #312]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5e:	4a4d      	ldr	r2, [pc, #308]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e60:	f043 0302 	orr.w	r3, r3, #2
 8002e64:	6313      	str	r3, [r2, #48]	; 0x30
 8002e66:	4b4b      	ldr	r3, [pc, #300]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	4b47      	ldr	r3, [pc, #284]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	4a46      	ldr	r2, [pc, #280]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e7c:	f043 0301 	orr.w	r3, r3, #1
 8002e80:	6313      	str	r3, [r2, #48]	; 0x30
 8002e82:	4b44      	ldr	r3, [pc, #272]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60bb      	str	r3, [r7, #8]
 8002e92:	4b40      	ldr	r3, [pc, #256]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	4a3f      	ldr	r2, [pc, #252]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002e98:	f043 0304 	orr.w	r3, r3, #4
 8002e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9e:	4b3d      	ldr	r3, [pc, #244]	; (8002f94 <HAL_SPI_MspInit+0x284>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	60bb      	str	r3, [r7, #8]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002eba:	2307      	movs	r3, #7
 8002ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ebe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4837      	ldr	r0, [pc, #220]	; (8002fa4 <HAL_SPI_MspInit+0x294>)
 8002ec6:	f001 fa0f 	bl	80042e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002eca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ece:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002edc:	2306      	movs	r3, #6
 8002ede:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	482c      	ldr	r0, [pc, #176]	; (8002f98 <HAL_SPI_MspInit+0x288>)
 8002ee8:	f001 f9fe 	bl	80042e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002eec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efa:	2303      	movs	r3, #3
 8002efc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002efe:	2306      	movs	r3, #6
 8002f00:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f06:	4619      	mov	r1, r3
 8002f08:	4825      	ldr	r0, [pc, #148]	; (8002fa0 <HAL_SPI_MspInit+0x290>)
 8002f0a:	f001 f9ed 	bl	80042e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002f0e:	2310      	movs	r3, #16
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f12:	2302      	movs	r3, #2
 8002f14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f16:	2300      	movs	r3, #0
 8002f18:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002f1e:	2306      	movs	r3, #6
 8002f20:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f26:	4619      	mov	r1, r3
 8002f28:	481e      	ldr	r0, [pc, #120]	; (8002fa4 <HAL_SPI_MspInit+0x294>)
 8002f2a:	f001 f9dd 	bl	80042e8 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002f2e:	4b1f      	ldr	r3, [pc, #124]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f30:	4a1f      	ldr	r2, [pc, #124]	; (8002fb0 <HAL_SPI_MspInit+0x2a0>)
 8002f32:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002f34:	4b1d      	ldr	r3, [pc, #116]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f3a:	4b1c      	ldr	r3, [pc, #112]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f3c:	2240      	movs	r2, #64	; 0x40
 8002f3e:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f40:	4b1a      	ldr	r3, [pc, #104]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f46:	4b19      	ldr	r3, [pc, #100]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f4c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f4e:	4b17      	ldr	r3, [pc, #92]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f54:	4b15      	ldr	r3, [pc, #84]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002f5a:	4b14      	ldr	r3, [pc, #80]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f60:	4b12      	ldr	r3, [pc, #72]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f66:	4b11      	ldr	r3, [pc, #68]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002f6c:	480f      	ldr	r0, [pc, #60]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f6e:	f000 fcd1 	bl	8003914 <HAL_DMA_Init>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <HAL_SPI_MspInit+0x26c>
      Error_Handler();
 8002f78:	f7ff fd9e 	bl	8002ab8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a0b      	ldr	r2, [pc, #44]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f80:	649a      	str	r2, [r3, #72]	; 0x48
 8002f82:	4a0a      	ldr	r2, [pc, #40]	; (8002fac <HAL_SPI_MspInit+0x29c>)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002f88:	bf00      	nop
 8002f8a:	3740      	adds	r7, #64	; 0x40
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40013000 	.word	0x40013000
 8002f94:	40023800 	.word	0x40023800
 8002f98:	40020000 	.word	0x40020000
 8002f9c:	40003800 	.word	0x40003800
 8002fa0:	40020800 	.word	0x40020800
 8002fa4:	40020400 	.word	0x40020400
 8002fa8:	40003c00 	.word	0x40003c00
 8002fac:	20000474 	.word	0x20000474
 8002fb0:	40026088 	.word	0x40026088

08002fb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fc4:	d116      	bne.n	8002ff4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
 8002fca:	4b28      	ldr	r3, [pc, #160]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	4a27      	ldr	r2, [pc, #156]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 8002fd0:	f043 0301 	orr.w	r3, r3, #1
 8002fd4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fd6:	4b25      	ldr	r3, [pc, #148]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	617b      	str	r3, [r7, #20]
 8002fe0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	201c      	movs	r0, #28
 8002fe8:	f000 fc44 	bl	8003874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002fec:	201c      	movs	r0, #28
 8002fee:	f000 fc6d 	bl	80038cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002ff2:	e036      	b.n	8003062 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM8)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a1d      	ldr	r2, [pc, #116]	; (8003070 <HAL_TIM_Base_MspInit+0xbc>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d116      	bne.n	800302c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	4b1a      	ldr	r3, [pc, #104]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 8003004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003006:	4a19      	ldr	r2, [pc, #100]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 8003008:	f043 0302 	orr.w	r3, r3, #2
 800300c:	6453      	str	r3, [r2, #68]	; 0x44
 800300e:	4b17      	ldr	r3, [pc, #92]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 8003010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 1);
 800301a:	2201      	movs	r2, #1
 800301c:	2100      	movs	r1, #0
 800301e:	202b      	movs	r0, #43	; 0x2b
 8003020:	f000 fc28 	bl	8003874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8003024:	202b      	movs	r0, #43	; 0x2b
 8003026:	f000 fc51 	bl	80038cc <HAL_NVIC_EnableIRQ>
}
 800302a:	e01a      	b.n	8003062 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM12)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a10      	ldr	r2, [pc, #64]	; (8003074 <HAL_TIM_Base_MspInit+0xc0>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d115      	bne.n	8003062 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003036:	2300      	movs	r3, #0
 8003038:	60fb      	str	r3, [r7, #12]
 800303a:	4b0c      	ldr	r3, [pc, #48]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 800303c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303e:	4a0b      	ldr	r2, [pc, #44]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 8003040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003044:	6413      	str	r3, [r2, #64]	; 0x40
 8003046:	4b09      	ldr	r3, [pc, #36]	; (800306c <HAL_TIM_Base_MspInit+0xb8>)
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 1);
 8003052:	2201      	movs	r2, #1
 8003054:	2100      	movs	r1, #0
 8003056:	202b      	movs	r0, #43	; 0x2b
 8003058:	f000 fc0c 	bl	8003874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800305c:	202b      	movs	r0, #43	; 0x2b
 800305e:	f000 fc35 	bl	80038cc <HAL_NVIC_EnableIRQ>
}
 8003062:	bf00      	nop
 8003064:	3718      	adds	r7, #24
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	40023800 	.word	0x40023800
 8003070:	40010400 	.word	0x40010400
 8003074:	40001800 	.word	0x40001800

08003078 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a0e      	ldr	r2, [pc, #56]	; (80030c0 <HAL_TIM_PWM_MspInit+0x48>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d115      	bne.n	80030b6 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <HAL_TIM_PWM_MspInit+0x4c>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	4a0c      	ldr	r2, [pc, #48]	; (80030c4 <HAL_TIM_PWM_MspInit+0x4c>)
 8003094:	f043 0302 	orr.w	r3, r3, #2
 8003098:	6413      	str	r3, [r2, #64]	; 0x40
 800309a:	4b0a      	ldr	r3, [pc, #40]	; (80030c4 <HAL_TIM_PWM_MspInit+0x4c>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	60fb      	str	r3, [r7, #12]
 80030a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80030a6:	2200      	movs	r2, #0
 80030a8:	2100      	movs	r1, #0
 80030aa:	201d      	movs	r0, #29
 80030ac:	f000 fbe2 	bl	8003874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80030b0:	201d      	movs	r0, #29
 80030b2:	f000 fc0b 	bl	80038cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40000400 	.word	0x40000400
 80030c4:	40023800 	.word	0x40023800

080030c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	; 0x28
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d0:	f107 0314 	add.w	r3, r7, #20
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]
 80030d8:	605a      	str	r2, [r3, #4]
 80030da:	609a      	str	r2, [r3, #8]
 80030dc:	60da      	str	r2, [r3, #12]
 80030de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a19      	ldr	r2, [pc, #100]	; (800314c <HAL_TIM_Encoder_MspInit+0x84>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d12b      	bne.n	8003142 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	613b      	str	r3, [r7, #16]
 80030ee:	4b18      	ldr	r3, [pc, #96]	; (8003150 <HAL_TIM_Encoder_MspInit+0x88>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	4a17      	ldr	r2, [pc, #92]	; (8003150 <HAL_TIM_Encoder_MspInit+0x88>)
 80030f4:	f043 0304 	orr.w	r3, r3, #4
 80030f8:	6413      	str	r3, [r2, #64]	; 0x40
 80030fa:	4b15      	ldr	r3, [pc, #84]	; (8003150 <HAL_TIM_Encoder_MspInit+0x88>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	f003 0304 	and.w	r3, r3, #4
 8003102:	613b      	str	r3, [r7, #16]
 8003104:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	4b11      	ldr	r3, [pc, #68]	; (8003150 <HAL_TIM_Encoder_MspInit+0x88>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	4a10      	ldr	r2, [pc, #64]	; (8003150 <HAL_TIM_Encoder_MspInit+0x88>)
 8003110:	f043 0302 	orr.w	r3, r3, #2
 8003114:	6313      	str	r3, [r2, #48]	; 0x30
 8003116:	4b0e      	ldr	r3, [pc, #56]	; (8003150 <HAL_TIM_Encoder_MspInit+0x88>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003122:	23c0      	movs	r3, #192	; 0xc0
 8003124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003126:	2302      	movs	r3, #2
 8003128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800312e:	2300      	movs	r3, #0
 8003130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003132:	2302      	movs	r3, #2
 8003134:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003136:	f107 0314 	add.w	r3, r7, #20
 800313a:	4619      	mov	r1, r3
 800313c:	4805      	ldr	r0, [pc, #20]	; (8003154 <HAL_TIM_Encoder_MspInit+0x8c>)
 800313e:	f001 f8d3 	bl	80042e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003142:	bf00      	nop
 8003144:	3728      	adds	r7, #40	; 0x28
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	40000800 	.word	0x40000800
 8003150:	40023800 	.word	0x40023800
 8003154:	40020400 	.word	0x40020400

08003158 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b08a      	sub	sp, #40	; 0x28
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003160:	f107 0314 	add.w	r3, r7, #20
 8003164:	2200      	movs	r2, #0
 8003166:	601a      	str	r2, [r3, #0]
 8003168:	605a      	str	r2, [r3, #4]
 800316a:	609a      	str	r2, [r3, #8]
 800316c:	60da      	str	r2, [r3, #12]
 800316e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a37      	ldr	r2, [pc, #220]	; (8003254 <HAL_TIM_MspPostInit+0xfc>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d11e      	bne.n	80031b8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	613b      	str	r3, [r7, #16]
 800317e:	4b36      	ldr	r3, [pc, #216]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 8003180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003182:	4a35      	ldr	r2, [pc, #212]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 8003184:	f043 0304 	orr.w	r3, r3, #4
 8003188:	6313      	str	r3, [r2, #48]	; 0x30
 800318a:	4b33      	ldr	r3, [pc, #204]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 800318c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	613b      	str	r3, [r7, #16]
 8003194:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003196:	2340      	movs	r3, #64	; 0x40
 8003198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319a:	2302      	movs	r3, #2
 800319c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a2:	2300      	movs	r3, #0
 80031a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80031a6:	2302      	movs	r3, #2
 80031a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031aa:	f107 0314 	add.w	r3, r7, #20
 80031ae:	4619      	mov	r1, r3
 80031b0:	482a      	ldr	r0, [pc, #168]	; (800325c <HAL_TIM_MspPostInit+0x104>)
 80031b2:	f001 f899 	bl	80042e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80031b6:	e048      	b.n	800324a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a28      	ldr	r2, [pc, #160]	; (8003260 <HAL_TIM_MspPostInit+0x108>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d11f      	bne.n	8003202 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	4b24      	ldr	r3, [pc, #144]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	4a23      	ldr	r2, [pc, #140]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 80031cc:	f043 0304 	orr.w	r3, r3, #4
 80031d0:	6313      	str	r3, [r2, #48]	; 0x30
 80031d2:	4b21      	ldr	r3, [pc, #132]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	f003 0304 	and.w	r3, r3, #4
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80031de:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80031e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e4:	2302      	movs	r3, #2
 80031e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e8:	2300      	movs	r3, #0
 80031ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ec:	2300      	movs	r3, #0
 80031ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80031f0:	2303      	movs	r3, #3
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031f4:	f107 0314 	add.w	r3, r7, #20
 80031f8:	4619      	mov	r1, r3
 80031fa:	4818      	ldr	r0, [pc, #96]	; (800325c <HAL_TIM_MspPostInit+0x104>)
 80031fc:	f001 f874 	bl	80042e8 <HAL_GPIO_Init>
}
 8003200:	e023      	b.n	800324a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a17      	ldr	r2, [pc, #92]	; (8003264 <HAL_TIM_MspPostInit+0x10c>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d11e      	bne.n	800324a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800320c:	2300      	movs	r3, #0
 800320e:	60bb      	str	r3, [r7, #8]
 8003210:	4b11      	ldr	r3, [pc, #68]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 8003212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003214:	4a10      	ldr	r2, [pc, #64]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 8003216:	f043 0302 	orr.w	r3, r3, #2
 800321a:	6313      	str	r3, [r2, #48]	; 0x30
 800321c:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <HAL_TIM_MspPostInit+0x100>)
 800321e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	60bb      	str	r3, [r7, #8]
 8003226:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003228:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800322c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322e:	2302      	movs	r3, #2
 8003230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003236:	2300      	movs	r3, #0
 8003238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800323a:	2309      	movs	r3, #9
 800323c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800323e:	f107 0314 	add.w	r3, r7, #20
 8003242:	4619      	mov	r1, r3
 8003244:	4808      	ldr	r0, [pc, #32]	; (8003268 <HAL_TIM_MspPostInit+0x110>)
 8003246:	f001 f84f 	bl	80042e8 <HAL_GPIO_Init>
}
 800324a:	bf00      	nop
 800324c:	3728      	adds	r7, #40	; 0x28
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40000400 	.word	0x40000400
 8003258:	40023800 	.word	0x40023800
 800325c:	40020800 	.word	0x40020800
 8003260:	40010400 	.word	0x40010400
 8003264:	40001800 	.word	0x40001800
 8003268:	40020400 	.word	0x40020400

0800326c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b08e      	sub	sp, #56	; 0x38
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003274:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	605a      	str	r2, [r3, #4]
 800327e:	609a      	str	r2, [r3, #8]
 8003280:	60da      	str	r2, [r3, #12]
 8003282:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a5f      	ldr	r2, [pc, #380]	; (8003408 <HAL_UART_MspInit+0x19c>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d153      	bne.n	8003336 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	623b      	str	r3, [r7, #32]
 8003292:	4b5e      	ldr	r3, [pc, #376]	; (800340c <HAL_UART_MspInit+0x1a0>)
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	4a5d      	ldr	r2, [pc, #372]	; (800340c <HAL_UART_MspInit+0x1a0>)
 8003298:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800329c:	6413      	str	r3, [r2, #64]	; 0x40
 800329e:	4b5b      	ldr	r3, [pc, #364]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032a6:	623b      	str	r3, [r7, #32]
 80032a8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	61fb      	str	r3, [r7, #28]
 80032ae:	4b57      	ldr	r3, [pc, #348]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80032b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b2:	4a56      	ldr	r2, [pc, #344]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80032b4:	f043 0301 	orr.w	r3, r3, #1
 80032b8:	6313      	str	r3, [r2, #48]	; 0x30
 80032ba:	4b54      	ldr	r3, [pc, #336]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	61fb      	str	r3, [r7, #28]
 80032c4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	61bb      	str	r3, [r7, #24]
 80032ca:	4b50      	ldr	r3, [pc, #320]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	4a4f      	ldr	r2, [pc, #316]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80032d0:	f043 0304 	orr.w	r3, r3, #4
 80032d4:	6313      	str	r3, [r2, #48]	; 0x30
 80032d6:	4b4d      	ldr	r3, [pc, #308]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	f003 0304 	and.w	r3, r3, #4
 80032de:	61bb      	str	r3, [r7, #24]
 80032e0:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80032e2:	2301      	movs	r3, #1
 80032e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e6:	2302      	movs	r3, #2
 80032e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ea:	2300      	movs	r3, #0
 80032ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ee:	2303      	movs	r3, #3
 80032f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80032f2:	2308      	movs	r3, #8
 80032f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032fa:	4619      	mov	r1, r3
 80032fc:	4844      	ldr	r0, [pc, #272]	; (8003410 <HAL_UART_MspInit+0x1a4>)
 80032fe:	f000 fff3 	bl	80042e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003302:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003308:	2302      	movs	r3, #2
 800330a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800330c:	2301      	movs	r3, #1
 800330e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003310:	2303      	movs	r3, #3
 8003312:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003314:	2308      	movs	r3, #8
 8003316:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003318:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800331c:	4619      	mov	r1, r3
 800331e:	483d      	ldr	r0, [pc, #244]	; (8003414 <HAL_UART_MspInit+0x1a8>)
 8003320:	f000 ffe2 	bl	80042e8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003324:	2200      	movs	r2, #0
 8003326:	2100      	movs	r1, #0
 8003328:	2034      	movs	r0, #52	; 0x34
 800332a:	f000 faa3 	bl	8003874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800332e:	2034      	movs	r0, #52	; 0x34
 8003330:	f000 facc 	bl	80038cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003334:	e063      	b.n	80033fe <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART1)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a37      	ldr	r2, [pc, #220]	; (8003418 <HAL_UART_MspInit+0x1ac>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d12d      	bne.n	800339c <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003340:	2300      	movs	r3, #0
 8003342:	617b      	str	r3, [r7, #20]
 8003344:	4b31      	ldr	r3, [pc, #196]	; (800340c <HAL_UART_MspInit+0x1a0>)
 8003346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003348:	4a30      	ldr	r2, [pc, #192]	; (800340c <HAL_UART_MspInit+0x1a0>)
 800334a:	f043 0310 	orr.w	r3, r3, #16
 800334e:	6453      	str	r3, [r2, #68]	; 0x44
 8003350:	4b2e      	ldr	r3, [pc, #184]	; (800340c <HAL_UART_MspInit+0x1a0>)
 8003352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003354:	f003 0310 	and.w	r3, r3, #16
 8003358:	617b      	str	r3, [r7, #20]
 800335a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800335c:	2300      	movs	r3, #0
 800335e:	613b      	str	r3, [r7, #16]
 8003360:	4b2a      	ldr	r3, [pc, #168]	; (800340c <HAL_UART_MspInit+0x1a0>)
 8003362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003364:	4a29      	ldr	r2, [pc, #164]	; (800340c <HAL_UART_MspInit+0x1a0>)
 8003366:	f043 0301 	orr.w	r3, r3, #1
 800336a:	6313      	str	r3, [r2, #48]	; 0x30
 800336c:	4b27      	ldr	r3, [pc, #156]	; (800340c <HAL_UART_MspInit+0x1a0>)
 800336e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003370:	f003 0301 	and.w	r3, r3, #1
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003378:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800337c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800337e:	2302      	movs	r3, #2
 8003380:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003382:	2300      	movs	r3, #0
 8003384:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003386:	2303      	movs	r3, #3
 8003388:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800338a:	2307      	movs	r3, #7
 800338c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800338e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003392:	4619      	mov	r1, r3
 8003394:	481e      	ldr	r0, [pc, #120]	; (8003410 <HAL_UART_MspInit+0x1a4>)
 8003396:	f000 ffa7 	bl	80042e8 <HAL_GPIO_Init>
}
 800339a:	e030      	b.n	80033fe <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART2)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a1e      	ldr	r2, [pc, #120]	; (800341c <HAL_UART_MspInit+0x1b0>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d12b      	bne.n	80033fe <HAL_UART_MspInit+0x192>
    __HAL_RCC_USART2_CLK_ENABLE();
 80033a6:	2300      	movs	r3, #0
 80033a8:	60fb      	str	r3, [r7, #12]
 80033aa:	4b18      	ldr	r3, [pc, #96]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	4a17      	ldr	r2, [pc, #92]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80033b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033b4:	6413      	str	r3, [r2, #64]	; 0x40
 80033b6:	4b15      	ldr	r3, [pc, #84]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c2:	2300      	movs	r3, #0
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	4b11      	ldr	r3, [pc, #68]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ca:	4a10      	ldr	r2, [pc, #64]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80033cc:	f043 0301 	orr.w	r3, r3, #1
 80033d0:	6313      	str	r3, [r2, #48]	; 0x30
 80033d2:	4b0e      	ldr	r3, [pc, #56]	; (800340c <HAL_UART_MspInit+0x1a0>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	60bb      	str	r3, [r7, #8]
 80033dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80033de:	230c      	movs	r3, #12
 80033e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e2:	2302      	movs	r3, #2
 80033e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e6:	2300      	movs	r3, #0
 80033e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ea:	2303      	movs	r3, #3
 80033ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80033ee:	2307      	movs	r3, #7
 80033f0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033f6:	4619      	mov	r1, r3
 80033f8:	4805      	ldr	r0, [pc, #20]	; (8003410 <HAL_UART_MspInit+0x1a4>)
 80033fa:	f000 ff75 	bl	80042e8 <HAL_GPIO_Init>
}
 80033fe:	bf00      	nop
 8003400:	3738      	adds	r7, #56	; 0x38
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40004c00 	.word	0x40004c00
 800340c:	40023800 	.word	0x40023800
 8003410:	40020000 	.word	0x40020000
 8003414:	40020800 	.word	0x40020800
 8003418:	40011000 	.word	0x40011000
 800341c:	40004400 	.word	0x40004400

08003420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003424:	e7fe      	b.n	8003424 <NMI_Handler+0x4>

08003426 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003426:	b480      	push	{r7}
 8003428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800342a:	e7fe      	b.n	800342a <HardFault_Handler+0x4>

0800342c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003430:	e7fe      	b.n	8003430 <MemManage_Handler+0x4>

08003432 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003432:	b480      	push	{r7}
 8003434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003436:	e7fe      	b.n	8003436 <BusFault_Handler+0x4>

08003438 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800343c:	e7fe      	b.n	800343c <UsageFault_Handler+0x4>

0800343e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800343e:	b480      	push	{r7}
 8003440:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003442:	bf00      	nop
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800344c:	b480      	push	{r7}
 800344e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003450:	bf00      	nop
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800345a:	b480      	push	{r7}
 800345c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800345e:	bf00      	nop
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800346c:	f000 f8ce 	bl	800360c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003470:	bf00      	nop
 8003472:	bd80      	pop	{r7, pc}

08003474 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8003478:	4802      	ldr	r0, [pc, #8]	; (8003484 <DMA1_Stream5_IRQHandler+0x10>)
 800347a:	f000 fcf9 	bl	8003e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800347e:	bf00      	nop
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20000474 	.word	0x20000474

08003488 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800348c:	4802      	ldr	r0, [pc, #8]	; (8003498 <TIM2_IRQHandler+0x10>)
 800348e:	f004 fe97 	bl	80081c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003492:	bf00      	nop
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	200005b4 	.word	0x200005b4

0800349c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80034a0:	4802      	ldr	r0, [pc, #8]	; (80034ac <TIM3_IRQHandler+0x10>)
 80034a2:	f004 fe8d 	bl	80081c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80034a6:	bf00      	nop
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	200003d4 	.word	0x200003d4

080034b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80034b4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80034b8:	f001 fa6c 	bl	8004994 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80034bc:	bf00      	nop
 80034be:	bd80      	pop	{r7, pc}

080034c0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80034c4:	4803      	ldr	r0, [pc, #12]	; (80034d4 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80034c6:	f004 fe7b 	bl	80081c0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80034ca:	4803      	ldr	r0, [pc, #12]	; (80034d8 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80034cc:	f004 fe78 	bl	80081c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80034d0:	bf00      	nop
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	2000029c 	.word	0x2000029c
 80034d8:	20000640 	.word	0x20000640

080034dc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80034e0:	4802      	ldr	r0, [pc, #8]	; (80034ec <UART4_IRQHandler+0x10>)
 80034e2:	f006 fb85 	bl	8009bf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80034e6:	bf00      	nop
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000518 	.word	0x20000518

080034f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034f4:	4b06      	ldr	r3, [pc, #24]	; (8003510 <SystemInit+0x20>)
 80034f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034fa:	4a05      	ldr	r2, [pc, #20]	; (8003510 <SystemInit+0x20>)
 80034fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003500:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003504:	bf00      	nop
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	e000ed00 	.word	0xe000ed00

08003514 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003514:	f8df d034 	ldr.w	sp, [pc, #52]	; 800354c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003518:	480d      	ldr	r0, [pc, #52]	; (8003550 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800351a:	490e      	ldr	r1, [pc, #56]	; (8003554 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800351c:	4a0e      	ldr	r2, [pc, #56]	; (8003558 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800351e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003520:	e002      	b.n	8003528 <LoopCopyDataInit>

08003522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003526:	3304      	adds	r3, #4

08003528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800352a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800352c:	d3f9      	bcc.n	8003522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800352e:	4a0b      	ldr	r2, [pc, #44]	; (800355c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003530:	4c0b      	ldr	r4, [pc, #44]	; (8003560 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003534:	e001      	b.n	800353a <LoopFillZerobss>

08003536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003538:	3204      	adds	r2, #4

0800353a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800353a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800353c:	d3fb      	bcc.n	8003536 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800353e:	f7ff ffd7 	bl	80034f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003542:	f00c fe17 	bl	8010174 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003546:	f7fd fe43 	bl	80011d0 <main>
  bx  lr    
 800354a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800354c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003554:	20000174 	.word	0x20000174
  ldr r2, =_sidata
 8003558:	08010520 	.word	0x08010520
  ldr r2, =_sbss
 800355c:	20000174 	.word	0x20000174
  ldr r4, =_ebss
 8003560:	2000078c 	.word	0x2000078c

08003564 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003564:	e7fe      	b.n	8003564 <ADC_IRQHandler>
	...

08003568 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800356c:	4b0e      	ldr	r3, [pc, #56]	; (80035a8 <HAL_Init+0x40>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0d      	ldr	r2, [pc, #52]	; (80035a8 <HAL_Init+0x40>)
 8003572:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003576:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003578:	4b0b      	ldr	r3, [pc, #44]	; (80035a8 <HAL_Init+0x40>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a0a      	ldr	r2, [pc, #40]	; (80035a8 <HAL_Init+0x40>)
 800357e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003582:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003584:	4b08      	ldr	r3, [pc, #32]	; (80035a8 <HAL_Init+0x40>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a07      	ldr	r2, [pc, #28]	; (80035a8 <HAL_Init+0x40>)
 800358a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800358e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003590:	2003      	movs	r0, #3
 8003592:	f000 f94f 	bl	8003834 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003596:	2000      	movs	r0, #0
 8003598:	f000 f808 	bl	80035ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800359c:	f7ff fa9c 	bl	8002ad8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40023c00 	.word	0x40023c00

080035ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035b4:	4b12      	ldr	r3, [pc, #72]	; (8003600 <HAL_InitTick+0x54>)
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	4b12      	ldr	r3, [pc, #72]	; (8003604 <HAL_InitTick+0x58>)
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	4619      	mov	r1, r3
 80035be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80035c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 f996 	bl	80038fc <HAL_SYSTICK_Config>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e00e      	b.n	80035f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b0f      	cmp	r3, #15
 80035de:	d80a      	bhi.n	80035f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035e0:	2200      	movs	r2, #0
 80035e2:	6879      	ldr	r1, [r7, #4]
 80035e4:	f04f 30ff 	mov.w	r0, #4294967295
 80035e8:	f000 f944 	bl	8003874 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035ec:	4a06      	ldr	r2, [pc, #24]	; (8003608 <HAL_InitTick+0x5c>)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	e000      	b.n	80035f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	20000138 	.word	0x20000138
 8003604:	20000140 	.word	0x20000140
 8003608:	2000013c 	.word	0x2000013c

0800360c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003610:	4b06      	ldr	r3, [pc, #24]	; (800362c <HAL_IncTick+0x20>)
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	461a      	mov	r2, r3
 8003616:	4b06      	ldr	r3, [pc, #24]	; (8003630 <HAL_IncTick+0x24>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4413      	add	r3, r2
 800361c:	4a04      	ldr	r2, [pc, #16]	; (8003630 <HAL_IncTick+0x24>)
 800361e:	6013      	str	r3, [r2, #0]
}
 8003620:	bf00      	nop
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	20000140 	.word	0x20000140
 8003630:	20000688 	.word	0x20000688

08003634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return uwTick;
 8003638:	4b03      	ldr	r3, [pc, #12]	; (8003648 <HAL_GetTick+0x14>)
 800363a:	681b      	ldr	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000688 	.word	0x20000688

0800364c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003654:	f7ff ffee 	bl	8003634 <HAL_GetTick>
 8003658:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003664:	d005      	beq.n	8003672 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003666:	4b0a      	ldr	r3, [pc, #40]	; (8003690 <HAL_Delay+0x44>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	461a      	mov	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4413      	add	r3, r2
 8003670:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003672:	bf00      	nop
 8003674:	f7ff ffde 	bl	8003634 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	429a      	cmp	r2, r3
 8003682:	d8f7      	bhi.n	8003674 <HAL_Delay+0x28>
  {
  }
}
 8003684:	bf00      	nop
 8003686:	bf00      	nop
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	20000140 	.word	0x20000140

08003694 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f003 0307 	and.w	r3, r3, #7
 80036a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036a4:	4b0c      	ldr	r3, [pc, #48]	; (80036d8 <__NVIC_SetPriorityGrouping+0x44>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036b0:	4013      	ands	r3, r2
 80036b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036c6:	4a04      	ldr	r2, [pc, #16]	; (80036d8 <__NVIC_SetPriorityGrouping+0x44>)
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	60d3      	str	r3, [r2, #12]
}
 80036cc:	bf00      	nop
 80036ce:	3714      	adds	r7, #20
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	e000ed00 	.word	0xe000ed00

080036dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036e0:	4b04      	ldr	r3, [pc, #16]	; (80036f4 <__NVIC_GetPriorityGrouping+0x18>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	0a1b      	lsrs	r3, r3, #8
 80036e6:	f003 0307 	and.w	r3, r3, #7
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003706:	2b00      	cmp	r3, #0
 8003708:	db0b      	blt.n	8003722 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	f003 021f 	and.w	r2, r3, #31
 8003710:	4907      	ldr	r1, [pc, #28]	; (8003730 <__NVIC_EnableIRQ+0x38>)
 8003712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003716:	095b      	lsrs	r3, r3, #5
 8003718:	2001      	movs	r0, #1
 800371a:	fa00 f202 	lsl.w	r2, r0, r2
 800371e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	e000e100 	.word	0xe000e100

08003734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	6039      	str	r1, [r7, #0]
 800373e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003744:	2b00      	cmp	r3, #0
 8003746:	db0a      	blt.n	800375e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	b2da      	uxtb	r2, r3
 800374c:	490c      	ldr	r1, [pc, #48]	; (8003780 <__NVIC_SetPriority+0x4c>)
 800374e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003752:	0112      	lsls	r2, r2, #4
 8003754:	b2d2      	uxtb	r2, r2
 8003756:	440b      	add	r3, r1
 8003758:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800375c:	e00a      	b.n	8003774 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	b2da      	uxtb	r2, r3
 8003762:	4908      	ldr	r1, [pc, #32]	; (8003784 <__NVIC_SetPriority+0x50>)
 8003764:	79fb      	ldrb	r3, [r7, #7]
 8003766:	f003 030f 	and.w	r3, r3, #15
 800376a:	3b04      	subs	r3, #4
 800376c:	0112      	lsls	r2, r2, #4
 800376e:	b2d2      	uxtb	r2, r2
 8003770:	440b      	add	r3, r1
 8003772:	761a      	strb	r2, [r3, #24]
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr
 8003780:	e000e100 	.word	0xe000e100
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003788:	b480      	push	{r7}
 800378a:	b089      	sub	sp, #36	; 0x24
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	f1c3 0307 	rsb	r3, r3, #7
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	bf28      	it	cs
 80037a6:	2304      	movcs	r3, #4
 80037a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	3304      	adds	r3, #4
 80037ae:	2b06      	cmp	r3, #6
 80037b0:	d902      	bls.n	80037b8 <NVIC_EncodePriority+0x30>
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	3b03      	subs	r3, #3
 80037b6:	e000      	b.n	80037ba <NVIC_EncodePriority+0x32>
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037bc:	f04f 32ff 	mov.w	r2, #4294967295
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	43da      	mvns	r2, r3
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	401a      	ands	r2, r3
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037d0:	f04f 31ff 	mov.w	r1, #4294967295
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	fa01 f303 	lsl.w	r3, r1, r3
 80037da:	43d9      	mvns	r1, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037e0:	4313      	orrs	r3, r2
         );
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3724      	adds	r7, #36	; 0x24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
	...

080037f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003800:	d301      	bcc.n	8003806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003802:	2301      	movs	r3, #1
 8003804:	e00f      	b.n	8003826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003806:	4a0a      	ldr	r2, [pc, #40]	; (8003830 <SysTick_Config+0x40>)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3b01      	subs	r3, #1
 800380c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800380e:	210f      	movs	r1, #15
 8003810:	f04f 30ff 	mov.w	r0, #4294967295
 8003814:	f7ff ff8e 	bl	8003734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003818:	4b05      	ldr	r3, [pc, #20]	; (8003830 <SysTick_Config+0x40>)
 800381a:	2200      	movs	r2, #0
 800381c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800381e:	4b04      	ldr	r3, [pc, #16]	; (8003830 <SysTick_Config+0x40>)
 8003820:	2207      	movs	r2, #7
 8003822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	e000e010 	.word	0xe000e010

08003834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b07      	cmp	r3, #7
 8003840:	d00f      	beq.n	8003862 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b06      	cmp	r3, #6
 8003846:	d00c      	beq.n	8003862 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b05      	cmp	r3, #5
 800384c:	d009      	beq.n	8003862 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d006      	beq.n	8003862 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b03      	cmp	r3, #3
 8003858:	d003      	beq.n	8003862 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800385a:	2192      	movs	r1, #146	; 0x92
 800385c:	4804      	ldr	r0, [pc, #16]	; (8003870 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800385e:	f7ff f930 	bl	8002ac2 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff ff16 	bl	8003694 <__NVIC_SetPriorityGrouping>
}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	08010228 	.word	0x08010228

08003874 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
 8003880:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003882:	2300      	movs	r3, #0
 8003884:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b0f      	cmp	r3, #15
 800388a:	d903      	bls.n	8003894 <HAL_NVIC_SetPriority+0x20>
 800388c:	21aa      	movs	r1, #170	; 0xaa
 800388e:	480e      	ldr	r0, [pc, #56]	; (80038c8 <HAL_NVIC_SetPriority+0x54>)
 8003890:	f7ff f917 	bl	8002ac2 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b0f      	cmp	r3, #15
 8003898:	d903      	bls.n	80038a2 <HAL_NVIC_SetPriority+0x2e>
 800389a:	21ab      	movs	r1, #171	; 0xab
 800389c:	480a      	ldr	r0, [pc, #40]	; (80038c8 <HAL_NVIC_SetPriority+0x54>)
 800389e:	f7ff f910 	bl	8002ac2 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038a2:	f7ff ff1b 	bl	80036dc <__NVIC_GetPriorityGrouping>
 80038a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	68b9      	ldr	r1, [r7, #8]
 80038ac:	6978      	ldr	r0, [r7, #20]
 80038ae:	f7ff ff6b 	bl	8003788 <NVIC_EncodePriority>
 80038b2:	4602      	mov	r2, r0
 80038b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038b8:	4611      	mov	r1, r2
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7ff ff3a 	bl	8003734 <__NVIC_SetPriority>
}
 80038c0:	bf00      	nop
 80038c2:	3718      	adds	r7, #24
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	08010228 	.word	0x08010228

080038cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80038d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	da03      	bge.n	80038e6 <HAL_NVIC_EnableIRQ+0x1a>
 80038de:	21be      	movs	r1, #190	; 0xbe
 80038e0:	4805      	ldr	r0, [pc, #20]	; (80038f8 <HAL_NVIC_EnableIRQ+0x2c>)
 80038e2:	f7ff f8ee 	bl	8002ac2 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7ff ff04 	bl	80036f8 <__NVIC_EnableIRQ>
}
 80038f0:	bf00      	nop
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	08010228 	.word	0x08010228

080038fc <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f7ff ff73 	bl	80037f0 <SysTick_Config>
 800390a:	4603      	mov	r3, r0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3708      	adds	r7, #8
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800391c:	2300      	movs	r3, #0
 800391e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003920:	f7ff fe88 	bl	8003634 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d101      	bne.n	8003930 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e204      	b.n	8003d3a <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a97      	ldr	r2, [pc, #604]	; (8003b94 <HAL_DMA_Init+0x280>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d04e      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a96      	ldr	r2, [pc, #600]	; (8003b98 <HAL_DMA_Init+0x284>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d049      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a94      	ldr	r2, [pc, #592]	; (8003b9c <HAL_DMA_Init+0x288>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d044      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a93      	ldr	r2, [pc, #588]	; (8003ba0 <HAL_DMA_Init+0x28c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d03f      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a91      	ldr	r2, [pc, #580]	; (8003ba4 <HAL_DMA_Init+0x290>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d03a      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a90      	ldr	r2, [pc, #576]	; (8003ba8 <HAL_DMA_Init+0x294>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d035      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a8e      	ldr	r2, [pc, #568]	; (8003bac <HAL_DMA_Init+0x298>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d030      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a8d      	ldr	r2, [pc, #564]	; (8003bb0 <HAL_DMA_Init+0x29c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d02b      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a8b      	ldr	r2, [pc, #556]	; (8003bb4 <HAL_DMA_Init+0x2a0>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d026      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a8a      	ldr	r2, [pc, #552]	; (8003bb8 <HAL_DMA_Init+0x2a4>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d021      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a88      	ldr	r2, [pc, #544]	; (8003bbc <HAL_DMA_Init+0x2a8>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d01c      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a87      	ldr	r2, [pc, #540]	; (8003bc0 <HAL_DMA_Init+0x2ac>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d017      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a85      	ldr	r2, [pc, #532]	; (8003bc4 <HAL_DMA_Init+0x2b0>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d012      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a84      	ldr	r2, [pc, #528]	; (8003bc8 <HAL_DMA_Init+0x2b4>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d00d      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a82      	ldr	r2, [pc, #520]	; (8003bcc <HAL_DMA_Init+0x2b8>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d008      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a81      	ldr	r2, [pc, #516]	; (8003bd0 <HAL_DMA_Init+0x2bc>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d003      	beq.n	80039d8 <HAL_DMA_Init+0xc4>
 80039d0:	21b8      	movs	r1, #184	; 0xb8
 80039d2:	4880      	ldr	r0, [pc, #512]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 80039d4:	f7ff f875 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d026      	beq.n	8003a2e <HAL_DMA_Init+0x11a>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80039e8:	d021      	beq.n	8003a2e <HAL_DMA_Init+0x11a>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039f2:	d01c      	beq.n	8003a2e <HAL_DMA_Init+0x11a>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80039fc:	d017      	beq.n	8003a2e <HAL_DMA_Init+0x11a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a06:	d012      	beq.n	8003a2e <HAL_DMA_Init+0x11a>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8003a10:	d00d      	beq.n	8003a2e <HAL_DMA_Init+0x11a>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003a1a:	d008      	beq.n	8003a2e <HAL_DMA_Init+0x11a>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8003a24:	d003      	beq.n	8003a2e <HAL_DMA_Init+0x11a>
 8003a26:	21b9      	movs	r1, #185	; 0xb9
 8003a28:	486a      	ldr	r0, [pc, #424]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003a2a:	f7ff f84a 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00b      	beq.n	8003a4e <HAL_DMA_Init+0x13a>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2b40      	cmp	r3, #64	; 0x40
 8003a3c:	d007      	beq.n	8003a4e <HAL_DMA_Init+0x13a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b80      	cmp	r3, #128	; 0x80
 8003a44:	d003      	beq.n	8003a4e <HAL_DMA_Init+0x13a>
 8003a46:	21ba      	movs	r1, #186	; 0xba
 8003a48:	4862      	ldr	r0, [pc, #392]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003a4a:	f7ff f83a 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a56:	d007      	beq.n	8003a68 <HAL_DMA_Init+0x154>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <HAL_DMA_Init+0x154>
 8003a60:	21bb      	movs	r1, #187	; 0xbb
 8003a62:	485c      	ldr	r0, [pc, #368]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003a64:	f7ff f82d 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a70:	d007      	beq.n	8003a82 <HAL_DMA_Init+0x16e>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_DMA_Init+0x16e>
 8003a7a:	21bc      	movs	r1, #188	; 0xbc
 8003a7c:	4855      	ldr	r0, [pc, #340]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003a7e:	f7ff f820 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00d      	beq.n	8003aa6 <HAL_DMA_Init+0x192>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a92:	d008      	beq.n	8003aa6 <HAL_DMA_Init+0x192>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a9c:	d003      	beq.n	8003aa6 <HAL_DMA_Init+0x192>
 8003a9e:	21bd      	movs	r1, #189	; 0xbd
 8003aa0:	484c      	ldr	r0, [pc, #304]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003aa2:	f7ff f80e 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00d      	beq.n	8003aca <HAL_DMA_Init+0x1b6>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ab6:	d008      	beq.n	8003aca <HAL_DMA_Init+0x1b6>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ac0:	d003      	beq.n	8003aca <HAL_DMA_Init+0x1b6>
 8003ac2:	21be      	movs	r1, #190	; 0xbe
 8003ac4:	4843      	ldr	r0, [pc, #268]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003ac6:	f7fe fffc 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	69db      	ldr	r3, [r3, #28]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00c      	beq.n	8003aec <HAL_DMA_Init+0x1d8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ada:	d007      	beq.n	8003aec <HAL_DMA_Init+0x1d8>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	69db      	ldr	r3, [r3, #28]
 8003ae0:	2b20      	cmp	r3, #32
 8003ae2:	d003      	beq.n	8003aec <HAL_DMA_Init+0x1d8>
 8003ae4:	21bf      	movs	r1, #191	; 0xbf
 8003ae6:	483b      	ldr	r0, [pc, #236]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003ae8:	f7fe ffeb 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a1b      	ldr	r3, [r3, #32]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d012      	beq.n	8003b1a <HAL_DMA_Init+0x206>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003afc:	d00d      	beq.n	8003b1a <HAL_DMA_Init+0x206>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a1b      	ldr	r3, [r3, #32]
 8003b02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b06:	d008      	beq.n	8003b1a <HAL_DMA_Init+0x206>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a1b      	ldr	r3, [r3, #32]
 8003b0c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003b10:	d003      	beq.n	8003b1a <HAL_DMA_Init+0x206>
 8003b12:	21c0      	movs	r1, #192	; 0xc0
 8003b14:	482f      	ldr	r0, [pc, #188]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003b16:	f7fe ffd4 	bl	8002ac2 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d007      	beq.n	8003b32 <HAL_DMA_Init+0x21e>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d003      	beq.n	8003b32 <HAL_DMA_Init+0x21e>
 8003b2a:	21c1      	movs	r1, #193	; 0xc1
 8003b2c:	4829      	ldr	r0, [pc, #164]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003b2e:	f7fe ffc8 	bl	8002ac2 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d065      	beq.n	8003c06 <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00f      	beq.n	8003b62 <HAL_DMA_Init+0x24e>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d00b      	beq.n	8003b62 <HAL_DMA_Init+0x24e>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d007      	beq.n	8003b62 <HAL_DMA_Init+0x24e>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b56:	2b03      	cmp	r3, #3
 8003b58:	d003      	beq.n	8003b62 <HAL_DMA_Init+0x24e>
 8003b5a:	21c6      	movs	r1, #198	; 0xc6
 8003b5c:	481d      	ldr	r0, [pc, #116]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003b5e:	f7fe ffb0 	bl	8002ac2 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d036      	beq.n	8003bd8 <HAL_DMA_Init+0x2c4>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b72:	d031      	beq.n	8003bd8 <HAL_DMA_Init+0x2c4>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b7c:	d02c      	beq.n	8003bd8 <HAL_DMA_Init+0x2c4>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b82:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b86:	d027      	beq.n	8003bd8 <HAL_DMA_Init+0x2c4>
 8003b88:	21c7      	movs	r1, #199	; 0xc7
 8003b8a:	4812      	ldr	r0, [pc, #72]	; (8003bd4 <HAL_DMA_Init+0x2c0>)
 8003b8c:	f7fe ff99 	bl	8002ac2 <assert_failed>
 8003b90:	e022      	b.n	8003bd8 <HAL_DMA_Init+0x2c4>
 8003b92:	bf00      	nop
 8003b94:	40026010 	.word	0x40026010
 8003b98:	40026028 	.word	0x40026028
 8003b9c:	40026040 	.word	0x40026040
 8003ba0:	40026058 	.word	0x40026058
 8003ba4:	40026070 	.word	0x40026070
 8003ba8:	40026088 	.word	0x40026088
 8003bac:	400260a0 	.word	0x400260a0
 8003bb0:	400260b8 	.word	0x400260b8
 8003bb4:	40026410 	.word	0x40026410
 8003bb8:	40026428 	.word	0x40026428
 8003bbc:	40026440 	.word	0x40026440
 8003bc0:	40026458 	.word	0x40026458
 8003bc4:	40026470 	.word	0x40026470
 8003bc8:	40026488 	.word	0x40026488
 8003bcc:	400264a0 	.word	0x400264a0
 8003bd0:	400264b8 	.word	0x400264b8
 8003bd4:	08010264 	.word	0x08010264
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d012      	beq.n	8003c06 <HAL_DMA_Init+0x2f2>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003be8:	d00d      	beq.n	8003c06 <HAL_DMA_Init+0x2f2>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bf2:	d008      	beq.n	8003c06 <HAL_DMA_Init+0x2f2>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003bfc:	d003      	beq.n	8003c06 <HAL_DMA_Init+0x2f2>
 8003bfe:	21c8      	movs	r1, #200	; 0xc8
 8003c00:	4850      	ldr	r0, [pc, #320]	; (8003d44 <HAL_DMA_Init+0x430>)
 8003c02:	f7fe ff5e 	bl	8002ac2 <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2202      	movs	r2, #2
 8003c0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 0201 	bic.w	r2, r2, #1
 8003c24:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c26:	e00f      	b.n	8003c48 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c28:	f7ff fd04 	bl	8003634 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b05      	cmp	r3, #5
 8003c34:	d908      	bls.n	8003c48 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2220      	movs	r2, #32
 8003c3a:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2203      	movs	r2, #3
 8003c40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e078      	b.n	8003d3a <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1e8      	bne.n	8003c28 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4b39      	ldr	r3, [pc, #228]	; (8003d48 <HAL_DMA_Init+0x434>)
 8003c62:	4013      	ands	r3, r2
 8003c64:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d107      	bne.n	8003cb2 <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003caa:	4313      	orrs	r3, r2
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	f023 0307 	bic.w	r3, r3, #7
 8003cc8:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d117      	bne.n	8003d0c <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00e      	beq.n	8003d0c <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 fa7e 	bl	80041f0 <DMA_CheckFifoParam>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d008      	beq.n	8003d0c <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2240      	movs	r2, #64	; 0x40
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e016      	b.n	8003d3a <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 fa35 	bl	8004184 <DMA_CalcBaseAndBitshift>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d22:	223f      	movs	r2, #63	; 0x3f
 8003d24:	409a      	lsls	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3718      	adds	r7, #24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	08010264 	.word	0x08010264
 8003d48:	f010803f 	.word	0xf010803f

08003d4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d5a:	f7ff fc6b 	bl	8003634 <HAL_GetTick>
 8003d5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d008      	beq.n	8003d7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2280      	movs	r2, #128	; 0x80
 8003d70:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e052      	b.n	8003e24 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0216 	bic.w	r2, r2, #22
 8003d8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	695a      	ldr	r2, [r3, #20]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d103      	bne.n	8003dae <HAL_DMA_Abort+0x62>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d007      	beq.n	8003dbe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 0208 	bic.w	r2, r2, #8
 8003dbc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0201 	bic.w	r2, r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dce:	e013      	b.n	8003df8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dd0:	f7ff fc30 	bl	8003634 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b05      	cmp	r3, #5
 8003ddc:	d90c      	bls.n	8003df8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2220      	movs	r2, #32
 8003de2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2203      	movs	r2, #3
 8003de8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e015      	b.n	8003e24 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1e4      	bne.n	8003dd0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0a:	223f      	movs	r2, #63	; 0x3f
 8003e0c:	409a      	lsls	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d004      	beq.n	8003e4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2280      	movs	r2, #128	; 0x80
 8003e44:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e00c      	b.n	8003e64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2205      	movs	r2, #5
 8003e4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0201 	bic.w	r2, r2, #1
 8003e60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e7c:	4b92      	ldr	r3, [pc, #584]	; (80040c8 <HAL_DMA_IRQHandler+0x258>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a92      	ldr	r2, [pc, #584]	; (80040cc <HAL_DMA_IRQHandler+0x25c>)
 8003e82:	fba2 2303 	umull	r2, r3, r2, r3
 8003e86:	0a9b      	lsrs	r3, r3, #10
 8003e88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e9a:	2208      	movs	r2, #8
 8003e9c:	409a      	lsls	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d01a      	beq.n	8003edc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d013      	beq.n	8003edc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 0204 	bic.w	r2, r2, #4
 8003ec2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec8:	2208      	movs	r2, #8
 8003eca:	409a      	lsls	r2, r3
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed4:	f043 0201 	orr.w	r2, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	409a      	lsls	r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d012      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00b      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003efe:	2201      	movs	r2, #1
 8003f00:	409a      	lsls	r2, r3
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f0a:	f043 0202 	orr.w	r2, r3, #2
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f16:	2204      	movs	r2, #4
 8003f18:	409a      	lsls	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d012      	beq.n	8003f48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00b      	beq.n	8003f48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f34:	2204      	movs	r2, #4
 8003f36:	409a      	lsls	r2, r3
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f40:	f043 0204 	orr.w	r2, r3, #4
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f4c:	2210      	movs	r2, #16
 8003f4e:	409a      	lsls	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	4013      	ands	r3, r2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d043      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d03c      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f6a:	2210      	movs	r2, #16
 8003f6c:	409a      	lsls	r2, r3
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d018      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d108      	bne.n	8003fa0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d024      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	4798      	blx	r3
 8003f9e:	e01f      	b.n	8003fe0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d01b      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	4798      	blx	r3
 8003fb0:	e016      	b.n	8003fe0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d107      	bne.n	8003fd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0208 	bic.w	r2, r2, #8
 8003fce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d003      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	409a      	lsls	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4013      	ands	r3, r2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 808e 	beq.w	800410e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0310 	and.w	r3, r3, #16
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f000 8086 	beq.w	800410e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004006:	2220      	movs	r2, #32
 8004008:	409a      	lsls	r2, r3
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b05      	cmp	r3, #5
 8004018:	d136      	bne.n	8004088 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f022 0216 	bic.w	r2, r2, #22
 8004028:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	695a      	ldr	r2, [r3, #20]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004038:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403e:	2b00      	cmp	r3, #0
 8004040:	d103      	bne.n	800404a <HAL_DMA_IRQHandler+0x1da>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004046:	2b00      	cmp	r3, #0
 8004048:	d007      	beq.n	800405a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 0208 	bic.w	r2, r2, #8
 8004058:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405e:	223f      	movs	r2, #63	; 0x3f
 8004060:	409a      	lsls	r2, r3
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800407a:	2b00      	cmp	r3, #0
 800407c:	d07d      	beq.n	800417a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	4798      	blx	r3
        }
        return;
 8004086:	e078      	b.n	800417a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d01c      	beq.n	80040d0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d108      	bne.n	80040b6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d030      	beq.n	800410e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	4798      	blx	r3
 80040b4:	e02b      	b.n	800410e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d027      	beq.n	800410e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	4798      	blx	r3
 80040c6:	e022      	b.n	800410e <HAL_DMA_IRQHandler+0x29e>
 80040c8:	20000138 	.word	0x20000138
 80040cc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10f      	bne.n	80040fe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0210 	bic.w	r2, r2, #16
 80040ec:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004112:	2b00      	cmp	r3, #0
 8004114:	d032      	beq.n	800417c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d022      	beq.n	8004168 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2205      	movs	r2, #5
 8004126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0201 	bic.w	r2, r2, #1
 8004138:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	3301      	adds	r3, #1
 800413e:	60bb      	str	r3, [r7, #8]
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	429a      	cmp	r2, r3
 8004144:	d307      	bcc.n	8004156 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1f2      	bne.n	800413a <HAL_DMA_IRQHandler+0x2ca>
 8004154:	e000      	b.n	8004158 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004156:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800416c:	2b00      	cmp	r3, #0
 800416e:	d005      	beq.n	800417c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	4798      	blx	r3
 8004178:	e000      	b.n	800417c <HAL_DMA_IRQHandler+0x30c>
        return;
 800417a:	bf00      	nop
    }
  }
}
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop

08004184 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004184:	b480      	push	{r7}
 8004186:	b085      	sub	sp, #20
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	3b10      	subs	r3, #16
 8004194:	4a14      	ldr	r2, [pc, #80]	; (80041e8 <DMA_CalcBaseAndBitshift+0x64>)
 8004196:	fba2 2303 	umull	r2, r3, r2, r3
 800419a:	091b      	lsrs	r3, r3, #4
 800419c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800419e:	4a13      	ldr	r2, [pc, #76]	; (80041ec <DMA_CalcBaseAndBitshift+0x68>)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	4413      	add	r3, r2
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	461a      	mov	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2b03      	cmp	r3, #3
 80041b0:	d909      	bls.n	80041c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041ba:	f023 0303 	bic.w	r3, r3, #3
 80041be:	1d1a      	adds	r2, r3, #4
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	659a      	str	r2, [r3, #88]	; 0x58
 80041c4:	e007      	b.n	80041d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041ce:	f023 0303 	bic.w	r3, r3, #3
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	aaaaaaab 	.word	0xaaaaaaab
 80041ec:	080104e0 	.word	0x080104e0

080041f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004200:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d11f      	bne.n	800424a <DMA_CheckFifoParam+0x5a>
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	2b03      	cmp	r3, #3
 800420e:	d856      	bhi.n	80042be <DMA_CheckFifoParam+0xce>
 8004210:	a201      	add	r2, pc, #4	; (adr r2, 8004218 <DMA_CheckFifoParam+0x28>)
 8004212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004216:	bf00      	nop
 8004218:	08004229 	.word	0x08004229
 800421c:	0800423b 	.word	0x0800423b
 8004220:	08004229 	.word	0x08004229
 8004224:	080042bf 	.word	0x080042bf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d046      	beq.n	80042c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004238:	e043      	b.n	80042c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004242:	d140      	bne.n	80042c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004248:	e03d      	b.n	80042c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	699b      	ldr	r3, [r3, #24]
 800424e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004252:	d121      	bne.n	8004298 <DMA_CheckFifoParam+0xa8>
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	2b03      	cmp	r3, #3
 8004258:	d837      	bhi.n	80042ca <DMA_CheckFifoParam+0xda>
 800425a:	a201      	add	r2, pc, #4	; (adr r2, 8004260 <DMA_CheckFifoParam+0x70>)
 800425c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004260:	08004271 	.word	0x08004271
 8004264:	08004277 	.word	0x08004277
 8004268:	08004271 	.word	0x08004271
 800426c:	08004289 	.word	0x08004289
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	73fb      	strb	r3, [r7, #15]
      break;
 8004274:	e030      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d025      	beq.n	80042ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004286:	e022      	b.n	80042ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004290:	d11f      	bne.n	80042d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004296:	e01c      	b.n	80042d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2b02      	cmp	r3, #2
 800429c:	d903      	bls.n	80042a6 <DMA_CheckFifoParam+0xb6>
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2b03      	cmp	r3, #3
 80042a2:	d003      	beq.n	80042ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042a4:	e018      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	73fb      	strb	r3, [r7, #15]
      break;
 80042aa:	e015      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00e      	beq.n	80042d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	73fb      	strb	r3, [r7, #15]
      break;
 80042bc:	e00b      	b.n	80042d6 <DMA_CheckFifoParam+0xe6>
      break;
 80042be:	bf00      	nop
 80042c0:	e00a      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
      break;
 80042c2:	bf00      	nop
 80042c4:	e008      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
      break;
 80042c6:	bf00      	nop
 80042c8:	e006      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
      break;
 80042ca:	bf00      	nop
 80042cc:	e004      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
      break;
 80042ce:	bf00      	nop
 80042d0:	e002      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80042d2:	bf00      	nop
 80042d4:	e000      	b.n	80042d8 <DMA_CheckFifoParam+0xe8>
      break;
 80042d6:	bf00      	nop
    }
  } 
  
  return status; 
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop

080042e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b088      	sub	sp, #32
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80042f6:	2300      	movs	r3, #0
 80042f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a37      	ldr	r2, [pc, #220]	; (80043e0 <HAL_GPIO_Init+0xf8>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d01f      	beq.n	8004346 <HAL_GPIO_Init+0x5e>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a36      	ldr	r2, [pc, #216]	; (80043e4 <HAL_GPIO_Init+0xfc>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d01b      	beq.n	8004346 <HAL_GPIO_Init+0x5e>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a35      	ldr	r2, [pc, #212]	; (80043e8 <HAL_GPIO_Init+0x100>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d017      	beq.n	8004346 <HAL_GPIO_Init+0x5e>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a34      	ldr	r2, [pc, #208]	; (80043ec <HAL_GPIO_Init+0x104>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d013      	beq.n	8004346 <HAL_GPIO_Init+0x5e>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a33      	ldr	r2, [pc, #204]	; (80043f0 <HAL_GPIO_Init+0x108>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d00f      	beq.n	8004346 <HAL_GPIO_Init+0x5e>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a32      	ldr	r2, [pc, #200]	; (80043f4 <HAL_GPIO_Init+0x10c>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d00b      	beq.n	8004346 <HAL_GPIO_Init+0x5e>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a31      	ldr	r2, [pc, #196]	; (80043f8 <HAL_GPIO_Init+0x110>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d007      	beq.n	8004346 <HAL_GPIO_Init+0x5e>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a30      	ldr	r2, [pc, #192]	; (80043fc <HAL_GPIO_Init+0x114>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d003      	beq.n	8004346 <HAL_GPIO_Init+0x5e>
 800433e:	21ac      	movs	r1, #172	; 0xac
 8004340:	482f      	ldr	r0, [pc, #188]	; (8004400 <HAL_GPIO_Init+0x118>)
 8004342:	f7fe fbbe 	bl	8002ac2 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	b29b      	uxth	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	d005      	beq.n	800435c <HAL_GPIO_Init+0x74>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	0c1b      	lsrs	r3, r3, #16
 8004356:	041b      	lsls	r3, r3, #16
 8004358:	2b00      	cmp	r3, #0
 800435a:	d003      	beq.n	8004364 <HAL_GPIO_Init+0x7c>
 800435c:	21ad      	movs	r1, #173	; 0xad
 800435e:	4828      	ldr	r0, [pc, #160]	; (8004400 <HAL_GPIO_Init+0x118>)
 8004360:	f7fe fbaf 	bl	8002ac2 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d035      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d031      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	2b11      	cmp	r3, #17
 800437a:	d02d      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	2b02      	cmp	r3, #2
 8004382:	d029      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	2b12      	cmp	r3, #18
 800438a:	d025      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8004394:	d020      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800439e:	d01b      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 80043a8:	d016      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 80043b2:	d011      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 80043bc:	d00c      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 80043c6:	d007      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	2b03      	cmp	r3, #3
 80043ce:	d003      	beq.n	80043d8 <HAL_GPIO_Init+0xf0>
 80043d0:	21ae      	movs	r1, #174	; 0xae
 80043d2:	480b      	ldr	r0, [pc, #44]	; (8004400 <HAL_GPIO_Init+0x118>)
 80043d4:	f7fe fb75 	bl	8002ac2 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043d8:	2300      	movs	r3, #0
 80043da:	61fb      	str	r3, [r7, #28]
 80043dc:	e289      	b.n	80048f2 <HAL_GPIO_Init+0x60a>
 80043de:	bf00      	nop
 80043e0:	40020000 	.word	0x40020000
 80043e4:	40020400 	.word	0x40020400
 80043e8:	40020800 	.word	0x40020800
 80043ec:	40020c00 	.word	0x40020c00
 80043f0:	40021000 	.word	0x40021000
 80043f4:	40021400 	.word	0x40021400
 80043f8:	40021800 	.word	0x40021800
 80043fc:	40021c00 	.word	0x40021c00
 8004400:	0801029c 	.word	0x0801029c
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004404:	2201      	movs	r2, #1
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	fa02 f303 	lsl.w	r3, r2, r3
 800440c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	4013      	ands	r3, r2
 8004416:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	429a      	cmp	r2, r3
 800441e:	f040 8265 	bne.w	80048ec <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	2b01      	cmp	r3, #1
 800442c:	d005      	beq.n	800443a <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004436:	2b02      	cmp	r3, #2
 8004438:	d144      	bne.n	80044c4 <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00f      	beq.n	8004462 <HAL_GPIO_Init+0x17a>
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d00b      	beq.n	8004462 <HAL_GPIO_Init+0x17a>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	2b02      	cmp	r3, #2
 8004450:	d007      	beq.n	8004462 <HAL_GPIO_Init+0x17a>
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	2b03      	cmp	r3, #3
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_Init+0x17a>
 800445a:	21c0      	movs	r1, #192	; 0xc0
 800445c:	4831      	ldr	r0, [pc, #196]	; (8004524 <HAL_GPIO_Init+0x23c>)
 800445e:	f7fe fb30 	bl	8002ac2 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	2203      	movs	r2, #3
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	43db      	mvns	r3, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	4013      	ands	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68da      	ldr	r2, [r3, #12]
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4313      	orrs	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004498:	2201      	movs	r2, #1
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	43db      	mvns	r3, r3
 80044a2:	69ba      	ldr	r2, [r7, #24]
 80044a4:	4013      	ands	r3, r2
 80044a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	091b      	lsrs	r3, r3, #4
 80044ae:	f003 0201 	and.w	r2, r3, #1
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f003 0303 	and.w	r3, r3, #3
 80044cc:	2b03      	cmp	r3, #3
 80044ce:	d02b      	beq.n	8004528 <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00b      	beq.n	80044f0 <HAL_GPIO_Init+0x208>
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d007      	beq.n	80044f0 <HAL_GPIO_Init+0x208>
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d003      	beq.n	80044f0 <HAL_GPIO_Init+0x208>
 80044e8:	21d1      	movs	r1, #209	; 0xd1
 80044ea:	480e      	ldr	r0, [pc, #56]	; (8004524 <HAL_GPIO_Init+0x23c>)
 80044ec:	f7fe fae9 	bl	8002ac2 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	2203      	movs	r2, #3
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	43db      	mvns	r3, r3
 8004502:	69ba      	ldr	r2, [r7, #24]
 8004504:	4013      	ands	r3, r2
 8004506:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	4313      	orrs	r3, r2
 8004518:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	60da      	str	r2, [r3, #12]
 8004520:	e002      	b.n	8004528 <HAL_GPIO_Init+0x240>
 8004522:	bf00      	nop
 8004524:	0801029c 	.word	0x0801029c
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f003 0303 	and.w	r3, r3, #3
 8004530:	2b02      	cmp	r3, #2
 8004532:	f040 810c 	bne.w	800474e <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 80e3 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	2b09      	cmp	r3, #9
 8004546:	f000 80de 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	2b00      	cmp	r3, #0
 8004550:	f000 80d9 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 80d4 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	2b00      	cmp	r3, #0
 8004564:	f000 80cf 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	2b00      	cmp	r3, #0
 800456e:	f000 80ca 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	2b01      	cmp	r3, #1
 8004578:	f000 80c5 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	2b01      	cmp	r3, #1
 8004582:	f000 80c0 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	2b02      	cmp	r3, #2
 800458c:	f000 80bb 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	2b02      	cmp	r3, #2
 8004596:	f000 80b6 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	2b02      	cmp	r3, #2
 80045a0:	f000 80b1 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	f000 80ac 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	2b04      	cmp	r3, #4
 80045b4:	f000 80a7 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	2b04      	cmp	r3, #4
 80045be:	f000 80a2 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	f000 809d 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	2b05      	cmp	r3, #5
 80045d2:	f000 8098 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	2b05      	cmp	r3, #5
 80045dc:	f000 8093 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	2b09      	cmp	r3, #9
 80045e6:	f000 808e 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	2b06      	cmp	r3, #6
 80045f0:	f000 8089 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	2b09      	cmp	r3, #9
 80045fa:	f000 8084 	beq.w	8004706 <HAL_GPIO_Init+0x41e>
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	2b07      	cmp	r3, #7
 8004604:	d07f      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	2b07      	cmp	r3, #7
 800460c:	d07b      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	2b07      	cmp	r3, #7
 8004614:	d077      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	2b08      	cmp	r3, #8
 800461c:	d073      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	2b08      	cmp	r3, #8
 8004624:	d06f      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	2b08      	cmp	r3, #8
 800462c:	d06b      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	2b09      	cmp	r3, #9
 8004634:	d067      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	2b09      	cmp	r3, #9
 800463c:	d063      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	2b0a      	cmp	r3, #10
 8004644:	d05f      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	2b0a      	cmp	r3, #10
 800464c:	d05b      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	2b0b      	cmp	r3, #11
 8004654:	d057      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	2b0c      	cmp	r3, #12
 800465c:	d053      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	2b0c      	cmp	r3, #12
 8004664:	d04f      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	2b0d      	cmp	r3, #13
 800466c:	d04b      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	2b0f      	cmp	r3, #15
 8004674:	d047      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	2b05      	cmp	r3, #5
 800467c:	d043      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	2b0c      	cmp	r3, #12
 8004684:	d03f      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	2b06      	cmp	r3, #6
 800468c:	d03b      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	2b03      	cmp	r3, #3
 8004694:	d037      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b04      	cmp	r3, #4
 800469c:	d033      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	2b05      	cmp	r3, #5
 80046a4:	d02f      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	2b06      	cmp	r3, #6
 80046ac:	d02b      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	2b06      	cmp	r3, #6
 80046b4:	d027      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	2b07      	cmp	r3, #7
 80046bc:	d023      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	2b07      	cmp	r3, #7
 80046c4:	d01f      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	2b07      	cmp	r3, #7
 80046cc:	d01b      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	2b07      	cmp	r3, #7
 80046d4:	d017      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d013      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	2b08      	cmp	r3, #8
 80046e4:	d00f      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	2b09      	cmp	r3, #9
 80046ec:	d00b      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	2b0a      	cmp	r3, #10
 80046f4:	d007      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	2b0a      	cmp	r3, #10
 80046fc:	d003      	beq.n	8004706 <HAL_GPIO_Init+0x41e>
 80046fe:	21de      	movs	r1, #222	; 0xde
 8004700:	4880      	ldr	r0, [pc, #512]	; (8004904 <HAL_GPIO_Init+0x61c>)
 8004702:	f7fe f9de 	bl	8002ac2 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	08da      	lsrs	r2, r3, #3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3208      	adds	r2, #8
 800470e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004712:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	220f      	movs	r2, #15
 800471e:	fa02 f303 	lsl.w	r3, r2, r3
 8004722:	43db      	mvns	r3, r3
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	4013      	ands	r3, r2
 8004728:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	691a      	ldr	r2, [r3, #16]
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	f003 0307 	and.w	r3, r3, #7
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	fa02 f303 	lsl.w	r3, r2, r3
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4313      	orrs	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	08da      	lsrs	r2, r3, #3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	3208      	adds	r2, #8
 8004748:	69b9      	ldr	r1, [r7, #24]
 800474a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	2203      	movs	r2, #3
 800475a:	fa02 f303 	lsl.w	r3, r2, r3
 800475e:	43db      	mvns	r3, r3
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	4013      	ands	r3, r2
 8004764:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f003 0203 	and.w	r2, r3, #3
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	005b      	lsls	r3, r3, #1
 8004772:	fa02 f303 	lsl.w	r3, r2, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4313      	orrs	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 80ae 	beq.w	80048ec <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004790:	2300      	movs	r3, #0
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	4b5c      	ldr	r3, [pc, #368]	; (8004908 <HAL_GPIO_Init+0x620>)
 8004796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004798:	4a5b      	ldr	r2, [pc, #364]	; (8004908 <HAL_GPIO_Init+0x620>)
 800479a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800479e:	6453      	str	r3, [r2, #68]	; 0x44
 80047a0:	4b59      	ldr	r3, [pc, #356]	; (8004908 <HAL_GPIO_Init+0x620>)
 80047a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047a8:	60fb      	str	r3, [r7, #12]
 80047aa:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047ac:	4a57      	ldr	r2, [pc, #348]	; (800490c <HAL_GPIO_Init+0x624>)
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	089b      	lsrs	r3, r3, #2
 80047b2:	3302      	adds	r3, #2
 80047b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	f003 0303 	and.w	r3, r3, #3
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	220f      	movs	r2, #15
 80047c4:	fa02 f303 	lsl.w	r3, r2, r3
 80047c8:	43db      	mvns	r3, r3
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	4013      	ands	r3, r2
 80047ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a4f      	ldr	r2, [pc, #316]	; (8004910 <HAL_GPIO_Init+0x628>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d025      	beq.n	8004824 <HAL_GPIO_Init+0x53c>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a4e      	ldr	r2, [pc, #312]	; (8004914 <HAL_GPIO_Init+0x62c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d01f      	beq.n	8004820 <HAL_GPIO_Init+0x538>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a4d      	ldr	r2, [pc, #308]	; (8004918 <HAL_GPIO_Init+0x630>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d019      	beq.n	800481c <HAL_GPIO_Init+0x534>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a4c      	ldr	r2, [pc, #304]	; (800491c <HAL_GPIO_Init+0x634>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d013      	beq.n	8004818 <HAL_GPIO_Init+0x530>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a4b      	ldr	r2, [pc, #300]	; (8004920 <HAL_GPIO_Init+0x638>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d00d      	beq.n	8004814 <HAL_GPIO_Init+0x52c>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a4a      	ldr	r2, [pc, #296]	; (8004924 <HAL_GPIO_Init+0x63c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d007      	beq.n	8004810 <HAL_GPIO_Init+0x528>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a49      	ldr	r2, [pc, #292]	; (8004928 <HAL_GPIO_Init+0x640>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d101      	bne.n	800480c <HAL_GPIO_Init+0x524>
 8004808:	2306      	movs	r3, #6
 800480a:	e00c      	b.n	8004826 <HAL_GPIO_Init+0x53e>
 800480c:	2307      	movs	r3, #7
 800480e:	e00a      	b.n	8004826 <HAL_GPIO_Init+0x53e>
 8004810:	2305      	movs	r3, #5
 8004812:	e008      	b.n	8004826 <HAL_GPIO_Init+0x53e>
 8004814:	2304      	movs	r3, #4
 8004816:	e006      	b.n	8004826 <HAL_GPIO_Init+0x53e>
 8004818:	2303      	movs	r3, #3
 800481a:	e004      	b.n	8004826 <HAL_GPIO_Init+0x53e>
 800481c:	2302      	movs	r3, #2
 800481e:	e002      	b.n	8004826 <HAL_GPIO_Init+0x53e>
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <HAL_GPIO_Init+0x53e>
 8004824:	2300      	movs	r3, #0
 8004826:	69fa      	ldr	r2, [r7, #28]
 8004828:	f002 0203 	and.w	r2, r2, #3
 800482c:	0092      	lsls	r2, r2, #2
 800482e:	4093      	lsls	r3, r2
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	4313      	orrs	r3, r2
 8004834:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004836:	4935      	ldr	r1, [pc, #212]	; (800490c <HAL_GPIO_Init+0x624>)
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	089b      	lsrs	r3, r3, #2
 800483c:	3302      	adds	r3, #2
 800483e:	69ba      	ldr	r2, [r7, #24]
 8004840:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004844:	4b39      	ldr	r3, [pc, #228]	; (800492c <HAL_GPIO_Init+0x644>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	43db      	mvns	r3, r3
 800484e:	69ba      	ldr	r2, [r7, #24]
 8004850:	4013      	ands	r3, r2
 8004852:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004868:	4a30      	ldr	r2, [pc, #192]	; (800492c <HAL_GPIO_Init+0x644>)
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800486e:	4b2f      	ldr	r3, [pc, #188]	; (800492c <HAL_GPIO_Init+0x644>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	43db      	mvns	r3, r3
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	4013      	ands	r3, r2
 800487c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	4313      	orrs	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004892:	4a26      	ldr	r2, [pc, #152]	; (800492c <HAL_GPIO_Init+0x644>)
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004898:	4b24      	ldr	r3, [pc, #144]	; (800492c <HAL_GPIO_Init+0x644>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	43db      	mvns	r3, r3
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	4013      	ands	r3, r2
 80048a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048bc:	4a1b      	ldr	r2, [pc, #108]	; (800492c <HAL_GPIO_Init+0x644>)
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048c2:	4b1a      	ldr	r3, [pc, #104]	; (800492c <HAL_GPIO_Init+0x644>)
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	43db      	mvns	r3, r3
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	4013      	ands	r3, r2
 80048d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048e6:	4a11      	ldr	r2, [pc, #68]	; (800492c <HAL_GPIO_Init+0x644>)
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	3301      	adds	r3, #1
 80048f0:	61fb      	str	r3, [r7, #28]
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	2b0f      	cmp	r3, #15
 80048f6:	f67f ad85 	bls.w	8004404 <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 80048fa:	bf00      	nop
 80048fc:	bf00      	nop
 80048fe:	3720      	adds	r7, #32
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	0801029c 	.word	0x0801029c
 8004908:	40023800 	.word	0x40023800
 800490c:	40013800 	.word	0x40013800
 8004910:	40020000 	.word	0x40020000
 8004914:	40020400 	.word	0x40020400
 8004918:	40020800 	.word	0x40020800
 800491c:	40020c00 	.word	0x40020c00
 8004920:	40021000 	.word	0x40021000
 8004924:	40021400 	.word	0x40021400
 8004928:	40021800 	.word	0x40021800
 800492c:	40013c00 	.word	0x40013c00

08004930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	460b      	mov	r3, r1
 800493a:	807b      	strh	r3, [r7, #2]
 800493c:	4613      	mov	r3, r2
 800493e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004940:	887b      	ldrh	r3, [r7, #2]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d004      	beq.n	8004950 <HAL_GPIO_WritePin+0x20>
 8004946:	887b      	ldrh	r3, [r7, #2]
 8004948:	0c1b      	lsrs	r3, r3, #16
 800494a:	041b      	lsls	r3, r3, #16
 800494c:	2b00      	cmp	r3, #0
 800494e:	d004      	beq.n	800495a <HAL_GPIO_WritePin+0x2a>
 8004950:	f240 119d 	movw	r1, #413	; 0x19d
 8004954:	480e      	ldr	r0, [pc, #56]	; (8004990 <HAL_GPIO_WritePin+0x60>)
 8004956:	f7fe f8b4 	bl	8002ac2 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800495a:	787b      	ldrb	r3, [r7, #1]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d007      	beq.n	8004970 <HAL_GPIO_WritePin+0x40>
 8004960:	787b      	ldrb	r3, [r7, #1]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d004      	beq.n	8004970 <HAL_GPIO_WritePin+0x40>
 8004966:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 800496a:	4809      	ldr	r0, [pc, #36]	; (8004990 <HAL_GPIO_WritePin+0x60>)
 800496c:	f7fe f8a9 	bl	8002ac2 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8004970:	787b      	ldrb	r3, [r7, #1]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004976:	887a      	ldrh	r2, [r7, #2]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800497c:	e003      	b.n	8004986 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800497e:	887b      	ldrh	r3, [r7, #2]
 8004980:	041a      	lsls	r2, r3, #16
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	619a      	str	r2, [r3, #24]
}
 8004986:	bf00      	nop
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	0801029c 	.word	0x0801029c

08004994 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	4603      	mov	r3, r0
 800499c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800499e:	4b08      	ldr	r3, [pc, #32]	; (80049c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049a0:	695a      	ldr	r2, [r3, #20]
 80049a2:	88fb      	ldrh	r3, [r7, #6]
 80049a4:	4013      	ands	r3, r2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d006      	beq.n	80049b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049aa:	4a05      	ldr	r2, [pc, #20]	; (80049c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049ac:	88fb      	ldrh	r3, [r7, #6]
 80049ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049b0:	88fb      	ldrh	r3, [r7, #6]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fe f864 	bl	8002a80 <HAL_GPIO_EXTI_Callback>
  }
}
 80049b8:	bf00      	nop
 80049ba:	3708      	adds	r7, #8
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	40013c00 	.word	0x40013c00

080049c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e1be      	b.n	8004d54 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a9f      	ldr	r2, [pc, #636]	; (8004c58 <HAL_I2C_Init+0x294>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d00e      	beq.n	80049fe <HAL_I2C_Init+0x3a>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a9d      	ldr	r2, [pc, #628]	; (8004c5c <HAL_I2C_Init+0x298>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d009      	beq.n	80049fe <HAL_I2C_Init+0x3a>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a9c      	ldr	r2, [pc, #624]	; (8004c60 <HAL_I2C_Init+0x29c>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d004      	beq.n	80049fe <HAL_I2C_Init+0x3a>
 80049f4:	f240 11bf 	movw	r1, #447	; 0x1bf
 80049f8:	489a      	ldr	r0, [pc, #616]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 80049fa:	f7fe f862 	bl	8002ac2 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d004      	beq.n	8004a10 <HAL_I2C_Init+0x4c>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	4a97      	ldr	r2, [pc, #604]	; (8004c68 <HAL_I2C_Init+0x2a4>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d904      	bls.n	8004a1a <HAL_I2C_Init+0x56>
 8004a10:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8004a14:	4893      	ldr	r0, [pc, #588]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 8004a16:	f7fe f854 	bl	8002ac2 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d009      	beq.n	8004a36 <HAL_I2C_Init+0x72>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a2a:	d004      	beq.n	8004a36 <HAL_I2C_Init+0x72>
 8004a2c:	f240 11c1 	movw	r1, #449	; 0x1c1
 8004a30:	488c      	ldr	r0, [pc, #560]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 8004a32:	f7fe f846 	bl	8002ac2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a3e:	f023 0303 	bic.w	r3, r3, #3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d004      	beq.n	8004a50 <HAL_I2C_Init+0x8c>
 8004a46:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8004a4a:	4886      	ldr	r0, [pc, #536]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 8004a4c:	f7fe f839 	bl	8002ac2 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a58:	d009      	beq.n	8004a6e <HAL_I2C_Init+0xaa>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004a62:	d004      	beq.n	8004a6e <HAL_I2C_Init+0xaa>
 8004a64:	f240 11c3 	movw	r1, #451	; 0x1c3
 8004a68:	487e      	ldr	r0, [pc, #504]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 8004a6a:	f7fe f82a 	bl	8002ac2 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d008      	beq.n	8004a88 <HAL_I2C_Init+0xc4>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d004      	beq.n	8004a88 <HAL_I2C_Init+0xc4>
 8004a7e:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8004a82:	4878      	ldr	r0, [pc, #480]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 8004a84:	f7fe f81d 	bl	8002ac2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d004      	beq.n	8004a9e <HAL_I2C_Init+0xda>
 8004a94:	f240 11c5 	movw	r1, #453	; 0x1c5
 8004a98:	4872      	ldr	r0, [pc, #456]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 8004a9a:	f7fe f812 	bl	8002ac2 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d008      	beq.n	8004ab8 <HAL_I2C_Init+0xf4>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	2b40      	cmp	r3, #64	; 0x40
 8004aac:	d004      	beq.n	8004ab8 <HAL_I2C_Init+0xf4>
 8004aae:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8004ab2:	486c      	ldr	r0, [pc, #432]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 8004ab4:	f7fe f805 	bl	8002ac2 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d008      	beq.n	8004ad2 <HAL_I2C_Init+0x10e>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	2b80      	cmp	r3, #128	; 0x80
 8004ac6:	d004      	beq.n	8004ad2 <HAL_I2C_Init+0x10e>
 8004ac8:	f240 11c7 	movw	r1, #455	; 0x1c7
 8004acc:	4865      	ldr	r0, [pc, #404]	; (8004c64 <HAL_I2C_Init+0x2a0>)
 8004ace:	f7fd fff8 	bl	8002ac2 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d106      	bne.n	8004aec <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7fe f81e 	bl	8002b28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2224      	movs	r2, #36	; 0x24
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f022 0201 	bic.w	r2, r2, #1
 8004b02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b24:	f001 f96e 	bl	8005e04 <HAL_RCC_GetPCLK1Freq>
 8004b28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	4a4f      	ldr	r2, [pc, #316]	; (8004c6c <HAL_I2C_Init+0x2a8>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d807      	bhi.n	8004b44 <HAL_I2C_Init+0x180>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4a4e      	ldr	r2, [pc, #312]	; (8004c70 <HAL_I2C_Init+0x2ac>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	bf94      	ite	ls
 8004b3c:	2301      	movls	r3, #1
 8004b3e:	2300      	movhi	r3, #0
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	e006      	b.n	8004b52 <HAL_I2C_Init+0x18e>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4a4b      	ldr	r2, [pc, #300]	; (8004c74 <HAL_I2C_Init+0x2b0>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	bf94      	ite	ls
 8004b4c:	2301      	movls	r3, #1
 8004b4e:	2300      	movhi	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d001      	beq.n	8004b5a <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e0fc      	b.n	8004d54 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	4a46      	ldr	r2, [pc, #280]	; (8004c78 <HAL_I2C_Init+0x2b4>)
 8004b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b62:	0c9b      	lsrs	r3, r3, #18
 8004b64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	4a38      	ldr	r2, [pc, #224]	; (8004c6c <HAL_I2C_Init+0x2a8>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d802      	bhi.n	8004b94 <HAL_I2C_Init+0x1d0>
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	3301      	adds	r3, #1
 8004b92:	e009      	b.n	8004ba8 <HAL_I2C_Init+0x1e4>
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b9a:	fb02 f303 	mul.w	r3, r2, r3
 8004b9e:	4a37      	ldr	r2, [pc, #220]	; (8004c7c <HAL_I2C_Init+0x2b8>)
 8004ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba4:	099b      	lsrs	r3, r3, #6
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6812      	ldr	r2, [r2, #0]
 8004bac:	430b      	orrs	r3, r1
 8004bae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	492a      	ldr	r1, [pc, #168]	; (8004c6c <HAL_I2C_Init+0x2a8>)
 8004bc4:	428b      	cmp	r3, r1
 8004bc6:	d819      	bhi.n	8004bfc <HAL_I2C_Init+0x238>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	1e59      	subs	r1, r3, #1
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bd6:	1c59      	adds	r1, r3, #1
 8004bd8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004bdc:	400b      	ands	r3, r1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00a      	beq.n	8004bf8 <HAL_I2C_Init+0x234>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	1e59      	subs	r1, r3, #1
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bf6:	e066      	b.n	8004cc6 <HAL_I2C_Init+0x302>
 8004bf8:	2304      	movs	r3, #4
 8004bfa:	e064      	b.n	8004cc6 <HAL_I2C_Init+0x302>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d111      	bne.n	8004c28 <HAL_I2C_Init+0x264>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	1e58      	subs	r0, r3, #1
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6859      	ldr	r1, [r3, #4]
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	440b      	add	r3, r1
 8004c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c16:	3301      	adds	r3, #1
 8004c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	bf0c      	ite	eq
 8004c20:	2301      	moveq	r3, #1
 8004c22:	2300      	movne	r3, #0
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	e012      	b.n	8004c4e <HAL_I2C_Init+0x28a>
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	1e58      	subs	r0, r3, #1
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6859      	ldr	r1, [r3, #4]
 8004c30:	460b      	mov	r3, r1
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	0099      	lsls	r1, r3, #2
 8004c38:	440b      	add	r3, r1
 8004c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c3e:	3301      	adds	r3, #1
 8004c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	bf0c      	ite	eq
 8004c48:	2301      	moveq	r3, #1
 8004c4a:	2300      	movne	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d016      	beq.n	8004c80 <HAL_I2C_Init+0x2bc>
 8004c52:	2301      	movs	r3, #1
 8004c54:	e037      	b.n	8004cc6 <HAL_I2C_Init+0x302>
 8004c56:	bf00      	nop
 8004c58:	40005400 	.word	0x40005400
 8004c5c:	40005800 	.word	0x40005800
 8004c60:	40005c00 	.word	0x40005c00
 8004c64:	080102d8 	.word	0x080102d8
 8004c68:	00061a80 	.word	0x00061a80
 8004c6c:	000186a0 	.word	0x000186a0
 8004c70:	001e847f 	.word	0x001e847f
 8004c74:	003d08ff 	.word	0x003d08ff
 8004c78:	431bde83 	.word	0x431bde83
 8004c7c:	10624dd3 	.word	0x10624dd3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10e      	bne.n	8004ca6 <HAL_I2C_Init+0x2e2>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	1e58      	subs	r0, r3, #1
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6859      	ldr	r1, [r3, #4]
 8004c90:	460b      	mov	r3, r1
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	440b      	add	r3, r1
 8004c96:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ca4:	e00f      	b.n	8004cc6 <HAL_I2C_Init+0x302>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	1e58      	subs	r0, r3, #1
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6859      	ldr	r1, [r3, #4]
 8004cae:	460b      	mov	r3, r1
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	440b      	add	r3, r1
 8004cb4:	0099      	lsls	r1, r3, #2
 8004cb6:	440b      	add	r3, r1
 8004cb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cc2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004cc6:	6879      	ldr	r1, [r7, #4]
 8004cc8:	6809      	ldr	r1, [r1, #0]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	69da      	ldr	r2, [r3, #28]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004cf4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6911      	ldr	r1, [r2, #16]
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	68d2      	ldr	r2, [r2, #12]
 8004d00:	4311      	orrs	r1, r2
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	6812      	ldr	r2, [r2, #0]
 8004d06:	430b      	orrs	r3, r1
 8004d08:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	695a      	ldr	r2, [r3, #20]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	431a      	orrs	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0201 	orr.w	r2, r2, #1
 8004d34:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b088      	sub	sp, #32
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	607a      	str	r2, [r7, #4]
 8004d66:	461a      	mov	r2, r3
 8004d68:	460b      	mov	r3, r1
 8004d6a:	817b      	strh	r3, [r7, #10]
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d70:	f7fe fc60 	bl	8003634 <HAL_GetTick>
 8004d74:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b20      	cmp	r3, #32
 8004d80:	f040 80e0 	bne.w	8004f44 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	2319      	movs	r3, #25
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	4970      	ldr	r1, [pc, #448]	; (8004f50 <HAL_I2C_Master_Transmit+0x1f4>)
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 fc58 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	e0d3      	b.n	8004f46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d101      	bne.n	8004dac <HAL_I2C_Master_Transmit+0x50>
 8004da8:	2302      	movs	r3, #2
 8004daa:	e0cc      	b.n	8004f46 <HAL_I2C_Master_Transmit+0x1ea>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d007      	beq.n	8004dd2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f042 0201 	orr.w	r2, r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004de0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2221      	movs	r2, #33	; 0x21
 8004de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2210      	movs	r2, #16
 8004dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	893a      	ldrh	r2, [r7, #8]
 8004e02:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	4a50      	ldr	r2, [pc, #320]	; (8004f54 <HAL_I2C_Master_Transmit+0x1f8>)
 8004e12:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e14:	8979      	ldrh	r1, [r7, #10]
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	6a3a      	ldr	r2, [r7, #32]
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	f000 fac2 	bl	80053a4 <I2C_MasterRequestWrite>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d001      	beq.n	8004e2a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e08d      	b.n	8004f46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	613b      	str	r3, [r7, #16]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	613b      	str	r3, [r7, #16]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	613b      	str	r3, [r7, #16]
 8004e3e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e40:	e066      	b.n	8004f10 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	6a39      	ldr	r1, [r7, #32]
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	f000 fcd2 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00d      	beq.n	8004e6e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e56:	2b04      	cmp	r3, #4
 8004e58:	d107      	bne.n	8004e6a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e06b      	b.n	8004f46 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e72:	781a      	ldrb	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7e:	1c5a      	adds	r2, r3, #1
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e96:	3b01      	subs	r3, #1
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b04      	cmp	r3, #4
 8004eaa:	d11b      	bne.n	8004ee4 <HAL_I2C_Master_Transmit+0x188>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d017      	beq.n	8004ee4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb8:	781a      	ldrb	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec4:	1c5a      	adds	r2, r3, #1
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	6a39      	ldr	r1, [r7, #32]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 fcc2 	bl	8005872 <I2C_WaitOnBTFFlagUntilTimeout>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00d      	beq.n	8004f10 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d107      	bne.n	8004f0c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f0a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e01a      	b.n	8004f46 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d194      	bne.n	8004e42 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f40:	2300      	movs	r3, #0
 8004f42:	e000      	b.n	8004f46 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f44:	2302      	movs	r3, #2
  }
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	00100002 	.word	0x00100002
 8004f54:	ffff0000 	.word	0xffff0000

08004f58 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b08c      	sub	sp, #48	; 0x30
 8004f5c:	af02      	add	r7, sp, #8
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	607a      	str	r2, [r7, #4]
 8004f62:	461a      	mov	r2, r3
 8004f64:	460b      	mov	r3, r1
 8004f66:	817b      	strh	r3, [r7, #10]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f6c:	f7fe fb62 	bl	8003634 <HAL_GetTick>
 8004f70:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	2b20      	cmp	r3, #32
 8004f7c:	f040 820b 	bne.w	8005396 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f82:	9300      	str	r3, [sp, #0]
 8004f84:	2319      	movs	r3, #25
 8004f86:	2201      	movs	r2, #1
 8004f88:	497c      	ldr	r1, [pc, #496]	; (800517c <HAL_I2C_Master_Receive+0x224>)
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f000 fb5a 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004f96:	2302      	movs	r3, #2
 8004f98:	e1fe      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d101      	bne.n	8004fa8 <HAL_I2C_Master_Receive+0x50>
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	e1f7      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d007      	beq.n	8004fce <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f042 0201 	orr.w	r2, r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fdc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2222      	movs	r2, #34	; 0x22
 8004fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2210      	movs	r2, #16
 8004fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	893a      	ldrh	r2, [r7, #8]
 8004ffe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005004:	b29a      	uxth	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	4a5c      	ldr	r2, [pc, #368]	; (8005180 <HAL_I2C_Master_Receive+0x228>)
 800500e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005010:	8979      	ldrh	r1, [r7, #10]
 8005012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005014:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 fa46 	bl	80054a8 <I2C_MasterRequestRead>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e1b8      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800502a:	2b00      	cmp	r3, #0
 800502c:	d113      	bne.n	8005056 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800502e:	2300      	movs	r3, #0
 8005030:	623b      	str	r3, [r7, #32]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	623b      	str	r3, [r7, #32]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	623b      	str	r3, [r7, #32]
 8005042:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005052:	601a      	str	r2, [r3, #0]
 8005054:	e18c      	b.n	8005370 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800505a:	2b01      	cmp	r3, #1
 800505c:	d11b      	bne.n	8005096 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800506c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800506e:	2300      	movs	r3, #0
 8005070:	61fb      	str	r3, [r7, #28]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	61fb      	str	r3, [r7, #28]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	61fb      	str	r3, [r7, #28]
 8005082:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	e16c      	b.n	8005370 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800509a:	2b02      	cmp	r3, #2
 800509c:	d11b      	bne.n	80050d6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050be:	2300      	movs	r3, #0
 80050c0:	61bb      	str	r3, [r7, #24]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	695b      	ldr	r3, [r3, #20]
 80050c8:	61bb      	str	r3, [r7, #24]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	61bb      	str	r3, [r7, #24]
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	e14c      	b.n	8005370 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80050e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050e6:	2300      	movs	r3, #0
 80050e8:	617b      	str	r3, [r7, #20]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	617b      	str	r3, [r7, #20]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	617b      	str	r3, [r7, #20]
 80050fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050fc:	e138      	b.n	8005370 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005102:	2b03      	cmp	r3, #3
 8005104:	f200 80f1 	bhi.w	80052ea <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800510c:	2b01      	cmp	r3, #1
 800510e:	d123      	bne.n	8005158 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005112:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 fbed 	bl	80058f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e139      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	691a      	ldr	r2, [r3, #16]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	b2d2      	uxtb	r2, r2
 8005130:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005136:	1c5a      	adds	r2, r3, #1
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005140:	3b01      	subs	r3, #1
 8005142:	b29a      	uxth	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800514c:	b29b      	uxth	r3, r3
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005156:	e10b      	b.n	8005370 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800515c:	2b02      	cmp	r3, #2
 800515e:	d14e      	bne.n	80051fe <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005166:	2200      	movs	r2, #0
 8005168:	4906      	ldr	r1, [pc, #24]	; (8005184 <HAL_I2C_Master_Receive+0x22c>)
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f000 fa6a 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d008      	beq.n	8005188 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e10e      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
 800517a:	bf00      	nop
 800517c:	00100002 	.word	0x00100002
 8005180:	ffff0000 	.word	0xffff0000
 8005184:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005196:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691a      	ldr	r2, [r3, #16]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b4:	3b01      	subs	r3, #1
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	691a      	ldr	r2, [r3, #16]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d4:	b2d2      	uxtb	r2, r2
 80051d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051dc:	1c5a      	adds	r2, r3, #1
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	3b01      	subs	r3, #1
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051fc:	e0b8      	b.n	8005370 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005204:	2200      	movs	r2, #0
 8005206:	4966      	ldr	r1, [pc, #408]	; (80053a0 <HAL_I2C_Master_Receive+0x448>)
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 fa1b 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e0bf      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005226:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005250:	b29b      	uxth	r3, r3
 8005252:	3b01      	subs	r3, #1
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005260:	2200      	movs	r2, #0
 8005262:	494f      	ldr	r1, [pc, #316]	; (80053a0 <HAL_I2C_Master_Receive+0x448>)
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f9ed 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d001      	beq.n	8005274 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e091      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005282:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	691a      	ldr	r2, [r3, #16]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	b2d2      	uxtb	r2, r2
 8005290:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	691a      	ldr	r2, [r3, #16]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c0:	b2d2      	uxtb	r2, r2
 80052c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052de:	b29b      	uxth	r3, r3
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052e8:	e042      	b.n	8005370 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 fb00 	bl	80058f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e04c      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	691a      	ldr	r2, [r3, #16]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	b2d2      	uxtb	r2, r2
 800530a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	1c5a      	adds	r2, r3, #1
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800531a:	3b01      	subs	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005326:	b29b      	uxth	r3, r3
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	f003 0304 	and.w	r3, r3, #4
 800533a:	2b04      	cmp	r3, #4
 800533c:	d118      	bne.n	8005370 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	691a      	ldr	r2, [r3, #16]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005348:	b2d2      	uxtb	r2, r2
 800534a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800535a:	3b01      	subs	r3, #1
 800535c:	b29a      	uxth	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005366:	b29b      	uxth	r3, r3
 8005368:	3b01      	subs	r3, #1
 800536a:	b29a      	uxth	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005374:	2b00      	cmp	r3, #0
 8005376:	f47f aec2 	bne.w	80050fe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2220      	movs	r2, #32
 800537e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005392:	2300      	movs	r3, #0
 8005394:	e000      	b.n	8005398 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005396:	2302      	movs	r3, #2
  }
}
 8005398:	4618      	mov	r0, r3
 800539a:	3728      	adds	r7, #40	; 0x28
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	00010004 	.word	0x00010004

080053a4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	607a      	str	r2, [r7, #4]
 80053ae:	603b      	str	r3, [r7, #0]
 80053b0:	460b      	mov	r3, r1
 80053b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2b08      	cmp	r3, #8
 80053be:	d006      	beq.n	80053ce <I2C_MasterRequestWrite+0x2a>
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d003      	beq.n	80053ce <I2C_MasterRequestWrite+0x2a>
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053cc:	d108      	bne.n	80053e0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053dc:	601a      	str	r2, [r3, #0]
 80053de:	e00b      	b.n	80053f8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e4:	2b12      	cmp	r3, #18
 80053e6:	d107      	bne.n	80053f8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053f6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 f91d 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00d      	beq.n	800542c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800541a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800541e:	d103      	bne.n	8005428 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005426:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e035      	b.n	8005498 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005434:	d108      	bne.n	8005448 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005436:	897b      	ldrh	r3, [r7, #10]
 8005438:	b2db      	uxtb	r3, r3
 800543a:	461a      	mov	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005444:	611a      	str	r2, [r3, #16]
 8005446:	e01b      	b.n	8005480 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005448:	897b      	ldrh	r3, [r7, #10]
 800544a:	11db      	asrs	r3, r3, #7
 800544c:	b2db      	uxtb	r3, r3
 800544e:	f003 0306 	and.w	r3, r3, #6
 8005452:	b2db      	uxtb	r3, r3
 8005454:	f063 030f 	orn	r3, r3, #15
 8005458:	b2da      	uxtb	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	490e      	ldr	r1, [pc, #56]	; (80054a0 <I2C_MasterRequestWrite+0xfc>)
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 f943 	bl	80056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e010      	b.n	8005498 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005476:	897b      	ldrh	r3, [r7, #10]
 8005478:	b2da      	uxtb	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	4907      	ldr	r1, [pc, #28]	; (80054a4 <I2C_MasterRequestWrite+0x100>)
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 f933 	bl	80056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e000      	b.n	8005498 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3718      	adds	r7, #24
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	00010008 	.word	0x00010008
 80054a4:	00010002 	.word	0x00010002

080054a8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b088      	sub	sp, #32
 80054ac:	af02      	add	r7, sp, #8
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	607a      	str	r2, [r7, #4]
 80054b2:	603b      	str	r3, [r7, #0]
 80054b4:	460b      	mov	r3, r1
 80054b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054bc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054cc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	2b08      	cmp	r3, #8
 80054d2:	d006      	beq.n	80054e2 <I2C_MasterRequestRead+0x3a>
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d003      	beq.n	80054e2 <I2C_MasterRequestRead+0x3a>
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80054e0:	d108      	bne.n	80054f4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	e00b      	b.n	800550c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f8:	2b11      	cmp	r3, #17
 80054fa:	d107      	bne.n	800550c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800550a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	9300      	str	r3, [sp, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 f893 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00d      	beq.n	8005540 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800552e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005532:	d103      	bne.n	800553c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f44f 7200 	mov.w	r2, #512	; 0x200
 800553a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e079      	b.n	8005634 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005548:	d108      	bne.n	800555c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800554a:	897b      	ldrh	r3, [r7, #10]
 800554c:	b2db      	uxtb	r3, r3
 800554e:	f043 0301 	orr.w	r3, r3, #1
 8005552:	b2da      	uxtb	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	611a      	str	r2, [r3, #16]
 800555a:	e05f      	b.n	800561c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800555c:	897b      	ldrh	r3, [r7, #10]
 800555e:	11db      	asrs	r3, r3, #7
 8005560:	b2db      	uxtb	r3, r3
 8005562:	f003 0306 	and.w	r3, r3, #6
 8005566:	b2db      	uxtb	r3, r3
 8005568:	f063 030f 	orn	r3, r3, #15
 800556c:	b2da      	uxtb	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	4930      	ldr	r1, [pc, #192]	; (800563c <I2C_MasterRequestRead+0x194>)
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f000 f8b9 	bl	80056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e054      	b.n	8005634 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800558a:	897b      	ldrh	r3, [r7, #10]
 800558c:	b2da      	uxtb	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	4929      	ldr	r1, [pc, #164]	; (8005640 <I2C_MasterRequestRead+0x198>)
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 f8a9 	bl	80056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e044      	b.n	8005634 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055aa:	2300      	movs	r3, #0
 80055ac:	613b      	str	r3, [r7, #16]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	695b      	ldr	r3, [r3, #20]
 80055b4:	613b      	str	r3, [r7, #16]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	699b      	ldr	r3, [r3, #24]
 80055bc:	613b      	str	r3, [r7, #16]
 80055be:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ce:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055dc:	68f8      	ldr	r0, [r7, #12]
 80055de:	f000 f831 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00d      	beq.n	8005604 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055f6:	d103      	bne.n	8005600 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055fe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e017      	b.n	8005634 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005604:	897b      	ldrh	r3, [r7, #10]
 8005606:	11db      	asrs	r3, r3, #7
 8005608:	b2db      	uxtb	r3, r3
 800560a:	f003 0306 	and.w	r3, r3, #6
 800560e:	b2db      	uxtb	r3, r3
 8005610:	f063 030e 	orn	r3, r3, #14
 8005614:	b2da      	uxtb	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	4907      	ldr	r1, [pc, #28]	; (8005640 <I2C_MasterRequestRead+0x198>)
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 f865 	bl	80056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e000      	b.n	8005634 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3718      	adds	r7, #24
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}
 800563c:	00010008 	.word	0x00010008
 8005640:	00010002 	.word	0x00010002

08005644 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	603b      	str	r3, [r7, #0]
 8005650:	4613      	mov	r3, r2
 8005652:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005654:	e025      	b.n	80056a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565c:	d021      	beq.n	80056a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800565e:	f7fd ffe9 	bl	8003634 <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	683a      	ldr	r2, [r7, #0]
 800566a:	429a      	cmp	r2, r3
 800566c:	d302      	bcc.n	8005674 <I2C_WaitOnFlagUntilTimeout+0x30>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d116      	bne.n	80056a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2220      	movs	r2, #32
 800567e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568e:	f043 0220 	orr.w	r2, r3, #32
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e023      	b.n	80056ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	0c1b      	lsrs	r3, r3, #16
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d10d      	bne.n	80056c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	43da      	mvns	r2, r3
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	4013      	ands	r3, r2
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	bf0c      	ite	eq
 80056be:	2301      	moveq	r3, #1
 80056c0:	2300      	movne	r3, #0
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	461a      	mov	r2, r3
 80056c6:	e00c      	b.n	80056e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	43da      	mvns	r2, r3
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	4013      	ands	r3, r2
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	bf0c      	ite	eq
 80056da:	2301      	moveq	r3, #1
 80056dc:	2300      	movne	r3, #0
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	461a      	mov	r2, r3
 80056e2:	79fb      	ldrb	r3, [r7, #7]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d0b6      	beq.n	8005656 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}

080056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80056f2:	b580      	push	{r7, lr}
 80056f4:	b084      	sub	sp, #16
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	60f8      	str	r0, [r7, #12]
 80056fa:	60b9      	str	r1, [r7, #8]
 80056fc:	607a      	str	r2, [r7, #4]
 80056fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005700:	e051      	b.n	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800570c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005710:	d123      	bne.n	800575a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005720:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800572a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2220      	movs	r2, #32
 8005736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005746:	f043 0204 	orr.w	r2, r3, #4
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e046      	b.n	80057e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005760:	d021      	beq.n	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005762:	f7fd ff67 	bl	8003634 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	429a      	cmp	r2, r3
 8005770:	d302      	bcc.n	8005778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d116      	bne.n	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2220      	movs	r2, #32
 8005782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005792:	f043 0220 	orr.w	r2, r3, #32
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e020      	b.n	80057e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	0c1b      	lsrs	r3, r3, #16
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d10c      	bne.n	80057ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	43da      	mvns	r2, r3
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	4013      	ands	r3, r2
 80057bc:	b29b      	uxth	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	bf14      	ite	ne
 80057c2:	2301      	movne	r3, #1
 80057c4:	2300      	moveq	r3, #0
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	e00b      	b.n	80057e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	43da      	mvns	r2, r3
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	4013      	ands	r3, r2
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	bf14      	ite	ne
 80057dc:	2301      	movne	r3, #1
 80057de:	2300      	moveq	r3, #0
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d18d      	bne.n	8005702 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057fc:	e02d      	b.n	800585a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 f8ce 	bl	80059a0 <I2C_IsAcknowledgeFailed>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e02d      	b.n	800586a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005814:	d021      	beq.n	800585a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005816:	f7fd ff0d 	bl	8003634 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	429a      	cmp	r2, r3
 8005824:	d302      	bcc.n	800582c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d116      	bne.n	800585a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2220      	movs	r2, #32
 8005836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005846:	f043 0220 	orr.w	r2, r3, #32
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e007      	b.n	800586a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005864:	2b80      	cmp	r3, #128	; 0x80
 8005866:	d1ca      	bne.n	80057fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b084      	sub	sp, #16
 8005876:	af00      	add	r7, sp, #0
 8005878:	60f8      	str	r0, [r7, #12]
 800587a:	60b9      	str	r1, [r7, #8]
 800587c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800587e:	e02d      	b.n	80058dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 f88d 	bl	80059a0 <I2C_IsAcknowledgeFailed>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d001      	beq.n	8005890 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e02d      	b.n	80058ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005896:	d021      	beq.n	80058dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005898:	f7fd fecc 	bl	8003634 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d302      	bcc.n	80058ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d116      	bne.n	80058dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c8:	f043 0220 	orr.w	r2, r3, #32
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e007      	b.n	80058ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	f003 0304 	and.w	r3, r3, #4
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	d1ca      	bne.n	8005880 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3710      	adds	r7, #16
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005900:	e042      	b.n	8005988 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	f003 0310 	and.w	r3, r3, #16
 800590c:	2b10      	cmp	r3, #16
 800590e:	d119      	bne.n	8005944 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0210 	mvn.w	r2, #16
 8005918:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e029      	b.n	8005998 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005944:	f7fd fe76 	bl	8003634 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	429a      	cmp	r2, r3
 8005952:	d302      	bcc.n	800595a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d116      	bne.n	8005988 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2220      	movs	r2, #32
 8005964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005974:	f043 0220 	orr.w	r2, r3, #32
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e007      	b.n	8005998 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005992:	2b40      	cmp	r3, #64	; 0x40
 8005994:	d1b5      	bne.n	8005902 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059b6:	d11b      	bne.n	80059f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2220      	movs	r2, #32
 80059cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059dc:	f043 0204 	orr.w	r2, r3, #4
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
	...

08005a00 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005a06:	2300      	movs	r3, #0
 8005a08:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	603b      	str	r3, [r7, #0]
 8005a0e:	4b20      	ldr	r3, [pc, #128]	; (8005a90 <HAL_PWREx_EnableOverDrive+0x90>)
 8005a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a12:	4a1f      	ldr	r2, [pc, #124]	; (8005a90 <HAL_PWREx_EnableOverDrive+0x90>)
 8005a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a18:	6413      	str	r3, [r2, #64]	; 0x40
 8005a1a:	4b1d      	ldr	r3, [pc, #116]	; (8005a90 <HAL_PWREx_EnableOverDrive+0x90>)
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a22:	603b      	str	r3, [r7, #0]
 8005a24:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005a26:	4b1b      	ldr	r3, [pc, #108]	; (8005a94 <HAL_PWREx_EnableOverDrive+0x94>)
 8005a28:	2201      	movs	r2, #1
 8005a2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a2c:	f7fd fe02 	bl	8003634 <HAL_GetTick>
 8005a30:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005a32:	e009      	b.n	8005a48 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005a34:	f7fd fdfe 	bl	8003634 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a42:	d901      	bls.n	8005a48 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e01f      	b.n	8005a88 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005a48:	4b13      	ldr	r3, [pc, #76]	; (8005a98 <HAL_PWREx_EnableOverDrive+0x98>)
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a54:	d1ee      	bne.n	8005a34 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005a56:	4b11      	ldr	r3, [pc, #68]	; (8005a9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a58:	2201      	movs	r2, #1
 8005a5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a5c:	f7fd fdea 	bl	8003634 <HAL_GetTick>
 8005a60:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005a62:	e009      	b.n	8005a78 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005a64:	f7fd fde6 	bl	8003634 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a72:	d901      	bls.n	8005a78 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e007      	b.n	8005a88 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005a78:	4b07      	ldr	r3, [pc, #28]	; (8005a98 <HAL_PWREx_EnableOverDrive+0x98>)
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a84:	d1ee      	bne.n	8005a64 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005a86:	2300      	movs	r3, #0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	40023800 	.word	0x40023800
 8005a94:	420e0040 	.word	0x420e0040
 8005a98:	40007000 	.word	0x40007000
 8005a9c:	420e0044 	.word	0x420e0044

08005aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e18c      	b.n	8005dce <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d003      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x24>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b0f      	cmp	r3, #15
 8005ac2:	d904      	bls.n	8005ace <HAL_RCC_ClockConfig+0x2e>
 8005ac4:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8005ac8:	4887      	ldr	r0, [pc, #540]	; (8005ce8 <HAL_RCC_ClockConfig+0x248>)
 8005aca:	f7fc fffa 	bl	8002ac2 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d031      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d02e      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d02b      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	2b03      	cmp	r3, #3
 8005ae4:	d028      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	2b04      	cmp	r3, #4
 8005aea:	d025      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	2b05      	cmp	r3, #5
 8005af0:	d022      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	2b06      	cmp	r3, #6
 8005af6:	d01f      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	2b07      	cmp	r3, #7
 8005afc:	d01c      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	2b08      	cmp	r3, #8
 8005b02:	d019      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	2b09      	cmp	r3, #9
 8005b08:	d016      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b0a      	cmp	r3, #10
 8005b0e:	d013      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	2b0b      	cmp	r3, #11
 8005b14:	d010      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b0c      	cmp	r3, #12
 8005b1a:	d00d      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	2b0d      	cmp	r3, #13
 8005b20:	d00a      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b0e      	cmp	r3, #14
 8005b26:	d007      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2b0f      	cmp	r3, #15
 8005b2c:	d004      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x98>
 8005b2e:	f240 215d 	movw	r1, #605	; 0x25d
 8005b32:	486d      	ldr	r0, [pc, #436]	; (8005ce8 <HAL_RCC_ClockConfig+0x248>)
 8005b34:	f7fc ffc5 	bl	8002ac2 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b38:	4b6c      	ldr	r3, [pc, #432]	; (8005cec <HAL_RCC_ClockConfig+0x24c>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 030f 	and.w	r3, r3, #15
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d90c      	bls.n	8005b60 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b46:	4b69      	ldr	r3, [pc, #420]	; (8005cec <HAL_RCC_ClockConfig+0x24c>)
 8005b48:	683a      	ldr	r2, [r7, #0]
 8005b4a:	b2d2      	uxtb	r2, r2
 8005b4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b4e:	4b67      	ldr	r3, [pc, #412]	; (8005cec <HAL_RCC_ClockConfig+0x24c>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 030f 	and.w	r3, r3, #15
 8005b56:	683a      	ldr	r2, [r7, #0]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d001      	beq.n	8005b60 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e136      	b.n	8005dce <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0302 	and.w	r3, r3, #2
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d049      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0304 	and.w	r3, r3, #4
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d005      	beq.n	8005b84 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b78:	4b5d      	ldr	r3, [pc, #372]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	4a5c      	ldr	r2, [pc, #368]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005b7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005b82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0308 	and.w	r3, r3, #8
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d005      	beq.n	8005b9c <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b90:	4b57      	ldr	r3, [pc, #348]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	4a56      	ldr	r2, [pc, #344]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005b96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005b9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d024      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	2b80      	cmp	r3, #128	; 0x80
 8005baa:	d020      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	2b90      	cmp	r3, #144	; 0x90
 8005bb2:	d01c      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	2ba0      	cmp	r3, #160	; 0xa0
 8005bba:	d018      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	2bb0      	cmp	r3, #176	; 0xb0
 8005bc2:	d014      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	2bc0      	cmp	r3, #192	; 0xc0
 8005bca:	d010      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	2bd0      	cmp	r3, #208	; 0xd0
 8005bd2:	d00c      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	2be0      	cmp	r3, #224	; 0xe0
 8005bda:	d008      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	2bf0      	cmp	r3, #240	; 0xf0
 8005be2:	d004      	beq.n	8005bee <HAL_RCC_ClockConfig+0x14e>
 8005be4:	f44f 7120 	mov.w	r1, #640	; 0x280
 8005be8:	483f      	ldr	r0, [pc, #252]	; (8005ce8 <HAL_RCC_ClockConfig+0x248>)
 8005bea:	f7fc ff6a 	bl	8002ac2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bee:	4b40      	ldr	r3, [pc, #256]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	493d      	ldr	r1, [pc, #244]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0301 	and.w	r3, r3, #1
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d059      	beq.n	8005cc0 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d010      	beq.n	8005c36 <HAL_RCC_ClockConfig+0x196>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d00c      	beq.n	8005c36 <HAL_RCC_ClockConfig+0x196>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d008      	beq.n	8005c36 <HAL_RCC_ClockConfig+0x196>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	2b03      	cmp	r3, #3
 8005c2a:	d004      	beq.n	8005c36 <HAL_RCC_ClockConfig+0x196>
 8005c2c:	f240 2187 	movw	r1, #647	; 0x287
 8005c30:	482d      	ldr	r0, [pc, #180]	; (8005ce8 <HAL_RCC_ClockConfig+0x248>)
 8005c32:	f7fc ff46 	bl	8002ac2 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d107      	bne.n	8005c4e <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c3e:	4b2c      	ldr	r3, [pc, #176]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d119      	bne.n	8005c7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e0bf      	b.n	8005dce <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d003      	beq.n	8005c5e <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c5a:	2b03      	cmp	r3, #3
 8005c5c:	d107      	bne.n	8005c6e <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c5e:	4b24      	ldr	r3, [pc, #144]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d109      	bne.n	8005c7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e0af      	b.n	8005dce <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c6e:	4b20      	ldr	r3, [pc, #128]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d101      	bne.n	8005c7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e0a7      	b.n	8005dce <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c7e:	4b1c      	ldr	r3, [pc, #112]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f023 0203 	bic.w	r2, r3, #3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	4919      	ldr	r1, [pc, #100]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c90:	f7fd fcd0 	bl	8003634 <HAL_GetTick>
 8005c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c96:	e00a      	b.n	8005cae <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c98:	f7fd fccc 	bl	8003634 <HAL_GetTick>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d901      	bls.n	8005cae <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8005caa:	2303      	movs	r3, #3
 8005cac:	e08f      	b.n	8005dce <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cae:	4b10      	ldr	r3, [pc, #64]	; (8005cf0 <HAL_RCC_ClockConfig+0x250>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f003 020c 	and.w	r2, r3, #12
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d1eb      	bne.n	8005c98 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cc0:	4b0a      	ldr	r3, [pc, #40]	; (8005cec <HAL_RCC_ClockConfig+0x24c>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 030f 	and.w	r3, r3, #15
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d212      	bcs.n	8005cf4 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cce:	4b07      	ldr	r3, [pc, #28]	; (8005cec <HAL_RCC_ClockConfig+0x24c>)
 8005cd0:	683a      	ldr	r2, [r7, #0]
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd6:	4b05      	ldr	r3, [pc, #20]	; (8005cec <HAL_RCC_ClockConfig+0x24c>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 030f 	and.w	r3, r3, #15
 8005cde:	683a      	ldr	r2, [r7, #0]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d007      	beq.n	8005cf4 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e072      	b.n	8005dce <HAL_RCC_ClockConfig+0x32e>
 8005ce8:	08010310 	.word	0x08010310
 8005cec:	40023c00 	.word	0x40023c00
 8005cf0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0304 	and.w	r3, r3, #4
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d025      	beq.n	8005d4c <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d018      	beq.n	8005d3a <HAL_RCC_ClockConfig+0x29a>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d10:	d013      	beq.n	8005d3a <HAL_RCC_ClockConfig+0x29a>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005d1a:	d00e      	beq.n	8005d3a <HAL_RCC_ClockConfig+0x29a>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005d24:	d009      	beq.n	8005d3a <HAL_RCC_ClockConfig+0x29a>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8005d2e:	d004      	beq.n	8005d3a <HAL_RCC_ClockConfig+0x29a>
 8005d30:	f240 21c5 	movw	r1, #709	; 0x2c5
 8005d34:	4828      	ldr	r0, [pc, #160]	; (8005dd8 <HAL_RCC_ClockConfig+0x338>)
 8005d36:	f7fc fec4 	bl	8002ac2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d3a:	4b28      	ldr	r3, [pc, #160]	; (8005ddc <HAL_RCC_ClockConfig+0x33c>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	4925      	ldr	r1, [pc, #148]	; (8005ddc <HAL_RCC_ClockConfig+0x33c>)
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0308 	and.w	r3, r3, #8
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d026      	beq.n	8005da6 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d018      	beq.n	8005d92 <HAL_RCC_ClockConfig+0x2f2>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	691b      	ldr	r3, [r3, #16]
 8005d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d68:	d013      	beq.n	8005d92 <HAL_RCC_ClockConfig+0x2f2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005d72:	d00e      	beq.n	8005d92 <HAL_RCC_ClockConfig+0x2f2>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005d7c:	d009      	beq.n	8005d92 <HAL_RCC_ClockConfig+0x2f2>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8005d86:	d004      	beq.n	8005d92 <HAL_RCC_ClockConfig+0x2f2>
 8005d88:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8005d8c:	4812      	ldr	r0, [pc, #72]	; (8005dd8 <HAL_RCC_ClockConfig+0x338>)
 8005d8e:	f7fc fe98 	bl	8002ac2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d92:	4b12      	ldr	r3, [pc, #72]	; (8005ddc <HAL_RCC_ClockConfig+0x33c>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	00db      	lsls	r3, r3, #3
 8005da0:	490e      	ldr	r1, [pc, #56]	; (8005ddc <HAL_RCC_ClockConfig+0x33c>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005da6:	f000 f855 	bl	8005e54 <HAL_RCC_GetSysClockFreq>
 8005daa:	4602      	mov	r2, r0
 8005dac:	4b0b      	ldr	r3, [pc, #44]	; (8005ddc <HAL_RCC_ClockConfig+0x33c>)
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	091b      	lsrs	r3, r3, #4
 8005db2:	f003 030f 	and.w	r3, r3, #15
 8005db6:	490a      	ldr	r1, [pc, #40]	; (8005de0 <HAL_RCC_ClockConfig+0x340>)
 8005db8:	5ccb      	ldrb	r3, [r1, r3]
 8005dba:	fa22 f303 	lsr.w	r3, r2, r3
 8005dbe:	4a09      	ldr	r2, [pc, #36]	; (8005de4 <HAL_RCC_ClockConfig+0x344>)
 8005dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005dc2:	4b09      	ldr	r3, [pc, #36]	; (8005de8 <HAL_RCC_ClockConfig+0x348>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fd fbf0 	bl	80035ac <HAL_InitTick>

  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	bf00      	nop
 8005dd8:	08010310 	.word	0x08010310
 8005ddc:	40023800 	.word	0x40023800
 8005de0:	080104c8 	.word	0x080104c8
 8005de4:	20000138 	.word	0x20000138
 8005de8:	2000013c 	.word	0x2000013c

08005dec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dec:	b480      	push	{r7}
 8005dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005df0:	4b03      	ldr	r3, [pc, #12]	; (8005e00 <HAL_RCC_GetHCLKFreq+0x14>)
 8005df2:	681b      	ldr	r3, [r3, #0]
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	20000138 	.word	0x20000138

08005e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e08:	f7ff fff0 	bl	8005dec <HAL_RCC_GetHCLKFreq>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	4b05      	ldr	r3, [pc, #20]	; (8005e24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	0a9b      	lsrs	r3, r3, #10
 8005e14:	f003 0307 	and.w	r3, r3, #7
 8005e18:	4903      	ldr	r1, [pc, #12]	; (8005e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e1a:	5ccb      	ldrb	r3, [r1, r3]
 8005e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	40023800 	.word	0x40023800
 8005e28:	080104d8 	.word	0x080104d8

08005e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005e30:	f7ff ffdc 	bl	8005dec <HAL_RCC_GetHCLKFreq>
 8005e34:	4602      	mov	r2, r0
 8005e36:	4b05      	ldr	r3, [pc, #20]	; (8005e4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	0b5b      	lsrs	r3, r3, #13
 8005e3c:	f003 0307 	and.w	r3, r3, #7
 8005e40:	4903      	ldr	r1, [pc, #12]	; (8005e50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e42:	5ccb      	ldrb	r3, [r1, r3]
 8005e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	40023800 	.word	0x40023800
 8005e50:	080104d8 	.word	0x080104d8

08005e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e58:	b088      	sub	sp, #32
 8005e5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e70:	4bce      	ldr	r3, [pc, #824]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f003 030c 	and.w	r3, r3, #12
 8005e78:	2b0c      	cmp	r3, #12
 8005e7a:	f200 818d 	bhi.w	8006198 <HAL_RCC_GetSysClockFreq+0x344>
 8005e7e:	a201      	add	r2, pc, #4	; (adr r2, 8005e84 <HAL_RCC_GetSysClockFreq+0x30>)
 8005e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e84:	08005eb9 	.word	0x08005eb9
 8005e88:	08006199 	.word	0x08006199
 8005e8c:	08006199 	.word	0x08006199
 8005e90:	08006199 	.word	0x08006199
 8005e94:	08005ebf 	.word	0x08005ebf
 8005e98:	08006199 	.word	0x08006199
 8005e9c:	08006199 	.word	0x08006199
 8005ea0:	08006199 	.word	0x08006199
 8005ea4:	08005ec5 	.word	0x08005ec5
 8005ea8:	08006199 	.word	0x08006199
 8005eac:	08006199 	.word	0x08006199
 8005eb0:	08006199 	.word	0x08006199
 8005eb4:	08006039 	.word	0x08006039
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005eb8:	4bbd      	ldr	r3, [pc, #756]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005eba:	61bb      	str	r3, [r7, #24]
       break;
 8005ebc:	e16f      	b.n	800619e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ebe:	4bbd      	ldr	r3, [pc, #756]	; (80061b4 <HAL_RCC_GetSysClockFreq+0x360>)
 8005ec0:	61bb      	str	r3, [r7, #24]
      break;
 8005ec2:	e16c      	b.n	800619e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ec4:	4bb9      	ldr	r3, [pc, #740]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ecc:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ece:	4bb7      	ldr	r3, [pc, #732]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d053      	beq.n	8005f82 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005eda:	4bb4      	ldr	r3, [pc, #720]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	099b      	lsrs	r3, r3, #6
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	f04f 0300 	mov.w	r3, #0
 8005ee6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005eea:	f04f 0100 	mov.w	r1, #0
 8005eee:	ea02 0400 	and.w	r4, r2, r0
 8005ef2:	603c      	str	r4, [r7, #0]
 8005ef4:	400b      	ands	r3, r1
 8005ef6:	607b      	str	r3, [r7, #4]
 8005ef8:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005efc:	4620      	mov	r0, r4
 8005efe:	4629      	mov	r1, r5
 8005f00:	f04f 0200 	mov.w	r2, #0
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	014b      	lsls	r3, r1, #5
 8005f0a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005f0e:	0142      	lsls	r2, r0, #5
 8005f10:	4610      	mov	r0, r2
 8005f12:	4619      	mov	r1, r3
 8005f14:	4623      	mov	r3, r4
 8005f16:	1ac0      	subs	r0, r0, r3
 8005f18:	462b      	mov	r3, r5
 8005f1a:	eb61 0103 	sbc.w	r1, r1, r3
 8005f1e:	f04f 0200 	mov.w	r2, #0
 8005f22:	f04f 0300 	mov.w	r3, #0
 8005f26:	018b      	lsls	r3, r1, #6
 8005f28:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005f2c:	0182      	lsls	r2, r0, #6
 8005f2e:	1a12      	subs	r2, r2, r0
 8005f30:	eb63 0301 	sbc.w	r3, r3, r1
 8005f34:	f04f 0000 	mov.w	r0, #0
 8005f38:	f04f 0100 	mov.w	r1, #0
 8005f3c:	00d9      	lsls	r1, r3, #3
 8005f3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005f42:	00d0      	lsls	r0, r2, #3
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4621      	mov	r1, r4
 8005f4a:	1852      	adds	r2, r2, r1
 8005f4c:	4629      	mov	r1, r5
 8005f4e:	eb43 0101 	adc.w	r1, r3, r1
 8005f52:	460b      	mov	r3, r1
 8005f54:	f04f 0000 	mov.w	r0, #0
 8005f58:	f04f 0100 	mov.w	r1, #0
 8005f5c:	0259      	lsls	r1, r3, #9
 8005f5e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005f62:	0250      	lsls	r0, r2, #9
 8005f64:	4602      	mov	r2, r0
 8005f66:	460b      	mov	r3, r1
 8005f68:	4610      	mov	r0, r2
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	461a      	mov	r2, r3
 8005f70:	f04f 0300 	mov.w	r3, #0
 8005f74:	f7fa fdbc 	bl	8000af0 <__aeabi_uldivmod>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	61fb      	str	r3, [r7, #28]
 8005f80:	e04c      	b.n	800601c <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f82:	4b8a      	ldr	r3, [pc, #552]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	099b      	lsrs	r3, r3, #6
 8005f88:	461a      	mov	r2, r3
 8005f8a:	f04f 0300 	mov.w	r3, #0
 8005f8e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005f92:	f04f 0100 	mov.w	r1, #0
 8005f96:	ea02 0a00 	and.w	sl, r2, r0
 8005f9a:	ea03 0b01 	and.w	fp, r3, r1
 8005f9e:	4650      	mov	r0, sl
 8005fa0:	4659      	mov	r1, fp
 8005fa2:	f04f 0200 	mov.w	r2, #0
 8005fa6:	f04f 0300 	mov.w	r3, #0
 8005faa:	014b      	lsls	r3, r1, #5
 8005fac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005fb0:	0142      	lsls	r2, r0, #5
 8005fb2:	4610      	mov	r0, r2
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	ebb0 000a 	subs.w	r0, r0, sl
 8005fba:	eb61 010b 	sbc.w	r1, r1, fp
 8005fbe:	f04f 0200 	mov.w	r2, #0
 8005fc2:	f04f 0300 	mov.w	r3, #0
 8005fc6:	018b      	lsls	r3, r1, #6
 8005fc8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005fcc:	0182      	lsls	r2, r0, #6
 8005fce:	1a12      	subs	r2, r2, r0
 8005fd0:	eb63 0301 	sbc.w	r3, r3, r1
 8005fd4:	f04f 0000 	mov.w	r0, #0
 8005fd8:	f04f 0100 	mov.w	r1, #0
 8005fdc:	00d9      	lsls	r1, r3, #3
 8005fde:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fe2:	00d0      	lsls	r0, r2, #3
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	eb12 020a 	adds.w	r2, r2, sl
 8005fec:	eb43 030b 	adc.w	r3, r3, fp
 8005ff0:	f04f 0000 	mov.w	r0, #0
 8005ff4:	f04f 0100 	mov.w	r1, #0
 8005ff8:	0299      	lsls	r1, r3, #10
 8005ffa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005ffe:	0290      	lsls	r0, r2, #10
 8006000:	4602      	mov	r2, r0
 8006002:	460b      	mov	r3, r1
 8006004:	4610      	mov	r0, r2
 8006006:	4619      	mov	r1, r3
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	461a      	mov	r2, r3
 800600c:	f04f 0300 	mov.w	r3, #0
 8006010:	f7fa fd6e 	bl	8000af0 <__aeabi_uldivmod>
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	4613      	mov	r3, r2
 800601a:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800601c:	4b63      	ldr	r3, [pc, #396]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	0c1b      	lsrs	r3, r3, #16
 8006022:	f003 0303 	and.w	r3, r3, #3
 8006026:	3301      	adds	r3, #1
 8006028:	005b      	lsls	r3, r3, #1
 800602a:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 800602c:	69fa      	ldr	r2, [r7, #28]
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	fbb2 f3f3 	udiv	r3, r2, r3
 8006034:	61bb      	str	r3, [r7, #24]
      break;
 8006036:	e0b2      	b.n	800619e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006038:	4b5c      	ldr	r3, [pc, #368]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006040:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006042:	4b5a      	ldr	r3, [pc, #360]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d04d      	beq.n	80060ea <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800604e:	4b57      	ldr	r3, [pc, #348]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	099b      	lsrs	r3, r3, #6
 8006054:	461a      	mov	r2, r3
 8006056:	f04f 0300 	mov.w	r3, #0
 800605a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800605e:	f04f 0100 	mov.w	r1, #0
 8006062:	ea02 0800 	and.w	r8, r2, r0
 8006066:	ea03 0901 	and.w	r9, r3, r1
 800606a:	4640      	mov	r0, r8
 800606c:	4649      	mov	r1, r9
 800606e:	f04f 0200 	mov.w	r2, #0
 8006072:	f04f 0300 	mov.w	r3, #0
 8006076:	014b      	lsls	r3, r1, #5
 8006078:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800607c:	0142      	lsls	r2, r0, #5
 800607e:	4610      	mov	r0, r2
 8006080:	4619      	mov	r1, r3
 8006082:	ebb0 0008 	subs.w	r0, r0, r8
 8006086:	eb61 0109 	sbc.w	r1, r1, r9
 800608a:	f04f 0200 	mov.w	r2, #0
 800608e:	f04f 0300 	mov.w	r3, #0
 8006092:	018b      	lsls	r3, r1, #6
 8006094:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006098:	0182      	lsls	r2, r0, #6
 800609a:	1a12      	subs	r2, r2, r0
 800609c:	eb63 0301 	sbc.w	r3, r3, r1
 80060a0:	f04f 0000 	mov.w	r0, #0
 80060a4:	f04f 0100 	mov.w	r1, #0
 80060a8:	00d9      	lsls	r1, r3, #3
 80060aa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80060ae:	00d0      	lsls	r0, r2, #3
 80060b0:	4602      	mov	r2, r0
 80060b2:	460b      	mov	r3, r1
 80060b4:	eb12 0208 	adds.w	r2, r2, r8
 80060b8:	eb43 0309 	adc.w	r3, r3, r9
 80060bc:	f04f 0000 	mov.w	r0, #0
 80060c0:	f04f 0100 	mov.w	r1, #0
 80060c4:	0259      	lsls	r1, r3, #9
 80060c6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80060ca:	0250      	lsls	r0, r2, #9
 80060cc:	4602      	mov	r2, r0
 80060ce:	460b      	mov	r3, r1
 80060d0:	4610      	mov	r0, r2
 80060d2:	4619      	mov	r1, r3
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	461a      	mov	r2, r3
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	f7fa fd08 	bl	8000af0 <__aeabi_uldivmod>
 80060e0:	4602      	mov	r2, r0
 80060e2:	460b      	mov	r3, r1
 80060e4:	4613      	mov	r3, r2
 80060e6:	61fb      	str	r3, [r7, #28]
 80060e8:	e04a      	b.n	8006180 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ea:	4b30      	ldr	r3, [pc, #192]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	099b      	lsrs	r3, r3, #6
 80060f0:	461a      	mov	r2, r3
 80060f2:	f04f 0300 	mov.w	r3, #0
 80060f6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80060fa:	f04f 0100 	mov.w	r1, #0
 80060fe:	ea02 0400 	and.w	r4, r2, r0
 8006102:	ea03 0501 	and.w	r5, r3, r1
 8006106:	4620      	mov	r0, r4
 8006108:	4629      	mov	r1, r5
 800610a:	f04f 0200 	mov.w	r2, #0
 800610e:	f04f 0300 	mov.w	r3, #0
 8006112:	014b      	lsls	r3, r1, #5
 8006114:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006118:	0142      	lsls	r2, r0, #5
 800611a:	4610      	mov	r0, r2
 800611c:	4619      	mov	r1, r3
 800611e:	1b00      	subs	r0, r0, r4
 8006120:	eb61 0105 	sbc.w	r1, r1, r5
 8006124:	f04f 0200 	mov.w	r2, #0
 8006128:	f04f 0300 	mov.w	r3, #0
 800612c:	018b      	lsls	r3, r1, #6
 800612e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006132:	0182      	lsls	r2, r0, #6
 8006134:	1a12      	subs	r2, r2, r0
 8006136:	eb63 0301 	sbc.w	r3, r3, r1
 800613a:	f04f 0000 	mov.w	r0, #0
 800613e:	f04f 0100 	mov.w	r1, #0
 8006142:	00d9      	lsls	r1, r3, #3
 8006144:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006148:	00d0      	lsls	r0, r2, #3
 800614a:	4602      	mov	r2, r0
 800614c:	460b      	mov	r3, r1
 800614e:	1912      	adds	r2, r2, r4
 8006150:	eb45 0303 	adc.w	r3, r5, r3
 8006154:	f04f 0000 	mov.w	r0, #0
 8006158:	f04f 0100 	mov.w	r1, #0
 800615c:	0299      	lsls	r1, r3, #10
 800615e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006162:	0290      	lsls	r0, r2, #10
 8006164:	4602      	mov	r2, r0
 8006166:	460b      	mov	r3, r1
 8006168:	4610      	mov	r0, r2
 800616a:	4619      	mov	r1, r3
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	461a      	mov	r2, r3
 8006170:	f04f 0300 	mov.w	r3, #0
 8006174:	f7fa fcbc 	bl	8000af0 <__aeabi_uldivmod>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4613      	mov	r3, r2
 800617e:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006180:	4b0a      	ldr	r3, [pc, #40]	; (80061ac <HAL_RCC_GetSysClockFreq+0x358>)
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	0f1b      	lsrs	r3, r3, #28
 8006186:	f003 0307 	and.w	r3, r3, #7
 800618a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 800618c:	69fa      	ldr	r2, [r7, #28]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	fbb2 f3f3 	udiv	r3, r2, r3
 8006194:	61bb      	str	r3, [r7, #24]
      break;
 8006196:	e002      	b.n	800619e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006198:	4b05      	ldr	r3, [pc, #20]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x35c>)
 800619a:	61bb      	str	r3, [r7, #24]
      break;
 800619c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800619e:	69bb      	ldr	r3, [r7, #24]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3720      	adds	r7, #32
 80061a4:	46bd      	mov	sp, r7
 80061a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061aa:	bf00      	nop
 80061ac:	40023800 	.word	0x40023800
 80061b0:	00f42400 	.word	0x00f42400
 80061b4:	007a1200 	.word	0x007a1200

080061b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b086      	sub	sp, #24
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e34b      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2b0f      	cmp	r3, #15
 80061d0:	d904      	bls.n	80061dc <HAL_RCC_OscConfig+0x24>
 80061d2:	f640 5112 	movw	r1, #3346	; 0xd12
 80061d6:	48a5      	ldr	r0, [pc, #660]	; (800646c <HAL_RCC_OscConfig+0x2b4>)
 80061d8:	f7fc fc73 	bl	8002ac2 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0301 	and.w	r3, r3, #1
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f000 8096 	beq.w	8006316 <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00e      	beq.n	8006210 <HAL_RCC_OscConfig+0x58>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061fa:	d009      	beq.n	8006210 <HAL_RCC_OscConfig+0x58>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006204:	d004      	beq.n	8006210 <HAL_RCC_OscConfig+0x58>
 8006206:	f640 5117 	movw	r1, #3351	; 0xd17
 800620a:	4898      	ldr	r0, [pc, #608]	; (800646c <HAL_RCC_OscConfig+0x2b4>)
 800620c:	f7fc fc59 	bl	8002ac2 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006210:	4b97      	ldr	r3, [pc, #604]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f003 030c 	and.w	r3, r3, #12
 8006218:	2b04      	cmp	r3, #4
 800621a:	d019      	beq.n	8006250 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800621c:	4b94      	ldr	r3, [pc, #592]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006224:	2b08      	cmp	r3, #8
 8006226:	d106      	bne.n	8006236 <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006228:	4b91      	ldr	r3, [pc, #580]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006230:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006234:	d00c      	beq.n	8006250 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006236:	4b8e      	ldr	r3, [pc, #568]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800623e:	2b0c      	cmp	r3, #12
 8006240:	d112      	bne.n	8006268 <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006242:	4b8b      	ldr	r3, [pc, #556]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800624a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800624e:	d10b      	bne.n	8006268 <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006250:	4b87      	ldr	r3, [pc, #540]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d05b      	beq.n	8006314 <HAL_RCC_OscConfig+0x15c>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d157      	bne.n	8006314 <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e2fc      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006270:	d106      	bne.n	8006280 <HAL_RCC_OscConfig+0xc8>
 8006272:	4b7f      	ldr	r3, [pc, #508]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a7e      	ldr	r2, [pc, #504]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	e01d      	b.n	80062bc <HAL_RCC_OscConfig+0x104>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006288:	d10c      	bne.n	80062a4 <HAL_RCC_OscConfig+0xec>
 800628a:	4b79      	ldr	r3, [pc, #484]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a78      	ldr	r2, [pc, #480]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006290:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006294:	6013      	str	r3, [r2, #0]
 8006296:	4b76      	ldr	r3, [pc, #472]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a75      	ldr	r2, [pc, #468]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 800629c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062a0:	6013      	str	r3, [r2, #0]
 80062a2:	e00b      	b.n	80062bc <HAL_RCC_OscConfig+0x104>
 80062a4:	4b72      	ldr	r3, [pc, #456]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a71      	ldr	r2, [pc, #452]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80062aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062ae:	6013      	str	r3, [r2, #0]
 80062b0:	4b6f      	ldr	r3, [pc, #444]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a6e      	ldr	r2, [pc, #440]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80062b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d013      	beq.n	80062ec <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c4:	f7fd f9b6 	bl	8003634 <HAL_GetTick>
 80062c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ca:	e008      	b.n	80062de <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062cc:	f7fd f9b2 	bl	8003634 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b64      	cmp	r3, #100	; 0x64
 80062d8:	d901      	bls.n	80062de <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e2c1      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062de:	4b64      	ldr	r3, [pc, #400]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d0f0      	beq.n	80062cc <HAL_RCC_OscConfig+0x114>
 80062ea:	e014      	b.n	8006316 <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ec:	f7fd f9a2 	bl	8003634 <HAL_GetTick>
 80062f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062f2:	e008      	b.n	8006306 <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062f4:	f7fd f99e 	bl	8003634 <HAL_GetTick>
 80062f8:	4602      	mov	r2, r0
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	2b64      	cmp	r3, #100	; 0x64
 8006300:	d901      	bls.n	8006306 <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	e2ad      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006306:	4b5a      	ldr	r3, [pc, #360]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1f0      	bne.n	80062f4 <HAL_RCC_OscConfig+0x13c>
 8006312:	e000      	b.n	8006316 <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 0302 	and.w	r3, r3, #2
 800631e:	2b00      	cmp	r3, #0
 8006320:	f000 8086 	beq.w	8006430 <HAL_RCC_OscConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d008      	beq.n	800633e <HAL_RCC_OscConfig+0x186>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d004      	beq.n	800633e <HAL_RCC_OscConfig+0x186>
 8006334:	f640 514f 	movw	r1, #3407	; 0xd4f
 8006338:	484c      	ldr	r0, [pc, #304]	; (800646c <HAL_RCC_OscConfig+0x2b4>)
 800633a:	f7fc fbc2 	bl	8002ac2 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	2b1f      	cmp	r3, #31
 8006344:	d904      	bls.n	8006350 <HAL_RCC_OscConfig+0x198>
 8006346:	f44f 6155 	mov.w	r1, #3408	; 0xd50
 800634a:	4848      	ldr	r0, [pc, #288]	; (800646c <HAL_RCC_OscConfig+0x2b4>)
 800634c:	f7fc fbb9 	bl	8002ac2 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006350:	4b47      	ldr	r3, [pc, #284]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f003 030c 	and.w	r3, r3, #12
 8006358:	2b00      	cmp	r3, #0
 800635a:	d017      	beq.n	800638c <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800635c:	4b44      	ldr	r3, [pc, #272]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006364:	2b08      	cmp	r3, #8
 8006366:	d105      	bne.n	8006374 <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006368:	4b41      	ldr	r3, [pc, #260]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00b      	beq.n	800638c <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006374:	4b3e      	ldr	r3, [pc, #248]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800637c:	2b0c      	cmp	r3, #12
 800637e:	d11c      	bne.n	80063ba <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006380:	4b3b      	ldr	r3, [pc, #236]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006388:	2b00      	cmp	r3, #0
 800638a:	d116      	bne.n	80063ba <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800638c:	4b38      	ldr	r3, [pc, #224]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0302 	and.w	r3, r3, #2
 8006394:	2b00      	cmp	r3, #0
 8006396:	d005      	beq.n	80063a4 <HAL_RCC_OscConfig+0x1ec>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	2b01      	cmp	r3, #1
 800639e:	d001      	beq.n	80063a4 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e25e      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063a4:	4b32      	ldr	r3, [pc, #200]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	00db      	lsls	r3, r3, #3
 80063b2:	492f      	ldr	r1, [pc, #188]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80063b4:	4313      	orrs	r3, r2
 80063b6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063b8:	e03a      	b.n	8006430 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d020      	beq.n	8006404 <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063c2:	4b2c      	ldr	r3, [pc, #176]	; (8006474 <HAL_RCC_OscConfig+0x2bc>)
 80063c4:	2201      	movs	r2, #1
 80063c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063c8:	f7fd f934 	bl	8003634 <HAL_GetTick>
 80063cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ce:	e008      	b.n	80063e2 <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063d0:	f7fd f930 	bl	8003634 <HAL_GetTick>
 80063d4:	4602      	mov	r2, r0
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d901      	bls.n	80063e2 <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 80063de:	2303      	movs	r3, #3
 80063e0:	e23f      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063e2:	4b23      	ldr	r3, [pc, #140]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0302 	and.w	r3, r3, #2
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d0f0      	beq.n	80063d0 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063ee:	4b20      	ldr	r3, [pc, #128]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	00db      	lsls	r3, r3, #3
 80063fc:	491c      	ldr	r1, [pc, #112]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 80063fe:	4313      	orrs	r3, r2
 8006400:	600b      	str	r3, [r1, #0]
 8006402:	e015      	b.n	8006430 <HAL_RCC_OscConfig+0x278>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006404:	4b1b      	ldr	r3, [pc, #108]	; (8006474 <HAL_RCC_OscConfig+0x2bc>)
 8006406:	2200      	movs	r2, #0
 8006408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800640a:	f7fd f913 	bl	8003634 <HAL_GetTick>
 800640e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006410:	e008      	b.n	8006424 <HAL_RCC_OscConfig+0x26c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006412:	f7fd f90f 	bl	8003634 <HAL_GetTick>
 8006416:	4602      	mov	r2, r0
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	2b02      	cmp	r3, #2
 800641e:	d901      	bls.n	8006424 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e21e      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006424:	4b12      	ldr	r3, [pc, #72]	; (8006470 <HAL_RCC_OscConfig+0x2b8>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1f0      	bne.n	8006412 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0308 	and.w	r3, r3, #8
 8006438:	2b00      	cmp	r3, #0
 800643a:	d045      	beq.n	80064c8 <HAL_RCC_OscConfig+0x310>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d008      	beq.n	8006456 <HAL_RCC_OscConfig+0x29e>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d004      	beq.n	8006456 <HAL_RCC_OscConfig+0x29e>
 800644c:	f640 5196 	movw	r1, #3478	; 0xd96
 8006450:	4806      	ldr	r0, [pc, #24]	; (800646c <HAL_RCC_OscConfig+0x2b4>)
 8006452:	f7fc fb36 	bl	8002ac2 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d01e      	beq.n	800649c <HAL_RCC_OscConfig+0x2e4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800645e:	4b06      	ldr	r3, [pc, #24]	; (8006478 <HAL_RCC_OscConfig+0x2c0>)
 8006460:	2201      	movs	r2, #1
 8006462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006464:	f7fd f8e6 	bl	8003634 <HAL_GetTick>
 8006468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800646a:	e010      	b.n	800648e <HAL_RCC_OscConfig+0x2d6>
 800646c:	08010348 	.word	0x08010348
 8006470:	40023800 	.word	0x40023800
 8006474:	42470000 	.word	0x42470000
 8006478:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800647c:	f7fd f8da 	bl	8003634 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	2b02      	cmp	r3, #2
 8006488:	d901      	bls.n	800648e <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e1e9      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800648e:	4ba4      	ldr	r3, [pc, #656]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006492:	f003 0302 	and.w	r3, r3, #2
 8006496:	2b00      	cmp	r3, #0
 8006498:	d0f0      	beq.n	800647c <HAL_RCC_OscConfig+0x2c4>
 800649a:	e015      	b.n	80064c8 <HAL_RCC_OscConfig+0x310>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800649c:	4ba1      	ldr	r3, [pc, #644]	; (8006724 <HAL_RCC_OscConfig+0x56c>)
 800649e:	2200      	movs	r2, #0
 80064a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064a2:	f7fd f8c7 	bl	8003634 <HAL_GetTick>
 80064a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064a8:	e008      	b.n	80064bc <HAL_RCC_OscConfig+0x304>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064aa:	f7fd f8c3 	bl	8003634 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d901      	bls.n	80064bc <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e1d2      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064bc:	4b98      	ldr	r3, [pc, #608]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 80064be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064c0:	f003 0302 	and.w	r3, r3, #2
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1f0      	bne.n	80064aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0304 	and.w	r3, r3, #4
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 80a8 	beq.w	8006626 <HAL_RCC_OscConfig+0x46e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064d6:	2300      	movs	r3, #0
 80064d8:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00c      	beq.n	80064fc <HAL_RCC_OscConfig+0x344>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d008      	beq.n	80064fc <HAL_RCC_OscConfig+0x344>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	2b05      	cmp	r3, #5
 80064f0:	d004      	beq.n	80064fc <HAL_RCC_OscConfig+0x344>
 80064f2:	f640 51c2 	movw	r1, #3522	; 0xdc2
 80064f6:	488c      	ldr	r0, [pc, #560]	; (8006728 <HAL_RCC_OscConfig+0x570>)
 80064f8:	f7fc fae3 	bl	8002ac2 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064fc:	4b88      	ldr	r3, [pc, #544]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 80064fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006500:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10f      	bne.n	8006528 <HAL_RCC_OscConfig+0x370>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006508:	2300      	movs	r3, #0
 800650a:	60bb      	str	r3, [r7, #8]
 800650c:	4b84      	ldr	r3, [pc, #528]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 800650e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006510:	4a83      	ldr	r2, [pc, #524]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006516:	6413      	str	r3, [r2, #64]	; 0x40
 8006518:	4b81      	ldr	r3, [pc, #516]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 800651a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006520:	60bb      	str	r3, [r7, #8]
 8006522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006524:	2301      	movs	r3, #1
 8006526:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006528:	4b80      	ldr	r3, [pc, #512]	; (800672c <HAL_RCC_OscConfig+0x574>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006530:	2b00      	cmp	r3, #0
 8006532:	d118      	bne.n	8006566 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006534:	4b7d      	ldr	r3, [pc, #500]	; (800672c <HAL_RCC_OscConfig+0x574>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a7c      	ldr	r2, [pc, #496]	; (800672c <HAL_RCC_OscConfig+0x574>)
 800653a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800653e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006540:	f7fd f878 	bl	8003634 <HAL_GetTick>
 8006544:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006546:	e008      	b.n	800655a <HAL_RCC_OscConfig+0x3a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006548:	f7fd f874 	bl	8003634 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	2b02      	cmp	r3, #2
 8006554:	d901      	bls.n	800655a <HAL_RCC_OscConfig+0x3a2>
        {
          return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e183      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800655a:	4b74      	ldr	r3, [pc, #464]	; (800672c <HAL_RCC_OscConfig+0x574>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006562:	2b00      	cmp	r3, #0
 8006564:	d0f0      	beq.n	8006548 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	2b01      	cmp	r3, #1
 800656c:	d106      	bne.n	800657c <HAL_RCC_OscConfig+0x3c4>
 800656e:	4b6c      	ldr	r3, [pc, #432]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006572:	4a6b      	ldr	r2, [pc, #428]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006574:	f043 0301 	orr.w	r3, r3, #1
 8006578:	6713      	str	r3, [r2, #112]	; 0x70
 800657a:	e01c      	b.n	80065b6 <HAL_RCC_OscConfig+0x3fe>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	2b05      	cmp	r3, #5
 8006582:	d10c      	bne.n	800659e <HAL_RCC_OscConfig+0x3e6>
 8006584:	4b66      	ldr	r3, [pc, #408]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006588:	4a65      	ldr	r2, [pc, #404]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 800658a:	f043 0304 	orr.w	r3, r3, #4
 800658e:	6713      	str	r3, [r2, #112]	; 0x70
 8006590:	4b63      	ldr	r3, [pc, #396]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006594:	4a62      	ldr	r2, [pc, #392]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006596:	f043 0301 	orr.w	r3, r3, #1
 800659a:	6713      	str	r3, [r2, #112]	; 0x70
 800659c:	e00b      	b.n	80065b6 <HAL_RCC_OscConfig+0x3fe>
 800659e:	4b60      	ldr	r3, [pc, #384]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 80065a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065a2:	4a5f      	ldr	r2, [pc, #380]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 80065a4:	f023 0301 	bic.w	r3, r3, #1
 80065a8:	6713      	str	r3, [r2, #112]	; 0x70
 80065aa:	4b5d      	ldr	r3, [pc, #372]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 80065ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ae:	4a5c      	ldr	r2, [pc, #368]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 80065b0:	f023 0304 	bic.w	r3, r3, #4
 80065b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d015      	beq.n	80065ea <HAL_RCC_OscConfig+0x432>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065be:	f7fd f839 	bl	8003634 <HAL_GetTick>
 80065c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065c4:	e00a      	b.n	80065dc <HAL_RCC_OscConfig+0x424>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065c6:	f7fd f835 	bl	8003634 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d901      	bls.n	80065dc <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e142      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065dc:	4b50      	ldr	r3, [pc, #320]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 80065de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d0ee      	beq.n	80065c6 <HAL_RCC_OscConfig+0x40e>
 80065e8:	e014      	b.n	8006614 <HAL_RCC_OscConfig+0x45c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065ea:	f7fd f823 	bl	8003634 <HAL_GetTick>
 80065ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065f0:	e00a      	b.n	8006608 <HAL_RCC_OscConfig+0x450>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065f2:	f7fd f81f 	bl	8003634 <HAL_GetTick>
 80065f6:	4602      	mov	r2, r0
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006600:	4293      	cmp	r3, r2
 8006602:	d901      	bls.n	8006608 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e12c      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006608:	4b45      	ldr	r3, [pc, #276]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 800660a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800660c:	f003 0302 	and.w	r3, r3, #2
 8006610:	2b00      	cmp	r3, #0
 8006612:	d1ee      	bne.n	80065f2 <HAL_RCC_OscConfig+0x43a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006614:	7dfb      	ldrb	r3, [r7, #23]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d105      	bne.n	8006626 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800661a:	4b41      	ldr	r3, [pc, #260]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 800661c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661e:	4a40      	ldr	r2, [pc, #256]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006624:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00c      	beq.n	8006648 <HAL_RCC_OscConfig+0x490>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d008      	beq.n	8006648 <HAL_RCC_OscConfig+0x490>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	2b02      	cmp	r3, #2
 800663c:	d004      	beq.n	8006648 <HAL_RCC_OscConfig+0x490>
 800663e:	f640 6105 	movw	r1, #3589	; 0xe05
 8006642:	4839      	ldr	r0, [pc, #228]	; (8006728 <HAL_RCC_OscConfig+0x570>)
 8006644:	f7fc fa3d 	bl	8002ac2 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	2b00      	cmp	r3, #0
 800664e:	f000 8107 	beq.w	8006860 <HAL_RCC_OscConfig+0x6a8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006652:	4b33      	ldr	r3, [pc, #204]	; (8006720 <HAL_RCC_OscConfig+0x568>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f003 030c 	and.w	r3, r3, #12
 800665a:	2b08      	cmp	r3, #8
 800665c:	f000 80c0 	beq.w	80067e0 <HAL_RCC_OscConfig+0x628>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	2b02      	cmp	r3, #2
 8006666:	f040 80a4 	bne.w	80067b2 <HAL_RCC_OscConfig+0x5fa>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	69db      	ldr	r3, [r3, #28]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d009      	beq.n	8006686 <HAL_RCC_OscConfig+0x4ce>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800667a:	d004      	beq.n	8006686 <HAL_RCC_OscConfig+0x4ce>
 800667c:	f640 610e 	movw	r1, #3598	; 0xe0e
 8006680:	4829      	ldr	r0, [pc, #164]	; (8006728 <HAL_RCC_OscConfig+0x570>)
 8006682:	f7fc fa1e 	bl	8002ac2 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a1b      	ldr	r3, [r3, #32]
 800668a:	2b3f      	cmp	r3, #63	; 0x3f
 800668c:	d904      	bls.n	8006698 <HAL_RCC_OscConfig+0x4e0>
 800668e:	f640 610f 	movw	r1, #3599	; 0xe0f
 8006692:	4825      	ldr	r0, [pc, #148]	; (8006728 <HAL_RCC_OscConfig+0x570>)
 8006694:	f7fc fa15 	bl	8002ac2 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669c:	2b31      	cmp	r3, #49	; 0x31
 800669e:	d904      	bls.n	80066aa <HAL_RCC_OscConfig+0x4f2>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a4:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80066a8:	d904      	bls.n	80066b4 <HAL_RCC_OscConfig+0x4fc>
 80066aa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80066ae:	481e      	ldr	r0, [pc, #120]	; (8006728 <HAL_RCC_OscConfig+0x570>)
 80066b0:	f7fc fa07 	bl	8002ac2 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d010      	beq.n	80066de <HAL_RCC_OscConfig+0x526>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066c0:	2b04      	cmp	r3, #4
 80066c2:	d00c      	beq.n	80066de <HAL_RCC_OscConfig+0x526>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066c8:	2b06      	cmp	r3, #6
 80066ca:	d008      	beq.n	80066de <HAL_RCC_OscConfig+0x526>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d0:	2b08      	cmp	r3, #8
 80066d2:	d004      	beq.n	80066de <HAL_RCC_OscConfig+0x526>
 80066d4:	f640 6111 	movw	r1, #3601	; 0xe11
 80066d8:	4813      	ldr	r0, [pc, #76]	; (8006728 <HAL_RCC_OscConfig+0x570>)
 80066da:	f7fc f9f2 	bl	8002ac2 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d903      	bls.n	80066ee <HAL_RCC_OscConfig+0x536>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ea:	2b0f      	cmp	r3, #15
 80066ec:	d904      	bls.n	80066f8 <HAL_RCC_OscConfig+0x540>
 80066ee:	f640 6112 	movw	r1, #3602	; 0xe12
 80066f2:	480d      	ldr	r0, [pc, #52]	; (8006728 <HAL_RCC_OscConfig+0x570>)
 80066f4:	f7fc f9e5 	bl	8002ac2 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d903      	bls.n	8006708 <HAL_RCC_OscConfig+0x550>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006704:	2b07      	cmp	r3, #7
 8006706:	d904      	bls.n	8006712 <HAL_RCC_OscConfig+0x55a>
 8006708:	f640 6113 	movw	r1, #3603	; 0xe13
 800670c:	4806      	ldr	r0, [pc, #24]	; (8006728 <HAL_RCC_OscConfig+0x570>)
 800670e:	f7fc f9d8 	bl	8002ac2 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006712:	4b07      	ldr	r3, [pc, #28]	; (8006730 <HAL_RCC_OscConfig+0x578>)
 8006714:	2200      	movs	r2, #0
 8006716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006718:	f7fc ff8c 	bl	8003634 <HAL_GetTick>
 800671c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800671e:	e012      	b.n	8006746 <HAL_RCC_OscConfig+0x58e>
 8006720:	40023800 	.word	0x40023800
 8006724:	42470e80 	.word	0x42470e80
 8006728:	08010348 	.word	0x08010348
 800672c:	40007000 	.word	0x40007000
 8006730:	42470060 	.word	0x42470060
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006734:	f7fc ff7e 	bl	8003634 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	2b02      	cmp	r3, #2
 8006740:	d901      	bls.n	8006746 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e08d      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006746:	4b49      	ldr	r3, [pc, #292]	; (800686c <HAL_RCC_OscConfig+0x6b4>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1f0      	bne.n	8006734 <HAL_RCC_OscConfig+0x57c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	69da      	ldr	r2, [r3, #28]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	431a      	orrs	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006760:	019b      	lsls	r3, r3, #6
 8006762:	431a      	orrs	r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006768:	085b      	lsrs	r3, r3, #1
 800676a:	3b01      	subs	r3, #1
 800676c:	041b      	lsls	r3, r3, #16
 800676e:	431a      	orrs	r2, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006774:	061b      	lsls	r3, r3, #24
 8006776:	431a      	orrs	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800677c:	071b      	lsls	r3, r3, #28
 800677e:	493b      	ldr	r1, [pc, #236]	; (800686c <HAL_RCC_OscConfig+0x6b4>)
 8006780:	4313      	orrs	r3, r2
 8006782:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006784:	4b3a      	ldr	r3, [pc, #232]	; (8006870 <HAL_RCC_OscConfig+0x6b8>)
 8006786:	2201      	movs	r2, #1
 8006788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800678a:	f7fc ff53 	bl	8003634 <HAL_GetTick>
 800678e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006790:	e008      	b.n	80067a4 <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006792:	f7fc ff4f 	bl	8003634 <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	2b02      	cmp	r3, #2
 800679e:	d901      	bls.n	80067a4 <HAL_RCC_OscConfig+0x5ec>
          {
            return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e05e      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067a4:	4b31      	ldr	r3, [pc, #196]	; (800686c <HAL_RCC_OscConfig+0x6b4>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d0f0      	beq.n	8006792 <HAL_RCC_OscConfig+0x5da>
 80067b0:	e056      	b.n	8006860 <HAL_RCC_OscConfig+0x6a8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067b2:	4b2f      	ldr	r3, [pc, #188]	; (8006870 <HAL_RCC_OscConfig+0x6b8>)
 80067b4:	2200      	movs	r2, #0
 80067b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b8:	f7fc ff3c 	bl	8003634 <HAL_GetTick>
 80067bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067be:	e008      	b.n	80067d2 <HAL_RCC_OscConfig+0x61a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067c0:	f7fc ff38 	bl	8003634 <HAL_GetTick>
 80067c4:	4602      	mov	r2, r0
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	2b02      	cmp	r3, #2
 80067cc:	d901      	bls.n	80067d2 <HAL_RCC_OscConfig+0x61a>
          {
            return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e047      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067d2:	4b26      	ldr	r3, [pc, #152]	; (800686c <HAL_RCC_OscConfig+0x6b4>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1f0      	bne.n	80067c0 <HAL_RCC_OscConfig+0x608>
 80067de:	e03f      	b.n	8006860 <HAL_RCC_OscConfig+0x6a8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d101      	bne.n	80067ec <HAL_RCC_OscConfig+0x634>
      {
        return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e03a      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80067ec:	4b1f      	ldr	r3, [pc, #124]	; (800686c <HAL_RCC_OscConfig+0x6b4>)
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	699b      	ldr	r3, [r3, #24]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d030      	beq.n	800685c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006804:	429a      	cmp	r2, r3
 8006806:	d129      	bne.n	800685c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006812:	429a      	cmp	r2, r3
 8006814:	d122      	bne.n	800685c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800681c:	4013      	ands	r3, r2
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006822:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006824:	4293      	cmp	r3, r2
 8006826:	d119      	bne.n	800685c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006832:	085b      	lsrs	r3, r3, #1
 8006834:	3b01      	subs	r3, #1
 8006836:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006838:	429a      	cmp	r2, r3
 800683a:	d10f      	bne.n	800685c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006846:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006848:	429a      	cmp	r2, r3
 800684a:	d107      	bne.n	800685c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006856:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006858:	429a      	cmp	r2, r3
 800685a:	d001      	beq.n	8006860 <HAL_RCC_OscConfig+0x6a8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e000      	b.n	8006862 <HAL_RCC_OscConfig+0x6aa>
        }
      }
    }
  }
  return HAL_OK;
 8006860:	2300      	movs	r3, #0
}
 8006862:	4618      	mov	r0, r3
 8006864:	3718      	adds	r7, #24
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	40023800 	.word	0x40023800
 8006870:	42470060 	.word	0x42470060

08006874 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b082      	sub	sp, #8
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e184      	b.n	8006b90 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a72      	ldr	r2, [pc, #456]	; (8006a54 <HAL_SPI_Init+0x1e0>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d013      	beq.n	80068b8 <HAL_SPI_Init+0x44>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a70      	ldr	r2, [pc, #448]	; (8006a58 <HAL_SPI_Init+0x1e4>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d00e      	beq.n	80068b8 <HAL_SPI_Init+0x44>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a6f      	ldr	r2, [pc, #444]	; (8006a5c <HAL_SPI_Init+0x1e8>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d009      	beq.n	80068b8 <HAL_SPI_Init+0x44>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a6d      	ldr	r2, [pc, #436]	; (8006a60 <HAL_SPI_Init+0x1ec>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d004      	beq.n	80068b8 <HAL_SPI_Init+0x44>
 80068ae:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80068b2:	486c      	ldr	r0, [pc, #432]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 80068b4:	f7fc f905 	bl	8002ac2 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d009      	beq.n	80068d4 <HAL_SPI_Init+0x60>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068c8:	d004      	beq.n	80068d4 <HAL_SPI_Init+0x60>
 80068ca:	f240 1143 	movw	r1, #323	; 0x143
 80068ce:	4865      	ldr	r0, [pc, #404]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 80068d0:	f7fc f8f7 	bl	8002ac2 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00e      	beq.n	80068fa <HAL_SPI_Init+0x86>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068e4:	d009      	beq.n	80068fa <HAL_SPI_Init+0x86>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068ee:	d004      	beq.n	80068fa <HAL_SPI_Init+0x86>
 80068f0:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80068f4:	485b      	ldr	r0, [pc, #364]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 80068f6:	f7fc f8e4 	bl	8002ac2 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006902:	d008      	beq.n	8006916 <HAL_SPI_Init+0xa2>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d004      	beq.n	8006916 <HAL_SPI_Init+0xa2>
 800690c:	f240 1145 	movw	r1, #325	; 0x145
 8006910:	4854      	ldr	r0, [pc, #336]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 8006912:	f7fc f8d6 	bl	8002ac2 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800691e:	d00d      	beq.n	800693c <HAL_SPI_Init+0xc8>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d009      	beq.n	800693c <HAL_SPI_Init+0xc8>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006930:	d004      	beq.n	800693c <HAL_SPI_Init+0xc8>
 8006932:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8006936:	484b      	ldr	r0, [pc, #300]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 8006938:	f7fc f8c3 	bl	8002ac2 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	69db      	ldr	r3, [r3, #28]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d020      	beq.n	8006986 <HAL_SPI_Init+0x112>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	69db      	ldr	r3, [r3, #28]
 8006948:	2b08      	cmp	r3, #8
 800694a:	d01c      	beq.n	8006986 <HAL_SPI_Init+0x112>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	69db      	ldr	r3, [r3, #28]
 8006950:	2b10      	cmp	r3, #16
 8006952:	d018      	beq.n	8006986 <HAL_SPI_Init+0x112>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	69db      	ldr	r3, [r3, #28]
 8006958:	2b18      	cmp	r3, #24
 800695a:	d014      	beq.n	8006986 <HAL_SPI_Init+0x112>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	2b20      	cmp	r3, #32
 8006962:	d010      	beq.n	8006986 <HAL_SPI_Init+0x112>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	69db      	ldr	r3, [r3, #28]
 8006968:	2b28      	cmp	r3, #40	; 0x28
 800696a:	d00c      	beq.n	8006986 <HAL_SPI_Init+0x112>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	69db      	ldr	r3, [r3, #28]
 8006970:	2b30      	cmp	r3, #48	; 0x30
 8006972:	d008      	beq.n	8006986 <HAL_SPI_Init+0x112>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	69db      	ldr	r3, [r3, #28]
 8006978:	2b38      	cmp	r3, #56	; 0x38
 800697a:	d004      	beq.n	8006986 <HAL_SPI_Init+0x112>
 800697c:	f240 1147 	movw	r1, #327	; 0x147
 8006980:	4838      	ldr	r0, [pc, #224]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 8006982:	f7fc f89e 	bl	8002ac2 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6a1b      	ldr	r3, [r3, #32]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d008      	beq.n	80069a0 <HAL_SPI_Init+0x12c>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	2b80      	cmp	r3, #128	; 0x80
 8006994:	d004      	beq.n	80069a0 <HAL_SPI_Init+0x12c>
 8006996:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800699a:	4832      	ldr	r0, [pc, #200]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 800699c:	f7fc f891 	bl	8002ac2 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d008      	beq.n	80069ba <HAL_SPI_Init+0x146>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ac:	2b10      	cmp	r3, #16
 80069ae:	d004      	beq.n	80069ba <HAL_SPI_Init+0x146>
 80069b0:	f240 1149 	movw	r1, #329	; 0x149
 80069b4:	482b      	ldr	r0, [pc, #172]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 80069b6:	f7fc f884 	bl	8002ac2 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d152      	bne.n	8006a68 <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	691b      	ldr	r3, [r3, #16]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d008      	beq.n	80069dc <HAL_SPI_Init+0x168>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d004      	beq.n	80069dc <HAL_SPI_Init+0x168>
 80069d2:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80069d6:	4823      	ldr	r0, [pc, #140]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 80069d8:	f7fc f873 	bl	8002ac2 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	695b      	ldr	r3, [r3, #20]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d008      	beq.n	80069f6 <HAL_SPI_Init+0x182>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	695b      	ldr	r3, [r3, #20]
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d004      	beq.n	80069f6 <HAL_SPI_Init+0x182>
 80069ec:	f240 114d 	movw	r1, #333	; 0x14d
 80069f0:	481c      	ldr	r0, [pc, #112]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 80069f2:	f7fc f866 	bl	8002ac2 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069fe:	d125      	bne.n	8006a4c <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	69db      	ldr	r3, [r3, #28]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d05a      	beq.n	8006abe <HAL_SPI_Init+0x24a>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	69db      	ldr	r3, [r3, #28]
 8006a0c:	2b08      	cmp	r3, #8
 8006a0e:	d056      	beq.n	8006abe <HAL_SPI_Init+0x24a>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	69db      	ldr	r3, [r3, #28]
 8006a14:	2b10      	cmp	r3, #16
 8006a16:	d052      	beq.n	8006abe <HAL_SPI_Init+0x24a>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	69db      	ldr	r3, [r3, #28]
 8006a1c:	2b18      	cmp	r3, #24
 8006a1e:	d04e      	beq.n	8006abe <HAL_SPI_Init+0x24a>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	2b20      	cmp	r3, #32
 8006a26:	d04a      	beq.n	8006abe <HAL_SPI_Init+0x24a>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	69db      	ldr	r3, [r3, #28]
 8006a2c:	2b28      	cmp	r3, #40	; 0x28
 8006a2e:	d046      	beq.n	8006abe <HAL_SPI_Init+0x24a>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	2b30      	cmp	r3, #48	; 0x30
 8006a36:	d042      	beq.n	8006abe <HAL_SPI_Init+0x24a>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	69db      	ldr	r3, [r3, #28]
 8006a3c:	2b38      	cmp	r3, #56	; 0x38
 8006a3e:	d03e      	beq.n	8006abe <HAL_SPI_Init+0x24a>
 8006a40:	f240 1151 	movw	r1, #337	; 0x151
 8006a44:	4807      	ldr	r0, [pc, #28]	; (8006a64 <HAL_SPI_Init+0x1f0>)
 8006a46:	f7fc f83c 	bl	8002ac2 <assert_failed>
 8006a4a:	e038      	b.n	8006abe <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	61da      	str	r2, [r3, #28]
 8006a52:	e034      	b.n	8006abe <HAL_SPI_Init+0x24a>
 8006a54:	40013000 	.word	0x40013000
 8006a58:	40003800 	.word	0x40003800
 8006a5c:	40003c00 	.word	0x40003c00
 8006a60:	40013400 	.word	0x40013400
 8006a64:	08010384 	.word	0x08010384
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	69db      	ldr	r3, [r3, #28]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d020      	beq.n	8006ab2 <HAL_SPI_Init+0x23e>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	d01c      	beq.n	8006ab2 <HAL_SPI_Init+0x23e>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	69db      	ldr	r3, [r3, #28]
 8006a7c:	2b10      	cmp	r3, #16
 8006a7e:	d018      	beq.n	8006ab2 <HAL_SPI_Init+0x23e>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	69db      	ldr	r3, [r3, #28]
 8006a84:	2b18      	cmp	r3, #24
 8006a86:	d014      	beq.n	8006ab2 <HAL_SPI_Init+0x23e>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	69db      	ldr	r3, [r3, #28]
 8006a8c:	2b20      	cmp	r3, #32
 8006a8e:	d010      	beq.n	8006ab2 <HAL_SPI_Init+0x23e>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	69db      	ldr	r3, [r3, #28]
 8006a94:	2b28      	cmp	r3, #40	; 0x28
 8006a96:	d00c      	beq.n	8006ab2 <HAL_SPI_Init+0x23e>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	69db      	ldr	r3, [r3, #28]
 8006a9c:	2b30      	cmp	r3, #48	; 0x30
 8006a9e:	d008      	beq.n	8006ab2 <HAL_SPI_Init+0x23e>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	69db      	ldr	r3, [r3, #28]
 8006aa4:	2b38      	cmp	r3, #56	; 0x38
 8006aa6:	d004      	beq.n	8006ab2 <HAL_SPI_Init+0x23e>
 8006aa8:	f240 115b 	movw	r1, #347	; 0x15b
 8006aac:	483a      	ldr	r0, [pc, #232]	; (8006b98 <HAL_SPI_Init+0x324>)
 8006aae:	f7fc f808 	bl	8002ac2 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d106      	bne.n	8006ade <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f7fc f919 	bl	8002d10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2202      	movs	r2, #2
 8006ae2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006af4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b06:	431a      	orrs	r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b10:	431a      	orrs	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	f003 0302 	and.w	r3, r3, #2
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	f003 0301 	and.w	r3, r3, #1
 8006b24:	431a      	orrs	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	699b      	ldr	r3, [r3, #24]
 8006b2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b2e:	431a      	orrs	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b38:	431a      	orrs	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b42:	ea42 0103 	orr.w	r1, r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b4a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	430a      	orrs	r2, r1
 8006b54:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	0c1b      	lsrs	r3, r3, #16
 8006b5c:	f003 0104 	and.w	r1, r3, #4
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b64:	f003 0210 	and.w	r2, r3, #16
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	430a      	orrs	r2, r1
 8006b6e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	69da      	ldr	r2, [r3, #28]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b7e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3708      	adds	r7, #8
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	08010384 	.word	0x08010384

08006b9c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b088      	sub	sp, #32
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	603b      	str	r3, [r7, #0]
 8006ba8:	4613      	mov	r3, r2
 8006baa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006bac:	2300      	movs	r3, #0
 8006bae:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d009      	beq.n	8006bcc <HAL_SPI_Transmit+0x30>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bc0:	d004      	beq.n	8006bcc <HAL_SPI_Transmit+0x30>
 8006bc2:	f240 310a 	movw	r1, #778	; 0x30a
 8006bc6:	4893      	ldr	r0, [pc, #588]	; (8006e14 <HAL_SPI_Transmit+0x278>)
 8006bc8:	f7fb ff7b 	bl	8002ac2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d101      	bne.n	8006bda <HAL_SPI_Transmit+0x3e>
 8006bd6:	2302      	movs	r3, #2
 8006bd8:	e128      	b.n	8006e2c <HAL_SPI_Transmit+0x290>
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006be2:	f7fc fd27 	bl	8003634 <HAL_GetTick>
 8006be6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006be8:	88fb      	ldrh	r3, [r7, #6]
 8006bea:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d002      	beq.n	8006bfe <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006bfc:	e10d      	b.n	8006e1a <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <HAL_SPI_Transmit+0x6e>
 8006c04:	88fb      	ldrh	r3, [r7, #6]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d102      	bne.n	8006c10 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c0e:	e104      	b.n	8006e1a <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2203      	movs	r2, #3
 8006c14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	68ba      	ldr	r2, [r7, #8]
 8006c22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	88fa      	ldrh	r2, [r7, #6]
 8006c28:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	88fa      	ldrh	r2, [r7, #6]
 8006c2e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c56:	d10f      	bne.n	8006c78 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c66:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c76:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c82:	2b40      	cmp	r3, #64	; 0x40
 8006c84:	d007      	beq.n	8006c96 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c9e:	d14b      	bne.n	8006d38 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d002      	beq.n	8006cae <HAL_SPI_Transmit+0x112>
 8006ca8:	8afb      	ldrh	r3, [r7, #22]
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d13e      	bne.n	8006d2c <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cb2:	881a      	ldrh	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cbe:	1c9a      	adds	r2, r3, #2
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	b29a      	uxth	r2, r3
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006cd2:	e02b      	b.n	8006d2c <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	f003 0302 	and.w	r3, r3, #2
 8006cde:	2b02      	cmp	r3, #2
 8006ce0:	d112      	bne.n	8006d08 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce6:	881a      	ldrh	r2, [r3, #0]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cf2:	1c9a      	adds	r2, r3, #2
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	b29a      	uxth	r2, r3
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	86da      	strh	r2, [r3, #54]	; 0x36
 8006d06:	e011      	b.n	8006d2c <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d08:	f7fc fc94 	bl	8003634 <HAL_GetTick>
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	1ad3      	subs	r3, r2, r3
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d803      	bhi.n	8006d20 <HAL_SPI_Transmit+0x184>
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d1e:	d102      	bne.n	8006d26 <HAL_SPI_Transmit+0x18a>
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d102      	bne.n	8006d2c <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d2a:	e076      	b.n	8006e1a <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1ce      	bne.n	8006cd4 <HAL_SPI_Transmit+0x138>
 8006d36:	e04c      	b.n	8006dd2 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d002      	beq.n	8006d46 <HAL_SPI_Transmit+0x1aa>
 8006d40:	8afb      	ldrh	r3, [r7, #22]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d140      	bne.n	8006dc8 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	330c      	adds	r3, #12
 8006d50:	7812      	ldrb	r2, [r2, #0]
 8006d52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d58:	1c5a      	adds	r2, r3, #1
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	3b01      	subs	r3, #1
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006d6c:	e02c      	b.n	8006dc8 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f003 0302 	and.w	r3, r3, #2
 8006d78:	2b02      	cmp	r3, #2
 8006d7a:	d113      	bne.n	8006da4 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	330c      	adds	r3, #12
 8006d86:	7812      	ldrb	r2, [r2, #0]
 8006d88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d8e:	1c5a      	adds	r2, r3, #1
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	86da      	strh	r2, [r3, #54]	; 0x36
 8006da2:	e011      	b.n	8006dc8 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006da4:	f7fc fc46 	bl	8003634 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	683a      	ldr	r2, [r7, #0]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d803      	bhi.n	8006dbc <HAL_SPI_Transmit+0x220>
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dba:	d102      	bne.n	8006dc2 <HAL_SPI_Transmit+0x226>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d102      	bne.n	8006dc8 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006dc6:	e028      	b.n	8006e1a <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1cd      	bne.n	8006d6e <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006dd2:	69ba      	ldr	r2, [r7, #24]
 8006dd4:	6839      	ldr	r1, [r7, #0]
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 fbda 	bl	8007590 <SPI_EndRxTxTransaction>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d002      	beq.n	8006de8 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2220      	movs	r2, #32
 8006de6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d10a      	bne.n	8006e06 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006df0:	2300      	movs	r3, #0
 8006df2:	613b      	str	r3, [r7, #16]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	613b      	str	r3, [r7, #16]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	613b      	str	r3, [r7, #16]
 8006e04:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d004      	beq.n	8006e18 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	77fb      	strb	r3, [r7, #31]
 8006e12:	e002      	b.n	8006e1a <HAL_SPI_Transmit+0x27e>
 8006e14:	08010384 	.word	0x08010384
  }

error:
 8006e18:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006e2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3720      	adds	r7, #32
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b088      	sub	sp, #32
 8006e38:	af02      	add	r7, sp, #8
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	603b      	str	r3, [r7, #0]
 8006e40:	4613      	mov	r3, r2
 8006e42:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006e44:	2300      	movs	r3, #0
 8006e46:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e50:	d112      	bne.n	8006e78 <HAL_SPI_Receive+0x44>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10e      	bne.n	8006e78 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2204      	movs	r2, #4
 8006e5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006e62:	88fa      	ldrh	r2, [r7, #6]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	4613      	mov	r3, r2
 8006e6a:	68ba      	ldr	r2, [r7, #8]
 8006e6c:	68b9      	ldr	r1, [r7, #8]
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f000 f8f2 	bl	8007058 <HAL_SPI_TransmitReceive>
 8006e74:	4603      	mov	r3, r0
 8006e76:	e0ea      	b.n	800704e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d101      	bne.n	8006e86 <HAL_SPI_Receive+0x52>
 8006e82:	2302      	movs	r3, #2
 8006e84:	e0e3      	b.n	800704e <HAL_SPI_Receive+0x21a>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e8e:	f7fc fbd1 	bl	8003634 <HAL_GetTick>
 8006e92:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d002      	beq.n	8006ea6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006ea4:	e0ca      	b.n	800703c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d002      	beq.n	8006eb2 <HAL_SPI_Receive+0x7e>
 8006eac:	88fb      	ldrh	r3, [r7, #6]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d102      	bne.n	8006eb8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006eb6:	e0c1      	b.n	800703c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2204      	movs	r2, #4
 8006ebc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	68ba      	ldr	r2, [r7, #8]
 8006eca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	88fa      	ldrh	r2, [r7, #6]
 8006ed0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	88fa      	ldrh	r2, [r7, #6]
 8006ed6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006efe:	d10f      	bne.n	8006f20 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006f1e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f2a:	2b40      	cmp	r3, #64	; 0x40
 8006f2c:	d007      	beq.n	8006f3e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f3c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d162      	bne.n	800700c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006f46:	e02e      	b.n	8006fa6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d115      	bne.n	8006f82 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f103 020c 	add.w	r2, r3, #12
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f62:	7812      	ldrb	r2, [r2, #0]
 8006f64:	b2d2      	uxtb	r2, r2
 8006f66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f6c:	1c5a      	adds	r2, r3, #1
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	3b01      	subs	r3, #1
 8006f7a:	b29a      	uxth	r2, r3
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f80:	e011      	b.n	8006fa6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f82:	f7fc fb57 	bl	8003634 <HAL_GetTick>
 8006f86:	4602      	mov	r2, r0
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d803      	bhi.n	8006f9a <HAL_SPI_Receive+0x166>
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f98:	d102      	bne.n	8006fa0 <HAL_SPI_Receive+0x16c>
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d102      	bne.n	8006fa6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006fa4:	e04a      	b.n	800703c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1cb      	bne.n	8006f48 <HAL_SPI_Receive+0x114>
 8006fb0:	e031      	b.n	8007016 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f003 0301 	and.w	r3, r3, #1
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d113      	bne.n	8006fe8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68da      	ldr	r2, [r3, #12]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fca:	b292      	uxth	r2, r2
 8006fcc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd2:	1c9a      	adds	r2, r3, #2
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006fe6:	e011      	b.n	800700c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fe8:	f7fc fb24 	bl	8003634 <HAL_GetTick>
 8006fec:	4602      	mov	r2, r0
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d803      	bhi.n	8007000 <HAL_SPI_Receive+0x1cc>
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ffe:	d102      	bne.n	8007006 <HAL_SPI_Receive+0x1d2>
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d102      	bne.n	800700c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	75fb      	strb	r3, [r7, #23]
          goto error;
 800700a:	e017      	b.n	800703c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007010:	b29b      	uxth	r3, r3
 8007012:	2b00      	cmp	r3, #0
 8007014:	d1cd      	bne.n	8006fb2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007016:	693a      	ldr	r2, [r7, #16]
 8007018:	6839      	ldr	r1, [r7, #0]
 800701a:	68f8      	ldr	r0, [r7, #12]
 800701c:	f000 fa52 	bl	80074c4 <SPI_EndRxTransaction>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2220      	movs	r2, #32
 800702a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007030:	2b00      	cmp	r3, #0
 8007032:	d002      	beq.n	800703a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	75fb      	strb	r3, [r7, #23]
 8007038:	e000      	b.n	800703c <HAL_SPI_Receive+0x208>
  }

error :
 800703a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800704c:	7dfb      	ldrb	r3, [r7, #23]
}
 800704e:	4618      	mov	r0, r3
 8007050:	3718      	adds	r7, #24
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
	...

08007058 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b08c      	sub	sp, #48	; 0x30
 800705c:	af00      	add	r7, sp, #0
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	607a      	str	r2, [r7, #4]
 8007064:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007066:	2301      	movs	r3, #1
 8007068:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800706a:	2300      	movs	r3, #0
 800706c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d004      	beq.n	8007082 <HAL_SPI_TransmitReceive+0x2a>
 8007078:	f240 417e 	movw	r1, #1150	; 0x47e
 800707c:	4884      	ldr	r0, [pc, #528]	; (8007290 <HAL_SPI_TransmitReceive+0x238>)
 800707e:	f7fb fd20 	bl	8002ac2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007088:	2b01      	cmp	r3, #1
 800708a:	d101      	bne.n	8007090 <HAL_SPI_TransmitReceive+0x38>
 800708c:	2302      	movs	r3, #2
 800708e:	e18d      	b.n	80073ac <HAL_SPI_TransmitReceive+0x354>
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007098:	f7fc facc 	bl	8003634 <HAL_GetTick>
 800709c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80070ae:	887b      	ldrh	r3, [r7, #2]
 80070b0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80070b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d00f      	beq.n	80070da <HAL_SPI_TransmitReceive+0x82>
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070c0:	d107      	bne.n	80070d2 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d103      	bne.n	80070d2 <HAL_SPI_TransmitReceive+0x7a>
 80070ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070ce:	2b04      	cmp	r3, #4
 80070d0:	d003      	beq.n	80070da <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 80070d2:	2302      	movs	r3, #2
 80070d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80070d8:	e15e      	b.n	8007398 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d005      	beq.n	80070ec <HAL_SPI_TransmitReceive+0x94>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d002      	beq.n	80070ec <HAL_SPI_TransmitReceive+0x94>
 80070e6:	887b      	ldrh	r3, [r7, #2]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d103      	bne.n	80070f4 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80070f2:	e151      	b.n	8007398 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	2b04      	cmp	r3, #4
 80070fe:	d003      	beq.n	8007108 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2205      	movs	r2, #5
 8007104:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2200      	movs	r2, #0
 800710c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	887a      	ldrh	r2, [r7, #2]
 8007118:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	887a      	ldrh	r2, [r7, #2]
 800711e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	887a      	ldrh	r2, [r7, #2]
 800712a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	887a      	ldrh	r2, [r7, #2]
 8007130:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2200      	movs	r2, #0
 800713c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007148:	2b40      	cmp	r3, #64	; 0x40
 800714a:	d007      	beq.n	800715c <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800715a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007164:	d178      	bne.n	8007258 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <HAL_SPI_TransmitReceive+0x11c>
 800716e:	8b7b      	ldrh	r3, [r7, #26]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d166      	bne.n	8007242 <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007178:	881a      	ldrh	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007184:	1c9a      	adds	r2, r3, #2
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800718e:	b29b      	uxth	r3, r3
 8007190:	3b01      	subs	r3, #1
 8007192:	b29a      	uxth	r2, r3
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007198:	e053      	b.n	8007242 <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d11b      	bne.n	80071e0 <HAL_SPI_TransmitReceive+0x188>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d016      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x188>
 80071b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d113      	bne.n	80071e0 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071bc:	881a      	ldrh	r2, [r3, #0]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c8:	1c9a      	adds	r2, r3, #2
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	3b01      	subs	r3, #1
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80071dc:	2300      	movs	r3, #0
 80071de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d119      	bne.n	8007222 <HAL_SPI_TransmitReceive+0x1ca>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d014      	beq.n	8007222 <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	68da      	ldr	r2, [r3, #12]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007202:	b292      	uxth	r2, r2
 8007204:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800720a:	1c9a      	adds	r2, r3, #2
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007214:	b29b      	uxth	r3, r3
 8007216:	3b01      	subs	r3, #1
 8007218:	b29a      	uxth	r2, r3
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800721e:	2301      	movs	r3, #1
 8007220:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007222:	f7fc fa07 	bl	8003634 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800722e:	429a      	cmp	r2, r3
 8007230:	d807      	bhi.n	8007242 <HAL_SPI_TransmitReceive+0x1ea>
 8007232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007238:	d003      	beq.n	8007242 <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007240:	e0aa      	b.n	8007398 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007246:	b29b      	uxth	r3, r3
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1a6      	bne.n	800719a <HAL_SPI_TransmitReceive+0x142>
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007250:	b29b      	uxth	r3, r3
 8007252:	2b00      	cmp	r3, #0
 8007254:	d1a1      	bne.n	800719a <HAL_SPI_TransmitReceive+0x142>
 8007256:	e07f      	b.n	8007358 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d002      	beq.n	8007266 <HAL_SPI_TransmitReceive+0x20e>
 8007260:	8b7b      	ldrh	r3, [r7, #26]
 8007262:	2b01      	cmp	r3, #1
 8007264:	d16e      	bne.n	8007344 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	330c      	adds	r3, #12
 8007270:	7812      	ldrb	r2, [r2, #0]
 8007272:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007278:	1c5a      	adds	r2, r3, #1
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007282:	b29b      	uxth	r3, r3
 8007284:	3b01      	subs	r3, #1
 8007286:	b29a      	uxth	r2, r3
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800728c:	e05a      	b.n	8007344 <HAL_SPI_TransmitReceive+0x2ec>
 800728e:	bf00      	nop
 8007290:	08010384 	.word	0x08010384
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f003 0302 	and.w	r3, r3, #2
 800729e:	2b02      	cmp	r3, #2
 80072a0:	d11c      	bne.n	80072dc <HAL_SPI_TransmitReceive+0x284>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d017      	beq.n	80072dc <HAL_SPI_TransmitReceive+0x284>
 80072ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d114      	bne.n	80072dc <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	330c      	adds	r3, #12
 80072bc:	7812      	ldrb	r2, [r2, #0]
 80072be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c4:	1c5a      	adds	r2, r3, #1
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	3b01      	subs	r3, #1
 80072d2:	b29a      	uxth	r2, r3
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072d8:	2300      	movs	r3, #0
 80072da:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f003 0301 	and.w	r3, r3, #1
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d119      	bne.n	800731e <HAL_SPI_TransmitReceive+0x2c6>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d014      	beq.n	800731e <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68da      	ldr	r2, [r3, #12]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fe:	b2d2      	uxtb	r2, r2
 8007300:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007306:	1c5a      	adds	r2, r3, #1
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007310:	b29b      	uxth	r3, r3
 8007312:	3b01      	subs	r3, #1
 8007314:	b29a      	uxth	r2, r3
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800731a:	2301      	movs	r3, #1
 800731c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800731e:	f7fc f989 	bl	8003634 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800732a:	429a      	cmp	r2, r3
 800732c:	d803      	bhi.n	8007336 <HAL_SPI_TransmitReceive+0x2de>
 800732e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007334:	d102      	bne.n	800733c <HAL_SPI_TransmitReceive+0x2e4>
 8007336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007338:	2b00      	cmp	r3, #0
 800733a:	d103      	bne.n	8007344 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007342:	e029      	b.n	8007398 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007348:	b29b      	uxth	r3, r3
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1a2      	bne.n	8007294 <HAL_SPI_TransmitReceive+0x23c>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007352:	b29b      	uxth	r3, r3
 8007354:	2b00      	cmp	r3, #0
 8007356:	d19d      	bne.n	8007294 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800735a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 f917 	bl	8007590 <SPI_EndRxTxTransaction>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d006      	beq.n	8007376 <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2220      	movs	r2, #32
 8007372:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007374:	e010      	b.n	8007398 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10b      	bne.n	8007396 <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800737e:	2300      	movs	r3, #0
 8007380:	617b      	str	r3, [r7, #20]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	617b      	str	r3, [r7, #20]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	617b      	str	r3, [r7, #20]
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	e000      	b.n	8007398 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 8007396:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80073a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3730      	adds	r7, #48	; 0x30
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b088      	sub	sp, #32
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	603b      	str	r3, [r7, #0]
 80073c0:	4613      	mov	r3, r2
 80073c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80073c4:	f7fc f936 	bl	8003634 <HAL_GetTick>
 80073c8:	4602      	mov	r2, r0
 80073ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073cc:	1a9b      	subs	r3, r3, r2
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	4413      	add	r3, r2
 80073d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80073d4:	f7fc f92e 	bl	8003634 <HAL_GetTick>
 80073d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80073da:	4b39      	ldr	r3, [pc, #228]	; (80074c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	015b      	lsls	r3, r3, #5
 80073e0:	0d1b      	lsrs	r3, r3, #20
 80073e2:	69fa      	ldr	r2, [r7, #28]
 80073e4:	fb02 f303 	mul.w	r3, r2, r3
 80073e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073ea:	e054      	b.n	8007496 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f2:	d050      	beq.n	8007496 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80073f4:	f7fc f91e 	bl	8003634 <HAL_GetTick>
 80073f8:	4602      	mov	r2, r0
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	69fa      	ldr	r2, [r7, #28]
 8007400:	429a      	cmp	r2, r3
 8007402:	d902      	bls.n	800740a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d13d      	bne.n	8007486 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007418:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007422:	d111      	bne.n	8007448 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800742c:	d004      	beq.n	8007438 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007436:	d107      	bne.n	8007448 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007446:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800744c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007450:	d10f      	bne.n	8007472 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007460:	601a      	str	r2, [r3, #0]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007470:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	e017      	b.n	80074b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d101      	bne.n	8007490 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800748c:	2300      	movs	r3, #0
 800748e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	3b01      	subs	r3, #1
 8007494:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	4013      	ands	r3, r2
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	bf0c      	ite	eq
 80074a6:	2301      	moveq	r3, #1
 80074a8:	2300      	movne	r3, #0
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	461a      	mov	r2, r3
 80074ae:	79fb      	ldrb	r3, [r7, #7]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d19b      	bne.n	80073ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3720      	adds	r7, #32
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	20000138 	.word	0x20000138

080074c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b086      	sub	sp, #24
 80074c8:	af02      	add	r7, sp, #8
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	60b9      	str	r1, [r7, #8]
 80074ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074d8:	d111      	bne.n	80074fe <SPI_EndRxTransaction+0x3a>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074e2:	d004      	beq.n	80074ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074ec:	d107      	bne.n	80074fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074fc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007506:	d12a      	bne.n	800755e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007510:	d012      	beq.n	8007538 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	9300      	str	r3, [sp, #0]
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	2200      	movs	r2, #0
 800751a:	2180      	movs	r1, #128	; 0x80
 800751c:	68f8      	ldr	r0, [r7, #12]
 800751e:	f7ff ff49 	bl	80073b4 <SPI_WaitFlagStateUntilTimeout>
 8007522:	4603      	mov	r3, r0
 8007524:	2b00      	cmp	r3, #0
 8007526:	d02d      	beq.n	8007584 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800752c:	f043 0220 	orr.w	r2, r3, #32
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e026      	b.n	8007586 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	9300      	str	r3, [sp, #0]
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	2200      	movs	r2, #0
 8007540:	2101      	movs	r1, #1
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f7ff ff36 	bl	80073b4 <SPI_WaitFlagStateUntilTimeout>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d01a      	beq.n	8007584 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007552:	f043 0220 	orr.w	r2, r3, #32
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e013      	b.n	8007586 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2200      	movs	r2, #0
 8007566:	2101      	movs	r1, #1
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f7ff ff23 	bl	80073b4 <SPI_WaitFlagStateUntilTimeout>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d007      	beq.n	8007584 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007578:	f043 0220 	orr.w	r2, r3, #32
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007580:	2303      	movs	r3, #3
 8007582:	e000      	b.n	8007586 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
	...

08007590 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b088      	sub	sp, #32
 8007594:	af02      	add	r7, sp, #8
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800759c:	4b1b      	ldr	r3, [pc, #108]	; (800760c <SPI_EndRxTxTransaction+0x7c>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a1b      	ldr	r2, [pc, #108]	; (8007610 <SPI_EndRxTxTransaction+0x80>)
 80075a2:	fba2 2303 	umull	r2, r3, r2, r3
 80075a6:	0d5b      	lsrs	r3, r3, #21
 80075a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80075ac:	fb02 f303 	mul.w	r3, r2, r3
 80075b0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075ba:	d112      	bne.n	80075e2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	9300      	str	r3, [sp, #0]
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	2200      	movs	r2, #0
 80075c4:	2180      	movs	r1, #128	; 0x80
 80075c6:	68f8      	ldr	r0, [r7, #12]
 80075c8:	f7ff fef4 	bl	80073b4 <SPI_WaitFlagStateUntilTimeout>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d016      	beq.n	8007600 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075d6:	f043 0220 	orr.w	r2, r3, #32
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80075de:	2303      	movs	r3, #3
 80075e0:	e00f      	b.n	8007602 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00a      	beq.n	80075fe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	3b01      	subs	r3, #1
 80075ec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075f8:	2b80      	cmp	r3, #128	; 0x80
 80075fa:	d0f2      	beq.n	80075e2 <SPI_EndRxTxTransaction+0x52>
 80075fc:	e000      	b.n	8007600 <SPI_EndRxTxTransaction+0x70>
        break;
 80075fe:	bf00      	nop
  }

  return HAL_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3718      	adds	r7, #24
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	20000138 	.word	0x20000138
 8007610:	165e9f81 	.word	0x165e9f81

08007614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d101      	bne.n	8007626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e0c5      	b.n	80077b2 <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a64      	ldr	r2, [pc, #400]	; (80077bc <HAL_TIM_Base_Init+0x1a8>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d045      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007638:	d040      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a60      	ldr	r2, [pc, #384]	; (80077c0 <HAL_TIM_Base_Init+0x1ac>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d03b      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a5e      	ldr	r2, [pc, #376]	; (80077c4 <HAL_TIM_Base_Init+0x1b0>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d036      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a5d      	ldr	r2, [pc, #372]	; (80077c8 <HAL_TIM_Base_Init+0x1b4>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d031      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a5b      	ldr	r2, [pc, #364]	; (80077cc <HAL_TIM_Base_Init+0x1b8>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d02c      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a5a      	ldr	r2, [pc, #360]	; (80077d0 <HAL_TIM_Base_Init+0x1bc>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d027      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a58      	ldr	r2, [pc, #352]	; (80077d4 <HAL_TIM_Base_Init+0x1c0>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d022      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a57      	ldr	r2, [pc, #348]	; (80077d8 <HAL_TIM_Base_Init+0x1c4>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d01d      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a55      	ldr	r2, [pc, #340]	; (80077dc <HAL_TIM_Base_Init+0x1c8>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d018      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a54      	ldr	r2, [pc, #336]	; (80077e0 <HAL_TIM_Base_Init+0x1cc>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d013      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a52      	ldr	r2, [pc, #328]	; (80077e4 <HAL_TIM_Base_Init+0x1d0>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d00e      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a51      	ldr	r2, [pc, #324]	; (80077e8 <HAL_TIM_Base_Init+0x1d4>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d009      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a4f      	ldr	r2, [pc, #316]	; (80077ec <HAL_TIM_Base_Init+0x1d8>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d004      	beq.n	80076bc <HAL_TIM_Base_Init+0xa8>
 80076b2:	f240 1113 	movw	r1, #275	; 0x113
 80076b6:	484e      	ldr	r0, [pc, #312]	; (80077f0 <HAL_TIM_Base_Init+0x1dc>)
 80076b8:	f7fb fa03 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d014      	beq.n	80076ee <HAL_TIM_Base_Init+0xda>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	2b10      	cmp	r3, #16
 80076ca:	d010      	beq.n	80076ee <HAL_TIM_Base_Init+0xda>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	2b20      	cmp	r3, #32
 80076d2:	d00c      	beq.n	80076ee <HAL_TIM_Base_Init+0xda>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	2b40      	cmp	r3, #64	; 0x40
 80076da:	d008      	beq.n	80076ee <HAL_TIM_Base_Init+0xda>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	2b60      	cmp	r3, #96	; 0x60
 80076e2:	d004      	beq.n	80076ee <HAL_TIM_Base_Init+0xda>
 80076e4:	f44f 718a 	mov.w	r1, #276	; 0x114
 80076e8:	4841      	ldr	r0, [pc, #260]	; (80077f0 <HAL_TIM_Base_Init+0x1dc>)
 80076ea:	f7fb f9ea 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00e      	beq.n	8007714 <HAL_TIM_Base_Init+0x100>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	691b      	ldr	r3, [r3, #16]
 80076fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076fe:	d009      	beq.n	8007714 <HAL_TIM_Base_Init+0x100>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007708:	d004      	beq.n	8007714 <HAL_TIM_Base_Init+0x100>
 800770a:	f240 1115 	movw	r1, #277	; 0x115
 800770e:	4838      	ldr	r0, [pc, #224]	; (80077f0 <HAL_TIM_Base_Init+0x1dc>)
 8007710:	f7fb f9d7 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	699b      	ldr	r3, [r3, #24]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d008      	beq.n	800772e <HAL_TIM_Base_Init+0x11a>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	699b      	ldr	r3, [r3, #24]
 8007720:	2b80      	cmp	r3, #128	; 0x80
 8007722:	d004      	beq.n	800772e <HAL_TIM_Base_Init+0x11a>
 8007724:	f44f 718b 	mov.w	r1, #278	; 0x116
 8007728:	4831      	ldr	r0, [pc, #196]	; (80077f0 <HAL_TIM_Base_Init+0x1dc>)
 800772a:	f7fb f9ca 	bl	8002ac2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d106      	bne.n	8007748 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7fb fc36 	bl	8002fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2202      	movs	r2, #2
 800774c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	3304      	adds	r3, #4
 8007758:	4619      	mov	r1, r3
 800775a:	4610      	mov	r0, r2
 800775c:	f001 fbb8 	bl	8008ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077b0:	2300      	movs	r3, #0
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3708      	adds	r7, #8
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	40010000 	.word	0x40010000
 80077c0:	40000400 	.word	0x40000400
 80077c4:	40000800 	.word	0x40000800
 80077c8:	40000c00 	.word	0x40000c00
 80077cc:	40001000 	.word	0x40001000
 80077d0:	40001400 	.word	0x40001400
 80077d4:	40010400 	.word	0x40010400
 80077d8:	40014000 	.word	0x40014000
 80077dc:	40014400 	.word	0x40014400
 80077e0:	40014800 	.word	0x40014800
 80077e4:	40001800 	.word	0x40001800
 80077e8:	40001c00 	.word	0x40001c00
 80077ec:	40002000 	.word	0x40002000
 80077f0:	080103bc 	.word	0x080103bc

080077f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a51      	ldr	r2, [pc, #324]	; (8007948 <HAL_TIM_Base_Start_IT+0x154>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d045      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800780e:	d040      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a4d      	ldr	r2, [pc, #308]	; (800794c <HAL_TIM_Base_Start_IT+0x158>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d03b      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a4c      	ldr	r2, [pc, #304]	; (8007950 <HAL_TIM_Base_Start_IT+0x15c>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d036      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a4a      	ldr	r2, [pc, #296]	; (8007954 <HAL_TIM_Base_Start_IT+0x160>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d031      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a49      	ldr	r2, [pc, #292]	; (8007958 <HAL_TIM_Base_Start_IT+0x164>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d02c      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a47      	ldr	r2, [pc, #284]	; (800795c <HAL_TIM_Base_Start_IT+0x168>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d027      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a46      	ldr	r2, [pc, #280]	; (8007960 <HAL_TIM_Base_Start_IT+0x16c>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d022      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a44      	ldr	r2, [pc, #272]	; (8007964 <HAL_TIM_Base_Start_IT+0x170>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d01d      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a43      	ldr	r2, [pc, #268]	; (8007968 <HAL_TIM_Base_Start_IT+0x174>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d018      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a41      	ldr	r2, [pc, #260]	; (800796c <HAL_TIM_Base_Start_IT+0x178>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d013      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a40      	ldr	r2, [pc, #256]	; (8007970 <HAL_TIM_Base_Start_IT+0x17c>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d00e      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a3e      	ldr	r2, [pc, #248]	; (8007974 <HAL_TIM_Base_Start_IT+0x180>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d009      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a3d      	ldr	r2, [pc, #244]	; (8007978 <HAL_TIM_Base_Start_IT+0x184>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d004      	beq.n	8007892 <HAL_TIM_Base_Start_IT+0x9e>
 8007888:	f240 11cf 	movw	r1, #463	; 0x1cf
 800788c:	483b      	ldr	r0, [pc, #236]	; (800797c <HAL_TIM_Base_Start_IT+0x188>)
 800788e:	f7fb f918 	bl	8002ac2 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007898:	b2db      	uxtb	r3, r3
 800789a:	2b01      	cmp	r3, #1
 800789c:	d001      	beq.n	80078a2 <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e04e      	b.n	8007940 <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2202      	movs	r2, #2
 80078a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68da      	ldr	r2, [r3, #12]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f042 0201 	orr.w	r2, r2, #1
 80078b8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a22      	ldr	r2, [pc, #136]	; (8007948 <HAL_TIM_Base_Start_IT+0x154>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d022      	beq.n	800790a <HAL_TIM_Base_Start_IT+0x116>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078cc:	d01d      	beq.n	800790a <HAL_TIM_Base_Start_IT+0x116>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a1e      	ldr	r2, [pc, #120]	; (800794c <HAL_TIM_Base_Start_IT+0x158>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d018      	beq.n	800790a <HAL_TIM_Base_Start_IT+0x116>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a1c      	ldr	r2, [pc, #112]	; (8007950 <HAL_TIM_Base_Start_IT+0x15c>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d013      	beq.n	800790a <HAL_TIM_Base_Start_IT+0x116>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a1b      	ldr	r2, [pc, #108]	; (8007954 <HAL_TIM_Base_Start_IT+0x160>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d00e      	beq.n	800790a <HAL_TIM_Base_Start_IT+0x116>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a1b      	ldr	r2, [pc, #108]	; (8007960 <HAL_TIM_Base_Start_IT+0x16c>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d009      	beq.n	800790a <HAL_TIM_Base_Start_IT+0x116>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a1a      	ldr	r2, [pc, #104]	; (8007964 <HAL_TIM_Base_Start_IT+0x170>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d004      	beq.n	800790a <HAL_TIM_Base_Start_IT+0x116>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a1a      	ldr	r2, [pc, #104]	; (8007970 <HAL_TIM_Base_Start_IT+0x17c>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d111      	bne.n	800792e <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	f003 0307 	and.w	r3, r3, #7
 8007914:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2b06      	cmp	r3, #6
 800791a:	d010      	beq.n	800793e <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f042 0201 	orr.w	r2, r2, #1
 800792a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800792c:	e007      	b.n	800793e <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f042 0201 	orr.w	r2, r2, #1
 800793c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800793e:	2300      	movs	r3, #0
}
 8007940:	4618      	mov	r0, r3
 8007942:	3710      	adds	r7, #16
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	40010000 	.word	0x40010000
 800794c:	40000400 	.word	0x40000400
 8007950:	40000800 	.word	0x40000800
 8007954:	40000c00 	.word	0x40000c00
 8007958:	40001000 	.word	0x40001000
 800795c:	40001400 	.word	0x40001400
 8007960:	40010400 	.word	0x40010400
 8007964:	40014000 	.word	0x40014000
 8007968:	40014400 	.word	0x40014400
 800796c:	40014800 	.word	0x40014800
 8007970:	40001800 	.word	0x40001800
 8007974:	40001c00 	.word	0x40001c00
 8007978:	40002000 	.word	0x40002000
 800797c:	080103bc 	.word	0x080103bc

08007980 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d101      	bne.n	8007992 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	e0c5      	b.n	8007b1e <HAL_TIM_PWM_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a64      	ldr	r2, [pc, #400]	; (8007b28 <HAL_TIM_PWM_Init+0x1a8>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d045      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079a4:	d040      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a60      	ldr	r2, [pc, #384]	; (8007b2c <HAL_TIM_PWM_Init+0x1ac>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d03b      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a5e      	ldr	r2, [pc, #376]	; (8007b30 <HAL_TIM_PWM_Init+0x1b0>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d036      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a5d      	ldr	r2, [pc, #372]	; (8007b34 <HAL_TIM_PWM_Init+0x1b4>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d031      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a5b      	ldr	r2, [pc, #364]	; (8007b38 <HAL_TIM_PWM_Init+0x1b8>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d02c      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a5a      	ldr	r2, [pc, #360]	; (8007b3c <HAL_TIM_PWM_Init+0x1bc>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d027      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4a58      	ldr	r2, [pc, #352]	; (8007b40 <HAL_TIM_PWM_Init+0x1c0>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d022      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a57      	ldr	r2, [pc, #348]	; (8007b44 <HAL_TIM_PWM_Init+0x1c4>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d01d      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a55      	ldr	r2, [pc, #340]	; (8007b48 <HAL_TIM_PWM_Init+0x1c8>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d018      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a54      	ldr	r2, [pc, #336]	; (8007b4c <HAL_TIM_PWM_Init+0x1cc>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d013      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a52      	ldr	r2, [pc, #328]	; (8007b50 <HAL_TIM_PWM_Init+0x1d0>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d00e      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a51      	ldr	r2, [pc, #324]	; (8007b54 <HAL_TIM_PWM_Init+0x1d4>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d009      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a4f      	ldr	r2, [pc, #316]	; (8007b58 <HAL_TIM_PWM_Init+0x1d8>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d004      	beq.n	8007a28 <HAL_TIM_PWM_Init+0xa8>
 8007a1e:	f240 5129 	movw	r1, #1321	; 0x529
 8007a22:	484e      	ldr	r0, [pc, #312]	; (8007b5c <HAL_TIM_PWM_Init+0x1dc>)
 8007a24:	f7fb f84d 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d014      	beq.n	8007a5a <HAL_TIM_PWM_Init+0xda>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	2b10      	cmp	r3, #16
 8007a36:	d010      	beq.n	8007a5a <HAL_TIM_PWM_Init+0xda>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	2b20      	cmp	r3, #32
 8007a3e:	d00c      	beq.n	8007a5a <HAL_TIM_PWM_Init+0xda>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	2b40      	cmp	r3, #64	; 0x40
 8007a46:	d008      	beq.n	8007a5a <HAL_TIM_PWM_Init+0xda>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	2b60      	cmp	r3, #96	; 0x60
 8007a4e:	d004      	beq.n	8007a5a <HAL_TIM_PWM_Init+0xda>
 8007a50:	f240 512a 	movw	r1, #1322	; 0x52a
 8007a54:	4841      	ldr	r0, [pc, #260]	; (8007b5c <HAL_TIM_PWM_Init+0x1dc>)
 8007a56:	f7fb f834 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00e      	beq.n	8007a80 <HAL_TIM_PWM_Init+0x100>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	691b      	ldr	r3, [r3, #16]
 8007a66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a6a:	d009      	beq.n	8007a80 <HAL_TIM_PWM_Init+0x100>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	691b      	ldr	r3, [r3, #16]
 8007a70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a74:	d004      	beq.n	8007a80 <HAL_TIM_PWM_Init+0x100>
 8007a76:	f240 512b 	movw	r1, #1323	; 0x52b
 8007a7a:	4838      	ldr	r0, [pc, #224]	; (8007b5c <HAL_TIM_PWM_Init+0x1dc>)
 8007a7c:	f7fb f821 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d008      	beq.n	8007a9a <HAL_TIM_PWM_Init+0x11a>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	2b80      	cmp	r3, #128	; 0x80
 8007a8e:	d004      	beq.n	8007a9a <HAL_TIM_PWM_Init+0x11a>
 8007a90:	f240 512c 	movw	r1, #1324	; 0x52c
 8007a94:	4831      	ldr	r0, [pc, #196]	; (8007b5c <HAL_TIM_PWM_Init+0x1dc>)
 8007a96:	f7fb f814 	bl	8002ac2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d106      	bne.n	8007ab4 <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7fb fae2 	bl	8003078 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2202      	movs	r2, #2
 8007ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	3304      	adds	r3, #4
 8007ac4:	4619      	mov	r1, r3
 8007ac6:	4610      	mov	r0, r2
 8007ac8:	f001 fa02 	bl	8008ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2201      	movs	r2, #1
 8007ad0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3708      	adds	r7, #8
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	40010000 	.word	0x40010000
 8007b2c:	40000400 	.word	0x40000400
 8007b30:	40000800 	.word	0x40000800
 8007b34:	40000c00 	.word	0x40000c00
 8007b38:	40001000 	.word	0x40001000
 8007b3c:	40001400 	.word	0x40001400
 8007b40:	40010400 	.word	0x40010400
 8007b44:	40014000 	.word	0x40014000
 8007b48:	40014400 	.word	0x40014400
 8007b4c:	40014800 	.word	0x40014800
 8007b50:	40001800 	.word	0x40001800
 8007b54:	40001c00 	.word	0x40001c00
 8007b58:	40002000 	.word	0x40002000
 8007b5c:	080103bc 	.word	0x080103bc

08007b60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a84      	ldr	r2, [pc, #528]	; (8007d80 <HAL_TIM_PWM_Start+0x220>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d10f      	bne.n	8007b94 <HAL_TIM_PWM_Start+0x34>
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f000 809f 	beq.w	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	2b04      	cmp	r3, #4
 8007b80:	f000 809b 	beq.w	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	2b08      	cmp	r3, #8
 8007b88:	f000 8097 	beq.w	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	2b0c      	cmp	r3, #12
 8007b90:	f000 8093 	beq.w	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b9c:	d10e      	bne.n	8007bbc <HAL_TIM_PWM_Start+0x5c>
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	f000 808a 	beq.w	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	2b04      	cmp	r3, #4
 8007baa:	f000 8086 	beq.w	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	2b08      	cmp	r3, #8
 8007bb2:	f000 8082 	beq.w	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	2b0c      	cmp	r3, #12
 8007bba:	d07e      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a70      	ldr	r2, [pc, #448]	; (8007d84 <HAL_TIM_PWM_Start+0x224>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d10b      	bne.n	8007bde <HAL_TIM_PWM_Start+0x7e>
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d076      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	2b04      	cmp	r3, #4
 8007bd0:	d073      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	2b08      	cmp	r3, #8
 8007bd6:	d070      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	2b0c      	cmp	r3, #12
 8007bdc:	d06d      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a69      	ldr	r2, [pc, #420]	; (8007d88 <HAL_TIM_PWM_Start+0x228>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d10b      	bne.n	8007c00 <HAL_TIM_PWM_Start+0xa0>
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d065      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	2b04      	cmp	r3, #4
 8007bf2:	d062      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2b08      	cmp	r3, #8
 8007bf8:	d05f      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	2b0c      	cmp	r3, #12
 8007bfe:	d05c      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a61      	ldr	r2, [pc, #388]	; (8007d8c <HAL_TIM_PWM_Start+0x22c>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d10b      	bne.n	8007c22 <HAL_TIM_PWM_Start+0xc2>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d054      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	2b04      	cmp	r3, #4
 8007c14:	d051      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	2b08      	cmp	r3, #8
 8007c1a:	d04e      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	2b0c      	cmp	r3, #12
 8007c20:	d04b      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a5a      	ldr	r2, [pc, #360]	; (8007d90 <HAL_TIM_PWM_Start+0x230>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d10b      	bne.n	8007c44 <HAL_TIM_PWM_Start+0xe4>
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d043      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	2b04      	cmp	r3, #4
 8007c36:	d040      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	2b08      	cmp	r3, #8
 8007c3c:	d03d      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	2b0c      	cmp	r3, #12
 8007c42:	d03a      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a52      	ldr	r2, [pc, #328]	; (8007d94 <HAL_TIM_PWM_Start+0x234>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d105      	bne.n	8007c5a <HAL_TIM_PWM_Start+0xfa>
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d032      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	2b04      	cmp	r3, #4
 8007c58:	d02f      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a4e      	ldr	r2, [pc, #312]	; (8007d98 <HAL_TIM_PWM_Start+0x238>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d102      	bne.n	8007c6a <HAL_TIM_PWM_Start+0x10a>
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d027      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a4b      	ldr	r2, [pc, #300]	; (8007d9c <HAL_TIM_PWM_Start+0x23c>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d102      	bne.n	8007c7a <HAL_TIM_PWM_Start+0x11a>
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d01f      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a48      	ldr	r2, [pc, #288]	; (8007da0 <HAL_TIM_PWM_Start+0x240>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d105      	bne.n	8007c90 <HAL_TIM_PWM_Start+0x130>
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d017      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	2b04      	cmp	r3, #4
 8007c8e:	d014      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a43      	ldr	r2, [pc, #268]	; (8007da4 <HAL_TIM_PWM_Start+0x244>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d102      	bne.n	8007ca0 <HAL_TIM_PWM_Start+0x140>
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d00c      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a40      	ldr	r2, [pc, #256]	; (8007da8 <HAL_TIM_PWM_Start+0x248>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d102      	bne.n	8007cb0 <HAL_TIM_PWM_Start+0x150>
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d004      	beq.n	8007cba <HAL_TIM_PWM_Start+0x15a>
 8007cb0:	f240 51af 	movw	r1, #1455	; 0x5af
 8007cb4:	483d      	ldr	r0, [pc, #244]	; (8007dac <HAL_TIM_PWM_Start+0x24c>)
 8007cb6:	f7fa ff04 	bl	8002ac2 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d109      	bne.n	8007cd4 <HAL_TIM_PWM_Start+0x174>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	bf14      	ite	ne
 8007ccc:	2301      	movne	r3, #1
 8007cce:	2300      	moveq	r3, #0
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	e022      	b.n	8007d1a <HAL_TIM_PWM_Start+0x1ba>
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	2b04      	cmp	r3, #4
 8007cd8:	d109      	bne.n	8007cee <HAL_TIM_PWM_Start+0x18e>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	bf14      	ite	ne
 8007ce6:	2301      	movne	r3, #1
 8007ce8:	2300      	moveq	r3, #0
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	e015      	b.n	8007d1a <HAL_TIM_PWM_Start+0x1ba>
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	2b08      	cmp	r3, #8
 8007cf2:	d109      	bne.n	8007d08 <HAL_TIM_PWM_Start+0x1a8>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	bf14      	ite	ne
 8007d00:	2301      	movne	r3, #1
 8007d02:	2300      	moveq	r3, #0
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	e008      	b.n	8007d1a <HAL_TIM_PWM_Start+0x1ba>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	bf14      	ite	ne
 8007d14:	2301      	movne	r3, #1
 8007d16:	2300      	moveq	r3, #0
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d001      	beq.n	8007d22 <HAL_TIM_PWM_Start+0x1c2>
  {
    return HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e094      	b.n	8007e4c <HAL_TIM_PWM_Start+0x2ec>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d104      	bne.n	8007d32 <HAL_TIM_PWM_Start+0x1d2>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d30:	e013      	b.n	8007d5a <HAL_TIM_PWM_Start+0x1fa>
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b04      	cmp	r3, #4
 8007d36:	d104      	bne.n	8007d42 <HAL_TIM_PWM_Start+0x1e2>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d40:	e00b      	b.n	8007d5a <HAL_TIM_PWM_Start+0x1fa>
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	2b08      	cmp	r3, #8
 8007d46:	d104      	bne.n	8007d52 <HAL_TIM_PWM_Start+0x1f2>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d50:	e003      	b.n	8007d5a <HAL_TIM_PWM_Start+0x1fa>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2202      	movs	r2, #2
 8007d56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	4618      	mov	r0, r3
 8007d64:	f001 fc28 	bl	80095b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a04      	ldr	r2, [pc, #16]	; (8007d80 <HAL_TIM_PWM_Start+0x220>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d004      	beq.n	8007d7c <HAL_TIM_PWM_Start+0x21c>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a06      	ldr	r2, [pc, #24]	; (8007d90 <HAL_TIM_PWM_Start+0x230>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d119      	bne.n	8007db0 <HAL_TIM_PWM_Start+0x250>
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e018      	b.n	8007db2 <HAL_TIM_PWM_Start+0x252>
 8007d80:	40010000 	.word	0x40010000
 8007d84:	40000400 	.word	0x40000400
 8007d88:	40000800 	.word	0x40000800
 8007d8c:	40000c00 	.word	0x40000c00
 8007d90:	40010400 	.word	0x40010400
 8007d94:	40014000 	.word	0x40014000
 8007d98:	40014400 	.word	0x40014400
 8007d9c:	40014800 	.word	0x40014800
 8007da0:	40001800 	.word	0x40001800
 8007da4:	40001c00 	.word	0x40001c00
 8007da8:	40002000 	.word	0x40002000
 8007dac:	080103bc 	.word	0x080103bc
 8007db0:	2300      	movs	r3, #0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d007      	beq.n	8007dc6 <HAL_TIM_PWM_Start+0x266>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007dc4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a22      	ldr	r2, [pc, #136]	; (8007e54 <HAL_TIM_PWM_Start+0x2f4>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d022      	beq.n	8007e16 <HAL_TIM_PWM_Start+0x2b6>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dd8:	d01d      	beq.n	8007e16 <HAL_TIM_PWM_Start+0x2b6>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a1e      	ldr	r2, [pc, #120]	; (8007e58 <HAL_TIM_PWM_Start+0x2f8>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d018      	beq.n	8007e16 <HAL_TIM_PWM_Start+0x2b6>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a1c      	ldr	r2, [pc, #112]	; (8007e5c <HAL_TIM_PWM_Start+0x2fc>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d013      	beq.n	8007e16 <HAL_TIM_PWM_Start+0x2b6>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a1b      	ldr	r2, [pc, #108]	; (8007e60 <HAL_TIM_PWM_Start+0x300>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d00e      	beq.n	8007e16 <HAL_TIM_PWM_Start+0x2b6>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a19      	ldr	r2, [pc, #100]	; (8007e64 <HAL_TIM_PWM_Start+0x304>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d009      	beq.n	8007e16 <HAL_TIM_PWM_Start+0x2b6>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a18      	ldr	r2, [pc, #96]	; (8007e68 <HAL_TIM_PWM_Start+0x308>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d004      	beq.n	8007e16 <HAL_TIM_PWM_Start+0x2b6>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a16      	ldr	r2, [pc, #88]	; (8007e6c <HAL_TIM_PWM_Start+0x30c>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d111      	bne.n	8007e3a <HAL_TIM_PWM_Start+0x2da>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	f003 0307 	and.w	r3, r3, #7
 8007e20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2b06      	cmp	r3, #6
 8007e26:	d010      	beq.n	8007e4a <HAL_TIM_PWM_Start+0x2ea>
    {
      __HAL_TIM_ENABLE(htim);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f042 0201 	orr.w	r2, r2, #1
 8007e36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e38:	e007      	b.n	8007e4a <HAL_TIM_PWM_Start+0x2ea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f042 0201 	orr.w	r2, r2, #1
 8007e48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e4a:	2300      	movs	r3, #0
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3710      	adds	r7, #16
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	40010000 	.word	0x40010000
 8007e58:	40000400 	.word	0x40000400
 8007e5c:	40000800 	.word	0x40000800
 8007e60:	40000c00 	.word	0x40000c00
 8007e64:	40010400 	.word	0x40010400
 8007e68:	40014000 	.word	0x40014000
 8007e6c:	40001800 	.word	0x40001800

08007e70 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d101      	bne.n	8007e84 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e198      	b.n	80081b6 <HAL_TIM_Encoder_Init+0x346>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a7d      	ldr	r2, [pc, #500]	; (8008080 <HAL_TIM_Encoder_Init+0x210>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d027      	beq.n	8007ede <HAL_TIM_Encoder_Init+0x6e>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e96:	d022      	beq.n	8007ede <HAL_TIM_Encoder_Init+0x6e>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a79      	ldr	r2, [pc, #484]	; (8008084 <HAL_TIM_Encoder_Init+0x214>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d01d      	beq.n	8007ede <HAL_TIM_Encoder_Init+0x6e>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a78      	ldr	r2, [pc, #480]	; (8008088 <HAL_TIM_Encoder_Init+0x218>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d018      	beq.n	8007ede <HAL_TIM_Encoder_Init+0x6e>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a76      	ldr	r2, [pc, #472]	; (800808c <HAL_TIM_Encoder_Init+0x21c>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d013      	beq.n	8007ede <HAL_TIM_Encoder_Init+0x6e>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a75      	ldr	r2, [pc, #468]	; (8008090 <HAL_TIM_Encoder_Init+0x220>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d00e      	beq.n	8007ede <HAL_TIM_Encoder_Init+0x6e>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a73      	ldr	r2, [pc, #460]	; (8008094 <HAL_TIM_Encoder_Init+0x224>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d009      	beq.n	8007ede <HAL_TIM_Encoder_Init+0x6e>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a72      	ldr	r2, [pc, #456]	; (8008098 <HAL_TIM_Encoder_Init+0x228>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d004      	beq.n	8007ede <HAL_TIM_Encoder_Init+0x6e>
 8007ed4:	f640 31d1 	movw	r1, #3025	; 0xbd1
 8007ed8:	4870      	ldr	r0, [pc, #448]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007eda:	f7fa fdf2 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	689b      	ldr	r3, [r3, #8]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d014      	beq.n	8007f10 <HAL_TIM_Encoder_Init+0xa0>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	2b10      	cmp	r3, #16
 8007eec:	d010      	beq.n	8007f10 <HAL_TIM_Encoder_Init+0xa0>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	2b20      	cmp	r3, #32
 8007ef4:	d00c      	beq.n	8007f10 <HAL_TIM_Encoder_Init+0xa0>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	2b40      	cmp	r3, #64	; 0x40
 8007efc:	d008      	beq.n	8007f10 <HAL_TIM_Encoder_Init+0xa0>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	2b60      	cmp	r3, #96	; 0x60
 8007f04:	d004      	beq.n	8007f10 <HAL_TIM_Encoder_Init+0xa0>
 8007f06:	f640 31d2 	movw	r1, #3026	; 0xbd2
 8007f0a:	4864      	ldr	r0, [pc, #400]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007f0c:	f7fa fdd9 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	691b      	ldr	r3, [r3, #16]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00e      	beq.n	8007f36 <HAL_TIM_Encoder_Init+0xc6>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	691b      	ldr	r3, [r3, #16]
 8007f1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f20:	d009      	beq.n	8007f36 <HAL_TIM_Encoder_Init+0xc6>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	691b      	ldr	r3, [r3, #16]
 8007f26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f2a:	d004      	beq.n	8007f36 <HAL_TIM_Encoder_Init+0xc6>
 8007f2c:	f640 31d3 	movw	r1, #3027	; 0xbd3
 8007f30:	485a      	ldr	r0, [pc, #360]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007f32:	f7fa fdc6 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	699b      	ldr	r3, [r3, #24]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d008      	beq.n	8007f50 <HAL_TIM_Encoder_Init+0xe0>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	699b      	ldr	r3, [r3, #24]
 8007f42:	2b80      	cmp	r3, #128	; 0x80
 8007f44:	d004      	beq.n	8007f50 <HAL_TIM_Encoder_Init+0xe0>
 8007f46:	f640 31d4 	movw	r1, #3028	; 0xbd4
 8007f4a:	4854      	ldr	r0, [pc, #336]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007f4c:	f7fa fdb9 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d00c      	beq.n	8007f72 <HAL_TIM_Encoder_Init+0x102>
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d008      	beq.n	8007f72 <HAL_TIM_Encoder_Init+0x102>
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	2b03      	cmp	r3, #3
 8007f66:	d004      	beq.n	8007f72 <HAL_TIM_Encoder_Init+0x102>
 8007f68:	f640 31d5 	movw	r1, #3029	; 0xbd5
 8007f6c:	484b      	ldr	r0, [pc, #300]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007f6e:	f7fa fda8 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d00c      	beq.n	8007f94 <HAL_TIM_Encoder_Init+0x124>
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	2b02      	cmp	r3, #2
 8007f80:	d008      	beq.n	8007f94 <HAL_TIM_Encoder_Init+0x124>
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	2b03      	cmp	r3, #3
 8007f88:	d004      	beq.n	8007f94 <HAL_TIM_Encoder_Init+0x124>
 8007f8a:	f640 31d6 	movw	r1, #3030	; 0xbd6
 8007f8e:	4843      	ldr	r0, [pc, #268]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007f90:	f7fa fd97 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	699b      	ldr	r3, [r3, #24]
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d00c      	beq.n	8007fb6 <HAL_TIM_Encoder_Init+0x146>
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	699b      	ldr	r3, [r3, #24]
 8007fa0:	2b02      	cmp	r3, #2
 8007fa2:	d008      	beq.n	8007fb6 <HAL_TIM_Encoder_Init+0x146>
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	699b      	ldr	r3, [r3, #24]
 8007fa8:	2b03      	cmp	r3, #3
 8007faa:	d004      	beq.n	8007fb6 <HAL_TIM_Encoder_Init+0x146>
 8007fac:	f640 31d7 	movw	r1, #3031	; 0xbd7
 8007fb0:	483a      	ldr	r0, [pc, #232]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007fb2:	f7fa fd86 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d008      	beq.n	8007fd0 <HAL_TIM_Encoder_Init+0x160>
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	2b02      	cmp	r3, #2
 8007fc4:	d004      	beq.n	8007fd0 <HAL_TIM_Encoder_Init+0x160>
 8007fc6:	f640 31d8 	movw	r1, #3032	; 0xbd8
 8007fca:	4834      	ldr	r0, [pc, #208]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007fcc:	f7fa fd79 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	695b      	ldr	r3, [r3, #20]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d008      	beq.n	8007fea <HAL_TIM_Encoder_Init+0x17a>
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	695b      	ldr	r3, [r3, #20]
 8007fdc:	2b02      	cmp	r3, #2
 8007fde:	d004      	beq.n	8007fea <HAL_TIM_Encoder_Init+0x17a>
 8007fe0:	f640 31d9 	movw	r1, #3033	; 0xbd9
 8007fe4:	482d      	ldr	r0, [pc, #180]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8007fe6:	f7fa fd6c 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d010      	beq.n	8008014 <HAL_TIM_Encoder_Init+0x1a4>
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	2b04      	cmp	r3, #4
 8007ff8:	d00c      	beq.n	8008014 <HAL_TIM_Encoder_Init+0x1a4>
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	68db      	ldr	r3, [r3, #12]
 8007ffe:	2b08      	cmp	r3, #8
 8008000:	d008      	beq.n	8008014 <HAL_TIM_Encoder_Init+0x1a4>
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	68db      	ldr	r3, [r3, #12]
 8008006:	2b0c      	cmp	r3, #12
 8008008:	d004      	beq.n	8008014 <HAL_TIM_Encoder_Init+0x1a4>
 800800a:	f640 31da 	movw	r1, #3034	; 0xbda
 800800e:	4823      	ldr	r0, [pc, #140]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 8008010:	f7fa fd57 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	69db      	ldr	r3, [r3, #28]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d010      	beq.n	800803e <HAL_TIM_Encoder_Init+0x1ce>
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	69db      	ldr	r3, [r3, #28]
 8008020:	2b04      	cmp	r3, #4
 8008022:	d00c      	beq.n	800803e <HAL_TIM_Encoder_Init+0x1ce>
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	2b08      	cmp	r3, #8
 800802a:	d008      	beq.n	800803e <HAL_TIM_Encoder_Init+0x1ce>
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	69db      	ldr	r3, [r3, #28]
 8008030:	2b0c      	cmp	r3, #12
 8008032:	d004      	beq.n	800803e <HAL_TIM_Encoder_Init+0x1ce>
 8008034:	f640 31db 	movw	r1, #3035	; 0xbdb
 8008038:	4818      	ldr	r0, [pc, #96]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 800803a:	f7fa fd42 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	691b      	ldr	r3, [r3, #16]
 8008042:	2b0f      	cmp	r3, #15
 8008044:	d904      	bls.n	8008050 <HAL_TIM_Encoder_Init+0x1e0>
 8008046:	f640 31dc 	movw	r1, #3036	; 0xbdc
 800804a:	4814      	ldr	r0, [pc, #80]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 800804c:	f7fa fd39 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	6a1b      	ldr	r3, [r3, #32]
 8008054:	2b0f      	cmp	r3, #15
 8008056:	d904      	bls.n	8008062 <HAL_TIM_Encoder_Init+0x1f2>
 8008058:	f640 31dd 	movw	r1, #3037	; 0xbdd
 800805c:	480f      	ldr	r0, [pc, #60]	; (800809c <HAL_TIM_Encoder_Init+0x22c>)
 800805e:	f7fa fd30 	bl	8002ac2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b00      	cmp	r3, #0
 800806c:	d118      	bne.n	80080a0 <HAL_TIM_Encoder_Init+0x230>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f7fb f826 	bl	80030c8 <HAL_TIM_Encoder_MspInit>
 800807c:	e010      	b.n	80080a0 <HAL_TIM_Encoder_Init+0x230>
 800807e:	bf00      	nop
 8008080:	40010000 	.word	0x40010000
 8008084:	40000400 	.word	0x40000400
 8008088:	40000800 	.word	0x40000800
 800808c:	40000c00 	.word	0x40000c00
 8008090:	40010400 	.word	0x40010400
 8008094:	40014000 	.word	0x40014000
 8008098:	40001800 	.word	0x40001800
 800809c:	080103bc 	.word	0x080103bc
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2202      	movs	r2, #2
 80080a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	6812      	ldr	r2, [r2, #0]
 80080b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080b6:	f023 0307 	bic.w	r3, r3, #7
 80080ba:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	3304      	adds	r3, #4
 80080c4:	4619      	mov	r1, r3
 80080c6:	4610      	mov	r0, r2
 80080c8:	f000 ff02 	bl	8008ed0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	699b      	ldr	r3, [r3, #24]
 80080da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6a1b      	ldr	r3, [r3, #32]
 80080e2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	697a      	ldr	r2, [r7, #20]
 80080ea:	4313      	orrs	r3, r2
 80080ec:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080f4:	f023 0303 	bic.w	r3, r3, #3
 80080f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	689a      	ldr	r2, [r3, #8]
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	699b      	ldr	r3, [r3, #24]
 8008102:	021b      	lsls	r3, r3, #8
 8008104:	4313      	orrs	r3, r2
 8008106:	693a      	ldr	r2, [r7, #16]
 8008108:	4313      	orrs	r3, r2
 800810a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008112:	f023 030c 	bic.w	r3, r3, #12
 8008116:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800811e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	68da      	ldr	r2, [r3, #12]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	69db      	ldr	r3, [r3, #28]
 800812c:	021b      	lsls	r3, r3, #8
 800812e:	4313      	orrs	r3, r2
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	4313      	orrs	r3, r2
 8008134:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	011a      	lsls	r2, r3, #4
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	6a1b      	ldr	r3, [r3, #32]
 8008140:	031b      	lsls	r3, r3, #12
 8008142:	4313      	orrs	r3, r2
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	4313      	orrs	r3, r2
 8008148:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008150:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008158:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	685a      	ldr	r2, [r3, #4]
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	011b      	lsls	r3, r3, #4
 8008164:	4313      	orrs	r3, r2
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	4313      	orrs	r3, r2
 800816a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	697a      	ldr	r2, [r7, #20]
 8008172:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	68fa      	ldr	r2, [r7, #12]
 8008182:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2201      	movs	r2, #1
 8008188:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2201      	movs	r2, #1
 8008198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3718      	adds	r7, #24
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop

080081c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b082      	sub	sp, #8
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	f003 0302 	and.w	r3, r3, #2
 80081d2:	2b02      	cmp	r3, #2
 80081d4:	d122      	bne.n	800821c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	f003 0302 	and.w	r3, r3, #2
 80081e0:	2b02      	cmp	r3, #2
 80081e2:	d11b      	bne.n	800821c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f06f 0202 	mvn.w	r2, #2
 80081ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2201      	movs	r2, #1
 80081f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	699b      	ldr	r3, [r3, #24]
 80081fa:	f003 0303 	and.w	r3, r3, #3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d003      	beq.n	800820a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fe46 	bl	8008e94 <HAL_TIM_IC_CaptureCallback>
 8008208:	e005      	b.n	8008216 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 fe38 	bl	8008e80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 fe49 	bl	8008ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	f003 0304 	and.w	r3, r3, #4
 8008226:	2b04      	cmp	r3, #4
 8008228:	d122      	bne.n	8008270 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	f003 0304 	and.w	r3, r3, #4
 8008234:	2b04      	cmp	r3, #4
 8008236:	d11b      	bne.n	8008270 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f06f 0204 	mvn.w	r2, #4
 8008240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2202      	movs	r2, #2
 8008246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	699b      	ldr	r3, [r3, #24]
 800824e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008252:	2b00      	cmp	r3, #0
 8008254:	d003      	beq.n	800825e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 fe1c 	bl	8008e94 <HAL_TIM_IC_CaptureCallback>
 800825c:	e005      	b.n	800826a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 fe0e 	bl	8008e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 fe1f 	bl	8008ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	f003 0308 	and.w	r3, r3, #8
 800827a:	2b08      	cmp	r3, #8
 800827c:	d122      	bne.n	80082c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	68db      	ldr	r3, [r3, #12]
 8008284:	f003 0308 	and.w	r3, r3, #8
 8008288:	2b08      	cmp	r3, #8
 800828a:	d11b      	bne.n	80082c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f06f 0208 	mvn.w	r2, #8
 8008294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2204      	movs	r2, #4
 800829a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	69db      	ldr	r3, [r3, #28]
 80082a2:	f003 0303 	and.w	r3, r3, #3
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d003      	beq.n	80082b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fdf2 	bl	8008e94 <HAL_TIM_IC_CaptureCallback>
 80082b0:	e005      	b.n	80082be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 fde4 	bl	8008e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 fdf5 	bl	8008ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2200      	movs	r2, #0
 80082c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	691b      	ldr	r3, [r3, #16]
 80082ca:	f003 0310 	and.w	r3, r3, #16
 80082ce:	2b10      	cmp	r3, #16
 80082d0:	d122      	bne.n	8008318 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	68db      	ldr	r3, [r3, #12]
 80082d8:	f003 0310 	and.w	r3, r3, #16
 80082dc:	2b10      	cmp	r3, #16
 80082de:	d11b      	bne.n	8008318 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f06f 0210 	mvn.w	r2, #16
 80082e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2208      	movs	r2, #8
 80082ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	69db      	ldr	r3, [r3, #28]
 80082f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d003      	beq.n	8008306 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 fdc8 	bl	8008e94 <HAL_TIM_IC_CaptureCallback>
 8008304:	e005      	b.n	8008312 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 fdba 	bl	8008e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f000 fdcb 	bl	8008ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b01      	cmp	r3, #1
 8008324:	d10e      	bne.n	8008344 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	f003 0301 	and.w	r3, r3, #1
 8008330:	2b01      	cmp	r3, #1
 8008332:	d107      	bne.n	8008344 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f06f 0201 	mvn.w	r2, #1
 800833c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f7f8 ff3c 	bl	80011bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800834e:	2b80      	cmp	r3, #128	; 0x80
 8008350:	d10e      	bne.n	8008370 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800835c:	2b80      	cmp	r3, #128	; 0x80
 800835e:	d107      	bne.n	8008370 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f001 fb5c 	bl	8009a28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800837a:	2b40      	cmp	r3, #64	; 0x40
 800837c:	d10e      	bne.n	800839c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68db      	ldr	r3, [r3, #12]
 8008384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008388:	2b40      	cmp	r3, #64	; 0x40
 800838a:	d107      	bne.n	800839c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 fd90 	bl	8008ebc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	691b      	ldr	r3, [r3, #16]
 80083a2:	f003 0320 	and.w	r3, r3, #32
 80083a6:	2b20      	cmp	r3, #32
 80083a8:	d10e      	bne.n	80083c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	f003 0320 	and.w	r3, r3, #32
 80083b4:	2b20      	cmp	r3, #32
 80083b6:	d107      	bne.n	80083c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f06f 0220 	mvn.w	r2, #32
 80083c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f001 fb26 	bl	8009a14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80083c8:	bf00      	nop
 80083ca:	3708      	adds	r7, #8
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b086      	sub	sp, #24
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083dc:	2300      	movs	r3, #0
 80083de:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d010      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x38>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2b04      	cmp	r3, #4
 80083ea:	d00d      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x38>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2b08      	cmp	r3, #8
 80083f0:	d00a      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x38>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2b0c      	cmp	r3, #12
 80083f6:	d007      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x38>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b3c      	cmp	r3, #60	; 0x3c
 80083fc:	d004      	beq.n	8008408 <HAL_TIM_PWM_ConfigChannel+0x38>
 80083fe:	f241 0177 	movw	r1, #4215	; 0x1077
 8008402:	4883      	ldr	r0, [pc, #524]	; (8008610 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8008404:	f7fa fb5d 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	2b60      	cmp	r3, #96	; 0x60
 800840e:	d008      	beq.n	8008422 <HAL_TIM_PWM_ConfigChannel+0x52>
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2b70      	cmp	r3, #112	; 0x70
 8008416:	d004      	beq.n	8008422 <HAL_TIM_PWM_ConfigChannel+0x52>
 8008418:	f241 0178 	movw	r1, #4216	; 0x1078
 800841c:	487c      	ldr	r0, [pc, #496]	; (8008610 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800841e:	f7fa fb50 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d008      	beq.n	800843c <HAL_TIM_PWM_ConfigChannel+0x6c>
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	2b02      	cmp	r3, #2
 8008430:	d004      	beq.n	800843c <HAL_TIM_PWM_ConfigChannel+0x6c>
 8008432:	f241 0179 	movw	r1, #4217	; 0x1079
 8008436:	4876      	ldr	r0, [pc, #472]	; (8008610 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8008438:	f7fa fb43 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d008      	beq.n	8008456 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	691b      	ldr	r3, [r3, #16]
 8008448:	2b04      	cmp	r3, #4
 800844a:	d004      	beq.n	8008456 <HAL_TIM_PWM_ConfigChannel+0x86>
 800844c:	f241 017a 	movw	r1, #4218	; 0x107a
 8008450:	486f      	ldr	r0, [pc, #444]	; (8008610 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8008452:	f7fa fb36 	bl	8002ac2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800845c:	2b01      	cmp	r3, #1
 800845e:	d101      	bne.n	8008464 <HAL_TIM_PWM_ConfigChannel+0x94>
 8008460:	2302      	movs	r3, #2
 8008462:	e17c      	b.n	800875e <HAL_TIM_PWM_ConfigChannel+0x38e>
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2b0c      	cmp	r3, #12
 8008470:	f200 816d 	bhi.w	800874e <HAL_TIM_PWM_ConfigChannel+0x37e>
 8008474:	a201      	add	r2, pc, #4	; (adr r2, 800847c <HAL_TIM_PWM_ConfigChannel+0xac>)
 8008476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800847a:	bf00      	nop
 800847c:	080084b1 	.word	0x080084b1
 8008480:	0800874f 	.word	0x0800874f
 8008484:	0800874f 	.word	0x0800874f
 8008488:	0800874f 	.word	0x0800874f
 800848c:	08008573 	.word	0x08008573
 8008490:	0800874f 	.word	0x0800874f
 8008494:	0800874f 	.word	0x0800874f
 8008498:	0800874f 	.word	0x0800874f
 800849c:	08008641 	.word	0x08008641
 80084a0:	0800874f 	.word	0x0800874f
 80084a4:	0800874f 	.word	0x0800874f
 80084a8:	0800874f 	.word	0x0800874f
 80084ac:	080086c7 	.word	0x080086c7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a57      	ldr	r2, [pc, #348]	; (8008614 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d03b      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084c2:	d036      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a53      	ldr	r2, [pc, #332]	; (8008618 <HAL_TIM_PWM_ConfigChannel+0x248>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d031      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a52      	ldr	r2, [pc, #328]	; (800861c <HAL_TIM_PWM_ConfigChannel+0x24c>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d02c      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a50      	ldr	r2, [pc, #320]	; (8008620 <HAL_TIM_PWM_ConfigChannel+0x250>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d027      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a4f      	ldr	r2, [pc, #316]	; (8008624 <HAL_TIM_PWM_ConfigChannel+0x254>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d022      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a4d      	ldr	r2, [pc, #308]	; (8008628 <HAL_TIM_PWM_ConfigChannel+0x258>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d01d      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a4c      	ldr	r2, [pc, #304]	; (800862c <HAL_TIM_PWM_ConfigChannel+0x25c>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d018      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a4a      	ldr	r2, [pc, #296]	; (8008630 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d013      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a49      	ldr	r2, [pc, #292]	; (8008634 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d00e      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a47      	ldr	r2, [pc, #284]	; (8008638 <HAL_TIM_PWM_ConfigChannel+0x268>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d009      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a46      	ldr	r2, [pc, #280]	; (800863c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d004      	beq.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x162>
 8008528:	f241 0184 	movw	r1, #4228	; 0x1084
 800852c:	4838      	ldr	r0, [pc, #224]	; (8008610 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800852e:	f7fa fac8 	bl	8002ac2 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	68b9      	ldr	r1, [r7, #8]
 8008538:	4618      	mov	r0, r3
 800853a:	f000 fd69 	bl	8009010 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	699a      	ldr	r2, [r3, #24]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f042 0208 	orr.w	r2, r2, #8
 800854c:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	699a      	ldr	r2, [r3, #24]
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f022 0204 	bic.w	r2, r2, #4
 800855c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	6999      	ldr	r1, [r3, #24]
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	691a      	ldr	r2, [r3, #16]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	430a      	orrs	r2, r1
 800856e:	619a      	str	r2, [r3, #24]
      break;
 8008570:	e0f0      	b.n	8008754 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a27      	ldr	r2, [pc, #156]	; (8008614 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d027      	beq.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008584:	d022      	beq.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a23      	ldr	r2, [pc, #140]	; (8008618 <HAL_TIM_PWM_ConfigChannel+0x248>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d01d      	beq.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a21      	ldr	r2, [pc, #132]	; (800861c <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d018      	beq.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a20      	ldr	r2, [pc, #128]	; (8008620 <HAL_TIM_PWM_ConfigChannel+0x250>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d013      	beq.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a1e      	ldr	r2, [pc, #120]	; (8008624 <HAL_TIM_PWM_ConfigChannel+0x254>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d00e      	beq.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a1d      	ldr	r2, [pc, #116]	; (8008628 <HAL_TIM_PWM_ConfigChannel+0x258>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d009      	beq.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a1d      	ldr	r2, [pc, #116]	; (8008634 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d004      	beq.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80085c2:	f241 0195 	movw	r1, #4245	; 0x1095
 80085c6:	4812      	ldr	r0, [pc, #72]	; (8008610 <HAL_TIM_PWM_ConfigChannel+0x240>)
 80085c8:	f7fa fa7b 	bl	8002ac2 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	68b9      	ldr	r1, [r7, #8]
 80085d2:	4618      	mov	r0, r3
 80085d4:	f000 fdb6 	bl	8009144 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	699a      	ldr	r2, [r3, #24]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	699a      	ldr	r2, [r3, #24]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	6999      	ldr	r1, [r3, #24]
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	691b      	ldr	r3, [r3, #16]
 8008602:	021a      	lsls	r2, r3, #8
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	430a      	orrs	r2, r1
 800860a:	619a      	str	r2, [r3, #24]
      break;
 800860c:	e0a2      	b.n	8008754 <HAL_TIM_PWM_ConfigChannel+0x384>
 800860e:	bf00      	nop
 8008610:	080103bc 	.word	0x080103bc
 8008614:	40010000 	.word	0x40010000
 8008618:	40000400 	.word	0x40000400
 800861c:	40000800 	.word	0x40000800
 8008620:	40000c00 	.word	0x40000c00
 8008624:	40010400 	.word	0x40010400
 8008628:	40014000 	.word	0x40014000
 800862c:	40014400 	.word	0x40014400
 8008630:	40014800 	.word	0x40014800
 8008634:	40001800 	.word	0x40001800
 8008638:	40001c00 	.word	0x40001c00
 800863c:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a48      	ldr	r2, [pc, #288]	; (8008768 <HAL_TIM_PWM_ConfigChannel+0x398>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d01d      	beq.n	8008686 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008652:	d018      	beq.n	8008686 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a44      	ldr	r2, [pc, #272]	; (800876c <HAL_TIM_PWM_ConfigChannel+0x39c>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d013      	beq.n	8008686 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a43      	ldr	r2, [pc, #268]	; (8008770 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d00e      	beq.n	8008686 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a41      	ldr	r2, [pc, #260]	; (8008774 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d009      	beq.n	8008686 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a40      	ldr	r2, [pc, #256]	; (8008778 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d004      	beq.n	8008686 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800867c:	f241 01a6 	movw	r1, #4262	; 0x10a6
 8008680:	483e      	ldr	r0, [pc, #248]	; (800877c <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8008682:	f7fa fa1e 	bl	8002ac2 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	68b9      	ldr	r1, [r7, #8]
 800868c:	4618      	mov	r0, r3
 800868e:	f000 fdf7 	bl	8009280 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	69da      	ldr	r2, [r3, #28]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f042 0208 	orr.w	r2, r2, #8
 80086a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	69da      	ldr	r2, [r3, #28]
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f022 0204 	bic.w	r2, r2, #4
 80086b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	69d9      	ldr	r1, [r3, #28]
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	691a      	ldr	r2, [r3, #16]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	430a      	orrs	r2, r1
 80086c2:	61da      	str	r2, [r3, #28]
      break;
 80086c4:	e046      	b.n	8008754 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a27      	ldr	r2, [pc, #156]	; (8008768 <HAL_TIM_PWM_ConfigChannel+0x398>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d01d      	beq.n	800870c <HAL_TIM_PWM_ConfigChannel+0x33c>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086d8:	d018      	beq.n	800870c <HAL_TIM_PWM_ConfigChannel+0x33c>
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a23      	ldr	r2, [pc, #140]	; (800876c <HAL_TIM_PWM_ConfigChannel+0x39c>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d013      	beq.n	800870c <HAL_TIM_PWM_ConfigChannel+0x33c>
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a21      	ldr	r2, [pc, #132]	; (8008770 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d00e      	beq.n	800870c <HAL_TIM_PWM_ConfigChannel+0x33c>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a20      	ldr	r2, [pc, #128]	; (8008774 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d009      	beq.n	800870c <HAL_TIM_PWM_ConfigChannel+0x33c>
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a1e      	ldr	r2, [pc, #120]	; (8008778 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d004      	beq.n	800870c <HAL_TIM_PWM_ConfigChannel+0x33c>
 8008702:	f241 01b7 	movw	r1, #4279	; 0x10b7
 8008706:	481d      	ldr	r0, [pc, #116]	; (800877c <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8008708:	f7fa f9db 	bl	8002ac2 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	68b9      	ldr	r1, [r7, #8]
 8008712:	4618      	mov	r0, r3
 8008714:	f000 fe52 	bl	80093bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	69da      	ldr	r2, [r3, #28]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008726:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	69da      	ldr	r2, [r3, #28]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008736:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	69d9      	ldr	r1, [r3, #28]
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	021a      	lsls	r2, r3, #8
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	430a      	orrs	r2, r1
 800874a:	61da      	str	r2, [r3, #28]
      break;
 800874c:	e002      	b.n	8008754 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      status = HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	75fb      	strb	r3, [r7, #23]
      break;
 8008752:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2200      	movs	r2, #0
 8008758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800875c:	7dfb      	ldrb	r3, [r7, #23]
}
 800875e:	4618      	mov	r0, r3
 8008760:	3718      	adds	r7, #24
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
 8008766:	bf00      	nop
 8008768:	40010000 	.word	0x40010000
 800876c:	40000400 	.word	0x40000400
 8008770:	40000800 	.word	0x40000800
 8008774:	40000c00 	.word	0x40000c00
 8008778:	40010400 	.word	0x40010400
 800877c:	080103bc 	.word	0x080103bc

08008780 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800878a:	2300      	movs	r3, #0
 800878c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008794:	2b01      	cmp	r3, #1
 8008796:	d101      	bne.n	800879c <HAL_TIM_ConfigClockSource+0x1c>
 8008798:	2302      	movs	r3, #2
 800879a:	e35c      	b.n	8008e56 <HAL_TIM_ConfigClockSource+0x6d6>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2202      	movs	r2, #2
 80087a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087b4:	d029      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80087be:	d024      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d020      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b10      	cmp	r3, #16
 80087ce:	d01c      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2b20      	cmp	r3, #32
 80087d6:	d018      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2b30      	cmp	r3, #48	; 0x30
 80087de:	d014      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2b40      	cmp	r3, #64	; 0x40
 80087e6:	d010      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2b50      	cmp	r3, #80	; 0x50
 80087ee:	d00c      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2b60      	cmp	r3, #96	; 0x60
 80087f6:	d008      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2b70      	cmp	r3, #112	; 0x70
 80087fe:	d004      	beq.n	800880a <HAL_TIM_ConfigClockSource+0x8a>
 8008800:	f241 41bb 	movw	r1, #5307	; 0x14bb
 8008804:	4893      	ldr	r0, [pc, #588]	; (8008a54 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008806:	f7fa f95c 	bl	8002ac2 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008818:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008820:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68ba      	ldr	r2, [r7, #8]
 8008828:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008832:	f000 812b 	beq.w	8008a8c <HAL_TIM_ConfigClockSource+0x30c>
 8008836:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800883a:	f200 82ff 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
 800883e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008842:	d02e      	beq.n	80088a2 <HAL_TIM_ConfigClockSource+0x122>
 8008844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008848:	f200 82f8 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
 800884c:	2b70      	cmp	r3, #112	; 0x70
 800884e:	f000 8082 	beq.w	8008956 <HAL_TIM_ConfigClockSource+0x1d6>
 8008852:	2b70      	cmp	r3, #112	; 0x70
 8008854:	f200 82f2 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
 8008858:	2b60      	cmp	r3, #96	; 0x60
 800885a:	f000 81e8 	beq.w	8008c2e <HAL_TIM_ConfigClockSource+0x4ae>
 800885e:	2b60      	cmp	r3, #96	; 0x60
 8008860:	f200 82ec 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
 8008864:	2b50      	cmp	r3, #80	; 0x50
 8008866:	f000 8182 	beq.w	8008b6e <HAL_TIM_ConfigClockSource+0x3ee>
 800886a:	2b50      	cmp	r3, #80	; 0x50
 800886c:	f200 82e6 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
 8008870:	2b40      	cmp	r3, #64	; 0x40
 8008872:	f000 824d 	beq.w	8008d10 <HAL_TIM_ConfigClockSource+0x590>
 8008876:	2b40      	cmp	r3, #64	; 0x40
 8008878:	f200 82e0 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
 800887c:	2b30      	cmp	r3, #48	; 0x30
 800887e:	f000 82a7 	beq.w	8008dd0 <HAL_TIM_ConfigClockSource+0x650>
 8008882:	2b30      	cmp	r3, #48	; 0x30
 8008884:	f200 82da 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
 8008888:	2b20      	cmp	r3, #32
 800888a:	f000 82a1 	beq.w	8008dd0 <HAL_TIM_ConfigClockSource+0x650>
 800888e:	2b20      	cmp	r3, #32
 8008890:	f200 82d4 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
 8008894:	2b00      	cmp	r3, #0
 8008896:	f000 829b 	beq.w	8008dd0 <HAL_TIM_ConfigClockSource+0x650>
 800889a:	2b10      	cmp	r3, #16
 800889c:	f000 8298 	beq.w	8008dd0 <HAL_TIM_ConfigClockSource+0x650>
 80088a0:	e2cc      	b.n	8008e3c <HAL_TIM_ConfigClockSource+0x6bc>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a6c      	ldr	r2, [pc, #432]	; (8008a58 <HAL_TIM_ConfigClockSource+0x2d8>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	f000 82ca 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088b6:	f000 82c4 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a67      	ldr	r2, [pc, #412]	; (8008a5c <HAL_TIM_ConfigClockSource+0x2dc>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	f000 82be 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a65      	ldr	r2, [pc, #404]	; (8008a60 <HAL_TIM_ConfigClockSource+0x2e0>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	f000 82b8 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a63      	ldr	r2, [pc, #396]	; (8008a64 <HAL_TIM_ConfigClockSource+0x2e4>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	f000 82b2 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4a61      	ldr	r2, [pc, #388]	; (8008a68 <HAL_TIM_ConfigClockSource+0x2e8>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	f000 82ac 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a5f      	ldr	r2, [pc, #380]	; (8008a6c <HAL_TIM_ConfigClockSource+0x2ec>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	f000 82a6 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a5d      	ldr	r2, [pc, #372]	; (8008a70 <HAL_TIM_ConfigClockSource+0x2f0>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	f000 82a0 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a5b      	ldr	r2, [pc, #364]	; (8008a74 <HAL_TIM_ConfigClockSource+0x2f4>)
 8008908:	4293      	cmp	r3, r2
 800890a:	f000 829a 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a59      	ldr	r2, [pc, #356]	; (8008a78 <HAL_TIM_ConfigClockSource+0x2f8>)
 8008914:	4293      	cmp	r3, r2
 8008916:	f000 8294 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a57      	ldr	r2, [pc, #348]	; (8008a7c <HAL_TIM_ConfigClockSource+0x2fc>)
 8008920:	4293      	cmp	r3, r2
 8008922:	f000 828e 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a55      	ldr	r2, [pc, #340]	; (8008a80 <HAL_TIM_ConfigClockSource+0x300>)
 800892c:	4293      	cmp	r3, r2
 800892e:	f000 8288 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a53      	ldr	r2, [pc, #332]	; (8008a84 <HAL_TIM_ConfigClockSource+0x304>)
 8008938:	4293      	cmp	r3, r2
 800893a:	f000 8282 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a51      	ldr	r2, [pc, #324]	; (8008a88 <HAL_TIM_ConfigClockSource+0x308>)
 8008944:	4293      	cmp	r3, r2
 8008946:	f000 827c 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
 800894a:	f241 41c7 	movw	r1, #5319	; 0x14c7
 800894e:	4841      	ldr	r0, [pc, #260]	; (8008a54 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008950:	f7fa f8b7 	bl	8002ac2 <assert_failed>
      break;
 8008954:	e275      	b.n	8008e42 <HAL_TIM_ConfigClockSource+0x6c2>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a3f      	ldr	r2, [pc, #252]	; (8008a58 <HAL_TIM_ConfigClockSource+0x2d8>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d027      	beq.n	80089b0 <HAL_TIM_ConfigClockSource+0x230>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008968:	d022      	beq.n	80089b0 <HAL_TIM_ConfigClockSource+0x230>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a3b      	ldr	r2, [pc, #236]	; (8008a5c <HAL_TIM_ConfigClockSource+0x2dc>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d01d      	beq.n	80089b0 <HAL_TIM_ConfigClockSource+0x230>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a39      	ldr	r2, [pc, #228]	; (8008a60 <HAL_TIM_ConfigClockSource+0x2e0>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d018      	beq.n	80089b0 <HAL_TIM_ConfigClockSource+0x230>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a38      	ldr	r2, [pc, #224]	; (8008a64 <HAL_TIM_ConfigClockSource+0x2e4>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d013      	beq.n	80089b0 <HAL_TIM_ConfigClockSource+0x230>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a38      	ldr	r2, [pc, #224]	; (8008a70 <HAL_TIM_ConfigClockSource+0x2f0>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d00e      	beq.n	80089b0 <HAL_TIM_ConfigClockSource+0x230>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a37      	ldr	r2, [pc, #220]	; (8008a74 <HAL_TIM_ConfigClockSource+0x2f4>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d009      	beq.n	80089b0 <HAL_TIM_ConfigClockSource+0x230>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a37      	ldr	r2, [pc, #220]	; (8008a80 <HAL_TIM_ConfigClockSource+0x300>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d004      	beq.n	80089b0 <HAL_TIM_ConfigClockSource+0x230>
 80089a6:	f241 41ce 	movw	r1, #5326	; 0x14ce
 80089aa:	482a      	ldr	r0, [pc, #168]	; (8008a54 <HAL_TIM_ConfigClockSource+0x2d4>)
 80089ac:	f7fa f889 	bl	8002ac2 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d013      	beq.n	80089e0 <HAL_TIM_ConfigClockSource+0x260>
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089c0:	d00e      	beq.n	80089e0 <HAL_TIM_ConfigClockSource+0x260>
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089ca:	d009      	beq.n	80089e0 <HAL_TIM_ConfigClockSource+0x260>
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80089d4:	d004      	beq.n	80089e0 <HAL_TIM_ConfigClockSource+0x260>
 80089d6:	f241 41d1 	movw	r1, #5329	; 0x14d1
 80089da:	481e      	ldr	r0, [pc, #120]	; (8008a54 <HAL_TIM_ConfigClockSource+0x2d4>)
 80089dc:	f7fa f871 	bl	8002ac2 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089e8:	d014      	beq.n	8008a14 <HAL_TIM_ConfigClockSource+0x294>
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d010      	beq.n	8008a14 <HAL_TIM_ConfigClockSource+0x294>
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00c      	beq.n	8008a14 <HAL_TIM_ConfigClockSource+0x294>
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d008      	beq.n	8008a14 <HAL_TIM_ConfigClockSource+0x294>
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	2b0a      	cmp	r3, #10
 8008a08:	d004      	beq.n	8008a14 <HAL_TIM_ConfigClockSource+0x294>
 8008a0a:	f241 41d2 	movw	r1, #5330	; 0x14d2
 8008a0e:	4811      	ldr	r0, [pc, #68]	; (8008a54 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008a10:	f7fa f857 	bl	8002ac2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	2b0f      	cmp	r3, #15
 8008a1a:	d904      	bls.n	8008a26 <HAL_TIM_ConfigClockSource+0x2a6>
 8008a1c:	f241 41d3 	movw	r1, #5331	; 0x14d3
 8008a20:	480c      	ldr	r0, [pc, #48]	; (8008a54 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008a22:	f7fa f84e 	bl	8002ac2 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6818      	ldr	r0, [r3, #0]
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	6899      	ldr	r1, [r3, #8]
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	685a      	ldr	r2, [r3, #4]
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	68db      	ldr	r3, [r3, #12]
 8008a36:	f000 fd9f 	bl	8009578 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	689b      	ldr	r3, [r3, #8]
 8008a40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008a48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68ba      	ldr	r2, [r7, #8]
 8008a50:	609a      	str	r2, [r3, #8]
      break;
 8008a52:	e1f7      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x6c4>
 8008a54:	080103bc 	.word	0x080103bc
 8008a58:	40010000 	.word	0x40010000
 8008a5c:	40000400 	.word	0x40000400
 8008a60:	40000800 	.word	0x40000800
 8008a64:	40000c00 	.word	0x40000c00
 8008a68:	40001000 	.word	0x40001000
 8008a6c:	40001400 	.word	0x40001400
 8008a70:	40010400 	.word	0x40010400
 8008a74:	40014000 	.word	0x40014000
 8008a78:	40014400 	.word	0x40014400
 8008a7c:	40014800 	.word	0x40014800
 8008a80:	40001800 	.word	0x40001800
 8008a84:	40001c00 	.word	0x40001c00
 8008a88:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a97      	ldr	r2, [pc, #604]	; (8008cf0 <HAL_TIM_ConfigClockSource+0x570>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d01d      	beq.n	8008ad2 <HAL_TIM_ConfigClockSource+0x352>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a9e:	d018      	beq.n	8008ad2 <HAL_TIM_ConfigClockSource+0x352>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a93      	ldr	r2, [pc, #588]	; (8008cf4 <HAL_TIM_ConfigClockSource+0x574>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d013      	beq.n	8008ad2 <HAL_TIM_ConfigClockSource+0x352>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a92      	ldr	r2, [pc, #584]	; (8008cf8 <HAL_TIM_ConfigClockSource+0x578>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d00e      	beq.n	8008ad2 <HAL_TIM_ConfigClockSource+0x352>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a90      	ldr	r2, [pc, #576]	; (8008cfc <HAL_TIM_ConfigClockSource+0x57c>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d009      	beq.n	8008ad2 <HAL_TIM_ConfigClockSource+0x352>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a8f      	ldr	r2, [pc, #572]	; (8008d00 <HAL_TIM_ConfigClockSource+0x580>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d004      	beq.n	8008ad2 <HAL_TIM_ConfigClockSource+0x352>
 8008ac8:	f241 41e6 	movw	r1, #5350	; 0x14e6
 8008acc:	488d      	ldr	r0, [pc, #564]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008ace:	f7f9 fff8 	bl	8002ac2 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d013      	beq.n	8008b02 <HAL_TIM_ConfigClockSource+0x382>
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ae2:	d00e      	beq.n	8008b02 <HAL_TIM_ConfigClockSource+0x382>
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aec:	d009      	beq.n	8008b02 <HAL_TIM_ConfigClockSource+0x382>
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008af6:	d004      	beq.n	8008b02 <HAL_TIM_ConfigClockSource+0x382>
 8008af8:	f241 41e9 	movw	r1, #5353	; 0x14e9
 8008afc:	4881      	ldr	r0, [pc, #516]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008afe:	f7f9 ffe0 	bl	8002ac2 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b0a:	d014      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x3b6>
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d010      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x3b6>
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d00c      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x3b6>
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d008      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x3b6>
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	2b0a      	cmp	r3, #10
 8008b2a:	d004      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x3b6>
 8008b2c:	f241 41ea 	movw	r1, #5354	; 0x14ea
 8008b30:	4874      	ldr	r0, [pc, #464]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008b32:	f7f9 ffc6 	bl	8002ac2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	2b0f      	cmp	r3, #15
 8008b3c:	d904      	bls.n	8008b48 <HAL_TIM_ConfigClockSource+0x3c8>
 8008b3e:	f241 41eb 	movw	r1, #5355	; 0x14eb
 8008b42:	4870      	ldr	r0, [pc, #448]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008b44:	f7f9 ffbd 	bl	8002ac2 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6818      	ldr	r0, [r3, #0]
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	6899      	ldr	r1, [r3, #8]
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	685a      	ldr	r2, [r3, #4]
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	f000 fd0e 	bl	8009578 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689a      	ldr	r2, [r3, #8]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b6a:	609a      	str	r2, [r3, #8]
      break;
 8008b6c:	e16a      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a5f      	ldr	r2, [pc, #380]	; (8008cf0 <HAL_TIM_ConfigClockSource+0x570>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d027      	beq.n	8008bc8 <HAL_TIM_ConfigClockSource+0x448>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b80:	d022      	beq.n	8008bc8 <HAL_TIM_ConfigClockSource+0x448>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a5b      	ldr	r2, [pc, #364]	; (8008cf4 <HAL_TIM_ConfigClockSource+0x574>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d01d      	beq.n	8008bc8 <HAL_TIM_ConfigClockSource+0x448>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a59      	ldr	r2, [pc, #356]	; (8008cf8 <HAL_TIM_ConfigClockSource+0x578>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d018      	beq.n	8008bc8 <HAL_TIM_ConfigClockSource+0x448>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a58      	ldr	r2, [pc, #352]	; (8008cfc <HAL_TIM_ConfigClockSource+0x57c>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d013      	beq.n	8008bc8 <HAL_TIM_ConfigClockSource+0x448>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a56      	ldr	r2, [pc, #344]	; (8008d00 <HAL_TIM_ConfigClockSource+0x580>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d00e      	beq.n	8008bc8 <HAL_TIM_ConfigClockSource+0x448>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a56      	ldr	r2, [pc, #344]	; (8008d08 <HAL_TIM_ConfigClockSource+0x588>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d009      	beq.n	8008bc8 <HAL_TIM_ConfigClockSource+0x448>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a54      	ldr	r2, [pc, #336]	; (8008d0c <HAL_TIM_ConfigClockSource+0x58c>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d004      	beq.n	8008bc8 <HAL_TIM_ConfigClockSource+0x448>
 8008bbe:	f241 41fa 	movw	r1, #5370	; 0x14fa
 8008bc2:	4850      	ldr	r0, [pc, #320]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008bc4:	f7f9 ff7d 	bl	8002ac2 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bd0:	d014      	beq.n	8008bfc <HAL_TIM_ConfigClockSource+0x47c>
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	685b      	ldr	r3, [r3, #4]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d010      	beq.n	8008bfc <HAL_TIM_ConfigClockSource+0x47c>
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00c      	beq.n	8008bfc <HAL_TIM_ConfigClockSource+0x47c>
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	d008      	beq.n	8008bfc <HAL_TIM_ConfigClockSource+0x47c>
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	2b0a      	cmp	r3, #10
 8008bf0:	d004      	beq.n	8008bfc <HAL_TIM_ConfigClockSource+0x47c>
 8008bf2:	f241 41fd 	movw	r1, #5373	; 0x14fd
 8008bf6:	4843      	ldr	r0, [pc, #268]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008bf8:	f7f9 ff63 	bl	8002ac2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	2b0f      	cmp	r3, #15
 8008c02:	d904      	bls.n	8008c0e <HAL_TIM_ConfigClockSource+0x48e>
 8008c04:	f241 41fe 	movw	r1, #5374	; 0x14fe
 8008c08:	483e      	ldr	r0, [pc, #248]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008c0a:	f7f9 ff5a 	bl	8002ac2 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6818      	ldr	r0, [r3, #0]
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	6859      	ldr	r1, [r3, #4]
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	f000 fc32 	bl	8009484 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	2150      	movs	r1, #80	; 0x50
 8008c26:	4618      	mov	r0, r3
 8008c28:	f000 fc8b 	bl	8009542 <TIM_ITRx_SetConfig>
      break;
 8008c2c:	e10a      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a2f      	ldr	r2, [pc, #188]	; (8008cf0 <HAL_TIM_ConfigClockSource+0x570>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d027      	beq.n	8008c88 <HAL_TIM_ConfigClockSource+0x508>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c40:	d022      	beq.n	8008c88 <HAL_TIM_ConfigClockSource+0x508>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a2b      	ldr	r2, [pc, #172]	; (8008cf4 <HAL_TIM_ConfigClockSource+0x574>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d01d      	beq.n	8008c88 <HAL_TIM_ConfigClockSource+0x508>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a29      	ldr	r2, [pc, #164]	; (8008cf8 <HAL_TIM_ConfigClockSource+0x578>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d018      	beq.n	8008c88 <HAL_TIM_ConfigClockSource+0x508>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a28      	ldr	r2, [pc, #160]	; (8008cfc <HAL_TIM_ConfigClockSource+0x57c>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d013      	beq.n	8008c88 <HAL_TIM_ConfigClockSource+0x508>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4a26      	ldr	r2, [pc, #152]	; (8008d00 <HAL_TIM_ConfigClockSource+0x580>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d00e      	beq.n	8008c88 <HAL_TIM_ConfigClockSource+0x508>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a26      	ldr	r2, [pc, #152]	; (8008d08 <HAL_TIM_ConfigClockSource+0x588>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d009      	beq.n	8008c88 <HAL_TIM_ConfigClockSource+0x508>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a24      	ldr	r2, [pc, #144]	; (8008d0c <HAL_TIM_ConfigClockSource+0x58c>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d004      	beq.n	8008c88 <HAL_TIM_ConfigClockSource+0x508>
 8008c7e:	f241 510a 	movw	r1, #5386	; 0x150a
 8008c82:	4820      	ldr	r0, [pc, #128]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008c84:	f7f9 ff1d 	bl	8002ac2 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c90:	d014      	beq.n	8008cbc <HAL_TIM_ConfigClockSource+0x53c>
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d010      	beq.n	8008cbc <HAL_TIM_ConfigClockSource+0x53c>
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00c      	beq.n	8008cbc <HAL_TIM_ConfigClockSource+0x53c>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d008      	beq.n	8008cbc <HAL_TIM_ConfigClockSource+0x53c>
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	2b0a      	cmp	r3, #10
 8008cb0:	d004      	beq.n	8008cbc <HAL_TIM_ConfigClockSource+0x53c>
 8008cb2:	f241 510d 	movw	r1, #5389	; 0x150d
 8008cb6:	4813      	ldr	r0, [pc, #76]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008cb8:	f7f9 ff03 	bl	8002ac2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	2b0f      	cmp	r3, #15
 8008cc2:	d904      	bls.n	8008cce <HAL_TIM_ConfigClockSource+0x54e>
 8008cc4:	f241 510e 	movw	r1, #5390	; 0x150e
 8008cc8:	480e      	ldr	r0, [pc, #56]	; (8008d04 <HAL_TIM_ConfigClockSource+0x584>)
 8008cca:	f7f9 fefa 	bl	8002ac2 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6818      	ldr	r0, [r3, #0]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	6859      	ldr	r1, [r3, #4]
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	68db      	ldr	r3, [r3, #12]
 8008cda:	461a      	mov	r2, r3
 8008cdc:	f000 fc01 	bl	80094e2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	2160      	movs	r1, #96	; 0x60
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 fc2b 	bl	8009542 <TIM_ITRx_SetConfig>
      break;
 8008cec:	e0aa      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x6c4>
 8008cee:	bf00      	nop
 8008cf0:	40010000 	.word	0x40010000
 8008cf4:	40000400 	.word	0x40000400
 8008cf8:	40000800 	.word	0x40000800
 8008cfc:	40000c00 	.word	0x40000c00
 8008d00:	40010400 	.word	0x40010400
 8008d04:	080103bc 	.word	0x080103bc
 8008d08:	40014000 	.word	0x40014000
 8008d0c:	40001800 	.word	0x40001800
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a52      	ldr	r2, [pc, #328]	; (8008e60 <HAL_TIM_ConfigClockSource+0x6e0>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d027      	beq.n	8008d6a <HAL_TIM_ConfigClockSource+0x5ea>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d22:	d022      	beq.n	8008d6a <HAL_TIM_ConfigClockSource+0x5ea>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4a4e      	ldr	r2, [pc, #312]	; (8008e64 <HAL_TIM_ConfigClockSource+0x6e4>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d01d      	beq.n	8008d6a <HAL_TIM_ConfigClockSource+0x5ea>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	4a4d      	ldr	r2, [pc, #308]	; (8008e68 <HAL_TIM_ConfigClockSource+0x6e8>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d018      	beq.n	8008d6a <HAL_TIM_ConfigClockSource+0x5ea>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a4b      	ldr	r2, [pc, #300]	; (8008e6c <HAL_TIM_ConfigClockSource+0x6ec>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d013      	beq.n	8008d6a <HAL_TIM_ConfigClockSource+0x5ea>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a4a      	ldr	r2, [pc, #296]	; (8008e70 <HAL_TIM_ConfigClockSource+0x6f0>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d00e      	beq.n	8008d6a <HAL_TIM_ConfigClockSource+0x5ea>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a48      	ldr	r2, [pc, #288]	; (8008e74 <HAL_TIM_ConfigClockSource+0x6f4>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d009      	beq.n	8008d6a <HAL_TIM_ConfigClockSource+0x5ea>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a47      	ldr	r2, [pc, #284]	; (8008e78 <HAL_TIM_ConfigClockSource+0x6f8>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d004      	beq.n	8008d6a <HAL_TIM_ConfigClockSource+0x5ea>
 8008d60:	f241 511a 	movw	r1, #5402	; 0x151a
 8008d64:	4845      	ldr	r0, [pc, #276]	; (8008e7c <HAL_TIM_ConfigClockSource+0x6fc>)
 8008d66:	f7f9 feac 	bl	8002ac2 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d72:	d014      	beq.n	8008d9e <HAL_TIM_ConfigClockSource+0x61e>
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d010      	beq.n	8008d9e <HAL_TIM_ConfigClockSource+0x61e>
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d00c      	beq.n	8008d9e <HAL_TIM_ConfigClockSource+0x61e>
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	d008      	beq.n	8008d9e <HAL_TIM_ConfigClockSource+0x61e>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	2b0a      	cmp	r3, #10
 8008d92:	d004      	beq.n	8008d9e <HAL_TIM_ConfigClockSource+0x61e>
 8008d94:	f241 511d 	movw	r1, #5405	; 0x151d
 8008d98:	4838      	ldr	r0, [pc, #224]	; (8008e7c <HAL_TIM_ConfigClockSource+0x6fc>)
 8008d9a:	f7f9 fe92 	bl	8002ac2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	68db      	ldr	r3, [r3, #12]
 8008da2:	2b0f      	cmp	r3, #15
 8008da4:	d904      	bls.n	8008db0 <HAL_TIM_ConfigClockSource+0x630>
 8008da6:	f241 511e 	movw	r1, #5406	; 0x151e
 8008daa:	4834      	ldr	r0, [pc, #208]	; (8008e7c <HAL_TIM_ConfigClockSource+0x6fc>)
 8008dac:	f7f9 fe89 	bl	8002ac2 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6818      	ldr	r0, [r3, #0]
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	6859      	ldr	r1, [r3, #4]
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	f000 fb61 	bl	8009484 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2140      	movs	r1, #64	; 0x40
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f000 fbba 	bl	8009542 <TIM_ITRx_SetConfig>
      break;
 8008dce:	e039      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x6c4>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a22      	ldr	r2, [pc, #136]	; (8008e60 <HAL_TIM_ConfigClockSource+0x6e0>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d027      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x6aa>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008de2:	d022      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x6aa>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a1e      	ldr	r2, [pc, #120]	; (8008e64 <HAL_TIM_ConfigClockSource+0x6e4>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d01d      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x6aa>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a1d      	ldr	r2, [pc, #116]	; (8008e68 <HAL_TIM_ConfigClockSource+0x6e8>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d018      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x6aa>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a1b      	ldr	r2, [pc, #108]	; (8008e6c <HAL_TIM_ConfigClockSource+0x6ec>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d013      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x6aa>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a1a      	ldr	r2, [pc, #104]	; (8008e70 <HAL_TIM_ConfigClockSource+0x6f0>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d00e      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x6aa>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a18      	ldr	r2, [pc, #96]	; (8008e74 <HAL_TIM_ConfigClockSource+0x6f4>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d009      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x6aa>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a17      	ldr	r2, [pc, #92]	; (8008e78 <HAL_TIM_ConfigClockSource+0x6f8>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d004      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x6aa>
 8008e20:	f241 512d 	movw	r1, #5421	; 0x152d
 8008e24:	4815      	ldr	r0, [pc, #84]	; (8008e7c <HAL_TIM_ConfigClockSource+0x6fc>)
 8008e26:	f7f9 fe4c 	bl	8002ac2 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4619      	mov	r1, r3
 8008e34:	4610      	mov	r0, r2
 8008e36:	f000 fb84 	bl	8009542 <TIM_ITRx_SetConfig>
      break;
 8008e3a:	e003      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    default:
      status = HAL_ERROR;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e40:	e000      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x6c4>
      break;
 8008e42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2201      	movs	r2, #1
 8008e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3710      	adds	r7, #16
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	40010000 	.word	0x40010000
 8008e64:	40000400 	.word	0x40000400
 8008e68:	40000800 	.word	0x40000800
 8008e6c:	40000c00 	.word	0x40000c00
 8008e70:	40010400 	.word	0x40010400
 8008e74:	40014000 	.word	0x40014000
 8008e78:	40001800 	.word	0x40001800
 8008e7c:	080103bc 	.word	0x080103bc

08008e80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ec4:	bf00      	nop
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b085      	sub	sp, #20
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4a40      	ldr	r2, [pc, #256]	; (8008fe4 <TIM_Base_SetConfig+0x114>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d013      	beq.n	8008f10 <TIM_Base_SetConfig+0x40>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eee:	d00f      	beq.n	8008f10 <TIM_Base_SetConfig+0x40>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	4a3d      	ldr	r2, [pc, #244]	; (8008fe8 <TIM_Base_SetConfig+0x118>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d00b      	beq.n	8008f10 <TIM_Base_SetConfig+0x40>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	4a3c      	ldr	r2, [pc, #240]	; (8008fec <TIM_Base_SetConfig+0x11c>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d007      	beq.n	8008f10 <TIM_Base_SetConfig+0x40>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4a3b      	ldr	r2, [pc, #236]	; (8008ff0 <TIM_Base_SetConfig+0x120>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d003      	beq.n	8008f10 <TIM_Base_SetConfig+0x40>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a3a      	ldr	r2, [pc, #232]	; (8008ff4 <TIM_Base_SetConfig+0x124>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d108      	bne.n	8008f22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	68fa      	ldr	r2, [r7, #12]
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a2f      	ldr	r2, [pc, #188]	; (8008fe4 <TIM_Base_SetConfig+0x114>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d02b      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f30:	d027      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	4a2c      	ldr	r2, [pc, #176]	; (8008fe8 <TIM_Base_SetConfig+0x118>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d023      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	4a2b      	ldr	r2, [pc, #172]	; (8008fec <TIM_Base_SetConfig+0x11c>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d01f      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	4a2a      	ldr	r2, [pc, #168]	; (8008ff0 <TIM_Base_SetConfig+0x120>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d01b      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4a29      	ldr	r2, [pc, #164]	; (8008ff4 <TIM_Base_SetConfig+0x124>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d017      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	4a28      	ldr	r2, [pc, #160]	; (8008ff8 <TIM_Base_SetConfig+0x128>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d013      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	4a27      	ldr	r2, [pc, #156]	; (8008ffc <TIM_Base_SetConfig+0x12c>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d00f      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a26      	ldr	r2, [pc, #152]	; (8009000 <TIM_Base_SetConfig+0x130>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d00b      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a25      	ldr	r2, [pc, #148]	; (8009004 <TIM_Base_SetConfig+0x134>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d007      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4a24      	ldr	r2, [pc, #144]	; (8009008 <TIM_Base_SetConfig+0x138>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d003      	beq.n	8008f82 <TIM_Base_SetConfig+0xb2>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	4a23      	ldr	r2, [pc, #140]	; (800900c <TIM_Base_SetConfig+0x13c>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d108      	bne.n	8008f94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	68db      	ldr	r3, [r3, #12]
 8008f8e:	68fa      	ldr	r2, [r7, #12]
 8008f90:	4313      	orrs	r3, r2
 8008f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	695b      	ldr	r3, [r3, #20]
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	68fa      	ldr	r2, [r7, #12]
 8008fa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	689a      	ldr	r2, [r3, #8]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	681a      	ldr	r2, [r3, #0]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	4a0a      	ldr	r2, [pc, #40]	; (8008fe4 <TIM_Base_SetConfig+0x114>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d003      	beq.n	8008fc8 <TIM_Base_SetConfig+0xf8>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	4a0c      	ldr	r2, [pc, #48]	; (8008ff4 <TIM_Base_SetConfig+0x124>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d103      	bne.n	8008fd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	691a      	ldr	r2, [r3, #16]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	615a      	str	r2, [r3, #20]
}
 8008fd6:	bf00      	nop
 8008fd8:	3714      	adds	r7, #20
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	40010000 	.word	0x40010000
 8008fe8:	40000400 	.word	0x40000400
 8008fec:	40000800 	.word	0x40000800
 8008ff0:	40000c00 	.word	0x40000c00
 8008ff4:	40010400 	.word	0x40010400
 8008ff8:	40014000 	.word	0x40014000
 8008ffc:	40014400 	.word	0x40014400
 8009000:	40014800 	.word	0x40014800
 8009004:	40001800 	.word	0x40001800
 8009008:	40001c00 	.word	0x40001c00
 800900c:	40002000 	.word	0x40002000

08009010 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6a1b      	ldr	r3, [r3, #32]
 800901e:	f023 0201 	bic.w	r2, r3, #1
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a1b      	ldr	r3, [r3, #32]
 800902a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	699b      	ldr	r3, [r3, #24]
 8009036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800903e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f023 0303 	bic.w	r3, r3, #3
 8009046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	68fa      	ldr	r2, [r7, #12]
 800904e:	4313      	orrs	r3, r2
 8009050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	f023 0302 	bic.w	r3, r3, #2
 8009058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	697a      	ldr	r2, [r7, #20]
 8009060:	4313      	orrs	r3, r2
 8009062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	4a34      	ldr	r2, [pc, #208]	; (8009138 <TIM_OC1_SetConfig+0x128>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d003      	beq.n	8009074 <TIM_OC1_SetConfig+0x64>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	4a33      	ldr	r2, [pc, #204]	; (800913c <TIM_OC1_SetConfig+0x12c>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d119      	bne.n	80090a8 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d008      	beq.n	800908e <TIM_OC1_SetConfig+0x7e>
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	2b08      	cmp	r3, #8
 8009082:	d004      	beq.n	800908e <TIM_OC1_SetConfig+0x7e>
 8009084:	f641 21cb 	movw	r1, #6859	; 0x1acb
 8009088:	482d      	ldr	r0, [pc, #180]	; (8009140 <TIM_OC1_SetConfig+0x130>)
 800908a:	f7f9 fd1a 	bl	8002ac2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	f023 0308 	bic.w	r3, r3, #8
 8009094:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	697a      	ldr	r2, [r7, #20]
 800909c:	4313      	orrs	r3, r2
 800909e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	f023 0304 	bic.w	r3, r3, #4
 80090a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	4a23      	ldr	r2, [pc, #140]	; (8009138 <TIM_OC1_SetConfig+0x128>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d003      	beq.n	80090b8 <TIM_OC1_SetConfig+0xa8>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	4a22      	ldr	r2, [pc, #136]	; (800913c <TIM_OC1_SetConfig+0x12c>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d12d      	bne.n	8009114 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090c0:	d008      	beq.n	80090d4 <TIM_OC1_SetConfig+0xc4>
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	699b      	ldr	r3, [r3, #24]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d004      	beq.n	80090d4 <TIM_OC1_SetConfig+0xc4>
 80090ca:	f641 21d8 	movw	r1, #6872	; 0x1ad8
 80090ce:	481c      	ldr	r0, [pc, #112]	; (8009140 <TIM_OC1_SetConfig+0x130>)
 80090d0:	f7f9 fcf7 	bl	8002ac2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	695b      	ldr	r3, [r3, #20]
 80090d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090dc:	d008      	beq.n	80090f0 <TIM_OC1_SetConfig+0xe0>
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	695b      	ldr	r3, [r3, #20]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d004      	beq.n	80090f0 <TIM_OC1_SetConfig+0xe0>
 80090e6:	f641 21d9 	movw	r1, #6873	; 0x1ad9
 80090ea:	4815      	ldr	r0, [pc, #84]	; (8009140 <TIM_OC1_SetConfig+0x130>)
 80090ec:	f7f9 fce9 	bl	8002ac2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80090fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	695b      	ldr	r3, [r3, #20]
 8009104:	693a      	ldr	r2, [r7, #16]
 8009106:	4313      	orrs	r3, r2
 8009108:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	699b      	ldr	r3, [r3, #24]
 800910e:	693a      	ldr	r2, [r7, #16]
 8009110:	4313      	orrs	r3, r2
 8009112:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	693a      	ldr	r2, [r7, #16]
 8009118:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	685a      	ldr	r2, [r3, #4]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	697a      	ldr	r2, [r7, #20]
 800912c:	621a      	str	r2, [r3, #32]
}
 800912e:	bf00      	nop
 8009130:	3718      	adds	r7, #24
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	40010000 	.word	0x40010000
 800913c:	40010400 	.word	0x40010400
 8009140:	080103bc 	.word	0x080103bc

08009144 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b086      	sub	sp, #24
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a1b      	ldr	r3, [r3, #32]
 8009152:	f023 0210 	bic.w	r2, r3, #16
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6a1b      	ldr	r3, [r3, #32]
 800915e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	699b      	ldr	r3, [r3, #24]
 800916a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800917a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	021b      	lsls	r3, r3, #8
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	4313      	orrs	r3, r2
 8009186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	f023 0320 	bic.w	r3, r3, #32
 800918e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	011b      	lsls	r3, r3, #4
 8009196:	697a      	ldr	r2, [r7, #20]
 8009198:	4313      	orrs	r3, r2
 800919a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	4a35      	ldr	r2, [pc, #212]	; (8009274 <TIM_OC2_SetConfig+0x130>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d003      	beq.n	80091ac <TIM_OC2_SetConfig+0x68>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	4a34      	ldr	r2, [pc, #208]	; (8009278 <TIM_OC2_SetConfig+0x134>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d11a      	bne.n	80091e2 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d008      	beq.n	80091c6 <TIM_OC2_SetConfig+0x82>
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	68db      	ldr	r3, [r3, #12]
 80091b8:	2b08      	cmp	r3, #8
 80091ba:	d004      	beq.n	80091c6 <TIM_OC2_SetConfig+0x82>
 80091bc:	f641 3116 	movw	r1, #6934	; 0x1b16
 80091c0:	482e      	ldr	r0, [pc, #184]	; (800927c <TIM_OC2_SetConfig+0x138>)
 80091c2:	f7f9 fc7e 	bl	8002ac2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	68db      	ldr	r3, [r3, #12]
 80091d2:	011b      	lsls	r3, r3, #4
 80091d4:	697a      	ldr	r2, [r7, #20]
 80091d6:	4313      	orrs	r3, r2
 80091d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091e0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a23      	ldr	r2, [pc, #140]	; (8009274 <TIM_OC2_SetConfig+0x130>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d003      	beq.n	80091f2 <TIM_OC2_SetConfig+0xae>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a22      	ldr	r2, [pc, #136]	; (8009278 <TIM_OC2_SetConfig+0x134>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d12f      	bne.n	8009252 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091fa:	d008      	beq.n	800920e <TIM_OC2_SetConfig+0xca>
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	699b      	ldr	r3, [r3, #24]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d004      	beq.n	800920e <TIM_OC2_SetConfig+0xca>
 8009204:	f641 3124 	movw	r1, #6948	; 0x1b24
 8009208:	481c      	ldr	r0, [pc, #112]	; (800927c <TIM_OC2_SetConfig+0x138>)
 800920a:	f7f9 fc5a 	bl	8002ac2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	695b      	ldr	r3, [r3, #20]
 8009212:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009216:	d008      	beq.n	800922a <TIM_OC2_SetConfig+0xe6>
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	695b      	ldr	r3, [r3, #20]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d004      	beq.n	800922a <TIM_OC2_SetConfig+0xe6>
 8009220:	f641 3125 	movw	r1, #6949	; 0x1b25
 8009224:	4815      	ldr	r0, [pc, #84]	; (800927c <TIM_OC2_SetConfig+0x138>)
 8009226:	f7f9 fc4c 	bl	8002ac2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009230:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009238:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	695b      	ldr	r3, [r3, #20]
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	693a      	ldr	r2, [r7, #16]
 8009242:	4313      	orrs	r3, r2
 8009244:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	699b      	ldr	r3, [r3, #24]
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	693a      	ldr	r2, [r7, #16]
 800924e:	4313      	orrs	r3, r2
 8009250:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	693a      	ldr	r2, [r7, #16]
 8009256:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	68fa      	ldr	r2, [r7, #12]
 800925c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	685a      	ldr	r2, [r3, #4]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	697a      	ldr	r2, [r7, #20]
 800926a:	621a      	str	r2, [r3, #32]
}
 800926c:	bf00      	nop
 800926e:	3718      	adds	r7, #24
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	40010000 	.word	0x40010000
 8009278:	40010400 	.word	0x40010400
 800927c:	080103bc 	.word	0x080103bc

08009280 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b086      	sub	sp, #24
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6a1b      	ldr	r3, [r3, #32]
 800928e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6a1b      	ldr	r3, [r3, #32]
 800929a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	69db      	ldr	r3, [r3, #28]
 80092a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f023 0303 	bic.w	r3, r3, #3
 80092b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	68fa      	ldr	r2, [r7, #12]
 80092be:	4313      	orrs	r3, r2
 80092c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80092c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	021b      	lsls	r3, r3, #8
 80092d0:	697a      	ldr	r2, [r7, #20]
 80092d2:	4313      	orrs	r3, r2
 80092d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	4a35      	ldr	r2, [pc, #212]	; (80093b0 <TIM_OC3_SetConfig+0x130>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d003      	beq.n	80092e6 <TIM_OC3_SetConfig+0x66>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4a34      	ldr	r2, [pc, #208]	; (80093b4 <TIM_OC3_SetConfig+0x134>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d11a      	bne.n	800931c <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	68db      	ldr	r3, [r3, #12]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d008      	beq.n	8009300 <TIM_OC3_SetConfig+0x80>
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	2b08      	cmp	r3, #8
 80092f4:	d004      	beq.n	8009300 <TIM_OC3_SetConfig+0x80>
 80092f6:	f641 3161 	movw	r1, #7009	; 0x1b61
 80092fa:	482f      	ldr	r0, [pc, #188]	; (80093b8 <TIM_OC3_SetConfig+0x138>)
 80092fc:	f7f9 fbe1 	bl	8002ac2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009306:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	68db      	ldr	r3, [r3, #12]
 800930c:	021b      	lsls	r3, r3, #8
 800930e:	697a      	ldr	r2, [r7, #20]
 8009310:	4313      	orrs	r3, r2
 8009312:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800931a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	4a24      	ldr	r2, [pc, #144]	; (80093b0 <TIM_OC3_SetConfig+0x130>)
 8009320:	4293      	cmp	r3, r2
 8009322:	d003      	beq.n	800932c <TIM_OC3_SetConfig+0xac>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	4a23      	ldr	r2, [pc, #140]	; (80093b4 <TIM_OC3_SetConfig+0x134>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d12f      	bne.n	800938c <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	699b      	ldr	r3, [r3, #24]
 8009330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009334:	d008      	beq.n	8009348 <TIM_OC3_SetConfig+0xc8>
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	699b      	ldr	r3, [r3, #24]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d004      	beq.n	8009348 <TIM_OC3_SetConfig+0xc8>
 800933e:	f641 316e 	movw	r1, #7022	; 0x1b6e
 8009342:	481d      	ldr	r0, [pc, #116]	; (80093b8 <TIM_OC3_SetConfig+0x138>)
 8009344:	f7f9 fbbd 	bl	8002ac2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	695b      	ldr	r3, [r3, #20]
 800934c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009350:	d008      	beq.n	8009364 <TIM_OC3_SetConfig+0xe4>
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	695b      	ldr	r3, [r3, #20]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d004      	beq.n	8009364 <TIM_OC3_SetConfig+0xe4>
 800935a:	f641 316f 	movw	r1, #7023	; 0x1b6f
 800935e:	4816      	ldr	r0, [pc, #88]	; (80093b8 <TIM_OC3_SetConfig+0x138>)
 8009360:	f7f9 fbaf 	bl	8002ac2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800936a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009372:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	695b      	ldr	r3, [r3, #20]
 8009378:	011b      	lsls	r3, r3, #4
 800937a:	693a      	ldr	r2, [r7, #16]
 800937c:	4313      	orrs	r3, r2
 800937e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	699b      	ldr	r3, [r3, #24]
 8009384:	011b      	lsls	r3, r3, #4
 8009386:	693a      	ldr	r2, [r7, #16]
 8009388:	4313      	orrs	r3, r2
 800938a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	693a      	ldr	r2, [r7, #16]
 8009390:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	68fa      	ldr	r2, [r7, #12]
 8009396:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	685a      	ldr	r2, [r3, #4]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	697a      	ldr	r2, [r7, #20]
 80093a4:	621a      	str	r2, [r3, #32]
}
 80093a6:	bf00      	nop
 80093a8:	3718      	adds	r7, #24
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}
 80093ae:	bf00      	nop
 80093b0:	40010000 	.word	0x40010000
 80093b4:	40010400 	.word	0x40010400
 80093b8:	080103bc 	.word	0x080103bc

080093bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b086      	sub	sp, #24
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6a1b      	ldr	r3, [r3, #32]
 80093ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6a1b      	ldr	r3, [r3, #32]
 80093d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	69db      	ldr	r3, [r3, #28]
 80093e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	021b      	lsls	r3, r3, #8
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	4313      	orrs	r3, r2
 80093fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009400:	693b      	ldr	r3, [r7, #16]
 8009402:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009406:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	031b      	lsls	r3, r3, #12
 800940e:	693a      	ldr	r2, [r7, #16]
 8009410:	4313      	orrs	r3, r2
 8009412:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	4a18      	ldr	r2, [pc, #96]	; (8009478 <TIM_OC4_SetConfig+0xbc>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d003      	beq.n	8009424 <TIM_OC4_SetConfig+0x68>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	4a17      	ldr	r2, [pc, #92]	; (800947c <TIM_OC4_SetConfig+0xc0>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d117      	bne.n	8009454 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	695b      	ldr	r3, [r3, #20]
 8009428:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800942c:	d008      	beq.n	8009440 <TIM_OC4_SetConfig+0x84>
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d004      	beq.n	8009440 <TIM_OC4_SetConfig+0x84>
 8009436:	f641 31ad 	movw	r1, #7085	; 0x1bad
 800943a:	4811      	ldr	r0, [pc, #68]	; (8009480 <TIM_OC4_SetConfig+0xc4>)
 800943c:	f7f9 fb41 	bl	8002ac2 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009446:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	695b      	ldr	r3, [r3, #20]
 800944c:	019b      	lsls	r3, r3, #6
 800944e:	697a      	ldr	r2, [r7, #20]
 8009450:	4313      	orrs	r3, r2
 8009452:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	697a      	ldr	r2, [r7, #20]
 8009458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	685a      	ldr	r2, [r3, #4]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	621a      	str	r2, [r3, #32]
}
 800946e:	bf00      	nop
 8009470:	3718      	adds	r7, #24
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	40010000 	.word	0x40010000
 800947c:	40010400 	.word	0x40010400
 8009480:	080103bc 	.word	0x080103bc

08009484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009484:	b480      	push	{r7}
 8009486:	b087      	sub	sp, #28
 8009488:	af00      	add	r7, sp, #0
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6a1b      	ldr	r3, [r3, #32]
 8009494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	f023 0201 	bic.w	r2, r3, #1
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	011b      	lsls	r3, r3, #4
 80094b4:	693a      	ldr	r2, [r7, #16]
 80094b6:	4313      	orrs	r3, r2
 80094b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	f023 030a 	bic.w	r3, r3, #10
 80094c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	621a      	str	r2, [r3, #32]
}
 80094d6:	bf00      	nop
 80094d8:	371c      	adds	r7, #28
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr

080094e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094e2:	b480      	push	{r7}
 80094e4:	b087      	sub	sp, #28
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	60f8      	str	r0, [r7, #12]
 80094ea:	60b9      	str	r1, [r7, #8]
 80094ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	6a1b      	ldr	r3, [r3, #32]
 80094f2:	f023 0210 	bic.w	r2, r3, #16
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	699b      	ldr	r3, [r3, #24]
 80094fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	6a1b      	ldr	r3, [r3, #32]
 8009504:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800950c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	031b      	lsls	r3, r3, #12
 8009512:	697a      	ldr	r2, [r7, #20]
 8009514:	4313      	orrs	r3, r2
 8009516:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800951e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	011b      	lsls	r3, r3, #4
 8009524:	693a      	ldr	r2, [r7, #16]
 8009526:	4313      	orrs	r3, r2
 8009528:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	697a      	ldr	r2, [r7, #20]
 800952e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	693a      	ldr	r2, [r7, #16]
 8009534:	621a      	str	r2, [r3, #32]
}
 8009536:	bf00      	nop
 8009538:	371c      	adds	r7, #28
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr

08009542 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009542:	b480      	push	{r7}
 8009544:	b085      	sub	sp, #20
 8009546:	af00      	add	r7, sp, #0
 8009548:	6078      	str	r0, [r7, #4]
 800954a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	689b      	ldr	r3, [r3, #8]
 8009550:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009558:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800955a:	683a      	ldr	r2, [r7, #0]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	4313      	orrs	r3, r2
 8009560:	f043 0307 	orr.w	r3, r3, #7
 8009564:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	68fa      	ldr	r2, [r7, #12]
 800956a:	609a      	str	r2, [r3, #8]
}
 800956c:	bf00      	nop
 800956e:	3714      	adds	r7, #20
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009578:	b480      	push	{r7}
 800957a:	b087      	sub	sp, #28
 800957c:	af00      	add	r7, sp, #0
 800957e:	60f8      	str	r0, [r7, #12]
 8009580:	60b9      	str	r1, [r7, #8]
 8009582:	607a      	str	r2, [r7, #4]
 8009584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009592:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	021a      	lsls	r2, r3, #8
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	431a      	orrs	r2, r3
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	4313      	orrs	r3, r2
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	697a      	ldr	r2, [r7, #20]
 80095aa:	609a      	str	r2, [r3, #8]
}
 80095ac:	bf00      	nop
 80095ae:	371c      	adds	r7, #28
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b086      	sub	sp, #24
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	4a32      	ldr	r2, [pc, #200]	; (8009690 <TIM_CCxChannelCmd+0xd8>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d030      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095d2:	d02c      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	4a2f      	ldr	r2, [pc, #188]	; (8009694 <TIM_CCxChannelCmd+0xdc>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d028      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	4a2e      	ldr	r2, [pc, #184]	; (8009698 <TIM_CCxChannelCmd+0xe0>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d024      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	4a2d      	ldr	r2, [pc, #180]	; (800969c <TIM_CCxChannelCmd+0xe4>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d020      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	4a2c      	ldr	r2, [pc, #176]	; (80096a0 <TIM_CCxChannelCmd+0xe8>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d01c      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	4a2b      	ldr	r2, [pc, #172]	; (80096a4 <TIM_CCxChannelCmd+0xec>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d018      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	4a2a      	ldr	r2, [pc, #168]	; (80096a8 <TIM_CCxChannelCmd+0xf0>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d014      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	4a29      	ldr	r2, [pc, #164]	; (80096ac <TIM_CCxChannelCmd+0xf4>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d010      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	4a28      	ldr	r2, [pc, #160]	; (80096b0 <TIM_CCxChannelCmd+0xf8>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d00c      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	4a27      	ldr	r2, [pc, #156]	; (80096b4 <TIM_CCxChannelCmd+0xfc>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d008      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	4a26      	ldr	r2, [pc, #152]	; (80096b8 <TIM_CCxChannelCmd+0x100>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d004      	beq.n	800962e <TIM_CCxChannelCmd+0x76>
 8009624:	f641 5198 	movw	r1, #7576	; 0x1d98
 8009628:	4824      	ldr	r0, [pc, #144]	; (80096bc <TIM_CCxChannelCmd+0x104>)
 800962a:	f7f9 fa4a 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d010      	beq.n	8009656 <TIM_CCxChannelCmd+0x9e>
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	2b04      	cmp	r3, #4
 8009638:	d00d      	beq.n	8009656 <TIM_CCxChannelCmd+0x9e>
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	2b08      	cmp	r3, #8
 800963e:	d00a      	beq.n	8009656 <TIM_CCxChannelCmd+0x9e>
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	2b0c      	cmp	r3, #12
 8009644:	d007      	beq.n	8009656 <TIM_CCxChannelCmd+0x9e>
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	2b3c      	cmp	r3, #60	; 0x3c
 800964a:	d004      	beq.n	8009656 <TIM_CCxChannelCmd+0x9e>
 800964c:	f641 5199 	movw	r1, #7577	; 0x1d99
 8009650:	481a      	ldr	r0, [pc, #104]	; (80096bc <TIM_CCxChannelCmd+0x104>)
 8009652:	f7f9 fa36 	bl	8002ac2 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	f003 031f 	and.w	r3, r3, #31
 800965c:	2201      	movs	r2, #1
 800965e:	fa02 f303 	lsl.w	r3, r2, r3
 8009662:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6a1a      	ldr	r2, [r3, #32]
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	43db      	mvns	r3, r3
 800966c:	401a      	ands	r2, r3
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	6a1a      	ldr	r2, [r3, #32]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	f003 031f 	and.w	r3, r3, #31
 800967c:	6879      	ldr	r1, [r7, #4]
 800967e:	fa01 f303 	lsl.w	r3, r1, r3
 8009682:	431a      	orrs	r2, r3
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	621a      	str	r2, [r3, #32]
}
 8009688:	bf00      	nop
 800968a:	3718      	adds	r7, #24
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}
 8009690:	40010000 	.word	0x40010000
 8009694:	40000400 	.word	0x40000400
 8009698:	40000800 	.word	0x40000800
 800969c:	40000c00 	.word	0x40000c00
 80096a0:	40010400 	.word	0x40010400
 80096a4:	40014000 	.word	0x40014000
 80096a8:	40014400 	.word	0x40014400
 80096ac:	40014800 	.word	0x40014800
 80096b0:	40001800 	.word	0x40001800
 80096b4:	40001c00 	.word	0x40001c00
 80096b8:	40002000 	.word	0x40002000
 80096bc:	080103bc 	.word	0x080103bc

080096c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4a61      	ldr	r2, [pc, #388]	; (8009854 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d027      	beq.n	8009724 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096dc:	d022      	beq.n	8009724 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a5d      	ldr	r2, [pc, #372]	; (8009858 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d01d      	beq.n	8009724 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a5b      	ldr	r2, [pc, #364]	; (800985c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d018      	beq.n	8009724 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a5a      	ldr	r2, [pc, #360]	; (8009860 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d013      	beq.n	8009724 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a58      	ldr	r2, [pc, #352]	; (8009864 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d00e      	beq.n	8009724 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a57      	ldr	r2, [pc, #348]	; (8009868 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d009      	beq.n	8009724 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a55      	ldr	r2, [pc, #340]	; (800986c <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d004      	beq.n	8009724 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800971a:	f240 71b1 	movw	r1, #1969	; 0x7b1
 800971e:	4854      	ldr	r0, [pc, #336]	; (8009870 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8009720:	f7f9 f9cf 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d020      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2b10      	cmp	r3, #16
 8009732:	d01c      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	2b20      	cmp	r3, #32
 800973a:	d018      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2b30      	cmp	r3, #48	; 0x30
 8009742:	d014      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	2b40      	cmp	r3, #64	; 0x40
 800974a:	d010      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b50      	cmp	r3, #80	; 0x50
 8009752:	d00c      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	2b60      	cmp	r3, #96	; 0x60
 800975a:	d008      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	2b70      	cmp	r3, #112	; 0x70
 8009762:	d004      	beq.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009764:	f240 71b2 	movw	r1, #1970	; 0x7b2
 8009768:	4841      	ldr	r0, [pc, #260]	; (8009870 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800976a:	f7f9 f9aa 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	2b80      	cmp	r3, #128	; 0x80
 8009774:	d008      	beq.n	8009788 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d004      	beq.n	8009788 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800977e:	f240 71b3 	movw	r1, #1971	; 0x7b3
 8009782:	483b      	ldr	r0, [pc, #236]	; (8009870 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8009784:	f7f9 f99d 	bl	8002ac2 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800978e:	2b01      	cmp	r3, #1
 8009790:	d101      	bne.n	8009796 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009792:	2302      	movs	r3, #2
 8009794:	e05a      	b.n	800984c <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2201      	movs	r2, #1
 800979a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2202      	movs	r2, #2
 80097a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	68fa      	ldr	r2, [r7, #12]
 80097c4:	4313      	orrs	r3, r2
 80097c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	68fa      	ldr	r2, [r7, #12]
 80097ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a1f      	ldr	r2, [pc, #124]	; (8009854 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d022      	beq.n	8009820 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097e2:	d01d      	beq.n	8009820 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a1b      	ldr	r2, [pc, #108]	; (8009858 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d018      	beq.n	8009820 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4a1a      	ldr	r2, [pc, #104]	; (800985c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d013      	beq.n	8009820 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a18      	ldr	r2, [pc, #96]	; (8009860 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d00e      	beq.n	8009820 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a19      	ldr	r2, [pc, #100]	; (800986c <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d009      	beq.n	8009820 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a18      	ldr	r2, [pc, #96]	; (8009874 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d004      	beq.n	8009820 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a17      	ldr	r2, [pc, #92]	; (8009878 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d10c      	bne.n	800983a <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009826:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	68ba      	ldr	r2, [r7, #8]
 800982e:	4313      	orrs	r3, r2
 8009830:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	68ba      	ldr	r2, [r7, #8]
 8009838:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2201      	movs	r2, #1
 800983e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2200      	movs	r2, #0
 8009846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800984a:	2300      	movs	r3, #0
}
 800984c:	4618      	mov	r0, r3
 800984e:	3710      	adds	r7, #16
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}
 8009854:	40010000 	.word	0x40010000
 8009858:	40000400 	.word	0x40000400
 800985c:	40000800 	.word	0x40000800
 8009860:	40000c00 	.word	0x40000c00
 8009864:	40001000 	.word	0x40001000
 8009868:	40001400 	.word	0x40001400
 800986c:	40010400 	.word	0x40010400
 8009870:	080103f4 	.word	0x080103f4
 8009874:	40014000 	.word	0x40014000
 8009878:	40001800 	.word	0x40001800

0800987c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009886:	2300      	movs	r3, #0
 8009888:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a5e      	ldr	r2, [pc, #376]	; (8009a08 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d009      	beq.n	80098a8 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a5c      	ldr	r2, [pc, #368]	; (8009a0c <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d004      	beq.n	80098a8 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800989e:	f240 71ee 	movw	r1, #2030	; 0x7ee
 80098a2:	485b      	ldr	r0, [pc, #364]	; (8009a10 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80098a4:	f7f9 f90d 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80098b0:	d008      	beq.n	80098c4 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d004      	beq.n	80098c4 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80098ba:	f240 71ef 	movw	r1, #2031	; 0x7ef
 80098be:	4854      	ldr	r0, [pc, #336]	; (8009a10 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80098c0:	f7f9 f8ff 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098cc:	d008      	beq.n	80098e0 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d004      	beq.n	80098e0 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80098d6:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 80098da:	484d      	ldr	r0, [pc, #308]	; (8009a10 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80098dc:	f7f9 f8f1 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	689b      	ldr	r3, [r3, #8]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d013      	beq.n	8009910 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098f0:	d00e      	beq.n	8009910 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098fa:	d009      	beq.n	8009910 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009904:	d004      	beq.n	8009910 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009906:	f240 71f1 	movw	r1, #2033	; 0x7f1
 800990a:	4841      	ldr	r0, [pc, #260]	; (8009a10 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800990c:	f7f9 f8d9 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	2bff      	cmp	r3, #255	; 0xff
 8009916:	d904      	bls.n	8009922 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8009918:	f240 71f2 	movw	r1, #2034	; 0x7f2
 800991c:	483c      	ldr	r0, [pc, #240]	; (8009a10 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800991e:	f7f9 f8d0 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800992a:	d008      	beq.n	800993e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d004      	beq.n	800993e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009934:	f240 71f3 	movw	r1, #2035	; 0x7f3
 8009938:	4835      	ldr	r0, [pc, #212]	; (8009a10 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800993a:	f7f9 f8c2 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	695b      	ldr	r3, [r3, #20]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d009      	beq.n	800995a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	695b      	ldr	r3, [r3, #20]
 800994a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800994e:	d004      	beq.n	800995a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8009950:	f240 71f4 	movw	r1, #2036	; 0x7f4
 8009954:	482e      	ldr	r0, [pc, #184]	; (8009a10 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009956:	f7f9 f8b4 	bl	8002ac2 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	69db      	ldr	r3, [r3, #28]
 800995e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009962:	d008      	beq.n	8009976 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	69db      	ldr	r3, [r3, #28]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d004      	beq.n	8009976 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800996c:	f240 71f5 	movw	r1, #2037	; 0x7f5
 8009970:	4827      	ldr	r0, [pc, #156]	; (8009a10 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009972:	f7f9 f8a6 	bl	8002ac2 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800997c:	2b01      	cmp	r3, #1
 800997e:	d101      	bne.n	8009984 <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 8009980:	2302      	movs	r3, #2
 8009982:	e03d      	b.n	8009a00 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	4313      	orrs	r3, r2
 8009998:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	4313      	orrs	r3, r2
 80099a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4313      	orrs	r3, r2
 80099c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	691b      	ldr	r3, [r3, #16]
 80099ce:	4313      	orrs	r3, r2
 80099d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	695b      	ldr	r3, [r3, #20]
 80099dc:	4313      	orrs	r3, r2
 80099de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	69db      	ldr	r3, [r3, #28]
 80099ea:	4313      	orrs	r3, r2
 80099ec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	68fa      	ldr	r2, [r7, #12]
 80099f4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2200      	movs	r2, #0
 80099fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099fe:	2300      	movs	r3, #0
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3710      	adds	r7, #16
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}
 8009a08:	40010000 	.word	0x40010000
 8009a0c:	40010400 	.word	0x40010400
 8009a10:	080103f4 	.word	0x080103f4

08009a14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009a1c:	bf00      	nop
 8009a1e:	370c      	adds	r7, #12
 8009a20:	46bd      	mov	sp, r7
 8009a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a26:	4770      	bx	lr

08009a28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b083      	sub	sp, #12
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009a30:	bf00      	nop
 8009a32:	370c      	adds	r7, #12
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b082      	sub	sp, #8
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d101      	bne.n	8009a4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e0be      	b.n	8009bcc <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	699b      	ldr	r3, [r3, #24]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d03b      	beq.n	8009ace <HAL_UART_Init+0x92>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a5e      	ldr	r2, [pc, #376]	; (8009bd4 <HAL_UART_Init+0x198>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d01d      	beq.n	8009a9c <HAL_UART_Init+0x60>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4a5c      	ldr	r2, [pc, #368]	; (8009bd8 <HAL_UART_Init+0x19c>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d018      	beq.n	8009a9c <HAL_UART_Init+0x60>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a5b      	ldr	r2, [pc, #364]	; (8009bdc <HAL_UART_Init+0x1a0>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d013      	beq.n	8009a9c <HAL_UART_Init+0x60>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a59      	ldr	r2, [pc, #356]	; (8009be0 <HAL_UART_Init+0x1a4>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d00e      	beq.n	8009a9c <HAL_UART_Init+0x60>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	4a58      	ldr	r2, [pc, #352]	; (8009be4 <HAL_UART_Init+0x1a8>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d009      	beq.n	8009a9c <HAL_UART_Init+0x60>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a56      	ldr	r2, [pc, #344]	; (8009be8 <HAL_UART_Init+0x1ac>)
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d004      	beq.n	8009a9c <HAL_UART_Init+0x60>
 8009a92:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8009a96:	4855      	ldr	r0, [pc, #340]	; (8009bec <HAL_UART_Init+0x1b0>)
 8009a98:	f7f9 f813 	bl	8002ac2 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	699b      	ldr	r3, [r3, #24]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d037      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	699b      	ldr	r3, [r3, #24]
 8009aa8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009aac:	d032      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	699b      	ldr	r3, [r3, #24]
 8009ab2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ab6:	d02d      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	699b      	ldr	r3, [r3, #24]
 8009abc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ac0:	d028      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009ac2:	f240 1173 	movw	r1, #371	; 0x173
 8009ac6:	4849      	ldr	r0, [pc, #292]	; (8009bec <HAL_UART_Init+0x1b0>)
 8009ac8:	f7f8 fffb 	bl	8002ac2 <assert_failed>
 8009acc:	e022      	b.n	8009b14 <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4a40      	ldr	r2, [pc, #256]	; (8009bd4 <HAL_UART_Init+0x198>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d01d      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a3e      	ldr	r2, [pc, #248]	; (8009bd8 <HAL_UART_Init+0x19c>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d018      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a3d      	ldr	r2, [pc, #244]	; (8009bdc <HAL_UART_Init+0x1a0>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d013      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a3b      	ldr	r2, [pc, #236]	; (8009be0 <HAL_UART_Init+0x1a4>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d00e      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a3a      	ldr	r2, [pc, #232]	; (8009be4 <HAL_UART_Init+0x1a8>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d009      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4a38      	ldr	r2, [pc, #224]	; (8009be8 <HAL_UART_Init+0x1ac>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d004      	beq.n	8009b14 <HAL_UART_Init+0xd8>
 8009b0a:	f240 1177 	movw	r1, #375	; 0x177
 8009b0e:	4837      	ldr	r0, [pc, #220]	; (8009bec <HAL_UART_Init+0x1b0>)
 8009b10:	f7f8 ffd7 	bl	8002ac2 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d009      	beq.n	8009b30 <HAL_UART_Init+0xf4>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	689b      	ldr	r3, [r3, #8]
 8009b20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b24:	d004      	beq.n	8009b30 <HAL_UART_Init+0xf4>
 8009b26:	f240 1179 	movw	r1, #377	; 0x179
 8009b2a:	4830      	ldr	r0, [pc, #192]	; (8009bec <HAL_UART_Init+0x1b0>)
 8009b2c:	f7f8 ffc9 	bl	8002ac2 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	69db      	ldr	r3, [r3, #28]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d009      	beq.n	8009b4c <HAL_UART_Init+0x110>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	69db      	ldr	r3, [r3, #28]
 8009b3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b40:	d004      	beq.n	8009b4c <HAL_UART_Init+0x110>
 8009b42:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8009b46:	4829      	ldr	r0, [pc, #164]	; (8009bec <HAL_UART_Init+0x1b0>)
 8009b48:	f7f8 ffbb 	bl	8002ac2 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d106      	bne.n	8009b66 <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f7f9 fb83 	bl	800326c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2224      	movs	r2, #36	; 0x24
 8009b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68da      	ldr	r2, [r3, #12]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009b7c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fc7e 	bl	800a480 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	691a      	ldr	r2, [r3, #16]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009b92:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	695a      	ldr	r2, [r3, #20]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009ba2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68da      	ldr	r2, [r3, #12]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009bb2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2220      	movs	r2, #32
 8009bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2220      	movs	r2, #32
 8009bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3708      	adds	r7, #8
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}
 8009bd4:	40011000 	.word	0x40011000
 8009bd8:	40004400 	.word	0x40004400
 8009bdc:	40004800 	.word	0x40004800
 8009be0:	40004c00 	.word	0x40004c00
 8009be4:	40005000 	.word	0x40005000
 8009be8:	40011400 	.word	0x40011400
 8009bec:	08010430 	.word	0x08010430

08009bf0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b0ba      	sub	sp, #232	; 0xe8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	695b      	ldr	r3, [r3, #20]
 8009c12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009c16:	2300      	movs	r3, #0
 8009c18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c26:	f003 030f 	and.w	r3, r3, #15
 8009c2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009c2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d10f      	bne.n	8009c56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c3a:	f003 0320 	and.w	r3, r3, #32
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d009      	beq.n	8009c56 <HAL_UART_IRQHandler+0x66>
 8009c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c46:	f003 0320 	and.w	r3, r3, #32
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d003      	beq.n	8009c56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 fb5b 	bl	800a30a <UART_Receive_IT>
      return;
 8009c54:	e256      	b.n	800a104 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009c56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	f000 80de 	beq.w	8009e1c <HAL_UART_IRQHandler+0x22c>
 8009c60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c64:	f003 0301 	and.w	r3, r3, #1
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d106      	bne.n	8009c7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c70:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	f000 80d1 	beq.w	8009e1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c7e:	f003 0301 	and.w	r3, r3, #1
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d00b      	beq.n	8009c9e <HAL_UART_IRQHandler+0xae>
 8009c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d005      	beq.n	8009c9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c96:	f043 0201 	orr.w	r2, r3, #1
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ca2:	f003 0304 	and.w	r3, r3, #4
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d00b      	beq.n	8009cc2 <HAL_UART_IRQHandler+0xd2>
 8009caa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cae:	f003 0301 	and.w	r3, r3, #1
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d005      	beq.n	8009cc2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cba:	f043 0202 	orr.w	r2, r3, #2
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cc6:	f003 0302 	and.w	r3, r3, #2
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00b      	beq.n	8009ce6 <HAL_UART_IRQHandler+0xf6>
 8009cce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cd2:	f003 0301 	and.w	r3, r3, #1
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d005      	beq.n	8009ce6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cde:	f043 0204 	orr.w	r2, r3, #4
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cea:	f003 0308 	and.w	r3, r3, #8
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d011      	beq.n	8009d16 <HAL_UART_IRQHandler+0x126>
 8009cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cf6:	f003 0320 	and.w	r3, r3, #32
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d105      	bne.n	8009d0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009d02:	f003 0301 	and.w	r3, r3, #1
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d005      	beq.n	8009d16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d0e:	f043 0208 	orr.w	r2, r3, #8
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f000 81ed 	beq.w	800a0fa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d24:	f003 0320 	and.w	r3, r3, #32
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d008      	beq.n	8009d3e <HAL_UART_IRQHandler+0x14e>
 8009d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d30:	f003 0320 	and.w	r3, r3, #32
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d002      	beq.n	8009d3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 fae6 	bl	800a30a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	695b      	ldr	r3, [r3, #20]
 8009d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d48:	2b40      	cmp	r3, #64	; 0x40
 8009d4a:	bf0c      	ite	eq
 8009d4c:	2301      	moveq	r3, #1
 8009d4e:	2300      	movne	r3, #0
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d5a:	f003 0308 	and.w	r3, r3, #8
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d103      	bne.n	8009d6a <HAL_UART_IRQHandler+0x17a>
 8009d62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d04f      	beq.n	8009e0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 f9ee 	bl	800a14c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d7a:	2b40      	cmp	r3, #64	; 0x40
 8009d7c:	d141      	bne.n	8009e02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	3314      	adds	r3, #20
 8009d84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d8c:	e853 3f00 	ldrex	r3, [r3]
 8009d90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009d94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009d98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	3314      	adds	r3, #20
 8009da6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009daa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009dae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009db6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009dba:	e841 2300 	strex	r3, r2, [r1]
 8009dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009dc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d1d9      	bne.n	8009d7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d013      	beq.n	8009dfa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd6:	4a7d      	ldr	r2, [pc, #500]	; (8009fcc <HAL_UART_IRQHandler+0x3dc>)
 8009dd8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dde:	4618      	mov	r0, r3
 8009de0:	f7fa f824 	bl	8003e2c <HAL_DMA_Abort_IT>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d016      	beq.n	8009e18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009df4:	4610      	mov	r0, r2
 8009df6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009df8:	e00e      	b.n	8009e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 f990 	bl	800a120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e00:	e00a      	b.n	8009e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 f98c 	bl	800a120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e08:	e006      	b.n	8009e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 f988 	bl	800a120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009e16:	e170      	b.n	800a0fa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e18:	bf00      	nop
    return;
 8009e1a:	e16e      	b.n	800a0fa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	f040 814a 	bne.w	800a0ba <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e2a:	f003 0310 	and.w	r3, r3, #16
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	f000 8143 	beq.w	800a0ba <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e38:	f003 0310 	and.w	r3, r3, #16
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	f000 813c 	beq.w	800a0ba <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009e42:	2300      	movs	r3, #0
 8009e44:	60bb      	str	r3, [r7, #8]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	60bb      	str	r3, [r7, #8]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	60bb      	str	r3, [r7, #8]
 8009e56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	695b      	ldr	r3, [r3, #20]
 8009e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e62:	2b40      	cmp	r3, #64	; 0x40
 8009e64:	f040 80b4 	bne.w	8009fd0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	f000 8140 	beq.w	800a0fe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009e82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e86:	429a      	cmp	r2, r3
 8009e88:	f080 8139 	bcs.w	800a0fe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e92:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e98:	69db      	ldr	r3, [r3, #28]
 8009e9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e9e:	f000 8088 	beq.w	8009fb2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	330c      	adds	r3, #12
 8009ea8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009eb0:	e853 3f00 	ldrex	r3, [r3]
 8009eb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009eb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ebc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ec0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	330c      	adds	r3, #12
 8009eca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009ece:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009ed2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009eda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009ede:	e841 2300 	strex	r3, r2, [r1]
 8009ee2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009ee6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d1d9      	bne.n	8009ea2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	3314      	adds	r3, #20
 8009ef4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ef8:	e853 3f00 	ldrex	r3, [r3]
 8009efc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009efe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009f00:	f023 0301 	bic.w	r3, r3, #1
 8009f04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	3314      	adds	r3, #20
 8009f0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009f12:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009f16:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f18:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009f1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009f1e:	e841 2300 	strex	r3, r2, [r1]
 8009f22:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009f24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d1e1      	bne.n	8009eee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	3314      	adds	r3, #20
 8009f30:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f34:	e853 3f00 	ldrex	r3, [r3]
 8009f38:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009f3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	3314      	adds	r3, #20
 8009f4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009f4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009f50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f52:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009f54:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f56:	e841 2300 	strex	r3, r2, [r1]
 8009f5a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009f5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d1e3      	bne.n	8009f2a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2220      	movs	r2, #32
 8009f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	330c      	adds	r3, #12
 8009f76:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f7a:	e853 3f00 	ldrex	r3, [r3]
 8009f7e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f82:	f023 0310 	bic.w	r3, r3, #16
 8009f86:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	330c      	adds	r3, #12
 8009f90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009f94:	65ba      	str	r2, [r7, #88]	; 0x58
 8009f96:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f98:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f9a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f9c:	e841 2300 	strex	r3, r2, [r1]
 8009fa0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009fa2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d1e3      	bne.n	8009f70 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7f9 fecd 	bl	8003d4c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	1ad3      	subs	r3, r2, r3
 8009fbe:	b29b      	uxth	r3, r3
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 f8b6 	bl	800a134 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009fc8:	e099      	b.n	800a0fe <HAL_UART_IRQHandler+0x50e>
 8009fca:	bf00      	nop
 8009fcc:	0800a213 	.word	0x0800a213
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	1ad3      	subs	r3, r2, r3
 8009fdc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fe4:	b29b      	uxth	r3, r3
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	f000 808b 	beq.w	800a102 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009fec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f000 8086 	beq.w	800a102 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	330c      	adds	r3, #12
 8009ffc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a000:	e853 3f00 	ldrex	r3, [r3]
 800a004:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a008:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a00c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	330c      	adds	r3, #12
 800a016:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a01a:	647a      	str	r2, [r7, #68]	; 0x44
 800a01c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a01e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a020:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a022:	e841 2300 	strex	r3, r2, [r1]
 800a026:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1e3      	bne.n	8009ff6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	3314      	adds	r3, #20
 800a034:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a038:	e853 3f00 	ldrex	r3, [r3]
 800a03c:	623b      	str	r3, [r7, #32]
   return(result);
 800a03e:	6a3b      	ldr	r3, [r7, #32]
 800a040:	f023 0301 	bic.w	r3, r3, #1
 800a044:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	3314      	adds	r3, #20
 800a04e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a052:	633a      	str	r2, [r7, #48]	; 0x30
 800a054:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a056:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a058:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a05a:	e841 2300 	strex	r3, r2, [r1]
 800a05e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a062:	2b00      	cmp	r3, #0
 800a064:	d1e3      	bne.n	800a02e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2220      	movs	r2, #32
 800a06a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2200      	movs	r2, #0
 800a072:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	330c      	adds	r3, #12
 800a07a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	e853 3f00 	ldrex	r3, [r3]
 800a082:	60fb      	str	r3, [r7, #12]
   return(result);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f023 0310 	bic.w	r3, r3, #16
 800a08a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	330c      	adds	r3, #12
 800a094:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a098:	61fa      	str	r2, [r7, #28]
 800a09a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09c:	69b9      	ldr	r1, [r7, #24]
 800a09e:	69fa      	ldr	r2, [r7, #28]
 800a0a0:	e841 2300 	strex	r3, r2, [r1]
 800a0a4:	617b      	str	r3, [r7, #20]
   return(result);
 800a0a6:	697b      	ldr	r3, [r7, #20]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d1e3      	bne.n	800a074 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a0ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a0b0:	4619      	mov	r1, r3
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f000 f83e 	bl	800a134 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a0b8:	e023      	b.n	800a102 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a0ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d009      	beq.n	800a0da <HAL_UART_IRQHandler+0x4ea>
 800a0c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d003      	beq.n	800a0da <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f000 f8b1 	bl	800a23a <UART_Transmit_IT>
    return;
 800a0d8:	e014      	b.n	800a104 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a0da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d00e      	beq.n	800a104 <HAL_UART_IRQHandler+0x514>
 800a0e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d008      	beq.n	800a104 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 f8f1 	bl	800a2da <UART_EndTransmit_IT>
    return;
 800a0f8:	e004      	b.n	800a104 <HAL_UART_IRQHandler+0x514>
    return;
 800a0fa:	bf00      	nop
 800a0fc:	e002      	b.n	800a104 <HAL_UART_IRQHandler+0x514>
      return;
 800a0fe:	bf00      	nop
 800a100:	e000      	b.n	800a104 <HAL_UART_IRQHandler+0x514>
      return;
 800a102:	bf00      	nop
  }
}
 800a104:	37e8      	adds	r7, #232	; 0xe8
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop

0800a10c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a114:	bf00      	nop
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a128:	bf00      	nop
 800a12a:	370c      	adds	r7, #12
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	460b      	mov	r3, r1
 800a13e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a140:	bf00      	nop
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b095      	sub	sp, #84	; 0x54
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	330c      	adds	r3, #12
 800a15a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a15e:	e853 3f00 	ldrex	r3, [r3]
 800a162:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a166:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a16a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	330c      	adds	r3, #12
 800a172:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a174:	643a      	str	r2, [r7, #64]	; 0x40
 800a176:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a178:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a17a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a17c:	e841 2300 	strex	r3, r2, [r1]
 800a180:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a184:	2b00      	cmp	r3, #0
 800a186:	d1e5      	bne.n	800a154 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	3314      	adds	r3, #20
 800a18e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a190:	6a3b      	ldr	r3, [r7, #32]
 800a192:	e853 3f00 	ldrex	r3, [r3]
 800a196:	61fb      	str	r3, [r7, #28]
   return(result);
 800a198:	69fb      	ldr	r3, [r7, #28]
 800a19a:	f023 0301 	bic.w	r3, r3, #1
 800a19e:	64bb      	str	r3, [r7, #72]	; 0x48
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	3314      	adds	r3, #20
 800a1a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a1a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a1aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a1ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1b0:	e841 2300 	strex	r3, r2, [r1]
 800a1b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1e5      	bne.n	800a188 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c0:	2b01      	cmp	r3, #1
 800a1c2:	d119      	bne.n	800a1f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	330c      	adds	r3, #12
 800a1ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	e853 3f00 	ldrex	r3, [r3]
 800a1d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	f023 0310 	bic.w	r3, r3, #16
 800a1da:	647b      	str	r3, [r7, #68]	; 0x44
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	330c      	adds	r3, #12
 800a1e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a1e4:	61ba      	str	r2, [r7, #24]
 800a1e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1e8:	6979      	ldr	r1, [r7, #20]
 800a1ea:	69ba      	ldr	r2, [r7, #24]
 800a1ec:	e841 2300 	strex	r3, r2, [r1]
 800a1f0:	613b      	str	r3, [r7, #16]
   return(result);
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d1e5      	bne.n	800a1c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2220      	movs	r2, #32
 800a1fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a206:	bf00      	nop
 800a208:	3754      	adds	r7, #84	; 0x54
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr

0800a212 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a212:	b580      	push	{r7, lr}
 800a214:	b084      	sub	sp, #16
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a21e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	2200      	movs	r2, #0
 800a224:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	2200      	movs	r2, #0
 800a22a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	f7ff ff77 	bl	800a120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a232:	bf00      	nop
 800a234:	3710      	adds	r7, #16
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b085      	sub	sp, #20
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a248:	b2db      	uxtb	r3, r3
 800a24a:	2b21      	cmp	r3, #33	; 0x21
 800a24c:	d13e      	bne.n	800a2cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a256:	d114      	bne.n	800a282 <UART_Transmit_IT+0x48>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	691b      	ldr	r3, [r3, #16]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d110      	bne.n	800a282 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6a1b      	ldr	r3, [r3, #32]
 800a264:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	881b      	ldrh	r3, [r3, #0]
 800a26a:	461a      	mov	r2, r3
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a274:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6a1b      	ldr	r3, [r3, #32]
 800a27a:	1c9a      	adds	r2, r3, #2
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	621a      	str	r2, [r3, #32]
 800a280:	e008      	b.n	800a294 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6a1b      	ldr	r3, [r3, #32]
 800a286:	1c59      	adds	r1, r3, #1
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	6211      	str	r1, [r2, #32]
 800a28c:	781a      	ldrb	r2, [r3, #0]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a298:	b29b      	uxth	r3, r3
 800a29a:	3b01      	subs	r3, #1
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d10f      	bne.n	800a2c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	68da      	ldr	r2, [r3, #12]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	68da      	ldr	r2, [r3, #12]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a2c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	e000      	b.n	800a2ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a2cc:	2302      	movs	r3, #2
  }
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3714      	adds	r7, #20
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr

0800a2da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a2da:	b580      	push	{r7, lr}
 800a2dc:	b082      	sub	sp, #8
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	68da      	ldr	r2, [r3, #12]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a2f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2220      	movs	r2, #32
 800a2f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f7ff ff06 	bl	800a10c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a300:	2300      	movs	r3, #0
}
 800a302:	4618      	mov	r0, r3
 800a304:	3708      	adds	r7, #8
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}

0800a30a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b08c      	sub	sp, #48	; 0x30
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a318:	b2db      	uxtb	r3, r3
 800a31a:	2b22      	cmp	r3, #34	; 0x22
 800a31c:	f040 80ab 	bne.w	800a476 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a328:	d117      	bne.n	800a35a <UART_Receive_IT+0x50>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	691b      	ldr	r3, [r3, #16]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d113      	bne.n	800a35a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a332:	2300      	movs	r3, #0
 800a334:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a33a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	b29b      	uxth	r3, r3
 800a344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a348:	b29a      	uxth	r2, r3
 800a34a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a34c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a352:	1c9a      	adds	r2, r3, #2
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	629a      	str	r2, [r3, #40]	; 0x28
 800a358:	e026      	b.n	800a3a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a35e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a360:	2300      	movs	r3, #0
 800a362:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a36c:	d007      	beq.n	800a37e <UART_Receive_IT+0x74>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d10a      	bne.n	800a38c <UART_Receive_IT+0x82>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	691b      	ldr	r3, [r3, #16]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d106      	bne.n	800a38c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	685b      	ldr	r3, [r3, #4]
 800a384:	b2da      	uxtb	r2, r3
 800a386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a388:	701a      	strb	r2, [r3, #0]
 800a38a:	e008      	b.n	800a39e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	b2db      	uxtb	r3, r3
 800a394:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a398:	b2da      	uxtb	r2, r3
 800a39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3a2:	1c5a      	adds	r2, r3, #1
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	3b01      	subs	r3, #1
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d15a      	bne.n	800a472 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	68da      	ldr	r2, [r3, #12]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f022 0220 	bic.w	r2, r2, #32
 800a3ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	68da      	ldr	r2, [r3, #12]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a3da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	695a      	ldr	r2, [r3, #20]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f022 0201 	bic.w	r2, r2, #1
 800a3ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2220      	movs	r2, #32
 800a3f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d135      	bne.n	800a468 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2200      	movs	r2, #0
 800a400:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	330c      	adds	r3, #12
 800a408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	e853 3f00 	ldrex	r3, [r3]
 800a410:	613b      	str	r3, [r7, #16]
   return(result);
 800a412:	693b      	ldr	r3, [r7, #16]
 800a414:	f023 0310 	bic.w	r3, r3, #16
 800a418:	627b      	str	r3, [r7, #36]	; 0x24
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	330c      	adds	r3, #12
 800a420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a422:	623a      	str	r2, [r7, #32]
 800a424:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a426:	69f9      	ldr	r1, [r7, #28]
 800a428:	6a3a      	ldr	r2, [r7, #32]
 800a42a:	e841 2300 	strex	r3, r2, [r1]
 800a42e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a430:	69bb      	ldr	r3, [r7, #24]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d1e5      	bne.n	800a402 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f003 0310 	and.w	r3, r3, #16
 800a440:	2b10      	cmp	r3, #16
 800a442:	d10a      	bne.n	800a45a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a444:	2300      	movs	r3, #0
 800a446:	60fb      	str	r3, [r7, #12]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	60fb      	str	r3, [r7, #12]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	685b      	ldr	r3, [r3, #4]
 800a456:	60fb      	str	r3, [r7, #12]
 800a458:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a45e:	4619      	mov	r1, r3
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f7ff fe67 	bl	800a134 <HAL_UARTEx_RxEventCallback>
 800a466:	e002      	b.n	800a46e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f7f6 fe9d 	bl	80011a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a46e:	2300      	movs	r3, #0
 800a470:	e002      	b.n	800a478 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a472:	2300      	movs	r3, #0
 800a474:	e000      	b.n	800a478 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a476:	2302      	movs	r3, #2
  }
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3730      	adds	r7, #48	; 0x30
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a484:	b09f      	sub	sp, #124	; 0x7c
 800a486:	af00      	add	r7, sp, #0
 800a488:	66f8      	str	r0, [r7, #108]	; 0x6c
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800a48a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a48c:	685a      	ldr	r2, [r3, #4]
 800a48e:	4b9b      	ldr	r3, [pc, #620]	; (800a6fc <UART_SetConfig+0x27c>)
 800a490:	429a      	cmp	r2, r3
 800a492:	d904      	bls.n	800a49e <UART_SetConfig+0x1e>
 800a494:	f640 6156 	movw	r1, #3670	; 0xe56
 800a498:	4899      	ldr	r0, [pc, #612]	; (800a700 <UART_SetConfig+0x280>)
 800a49a:	f7f8 fb12 	bl	8002ac2 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800a49e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4a0:	68db      	ldr	r3, [r3, #12]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d009      	beq.n	800a4ba <UART_SetConfig+0x3a>
 800a4a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4a8:	68db      	ldr	r3, [r3, #12]
 800a4aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a4ae:	d004      	beq.n	800a4ba <UART_SetConfig+0x3a>
 800a4b0:	f640 6157 	movw	r1, #3671	; 0xe57
 800a4b4:	4892      	ldr	r0, [pc, #584]	; (800a700 <UART_SetConfig+0x280>)
 800a4b6:	f7f8 fb04 	bl	8002ac2 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800a4ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4bc:	691b      	ldr	r3, [r3, #16]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d00e      	beq.n	800a4e0 <UART_SetConfig+0x60>
 800a4c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4c4:	691b      	ldr	r3, [r3, #16]
 800a4c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4ca:	d009      	beq.n	800a4e0 <UART_SetConfig+0x60>
 800a4cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a4d4:	d004      	beq.n	800a4e0 <UART_SetConfig+0x60>
 800a4d6:	f640 6158 	movw	r1, #3672	; 0xe58
 800a4da:	4889      	ldr	r0, [pc, #548]	; (800a700 <UART_SetConfig+0x280>)
 800a4dc:	f7f8 faf1 	bl	8002ac2 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800a4e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4e2:	695a      	ldr	r2, [r3, #20]
 800a4e4:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800a4e8:	4013      	ands	r3, r2
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d103      	bne.n	800a4f6 <UART_SetConfig+0x76>
 800a4ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4f0:	695b      	ldr	r3, [r3, #20]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d104      	bne.n	800a500 <UART_SetConfig+0x80>
 800a4f6:	f640 6159 	movw	r1, #3673	; 0xe59
 800a4fa:	4881      	ldr	r0, [pc, #516]	; (800a700 <UART_SetConfig+0x280>)
 800a4fc:	f7f8 fae1 	bl	8002ac2 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a500:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a50a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a50c:	68d9      	ldr	r1, [r3, #12]
 800a50e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a510:	681a      	ldr	r2, [r3, #0]
 800a512:	ea40 0301 	orr.w	r3, r0, r1
 800a516:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a51a:	689a      	ldr	r2, [r3, #8]
 800a51c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a51e:	691b      	ldr	r3, [r3, #16]
 800a520:	431a      	orrs	r2, r3
 800a522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a524:	695b      	ldr	r3, [r3, #20]
 800a526:	431a      	orrs	r2, r3
 800a528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a52a:	69db      	ldr	r3, [r3, #28]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	68db      	ldr	r3, [r3, #12]
 800a536:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a53a:	f021 010c 	bic.w	r1, r1, #12
 800a53e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a540:	681a      	ldr	r2, [r3, #0]
 800a542:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a544:	430b      	orrs	r3, r1
 800a546:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a548:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	695b      	ldr	r3, [r3, #20]
 800a54e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a552:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a554:	6999      	ldr	r1, [r3, #24]
 800a556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	ea40 0301 	orr.w	r3, r0, r1
 800a55e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a560:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a562:	681a      	ldr	r2, [r3, #0]
 800a564:	4b67      	ldr	r3, [pc, #412]	; (800a704 <UART_SetConfig+0x284>)
 800a566:	429a      	cmp	r2, r3
 800a568:	d004      	beq.n	800a574 <UART_SetConfig+0xf4>
 800a56a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	4b66      	ldr	r3, [pc, #408]	; (800a708 <UART_SetConfig+0x288>)
 800a570:	429a      	cmp	r2, r3
 800a572:	d103      	bne.n	800a57c <UART_SetConfig+0xfc>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a574:	f7fb fc5a 	bl	8005e2c <HAL_RCC_GetPCLK2Freq>
 800a578:	6778      	str	r0, [r7, #116]	; 0x74
 800a57a:	e002      	b.n	800a582 <UART_SetConfig+0x102>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a57c:	f7fb fc42 	bl	8005e04 <HAL_RCC_GetPCLK1Freq>
 800a580:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a584:	69db      	ldr	r3, [r3, #28]
 800a586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a58a:	f040 80c1 	bne.w	800a710 <UART_SetConfig+0x290>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a58e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a590:	461c      	mov	r4, r3
 800a592:	f04f 0500 	mov.w	r5, #0
 800a596:	4622      	mov	r2, r4
 800a598:	462b      	mov	r3, r5
 800a59a:	1891      	adds	r1, r2, r2
 800a59c:	6439      	str	r1, [r7, #64]	; 0x40
 800a59e:	415b      	adcs	r3, r3
 800a5a0:	647b      	str	r3, [r7, #68]	; 0x44
 800a5a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a5a6:	1912      	adds	r2, r2, r4
 800a5a8:	eb45 0303 	adc.w	r3, r5, r3
 800a5ac:	f04f 0000 	mov.w	r0, #0
 800a5b0:	f04f 0100 	mov.w	r1, #0
 800a5b4:	00d9      	lsls	r1, r3, #3
 800a5b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a5ba:	00d0      	lsls	r0, r2, #3
 800a5bc:	4602      	mov	r2, r0
 800a5be:	460b      	mov	r3, r1
 800a5c0:	1911      	adds	r1, r2, r4
 800a5c2:	6639      	str	r1, [r7, #96]	; 0x60
 800a5c4:	416b      	adcs	r3, r5
 800a5c6:	667b      	str	r3, [r7, #100]	; 0x64
 800a5c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	f04f 0300 	mov.w	r3, #0
 800a5d2:	1891      	adds	r1, r2, r2
 800a5d4:	63b9      	str	r1, [r7, #56]	; 0x38
 800a5d6:	415b      	adcs	r3, r3
 800a5d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a5da:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a5de:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a5e2:	f7f6 fa85 	bl	8000af0 <__aeabi_uldivmod>
 800a5e6:	4602      	mov	r2, r0
 800a5e8:	460b      	mov	r3, r1
 800a5ea:	4b48      	ldr	r3, [pc, #288]	; (800a70c <UART_SetConfig+0x28c>)
 800a5ec:	fba3 2302 	umull	r2, r3, r3, r2
 800a5f0:	095b      	lsrs	r3, r3, #5
 800a5f2:	011e      	lsls	r6, r3, #4
 800a5f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a5f6:	461c      	mov	r4, r3
 800a5f8:	f04f 0500 	mov.w	r5, #0
 800a5fc:	4622      	mov	r2, r4
 800a5fe:	462b      	mov	r3, r5
 800a600:	1891      	adds	r1, r2, r2
 800a602:	6339      	str	r1, [r7, #48]	; 0x30
 800a604:	415b      	adcs	r3, r3
 800a606:	637b      	str	r3, [r7, #52]	; 0x34
 800a608:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a60c:	1912      	adds	r2, r2, r4
 800a60e:	eb45 0303 	adc.w	r3, r5, r3
 800a612:	f04f 0000 	mov.w	r0, #0
 800a616:	f04f 0100 	mov.w	r1, #0
 800a61a:	00d9      	lsls	r1, r3, #3
 800a61c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a620:	00d0      	lsls	r0, r2, #3
 800a622:	4602      	mov	r2, r0
 800a624:	460b      	mov	r3, r1
 800a626:	1911      	adds	r1, r2, r4
 800a628:	65b9      	str	r1, [r7, #88]	; 0x58
 800a62a:	416b      	adcs	r3, r5
 800a62c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a62e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	461a      	mov	r2, r3
 800a634:	f04f 0300 	mov.w	r3, #0
 800a638:	1891      	adds	r1, r2, r2
 800a63a:	62b9      	str	r1, [r7, #40]	; 0x28
 800a63c:	415b      	adcs	r3, r3
 800a63e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a640:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a644:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a648:	f7f6 fa52 	bl	8000af0 <__aeabi_uldivmod>
 800a64c:	4602      	mov	r2, r0
 800a64e:	460b      	mov	r3, r1
 800a650:	4b2e      	ldr	r3, [pc, #184]	; (800a70c <UART_SetConfig+0x28c>)
 800a652:	fba3 1302 	umull	r1, r3, r3, r2
 800a656:	095b      	lsrs	r3, r3, #5
 800a658:	2164      	movs	r1, #100	; 0x64
 800a65a:	fb01 f303 	mul.w	r3, r1, r3
 800a65e:	1ad3      	subs	r3, r2, r3
 800a660:	00db      	lsls	r3, r3, #3
 800a662:	3332      	adds	r3, #50	; 0x32
 800a664:	4a29      	ldr	r2, [pc, #164]	; (800a70c <UART_SetConfig+0x28c>)
 800a666:	fba2 2303 	umull	r2, r3, r2, r3
 800a66a:	095b      	lsrs	r3, r3, #5
 800a66c:	005b      	lsls	r3, r3, #1
 800a66e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a672:	441e      	add	r6, r3
 800a674:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a676:	4618      	mov	r0, r3
 800a678:	f04f 0100 	mov.w	r1, #0
 800a67c:	4602      	mov	r2, r0
 800a67e:	460b      	mov	r3, r1
 800a680:	1894      	adds	r4, r2, r2
 800a682:	623c      	str	r4, [r7, #32]
 800a684:	415b      	adcs	r3, r3
 800a686:	627b      	str	r3, [r7, #36]	; 0x24
 800a688:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a68c:	1812      	adds	r2, r2, r0
 800a68e:	eb41 0303 	adc.w	r3, r1, r3
 800a692:	f04f 0400 	mov.w	r4, #0
 800a696:	f04f 0500 	mov.w	r5, #0
 800a69a:	00dd      	lsls	r5, r3, #3
 800a69c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a6a0:	00d4      	lsls	r4, r2, #3
 800a6a2:	4622      	mov	r2, r4
 800a6a4:	462b      	mov	r3, r5
 800a6a6:	1814      	adds	r4, r2, r0
 800a6a8:	653c      	str	r4, [r7, #80]	; 0x50
 800a6aa:	414b      	adcs	r3, r1
 800a6ac:	657b      	str	r3, [r7, #84]	; 0x54
 800a6ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	461a      	mov	r2, r3
 800a6b4:	f04f 0300 	mov.w	r3, #0
 800a6b8:	1891      	adds	r1, r2, r2
 800a6ba:	61b9      	str	r1, [r7, #24]
 800a6bc:	415b      	adcs	r3, r3
 800a6be:	61fb      	str	r3, [r7, #28]
 800a6c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a6c4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a6c8:	f7f6 fa12 	bl	8000af0 <__aeabi_uldivmod>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	460b      	mov	r3, r1
 800a6d0:	4b0e      	ldr	r3, [pc, #56]	; (800a70c <UART_SetConfig+0x28c>)
 800a6d2:	fba3 1302 	umull	r1, r3, r3, r2
 800a6d6:	095b      	lsrs	r3, r3, #5
 800a6d8:	2164      	movs	r1, #100	; 0x64
 800a6da:	fb01 f303 	mul.w	r3, r1, r3
 800a6de:	1ad3      	subs	r3, r2, r3
 800a6e0:	00db      	lsls	r3, r3, #3
 800a6e2:	3332      	adds	r3, #50	; 0x32
 800a6e4:	4a09      	ldr	r2, [pc, #36]	; (800a70c <UART_SetConfig+0x28c>)
 800a6e6:	fba2 2303 	umull	r2, r3, r2, r3
 800a6ea:	095b      	lsrs	r3, r3, #5
 800a6ec:	f003 0207 	and.w	r2, r3, #7
 800a6f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4432      	add	r2, r6
 800a6f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a6f8:	e0c4      	b.n	800a884 <UART_SetConfig+0x404>
 800a6fa:	bf00      	nop
 800a6fc:	00a037a0 	.word	0x00a037a0
 800a700:	08010430 	.word	0x08010430
 800a704:	40011000 	.word	0x40011000
 800a708:	40011400 	.word	0x40011400
 800a70c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a710:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a712:	461c      	mov	r4, r3
 800a714:	f04f 0500 	mov.w	r5, #0
 800a718:	4622      	mov	r2, r4
 800a71a:	462b      	mov	r3, r5
 800a71c:	1891      	adds	r1, r2, r2
 800a71e:	6139      	str	r1, [r7, #16]
 800a720:	415b      	adcs	r3, r3
 800a722:	617b      	str	r3, [r7, #20]
 800a724:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a728:	1912      	adds	r2, r2, r4
 800a72a:	eb45 0303 	adc.w	r3, r5, r3
 800a72e:	f04f 0000 	mov.w	r0, #0
 800a732:	f04f 0100 	mov.w	r1, #0
 800a736:	00d9      	lsls	r1, r3, #3
 800a738:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a73c:	00d0      	lsls	r0, r2, #3
 800a73e:	4602      	mov	r2, r0
 800a740:	460b      	mov	r3, r1
 800a742:	eb12 0804 	adds.w	r8, r2, r4
 800a746:	eb43 0905 	adc.w	r9, r3, r5
 800a74a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	4618      	mov	r0, r3
 800a750:	f04f 0100 	mov.w	r1, #0
 800a754:	f04f 0200 	mov.w	r2, #0
 800a758:	f04f 0300 	mov.w	r3, #0
 800a75c:	008b      	lsls	r3, r1, #2
 800a75e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a762:	0082      	lsls	r2, r0, #2
 800a764:	4640      	mov	r0, r8
 800a766:	4649      	mov	r1, r9
 800a768:	f7f6 f9c2 	bl	8000af0 <__aeabi_uldivmod>
 800a76c:	4602      	mov	r2, r0
 800a76e:	460b      	mov	r3, r1
 800a770:	4b47      	ldr	r3, [pc, #284]	; (800a890 <UART_SetConfig+0x410>)
 800a772:	fba3 2302 	umull	r2, r3, r3, r2
 800a776:	095b      	lsrs	r3, r3, #5
 800a778:	011e      	lsls	r6, r3, #4
 800a77a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a77c:	4618      	mov	r0, r3
 800a77e:	f04f 0100 	mov.w	r1, #0
 800a782:	4602      	mov	r2, r0
 800a784:	460b      	mov	r3, r1
 800a786:	1894      	adds	r4, r2, r2
 800a788:	60bc      	str	r4, [r7, #8]
 800a78a:	415b      	adcs	r3, r3
 800a78c:	60fb      	str	r3, [r7, #12]
 800a78e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a792:	1812      	adds	r2, r2, r0
 800a794:	eb41 0303 	adc.w	r3, r1, r3
 800a798:	f04f 0400 	mov.w	r4, #0
 800a79c:	f04f 0500 	mov.w	r5, #0
 800a7a0:	00dd      	lsls	r5, r3, #3
 800a7a2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a7a6:	00d4      	lsls	r4, r2, #3
 800a7a8:	4622      	mov	r2, r4
 800a7aa:	462b      	mov	r3, r5
 800a7ac:	1814      	adds	r4, r2, r0
 800a7ae:	64bc      	str	r4, [r7, #72]	; 0x48
 800a7b0:	414b      	adcs	r3, r1
 800a7b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a7b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f04f 0100 	mov.w	r1, #0
 800a7be:	f04f 0200 	mov.w	r2, #0
 800a7c2:	f04f 0300 	mov.w	r3, #0
 800a7c6:	008b      	lsls	r3, r1, #2
 800a7c8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a7cc:	0082      	lsls	r2, r0, #2
 800a7ce:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a7d2:	f7f6 f98d 	bl	8000af0 <__aeabi_uldivmod>
 800a7d6:	4602      	mov	r2, r0
 800a7d8:	460b      	mov	r3, r1
 800a7da:	4b2d      	ldr	r3, [pc, #180]	; (800a890 <UART_SetConfig+0x410>)
 800a7dc:	fba3 1302 	umull	r1, r3, r3, r2
 800a7e0:	095b      	lsrs	r3, r3, #5
 800a7e2:	2164      	movs	r1, #100	; 0x64
 800a7e4:	fb01 f303 	mul.w	r3, r1, r3
 800a7e8:	1ad3      	subs	r3, r2, r3
 800a7ea:	011b      	lsls	r3, r3, #4
 800a7ec:	3332      	adds	r3, #50	; 0x32
 800a7ee:	4a28      	ldr	r2, [pc, #160]	; (800a890 <UART_SetConfig+0x410>)
 800a7f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a7f4:	095b      	lsrs	r3, r3, #5
 800a7f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7fa:	441e      	add	r6, r3
 800a7fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a7fe:	4618      	mov	r0, r3
 800a800:	f04f 0100 	mov.w	r1, #0
 800a804:	4602      	mov	r2, r0
 800a806:	460b      	mov	r3, r1
 800a808:	1894      	adds	r4, r2, r2
 800a80a:	603c      	str	r4, [r7, #0]
 800a80c:	415b      	adcs	r3, r3
 800a80e:	607b      	str	r3, [r7, #4]
 800a810:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a814:	1812      	adds	r2, r2, r0
 800a816:	eb41 0303 	adc.w	r3, r1, r3
 800a81a:	f04f 0400 	mov.w	r4, #0
 800a81e:	f04f 0500 	mov.w	r5, #0
 800a822:	00dd      	lsls	r5, r3, #3
 800a824:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a828:	00d4      	lsls	r4, r2, #3
 800a82a:	4622      	mov	r2, r4
 800a82c:	462b      	mov	r3, r5
 800a82e:	eb12 0a00 	adds.w	sl, r2, r0
 800a832:	eb43 0b01 	adc.w	fp, r3, r1
 800a836:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	4618      	mov	r0, r3
 800a83c:	f04f 0100 	mov.w	r1, #0
 800a840:	f04f 0200 	mov.w	r2, #0
 800a844:	f04f 0300 	mov.w	r3, #0
 800a848:	008b      	lsls	r3, r1, #2
 800a84a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a84e:	0082      	lsls	r2, r0, #2
 800a850:	4650      	mov	r0, sl
 800a852:	4659      	mov	r1, fp
 800a854:	f7f6 f94c 	bl	8000af0 <__aeabi_uldivmod>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	4b0c      	ldr	r3, [pc, #48]	; (800a890 <UART_SetConfig+0x410>)
 800a85e:	fba3 1302 	umull	r1, r3, r3, r2
 800a862:	095b      	lsrs	r3, r3, #5
 800a864:	2164      	movs	r1, #100	; 0x64
 800a866:	fb01 f303 	mul.w	r3, r1, r3
 800a86a:	1ad3      	subs	r3, r2, r3
 800a86c:	011b      	lsls	r3, r3, #4
 800a86e:	3332      	adds	r3, #50	; 0x32
 800a870:	4a07      	ldr	r2, [pc, #28]	; (800a890 <UART_SetConfig+0x410>)
 800a872:	fba2 2303 	umull	r2, r3, r2, r3
 800a876:	095b      	lsrs	r3, r3, #5
 800a878:	f003 020f 	and.w	r2, r3, #15
 800a87c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4432      	add	r2, r6
 800a882:	609a      	str	r2, [r3, #8]
}
 800a884:	bf00      	nop
 800a886:	377c      	adds	r7, #124	; 0x7c
 800a888:	46bd      	mov	sp, r7
 800a88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a88e:	bf00      	nop
 800a890:	51eb851f 	.word	0x51eb851f

0800a894 <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800a89c:	2300      	movs	r3, #0
 800a89e:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 800a8a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d105      	bne.n	800a8b4 <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 800a8a8:	2101      	movs	r1, #1
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f001 f824 	bl	800b8f8 <VL53L1_data_init>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L1_ERROR_NONE)
 800a8b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d103      	bne.n	800a8c4 <VL53L1_DataInit+0x30>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	73bb      	strb	r3, [r7, #14]
 800a8c8:	e012      	b.n	800a8f0 <VL53L1_DataInit+0x5c>
		if (Status == VL53L1_ERROR_NONE)
 800a8ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d112      	bne.n	800a8f8 <VL53L1_DataInit+0x64>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 800a8d2:	7bbb      	ldrb	r3, [r7, #14]
 800a8d4:	b29b      	uxth	r3, r3
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	4619      	mov	r1, r3
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f000 fbd3 	bl	800b086 <VL53L1_SetLimitCheckEnable>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	461a      	mov	r2, r3
 800a8e4:	7bfb      	ldrb	r3, [r7, #15]
 800a8e6:	4313      	orrs	r3, r2
 800a8e8:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a8ea:	7bbb      	ldrb	r3, [r7, #14]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	73bb      	strb	r3, [r7, #14]
 800a8f0:	7bbb      	ldrb	r3, [r7, #14]
 800a8f2:	2b01      	cmp	r3, #1
 800a8f4:	d9e9      	bls.n	800a8ca <VL53L1_DataInit+0x36>
 800a8f6:	e000      	b.n	800a8fa <VL53L1_DataInit+0x66>
		else
			break;
 800a8f8:	bf00      	nop

	}


	LOG_FUNCTION_END(Status);
	return Status;
 800a8fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3710      	adds	r7, #16
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}

0800a906 <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 800a906:	b580      	push	{r7, lr}
 800a908:	b084      	sub	sp, #16
 800a90a:	af00      	add	r7, sp, #0
 800a90c:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800a90e:	2300      	movs	r3, #0
 800a910:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2203      	movs	r2, #3
 800a916:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800a91a:	2320      	movs	r3, #32
 800a91c:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	7bba      	ldrb	r2, [r7, #14]
 800a922:	709a      	strb	r2, [r3, #2]

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 800a924:	2108      	movs	r1, #8
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f000 f8f9 	bl	800ab1e <VL53L1_SetPresetMode>
 800a92c:	4603      	mov	r3, r0
 800a92e:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2208      	movs	r2, #8
 800a934:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */

	LOG_FUNCTION_END(Status);
	return Status;
 800a938:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3710      	adds	r7, #16
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b084      	sub	sp, #16
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800a94c:	2300      	movs	r3, #0
 800a94e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 800a950:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f004 ffe0 	bl	800f91a <VL53L1_poll_for_boot_completion>
 800a95a:	4603      	mov	r3, r0
 800a95c:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800a95e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a962:	4618      	mov	r0, r3
 800a964:	3710      	adds	r7, #16
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
	...

0800a96c <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b087      	sub	sp, #28
 800a970:	af00      	add	r7, sp, #0
 800a972:	4603      	mov	r3, r0
 800a974:	603a      	str	r2, [r7, #0]
 800a976:	71fb      	strb	r3, [r7, #7]
 800a978:	460b      	mov	r3, r1
 800a97a:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800a97c:	2300      	movs	r3, #0
 800a97e:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 800a980:	4a2c      	ldr	r2, [pc, #176]	; (800aa34 <ComputeDevicePresetMode+0xc8>)
 800a982:	f107 0310 	add.w	r3, r7, #16
 800a986:	6812      	ldr	r2, [r2, #0]
 800a988:	4611      	mov	r1, r2
 800a98a:	8019      	strh	r1, [r3, #0]
 800a98c:	3302      	adds	r3, #2
 800a98e:	0c12      	lsrs	r2, r2, #16
 800a990:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 800a992:	4a29      	ldr	r2, [pc, #164]	; (800aa38 <ComputeDevicePresetMode+0xcc>)
 800a994:	f107 030c 	add.w	r3, r7, #12
 800a998:	6812      	ldr	r2, [r2, #0]
 800a99a:	4611      	mov	r1, r2
 800a99c:	8019      	strh	r1, [r3, #0]
 800a99e:	3302      	adds	r3, #2
 800a9a0:	0c12      	lsrs	r2, r2, #16
 800a9a2:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 800a9a4:	4a25      	ldr	r2, [pc, #148]	; (800aa3c <ComputeDevicePresetMode+0xd0>)
 800a9a6:	f107 0308 	add.w	r3, r7, #8
 800a9aa:	6812      	ldr	r2, [r2, #0]
 800a9ac:	4611      	mov	r1, r2
 800a9ae:	8019      	strh	r1, [r3, #0]
 800a9b0:	3302      	adds	r3, #2
 800a9b2:	0c12      	lsrs	r2, r2, #16
 800a9b4:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	2201      	movs	r2, #1
 800a9ba:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 800a9bc:	79bb      	ldrb	r3, [r7, #6]
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	d002      	beq.n	800a9c8 <ComputeDevicePresetMode+0x5c>
 800a9c2:	2b02      	cmp	r3, #2
 800a9c4:	d003      	beq.n	800a9ce <ComputeDevicePresetMode+0x62>
 800a9c6:	e005      	b.n	800a9d4 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	75bb      	strb	r3, [r7, #22]
		break;
 800a9cc:	e004      	b.n	800a9d8 <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	75bb      	strb	r3, [r7, #22]
		break;
 800a9d2:	e001      	b.n	800a9d8 <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 800a9d4:	2302      	movs	r3, #2
 800a9d6:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 800a9d8:	79fb      	ldrb	r3, [r7, #7]
 800a9da:	2b08      	cmp	r3, #8
 800a9dc:	d017      	beq.n	800aa0e <ComputeDevicePresetMode+0xa2>
 800a9de:	2b08      	cmp	r3, #8
 800a9e0:	dc1e      	bgt.n	800aa20 <ComputeDevicePresetMode+0xb4>
 800a9e2:	2b03      	cmp	r3, #3
 800a9e4:	d00a      	beq.n	800a9fc <ComputeDevicePresetMode+0x90>
 800a9e6:	2b04      	cmp	r3, #4
 800a9e8:	d11a      	bne.n	800aa20 <ComputeDevicePresetMode+0xb4>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 800a9ea:	7dbb      	ldrb	r3, [r7, #22]
 800a9ec:	f107 0218 	add.w	r2, r7, #24
 800a9f0:	4413      	add	r3, r2
 800a9f2:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	701a      	strb	r2, [r3, #0]
		break;
 800a9fa:	e013      	b.n	800aa24 <ComputeDevicePresetMode+0xb8>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 800a9fc:	7dbb      	ldrb	r3, [r7, #22]
 800a9fe:	f107 0218 	add.w	r2, r7, #24
 800aa02:	4413      	add	r3, r2
 800aa04:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	701a      	strb	r2, [r3, #0]
		break;
 800aa0c:	e00a      	b.n	800aa24 <ComputeDevicePresetMode+0xb8>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 800aa0e:	7dbb      	ldrb	r3, [r7, #22]
 800aa10:	f107 0218 	add.w	r2, r7, #24
 800aa14:	4413      	add	r3, r2
 800aa16:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	701a      	strb	r2, [r3, #0]
		break;
 800aa1e:	e001      	b.n	800aa24 <ComputeDevicePresetMode+0xb8>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800aa20:	23f8      	movs	r3, #248	; 0xf8
 800aa22:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 800aa24:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	371c      	adds	r7, #28
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr
 800aa34:	08010498 	.word	0x08010498
 800aa38:	0801049c 	.word	0x0801049c
 800aa3c:	080104a0 	.word	0x080104a0

0800aa40 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 800aa40:	b5b0      	push	{r4, r5, r7, lr}
 800aa42:	b08e      	sub	sp, #56	; 0x38
 800aa44:	af04      	add	r7, sp, #16
 800aa46:	60f8      	str	r0, [r7, #12]
 800aa48:	607b      	str	r3, [r7, #4]
 800aa4a:	460b      	mov	r3, r1
 800aa4c:	72fb      	strb	r3, [r7, #11]
 800aa4e:	4613      	mov	r3, r2
 800aa50:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800aa52:	2300      	movs	r3, #0
 800aa54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L1_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 800aa58:	2300      	movs	r3, #0
 800aa5a:	847b      	strh	r3, [r7, #34]	; 0x22
	uint32_t phasecal_config_timeout_us = 0;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 800aa60:	2300      	movs	r3, #0
 800aa62:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 800aa64:	2300      	movs	r3, #0
 800aa66:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800aa68:	7afb      	ldrb	r3, [r7, #11]
 800aa6a:	2b03      	cmp	r3, #3
 800aa6c:	d002      	beq.n	800aa74 <SetPresetMode+0x34>
 800aa6e:	7afb      	ldrb	r3, [r7, #11]
 800aa70:	2b08      	cmp	r3, #8
 800aa72:	d103      	bne.n	800aa7c <SetPresetMode+0x3c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 800aa74:	2340      	movs	r3, #64	; 0x40
 800aa76:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800aa7a:	e002      	b.n	800aa82 <SetPresetMode+0x42>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800aa7c:	2320      	movs	r3, #32
 800aa7e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 800aa82:	f107 0225 	add.w	r2, r7, #37	; 0x25
 800aa86:	7ab9      	ldrb	r1, [r7, #10]
 800aa88:	7afb      	ldrb	r3, [r7, #11]
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7ff ff6e 	bl	800a96c <ComputeDevicePresetMode>
 800aa90:	4603      	mov	r3, r0
 800aa92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 800aa96:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d112      	bne.n	800aac4 <SetPresetMode+0x84>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 800aa9e:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800aaa2:	f107 001c 	add.w	r0, r7, #28
 800aaa6:	f107 0222 	add.w	r2, r7, #34	; 0x22
 800aaaa:	f107 0314 	add.w	r3, r7, #20
 800aaae:	9301      	str	r3, [sp, #4]
 800aab0:	f107 0318 	add.w	r3, r7, #24
 800aab4:	9300      	str	r3, [sp, #0]
 800aab6:	4603      	mov	r3, r0
 800aab8:	68f8      	ldr	r0, [r7, #12]
 800aaba:	f001 f9dd 	bl	800be78 <VL53L1_get_preset_mode_timing_cfg>
 800aabe:	4603      	mov	r3, r0
 800aac0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 800aac4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d112      	bne.n	800aaf2 <SetPresetMode+0xb2>
		Status = VL53L1_set_preset_mode(
 800aacc:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 800aad0:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 800aad2:	69fd      	ldr	r5, [r7, #28]
 800aad4:	69bb      	ldr	r3, [r7, #24]
 800aad6:	697a      	ldr	r2, [r7, #20]
 800aad8:	6879      	ldr	r1, [r7, #4]
 800aada:	9102      	str	r1, [sp, #8]
 800aadc:	9201      	str	r2, [sp, #4]
 800aade:	9300      	str	r3, [sp, #0]
 800aae0:	462b      	mov	r3, r5
 800aae2:	4622      	mov	r2, r4
 800aae4:	4601      	mov	r1, r0
 800aae6:	68f8      	ldr	r0, [r7, #12]
 800aae8:	f001 fa70 	bl	800bfcc <VL53L1_set_preset_mode>
 800aaec:	4603      	mov	r3, r0
 800aaee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800aaf2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d103      	bne.n	800ab02 <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode,
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ab00:	709a      	strb	r2, [r3, #2]
				measurement_mode);

	if (Status == VL53L1_ERROR_NONE)
 800ab02:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d103      	bne.n	800ab12 <SetPresetMode+0xd2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	7afa      	ldrb	r2, [r7, #11]
 800ab0e:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 800ab12:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3728      	adds	r7, #40	; 0x28
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bdb0      	pop	{r4, r5, r7, pc}

0800ab1e <VL53L1_SetPresetMode>:
	return Status;
}


VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 800ab1e:	b580      	push	{r7, lr}
 800ab20:	b084      	sub	sp, #16
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6078      	str	r0, [r7, #4]
 800ab26:	460b      	mov	r3, r1
 800ab28:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 800ab2e:	2303      	movs	r3, #3
 800ab30:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	/* fix for bug 495690 */
	Status = VL53L1_low_power_auto_data_init(Dev);
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f003 fd2c 	bl	800e590 <VL53L1_low_power_auto_data_init>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	73fb      	strb	r3, [r7, #15]

	Status = SetPresetMode(Dev,
 800ab3c:	7bba      	ldrb	r2, [r7, #14]
 800ab3e:	78f9      	ldrb	r1, [r7, #3]
 800ab40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f7ff ff7b 	bl	800aa40 <SetPresetMode>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 800ab4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d117      	bne.n	800ab86 <VL53L1_SetPresetMode+0x68>
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 800ab56:	78fb      	ldrb	r3, [r7, #3]
 800ab58:	2b04      	cmp	r3, #4
 800ab5a:	d005      	beq.n	800ab68 <VL53L1_SetPresetMode+0x4a>
 800ab5c:	78fb      	ldrb	r3, [r7, #3]
 800ab5e:	2b03      	cmp	r3, #3
 800ab60:	d002      	beq.n	800ab68 <VL53L1_SetPresetMode+0x4a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800ab62:	78fb      	ldrb	r3, [r7, #3]
 800ab64:	2b08      	cmp	r3, #8
 800ab66:	d107      	bne.n	800ab78 <VL53L1_SetPresetMode+0x5a>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800ab68:	f24a 0128 	movw	r1, #41000	; 0xa028
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f000 f891 	bl	800ac94 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800ab72:	4603      	mov	r3, r0
 800ab74:	73fb      	strb	r3, [r7, #15]
 800ab76:	e006      	b.n	800ab86 <VL53L1_SetPresetMode+0x68>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800ab78:	f248 2135 	movw	r1, #33333	; 0x8235
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f000 f889 	bl	800ac94 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800ab82:	4603      	mov	r3, r0
 800ab84:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800ab86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d106      	bne.n	800ab9c <VL53L1_SetPresetMode+0x7e>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 800ab8e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f000 fa0a 	bl	800afac <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ab9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3710      	adds	r7, #16
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b088      	sub	sp, #32
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	460b      	mov	r3, r1
 800abb2:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800abb4:	2300      	movs	r3, #0
 800abb6:	77fb      	strb	r3, [r7, #31]
	VL53L1_PresetModes PresetMode;
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 800abb8:	2300      	movs	r3, #0
 800abba:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 800abbc:	2300      	movs	r3, #0
 800abbe:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 800abc0:	2300      	movs	r3, #0
 800abc2:	60fb      	str	r3, [r7, #12]
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800abca:	77bb      	strb	r3, [r7, #30]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 800abcc:	78fb      	ldrb	r3, [r7, #3]
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d008      	beq.n	800abe4 <VL53L1_SetDistanceMode+0x3c>
 800abd2:	78fb      	ldrb	r3, [r7, #3]
 800abd4:	2b02      	cmp	r3, #2
 800abd6:	d005      	beq.n	800abe4 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 800abd8:	78fb      	ldrb	r3, [r7, #3]
 800abda:	2b03      	cmp	r3, #3
 800abdc:	d002      	beq.n	800abe4 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 800abde:	f06f 0303 	mvn.w	r3, #3
 800abe2:	e052      	b.n	800ac8a <VL53L1_SetDistanceMode+0xe2>

	if (Status == VL53L1_ERROR_NONE)
 800abe4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d107      	bne.n	800abfc <VL53L1_SetDistanceMode+0x54>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 800abec:	f107 0308 	add.w	r3, r7, #8
 800abf0:	4619      	mov	r1, r3
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f001 f8e9 	bl	800bdca <VL53L1_get_user_zone>
 800abf8:	4603      	mov	r3, r0
 800abfa:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	695b      	ldr	r3, [r3, #20]
 800ac00:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800ac02:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d10a      	bne.n	800ac20 <VL53L1_SetDistanceMode+0x78>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 800ac0a:	f107 0314 	add.w	r3, r7, #20
 800ac0e:	f107 0210 	add.w	r2, r7, #16
 800ac12:	f107 010c 	add.w	r1, r7, #12
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f001 f812 	bl	800bc40 <VL53L1_get_timeouts_us>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 800ac20:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d107      	bne.n	800ac38 <VL53L1_SetDistanceMode+0x90>
		Status = SetPresetMode(Dev,
 800ac28:	78fa      	ldrb	r2, [r7, #3]
 800ac2a:	7fb9      	ldrb	r1, [r7, #30]
 800ac2c:	69bb      	ldr	r3, [r7, #24]
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f7ff ff06 	bl	800aa40 <SetPresetMode>
 800ac34:	4603      	mov	r3, r0
 800ac36:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 800ac38:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d103      	bne.n	800ac48 <VL53L1_SetDistanceMode+0xa0>
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	78fa      	ldrb	r2, [r7, #3]
 800ac44:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800ac48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d10e      	bne.n	800ac6e <VL53L1_SetDistanceMode+0xc6>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 800ac50:	68f9      	ldr	r1, [r7, #12]
 800ac52:	693a      	ldr	r2, [r7, #16]
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f000 ffba 	bl	800bbd0 <VL53L1_set_timeouts_us>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 800ac60:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d102      	bne.n	800ac6e <VL53L1_SetDistanceMode+0xc6>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 800ac68:	697a      	ldr	r2, [r7, #20]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 800ac6e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d107      	bne.n	800ac86 <VL53L1_SetDistanceMode+0xde>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 800ac76:	f107 0308 	add.w	r3, r7, #8
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f001 f881 	bl	800bd84 <VL53L1_set_user_zone>
 800ac82:	4603      	mov	r3, r0
 800ac84:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 800ac86:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3720      	adds	r7, #32
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}
	...

0800ac94 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b08c      	sub	sp, #48	; 0x30
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
 800ac9c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 800aca4:	2300      	movs	r3, #0
 800aca6:	76bb      	strb	r3, [r7, #26]
	uint8_t Mm2Enabled = 0;
 800aca8:	2300      	movs	r3, #0
 800acaa:	767b      	strb	r3, [r7, #25]
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 800acac:	2300      	movs	r3, #0
 800acae:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 800acb0:	2300      	movs	r3, #0
 800acb2:	613b      	str	r3, [r7, #16]
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs = 0;
 800acb4:	2300      	movs	r3, #0
 800acb6:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 800acb8:	4b64      	ldr	r3, [pc, #400]	; (800ae4c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1b8>)
 800acba:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	4a64      	ldr	r2, [pc, #400]	; (800ae50 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1bc>)
 800acc0:	4293      	cmp	r3, r2
 800acc2:	d902      	bls.n	800acca <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800acc4:	23fc      	movs	r3, #252	; 0xfc
 800acc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 800acca:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d109      	bne.n	800ace6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x52>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800acd2:	f107 031a 	add.w	r3, r7, #26
 800acd6:	461a      	mov	r2, r3
 800acd8:	2105      	movs	r1, #5
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f000 fa8d 	bl	800b1fa <VL53L1_GetSequenceStepEnable>
 800ace0:	4603      	mov	r3, r0
 800ace2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800ace6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800acea:	2b00      	cmp	r3, #0
 800acec:	d109      	bne.n	800ad02 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800acee:	f107 0319 	add.w	r3, r7, #25
 800acf2:	461a      	mov	r2, r3
 800acf4:	2106      	movs	r1, #6
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f000 fa7f 	bl	800b1fa <VL53L1_GetSequenceStepEnable>
 800acfc:	4603      	mov	r3, r0
 800acfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 800ad02:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d10b      	bne.n	800ad22 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8e>
		Status = VL53L1_get_timeouts_us(Dev,
 800ad0a:	f107 0314 	add.w	r3, r7, #20
 800ad0e:	f107 0210 	add.w	r2, r7, #16
 800ad12:	f107 010c 	add.w	r1, r7, #12
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 ff92 	bl	800bc40 <VL53L1_get_timeouts_us>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 800ad22:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	f040 8081 	bne.w	800ae2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
		PresetMode = VL53L1DevDataGet(Dev,
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800ad32:	76fb      	strb	r3, [r7, #27]
				CurrentParameters.PresetMode);

		TimingGuard = 0;
 800ad34:	2300      	movs	r3, #0
 800ad36:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 800ad38:	2301      	movs	r3, #1
 800ad3a:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 800ad3c:	7efb      	ldrb	r3, [r7, #27]
 800ad3e:	2b08      	cmp	r3, #8
 800ad40:	d026      	beq.n	800ad90 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
 800ad42:	2b08      	cmp	r3, #8
 800ad44:	dc43      	bgt.n	800adce <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
 800ad46:	2b03      	cmp	r3, #3
 800ad48:	d00f      	beq.n	800ad6a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
 800ad4a:	2b04      	cmp	r3, #4
 800ad4c:	d13f      	bne.n	800adce <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800ad4e:	7ebb      	ldrb	r3, [r7, #26]
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d002      	beq.n	800ad5a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xc6>
 800ad54:	7e7b      	ldrb	r3, [r7, #25]
 800ad56:	2b01      	cmp	r3, #1
 800ad58:	d103      	bne.n	800ad62 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
				TimingGuard = 5000;
 800ad5a:	f241 3388 	movw	r3, #5000	; 0x1388
 800ad5e:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 800ad60:	e038      	b.n	800add4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
				TimingGuard = 1000;
 800ad62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ad66:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800ad68:	e034      	b.n	800add4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800ad6a:	69fb      	ldr	r3, [r7, #28]
 800ad6c:	005b      	lsls	r3, r3, #1
 800ad6e:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800ad70:	7ebb      	ldrb	r3, [r7, #26]
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d002      	beq.n	800ad7c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 800ad76:	7e7b      	ldrb	r3, [r7, #25]
 800ad78:	2b01      	cmp	r3, #1
 800ad7a:	d103      	bne.n	800ad84 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				TimingGuard = 26600;
 800ad7c:	f246 73e8 	movw	r3, #26600	; 0x67e8
 800ad80:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad82:	e002      	b.n	800ad8a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
			else
				TimingGuard = 21600;
 800ad84:	f245 4360 	movw	r3, #21600	; 0x5460
 800ad88:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 800ad8a:	2302      	movs	r3, #2
 800ad8c:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800ad8e:	e021      	b.n	800add4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800ad90:	69fb      	ldr	r3, [r7, #28]
 800ad92:	005b      	lsls	r3, r3, #1
 800ad94:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800ad96:	23f5      	movs	r3, #245	; 0xf5
 800ad98:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 800ad9a:	f107 0308 	add.w	r3, r7, #8
 800ad9e:	461a      	mov	r2, r3
 800ada0:	f248 0136 	movw	r1, #32822	; 0x8036
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f001 ff75 	bl	800cc94 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	2b00      	cmp	r3, #0
 800adae:	dd07      	ble.n	800adc0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>
				vhv += vhv_loops *
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	22f5      	movs	r2, #245	; 0xf5
 800adb4:	fb02 f303 	mul.w	r3, r2, r3
 800adb8:	461a      	mov	r2, r3
 800adba:	6a3b      	ldr	r3, [r7, #32]
 800adbc:	4413      	add	r3, r2
 800adbe:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 800adc0:	6a3b      	ldr	r3, [r7, #32]
 800adc2:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800adc6:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 800adc8:	2302      	movs	r3, #2
 800adca:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800adcc:	e002      	b.n	800add4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800adce:	23f8      	movs	r3, #248	; 0xf8
 800add0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 800add4:	683a      	ldr	r2, [r7, #0]
 800add6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add8:	429a      	cmp	r2, r3
 800adda:	d803      	bhi.n	800ade4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x150>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800addc:	23fc      	movs	r3, #252	; 0xfc
 800adde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ade2:	e003      	b.n	800adec <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 800ade4:	683a      	ldr	r2, [r7, #0]
 800ade6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade8:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 800adea:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 800adec:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d11c      	bne.n	800ae2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	69fa      	ldr	r2, [r7, #28]
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d203      	bcs.n	800ae04 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x170>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 800adfc:	23fc      	movs	r3, #252	; 0xfc
 800adfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ae02:	e00d      	b.n	800ae20 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x18c>
			else {
				TimingBudget /= divisor;
 800ae04:	697a      	ldr	r2, [r7, #20]
 800ae06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae08:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae0c:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 800ae0e:	68f9      	ldr	r1, [r7, #12]
 800ae10:	693a      	ldr	r2, [r7, #16]
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f000 fedb 	bl	800bbd0 <VL53L1_set_timeouts_us>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 800ae20:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d102      	bne.n	800ae2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
				VL53L1DevDataSet(Dev,
 800ae28:	697a      	ldr	r2, [r7, #20]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 800ae2e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d103      	bne.n	800ae3e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1aa>
		VL53L1DevDataSet(Dev,
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	683a      	ldr	r2, [r7, #0]
 800ae3a:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ae3e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3730      	adds	r7, #48	; 0x30
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	00086470 	.word	0x00086470
 800ae50:	00989680 	.word	0x00989680

0800ae54 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b08c      	sub	sp, #48	; 0x30
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 800ae64:	2300      	movs	r3, #0
 800ae66:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 800ae70:	2300      	movs	r3, #0
 800ae72:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 800ae74:	2300      	movs	r3, #0
 800ae76:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 800ae82:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d109      	bne.n	800ae9e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800ae8a:	f107 031b 	add.w	r3, r7, #27
 800ae8e:	461a      	mov	r2, r3
 800ae90:	2105      	movs	r1, #5
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f000 f9b1 	bl	800b1fa <VL53L1_GetSequenceStepEnable>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800ae9e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d109      	bne.n	800aeba <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800aea6:	f107 031a 	add.w	r3, r7, #26
 800aeaa:	461a      	mov	r2, r3
 800aeac:	2106      	movs	r1, #6
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f000 f9a3 	bl	800b1fa <VL53L1_GetSequenceStepEnable>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800aeba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d10b      	bne.n	800aeda <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 800aec2:	f107 0310 	add.w	r3, r7, #16
 800aec6:	f107 0214 	add.w	r2, r7, #20
 800aeca:	f107 010c 	add.w	r1, r7, #12
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 feb6 	bl	800bc40 <VL53L1_get_timeouts_us>
 800aed4:	4603      	mov	r3, r0
 800aed6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 800aeda:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d156      	bne.n	800af90 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13c>
		PresetMode = VL53L1DevDataGet(Dev,
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800aee8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				CurrentParameters.PresetMode);

		switch (PresetMode) {
 800aeec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aef0:	2b08      	cmp	r3, #8
 800aef2:	d02a      	beq.n	800af4a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf6>
 800aef4:	2b08      	cmp	r3, #8
 800aef6:	dc47      	bgt.n	800af88 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
 800aef8:	2b03      	cmp	r3, #3
 800aefa:	d012      	beq.n	800af22 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 800aefc:	2b04      	cmp	r3, #4
 800aefe:	d143      	bne.n	800af88 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800af00:	7efb      	ldrb	r3, [r7, #27]
 800af02:	2b01      	cmp	r3, #1
 800af04:	d002      	beq.n	800af0c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 800af06:	7ebb      	ldrb	r3, [r7, #26]
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d105      	bne.n	800af18 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc4>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800af12:	3308      	adds	r3, #8
 800af14:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 800af16:	e03c      	b.n	800af92 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 800af18:	693b      	ldr	r3, [r7, #16]
 800af1a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800af1e:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800af20:	e037      	b.n	800af92 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800af22:	7efb      	ldrb	r3, [r7, #27]
 800af24:	2b01      	cmp	r3, #1
 800af26:	d002      	beq.n	800af2e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
 800af28:	7ebb      	ldrb	r3, [r7, #26]
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d106      	bne.n	800af3c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 800af34:	3334      	adds	r3, #52	; 0x34
 800af36:	005b      	lsls	r3, r3, #1
 800af38:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 800af3a:	e02a      	b.n	800af92 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 800af42:	3330      	adds	r3, #48	; 0x30
 800af44:	005b      	lsls	r3, r3, #1
 800af46:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800af48:	e023      	b.n	800af92 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800af4a:	23f5      	movs	r3, #245	; 0xf5
 800af4c:	627b      	str	r3, [r7, #36]	; 0x24
			VL53L1_get_tuning_parm(Dev,
 800af4e:	f107 0308 	add.w	r3, r7, #8
 800af52:	461a      	mov	r2, r3
 800af54:	f248 0136 	movw	r1, #32822	; 0x8036
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f001 fe9b 	bl	800cc94 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	2b00      	cmp	r3, #0
 800af62:	dd07      	ble.n	800af74 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x120>
				vhv += vhv_loops *
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	22f5      	movs	r2, #245	; 0xf5
 800af68:	fb02 f303 	mul.w	r3, r2, r3
 800af6c:	461a      	mov	r2, r3
 800af6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af70:	4413      	add	r3, r2
 800af72:	627b      	str	r3, [r7, #36]	; 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 800af74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af76:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800af7a:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	005b      	lsls	r3, r3, #1
 800af80:	69fa      	ldr	r2, [r7, #28]
 800af82:	4413      	add	r3, r2
 800af84:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800af86:	e004      	b.n	800af92 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800af88:	23f8      	movs	r3, #248	; 0xf8
 800af8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800af8e:	e000      	b.n	800af92 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
		}
	}
 800af90:	bf00      	nop
	if (Status == VL53L1_ERROR_NONE)
 800af92:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800af96:	2b00      	cmp	r3, #0
 800af98:	d102      	bne.n	800afa0 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x14c>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af9e:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800afa0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3730      	adds	r7, #48	; 0x30
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800afb6:	2300      	movs	r3, #0
 800afb8:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	019b      	lsls	r3, r3, #6
 800afc2:	4a09      	ldr	r2, [pc, #36]	; (800afe8 <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 800afc4:	fba2 2303 	umull	r2, r3, r2, r3
 800afc8:	099b      	lsrs	r3, r3, #6
 800afca:	68ba      	ldr	r2, [r7, #8]
 800afcc:	4413      	add	r3, r2
 800afce:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 800afd0:	68b9      	ldr	r1, [r7, #8]
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 fdad 	bl	800bb32 <VL53L1_set_inter_measurement_period_ms>
 800afd8:	4603      	mov	r3, r0
 800afda:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 800afdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3710      	adds	r7, #16
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	10624dd3 	.word	0x10624dd3

0800afec <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800aff6:	2300      	movs	r3, #0
 800aff8:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 800affa:	f107 0308 	add.w	r3, r7, #8
 800affe:	4619      	mov	r1, r3
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 fdbf 	bl	800bb84 <VL53L1_get_inter_measurement_period_ms>
 800b006:	4603      	mov	r3, r0
 800b008:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 800b00a:	68ba      	ldr	r2, [r7, #8]
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	019b      	lsls	r3, r3, #6
 800b010:	4907      	ldr	r1, [pc, #28]	; (800b030 <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 800b012:	fba1 1303 	umull	r1, r3, r1, r3
 800b016:	099b      	lsrs	r3, r3, #6
 800b018:	1ad3      	subs	r3, r2, r3
 800b01a:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 800b01c:	68ba      	ldr	r2, [r7, #8]
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 800b022:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b026:	4618      	mov	r0, r3
 800b028:	3710      	adds	r7, #16
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop
 800b030:	10624dd3 	.word	0x10624dd3

0800b034 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b086      	sub	sp, #24
 800b038:	af00      	add	r7, sp, #0
 800b03a:	60f8      	str	r0, [r7, #12]
 800b03c:	460b      	mov	r3, r1
 800b03e:	607a      	str	r2, [r7, #4]
 800b040:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b042:	2300      	movs	r3, #0
 800b044:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800b046:	897b      	ldrh	r3, [r7, #10]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d002      	beq.n	800b052 <SetLimitValue+0x1e>
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d009      	beq.n	800b064 <SetLimitValue+0x30>
 800b050:	e011      	b.n	800b076 <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	0b9b      	lsrs	r3, r3, #14
 800b056:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 800b058:	8abb      	ldrh	r3, [r7, #20]
 800b05a:	4619      	mov	r1, r3
 800b05c:	68f8      	ldr	r0, [r7, #12]
 800b05e:	f001 f941 	bl	800c2e4 <VL53L1_set_lite_sigma_threshold>
		break;
 800b062:	e00a      	b.n	800b07a <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	0a5b      	lsrs	r3, r3, #9
 800b068:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 800b06a:	8abb      	ldrh	r3, [r7, #20]
 800b06c:	4619      	mov	r1, r3
 800b06e:	68f8      	ldr	r0, [r7, #12]
 800b070:	f001 f964 	bl	800c33c <VL53L1_set_lite_min_count_rate>
		break;
 800b074:	e001      	b.n	800b07a <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b076:	23fc      	movs	r3, #252	; 0xfc
 800b078:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b07a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3718      	adds	r7, #24
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}

0800b086 <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800b086:	b580      	push	{r7, lr}
 800b088:	b084      	sub	sp, #16
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	6078      	str	r0, [r7, #4]
 800b08e:	460b      	mov	r3, r1
 800b090:	807b      	strh	r3, [r7, #2]
 800b092:	4613      	mov	r3, r2
 800b094:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b096:	2300      	movs	r3, #0
 800b098:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 800b09a:	2300      	movs	r3, #0
 800b09c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b09e:	887b      	ldrh	r3, [r7, #2]
 800b0a0:	2b01      	cmp	r3, #1
 800b0a2:	d902      	bls.n	800b0aa <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b0a4:	23fc      	movs	r3, #252	; 0xfc
 800b0a6:	73fb      	strb	r3, [r7, #15]
 800b0a8:	e014      	b.n	800b0d4 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 800b0aa:	787b      	ldrb	r3, [r7, #1]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d102      	bne.n	800b0b6 <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	60bb      	str	r3, [r7, #8]
 800b0b4:	e006      	b.n	800b0c4 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b0b6:	887b      	ldrh	r3, [r7, #2]
 800b0b8:	687a      	ldr	r2, [r7, #4]
 800b0ba:	33e0      	adds	r3, #224	; 0xe0
 800b0bc:	009b      	lsls	r3, r3, #2
 800b0be:	4413      	add	r3, r2
 800b0c0:	689b      	ldr	r3, [r3, #8]
 800b0c2:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 800b0c4:	887b      	ldrh	r3, [r7, #2]
 800b0c6:	68ba      	ldr	r2, [r7, #8]
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f7ff ffb2 	bl	800b034 <SetLimitValue>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 800b0d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d10c      	bne.n	800b0f6 <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b0dc:	787b      	ldrb	r3, [r7, #1]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	bf14      	ite	ne
 800b0e2:	2301      	movne	r3, #1
 800b0e4:	2300      	moveq	r3, #0
 800b0e6:	b2da      	uxtb	r2, r3
 800b0e8:	887b      	ldrh	r3, [r7, #2]
 800b0ea:	4611      	mov	r1, r2
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	4413      	add	r3, r2
 800b0f0:	460a      	mov	r2, r1
 800b0f2:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 800b0f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800b102:	b480      	push	{r7}
 800b104:	b087      	sub	sp, #28
 800b106:	af00      	add	r7, sp, #0
 800b108:	60f8      	str	r0, [r7, #12]
 800b10a:	460b      	mov	r3, r1
 800b10c:	607a      	str	r2, [r7, #4]
 800b10e:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b110:	2300      	movs	r3, #0
 800b112:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b114:	897b      	ldrh	r3, [r7, #10]
 800b116:	2b01      	cmp	r3, #1
 800b118:	d905      	bls.n	800b126 <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b11a:	23fc      	movs	r3, #252	; 0xfc
 800b11c:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2200      	movs	r2, #0
 800b122:	701a      	strb	r2, [r3, #0]
 800b124:	e008      	b.n	800b138 <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b126:	897b      	ldrh	r3, [r7, #10]
 800b128:	68fa      	ldr	r2, [r7, #12]
 800b12a:	4413      	add	r3, r2
 800b12c:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 800b130:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	7dba      	ldrb	r2, [r7, #22]
 800b136:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800b138:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	371c      	adds	r7, #28
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr

0800b148 <VL53L1_GetLimitCheckValue>:
	return Status;
}

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b088      	sub	sp, #32
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	60f8      	str	r0, [r7, #12]
 800b150:	460b      	mov	r3, r1
 800b152:	607a      	str	r2, [r7, #4]
 800b154:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b156:	2300      	movs	r3, #0
 800b158:	77fb      	strb	r3, [r7, #31]
	uint16_t MinCountRate;
	FixPoint1616_t TempFix1616 = 0;
 800b15a:	2300      	movs	r3, #0
 800b15c:	61bb      	str	r3, [r7, #24]
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800b15e:	897b      	ldrh	r3, [r7, #10]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d002      	beq.n	800b16a <VL53L1_GetLimitCheckValue+0x22>
 800b164:	2b01      	cmp	r3, #1
 800b166:	d00c      	beq.n	800b182 <VL53L1_GetLimitCheckValue+0x3a>
 800b168:	e017      	b.n	800b19a <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 800b16a:	f107 0314 	add.w	r3, r7, #20
 800b16e:	4619      	mov	r1, r3
 800b170:	68f8      	ldr	r0, [r7, #12]
 800b172:	f001 f8a1 	bl	800c2b8 <VL53L1_get_lite_sigma_threshold>
 800b176:	4603      	mov	r3, r0
 800b178:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 800b17a:	8abb      	ldrh	r3, [r7, #20]
 800b17c:	039b      	lsls	r3, r3, #14
 800b17e:	61bb      	str	r3, [r7, #24]
		break;
 800b180:	e00d      	b.n	800b19e <VL53L1_GetLimitCheckValue+0x56>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 800b182:	f107 0316 	add.w	r3, r7, #22
 800b186:	4619      	mov	r1, r3
 800b188:	68f8      	ldr	r0, [r7, #12]
 800b18a:	f001 f8c1 	bl	800c310 <VL53L1_get_lite_min_count_rate>
 800b18e:	4603      	mov	r3, r0
 800b190:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 800b192:	8afb      	ldrh	r3, [r7, #22]
 800b194:	025b      	lsls	r3, r3, #9
 800b196:	61bb      	str	r3, [r7, #24]
		break;
 800b198:	e001      	b.n	800b19e <VL53L1_GetLimitCheckValue+0x56>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b19a:	23fc      	movs	r3, #252	; 0xfc
 800b19c:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 800b19e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d123      	bne.n	800b1ee <VL53L1_GetLimitCheckValue+0xa6>

		if (TempFix1616 == 0) {
 800b1a6:	69bb      	ldr	r3, [r7, #24]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d110      	bne.n	800b1ce <VL53L1_GetLimitCheckValue+0x86>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 800b1ac:	897b      	ldrh	r3, [r7, #10]
 800b1ae:	68fa      	ldr	r2, [r7, #12]
 800b1b0:	33e0      	adds	r3, #224	; 0xe0
 800b1b2:	009b      	lsls	r3, r3, #2
 800b1b4:	4413      	add	r3, r2
 800b1b6:	689b      	ldr	r3, [r3, #8]
 800b1b8:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	69ba      	ldr	r2, [r7, #24]
 800b1be:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b1c0:	897b      	ldrh	r3, [r7, #10]
 800b1c2:	68fa      	ldr	r2, [r7, #12]
 800b1c4:	4413      	add	r3, r2
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
 800b1cc:	e00f      	b.n	800b1ee <VL53L1_GetLimitCheckValue+0xa6>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	69ba      	ldr	r2, [r7, #24]
 800b1d2:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b1d4:	897b      	ldrh	r3, [r7, #10]
 800b1d6:	68fa      	ldr	r2, [r7, #12]
 800b1d8:	33e0      	adds	r3, #224	; 0xe0
 800b1da:	009b      	lsls	r3, r3, #2
 800b1dc:	4413      	add	r3, r2
 800b1de:	69ba      	ldr	r2, [r7, #24]
 800b1e0:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b1e2:	897b      	ldrh	r3, [r7, #10]
 800b1e4:	68fa      	ldr	r2, [r7, #12]
 800b1e6:	4413      	add	r3, r2
 800b1e8:	2201      	movs	r2, #1
 800b1ea:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 800b1ee:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3720      	adds	r7, #32
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b086      	sub	sp, #24
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	60f8      	str	r0, [r7, #12]
 800b202:	460b      	mov	r3, r1
 800b204:	607a      	str	r2, [r7, #4]
 800b206:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b208:	2300      	movs	r3, #0
 800b20a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 800b20c:	7afb      	ldrb	r3, [r7, #11]
 800b20e:	687a      	ldr	r2, [r7, #4]
 800b210:	4619      	mov	r1, r3
 800b212:	68f8      	ldr	r0, [r7, #12]
 800b214:	f000 fd7f 	bl	800bd16 <VL53L1_get_sequence_config_bit>
 800b218:	4603      	mov	r3, r0
 800b21a:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 800b21c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b220:	4618      	mov	r0, r3
 800b222:	3718      	adds	r7, #24
 800b224:	46bd      	mov	sp, r7
 800b226:	bd80      	pop	{r7, pc}

0800b228 <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b086      	sub	sp, #24
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b230:	2300      	movs	r3, #0
 800b232:	75fb      	strb	r3, [r7, #23]
	uint32_t MTBus, IMPms;


	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	789b      	ldrb	r3, [r3, #2]
 800b238:	75bb      	strb	r3, [r7, #22]
	if (DeviceMeasurementMode != VL53L1_DEVICEMEASUREMENTMODE_TIMED)
 800b23a:	7dbb      	ldrb	r3, [r7, #22]
 800b23c:	2b40      	cmp	r3, #64	; 0x40
 800b23e:	d002      	beq.n	800b246 <VL53L1_StartMeasurement+0x1e>
		VL53L1_LoadPatch(Dev);
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 fa6b 	bl	800b71c <VL53L1_LoadPatch>
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 800b24c:	757b      	strb	r3, [r7, #21]
	switch (CurrPalState) {
 800b24e:	7d7b      	ldrb	r3, [r7, #21]
 800b250:	2b63      	cmp	r3, #99	; 0x63
 800b252:	dc12      	bgt.n	800b27a <VL53L1_StartMeasurement+0x52>
 800b254:	2b62      	cmp	r3, #98	; 0x62
 800b256:	da0d      	bge.n	800b274 <VL53L1_StartMeasurement+0x4c>
 800b258:	2b05      	cmp	r3, #5
 800b25a:	dc0e      	bgt.n	800b27a <VL53L1_StartMeasurement+0x52>
 800b25c:	2b04      	cmp	r3, #4
 800b25e:	da09      	bge.n	800b274 <VL53L1_StartMeasurement+0x4c>
 800b260:	2b02      	cmp	r3, #2
 800b262:	dc02      	bgt.n	800b26a <VL53L1_StartMeasurement+0x42>
 800b264:	2b00      	cmp	r3, #0
 800b266:	da05      	bge.n	800b274 <VL53L1_StartMeasurement+0x4c>
 800b268:	e007      	b.n	800b27a <VL53L1_StartMeasurement+0x52>
 800b26a:	2b03      	cmp	r3, #3
 800b26c:	d105      	bne.n	800b27a <VL53L1_StartMeasurement+0x52>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 800b26e:	2300      	movs	r3, #0
 800b270:	75fb      	strb	r3, [r7, #23]
		break;
 800b272:	e004      	b.n	800b27e <VL53L1_StartMeasurement+0x56>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 800b274:	23f2      	movs	r3, #242	; 0xf2
 800b276:	75fb      	strb	r3, [r7, #23]
		break;
 800b278:	e001      	b.n	800b27e <VL53L1_StartMeasurement+0x56>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 800b27a:	23fd      	movs	r3, #253	; 0xfd
 800b27c:	75fb      	strb	r3, [r7, #23]
	}

	/* Check timing configuration between timing budget and
	 * inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 800b27e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d11f      	bne.n	800b2c6 <VL53L1_StartMeasurement+0x9e>
 800b286:	7dbb      	ldrb	r3, [r7, #22]
 800b288:	2b40      	cmp	r3, #64	; 0x40
 800b28a:	d11c      	bne.n	800b2c6 <VL53L1_StartMeasurement+0x9e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800b28c:	f107 0310 	add.w	r3, r7, #16
 800b290:	4619      	mov	r1, r3
 800b292:	6878      	ldr	r0, [r7, #4]
 800b294:	f7ff fdde 	bl	800ae54 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 800b298:	4603      	mov	r3, r0
 800b29a:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	4a17      	ldr	r2, [pc, #92]	; (800b2fc <VL53L1_StartMeasurement+0xd4>)
 800b2a0:	fba2 2303 	umull	r2, r3, r2, r3
 800b2a4:	099b      	lsrs	r3, r3, #6
 800b2a6:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 800b2a8:	f107 030c 	add.w	r3, r7, #12
 800b2ac:	4619      	mov	r1, r3
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f7ff fe9c 	bl	800afec <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	1d1a      	adds	r2, r3, #4
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d901      	bls.n	800b2c6 <VL53L1_StartMeasurement+0x9e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800b2c2:	23fc      	movs	r3, #252	; 0xfc
 800b2c4:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 800b2c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d107      	bne.n	800b2de <VL53L1_StartMeasurement+0xb6>
		Status = VL53L1_init_and_start_range(
 800b2ce:	7dbb      	ldrb	r3, [r7, #22]
 800b2d0:	2206      	movs	r2, #6
 800b2d2:	4619      	mov	r1, r3
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f001 f867 	bl	800c3a8 <VL53L1_init_and_start_range>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 800b2de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d103      	bne.n	800b2ee <VL53L1_StartMeasurement+0xc6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2204      	movs	r2, #4
 800b2ea:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 800b2ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	3718      	adds	r7, #24
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}
 800b2fa:	bf00      	nop
 800b2fc:	10624dd3 	.word	0x10624dd3

0800b300 <VL53L1_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b084      	sub	sp, #16
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b308:	2300      	movs	r3, #0
 800b30a:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	789b      	ldrb	r3, [r3, #2]
 800b310:	73bb      	strb	r3, [r7, #14]

	Status = VL53L1_clear_interrupt_and_enable_next_range(Dev,
 800b312:	7bbb      	ldrb	r3, [r7, #14]
 800b314:	4619      	mov	r1, r3
 800b316:	6878      	ldr	r0, [r7, #4]
 800b318:	f001 fb87 	bl	800ca2a <VL53L1_clear_interrupt_and_enable_next_range>
 800b31c:	4603      	mov	r3, r0
 800b31e:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 800b320:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b324:	4618      	mov	r0, r3
 800b326:	3710      	adds	r7, #16
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}

0800b32c <VL53L1_WaitMeasurementDataReady>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_WaitMeasurementDataReady(VL53L1_DEV Dev)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b334:	2300      	movs	r3, #0
 800b336:	73fb      	strb	r3, [r7, #15]

	/* Note that the timeout is given by:
	* VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS defined in def.h
	*/

	Status = VL53L1_poll_for_range_completion(Dev,
 800b338:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f004 fb18 	bl	800f972 <VL53L1_poll_for_range_completion>
 800b342:	4603      	mov	r3, r0
 800b344:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800b346:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3710      	adds	r7, #16
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}
	...

0800b354 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 800b354:	b480      	push	{r7}
 800b356:	b08d      	sub	sp, #52	; 0x34
 800b358:	af00      	add	r7, sp, #0
 800b35a:	4603      	mov	r3, r0
 800b35c:	603a      	str	r2, [r7, #0]
 800b35e:	71fb      	strb	r3, [r7, #7]
 800b360:	460b      	mov	r3, r1
 800b362:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 800b364:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800b368:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t SRAS = 30;
 800b36a:	231e      	movs	r3, #30
 800b36c:	847b      	strh	r3, [r7, #34]	; 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 800b36e:	4b33      	ldr	r3, [pc, #204]	; (800b43c <ComputeRQL+0xe8>)
 800b370:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 800b372:	4b33      	ldr	r3, [pc, #204]	; (800b440 <ComputeRQL+0xec>)
 800b374:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 800b376:	f641 139a 	movw	r3, #6554	; 0x199a
 800b37a:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 800b37c:	79fb      	ldrb	r3, [r7, #7]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d103      	bne.n	800b38a <ComputeRQL+0x36>
		returnvalue = 0;
 800b382:	2300      	movs	r3, #0
 800b384:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b388:	e04f      	b.n	800b42a <ComputeRQL+0xd6>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 800b38a:	79bb      	ldrb	r3, [r7, #6]
 800b38c:	2b07      	cmp	r3, #7
 800b38e:	d103      	bne.n	800b398 <ComputeRQL+0x44>
		returnvalue = 50;
 800b390:	2332      	movs	r3, #50	; 0x32
 800b392:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b396:	e048      	b.n	800b42a <ComputeRQL+0xd6>
	else {
		if (presults_data->median_range_mm < SRL)
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b39e:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	dd03      	ble.n	800b3ae <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 800b3a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b3a8:	041b      	lsls	r3, r3, #16
 800b3aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b3ac:	e007      	b.n	800b3be <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b3b4:	461a      	mov	r2, r3
 800b3b6:	697b      	ldr	r3, [r7, #20]
 800b3b8:	fb02 f303 	mul.w	r3, r2, r3
 800b3bc:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 800b3be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d020      	beq.n	800b406 <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800b3c8:	461a      	mov	r2, r3
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	fb02 f303 	mul.w	r3, r2, r3
 800b3d0:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 800b3d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d4:	085b      	lsrs	r3, r3, #1
 800b3d6:	693a      	ldr	r2, [r7, #16]
 800b3d8:	4413      	add	r3, r2
 800b3da:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 800b3dc:	693a      	ldr	r2, [r7, #16]
 800b3de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3e4:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	041b      	lsls	r3, r3, #16
 800b3ea:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 800b3ec:	693a      	ldr	r2, [r7, #16]
 800b3ee:	69fb      	ldr	r3, [r7, #28]
 800b3f0:	429a      	cmp	r2, r3
 800b3f2:	d804      	bhi.n	800b3fe <ComputeRQL+0xaa>
				SRQL = GI - partial;
 800b3f4:	69fa      	ldr	r2, [r7, #28]
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	1ad3      	subs	r3, r2, r3
 800b3fa:	62bb      	str	r3, [r7, #40]	; 0x28
 800b3fc:	e006      	b.n	800b40c <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 800b3fe:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800b402:	62bb      	str	r3, [r7, #40]	; 0x28
 800b404:	e002      	b.n	800b40c <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 800b406:	f44f 03c8 	mov.w	r3, #6553600	; 0x640000
 800b40a:	62bb      	str	r3, [r7, #40]	; 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 800b40c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b40e:	0c1b      	lsrs	r3, r3, #16
 800b410:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 800b412:	7bfb      	ldrb	r3, [r7, #15]
 800b414:	2b32      	cmp	r3, #50	; 0x32
 800b416:	d905      	bls.n	800b424 <ComputeRQL+0xd0>
 800b418:	7bfb      	ldrb	r3, [r7, #15]
 800b41a:	2b64      	cmp	r3, #100	; 0x64
 800b41c:	bf28      	it	cs
 800b41e:	2364      	movcs	r3, #100	; 0x64
 800b420:	b2db      	uxtb	r3, r3
 800b422:	e000      	b.n	800b426 <ComputeRQL+0xd2>
 800b424:	2332      	movs	r3, #50	; 0x32
 800b426:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return returnvalue;
 800b42a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b42e:	4618      	mov	r0, r3
 800b430:	3734      	adds	r7, #52	; 0x34
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr
 800b43a:	bf00      	nop
 800b43c:	0075b333 	.word	0x0075b333
 800b440:	0030cccd 	.word	0x0030cccd

0800b444 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 800b444:	b480      	push	{r7}
 800b446:	b085      	sub	sp, #20
 800b448:	af00      	add	r7, sp, #0
 800b44a:	4603      	mov	r3, r0
 800b44c:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 800b44e:	79fb      	ldrb	r3, [r7, #7]
 800b450:	3b04      	subs	r3, #4
 800b452:	2b0f      	cmp	r3, #15
 800b454:	d83d      	bhi.n	800b4d2 <ConvertStatusLite+0x8e>
 800b456:	a201      	add	r2, pc, #4	; (adr r2, 800b45c <ConvertStatusLite+0x18>)
 800b458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b45c:	0800b4af 	.word	0x0800b4af
 800b460:	0800b4a9 	.word	0x0800b4a9
 800b464:	0800b4b5 	.word	0x0800b4b5
 800b468:	0800b4bb 	.word	0x0800b4bb
 800b46c:	0800b4c7 	.word	0x0800b4c7
 800b470:	0800b4cd 	.word	0x0800b4cd
 800b474:	0800b4d3 	.word	0x0800b4d3
 800b478:	0800b4d3 	.word	0x0800b4d3
 800b47c:	0800b4c1 	.word	0x0800b4c1
 800b480:	0800b4d3 	.word	0x0800b4d3
 800b484:	0800b4d3 	.word	0x0800b4d3
 800b488:	0800b4d3 	.word	0x0800b4d3
 800b48c:	0800b4d3 	.word	0x0800b4d3
 800b490:	0800b4d3 	.word	0x0800b4d3
 800b494:	0800b49d 	.word	0x0800b49d
 800b498:	0800b4a3 	.word	0x0800b4a3
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 800b49c:	230a      	movs	r3, #10
 800b49e:	73fb      	strb	r3, [r7, #15]
		break;
 800b4a0:	e019      	b.n	800b4d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 800b4a2:	2306      	movs	r3, #6
 800b4a4:	73fb      	strb	r3, [r7, #15]
		break;
 800b4a6:	e016      	b.n	800b4d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 800b4a8:	2304      	movs	r3, #4
 800b4aa:	73fb      	strb	r3, [r7, #15]
		break;
 800b4ac:	e013      	b.n	800b4d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 800b4ae:	2302      	movs	r3, #2
 800b4b0:	73fb      	strb	r3, [r7, #15]
		break;
 800b4b2:	e010      	b.n	800b4d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	73fb      	strb	r3, [r7, #15]
		break;
 800b4b8:	e00d      	b.n	800b4d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 800b4ba:	2307      	movs	r3, #7
 800b4bc:	73fb      	strb	r3, [r7, #15]
		break;
 800b4be:	e00a      	b.n	800b4d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 800b4c0:	2309      	movs	r3, #9
 800b4c2:	73fb      	strb	r3, [r7, #15]
		break;
 800b4c4:	e007      	b.n	800b4d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 800b4c6:	2303      	movs	r3, #3
 800b4c8:	73fb      	strb	r3, [r7, #15]
		break;
 800b4ca:	e004      	b.n	800b4d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	73fb      	strb	r3, [r7, #15]
		break;
 800b4d0:	e001      	b.n	800b4d6 <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 800b4d2:	23ff      	movs	r3, #255	; 0xff
 800b4d4:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 800b4d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3714      	adds	r7, #20
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b08c      	sub	sp, #48	; 0x30
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	60f8      	str	r0, [r7, #12]
 800b4ec:	607b      	str	r3, [r7, #4]
 800b4ee:	460b      	mov	r3, r1
 800b4f0:	72fb      	strb	r3, [r7, #11]
 800b4f2:	4613      	mov	r3, r2
 800b4f4:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	685a      	ldr	r2, [r3, #4]
 800b500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b502:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b50a:	f003 031f 	and.w	r3, r3, #31
 800b50e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 800b512:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 800b516:	7afb      	ldrb	r3, [r7, #11]
 800b518:	687a      	ldr	r2, [r7, #4]
 800b51a:	4618      	mov	r0, r3
 800b51c:	f7ff ff1a 	bl	800b354 <ComputeRQL>
 800b520:	4603      	mov	r3, r0
 800b522:	461a      	mov	r2, r3
 800b524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b526:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b52c:	025b      	lsls	r3, r3, #9
 800b52e:	62bb      	str	r3, [r7, #40]	; 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 800b530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b532:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b534:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800b53a:	025b      	lsls	r3, r3, #9
 800b53c:	627b      	str	r3, [r7, #36]	; 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 800b53e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b542:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 800b548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b54a:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800b550:	025b      	lsls	r3, r3, #9
 800b552:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 800b554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b556:	6a3a      	ldr	r2, [r7, #32]
 800b558:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 800b560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b562:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 800b564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b566:	2200      	movs	r2, #0
 800b568:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 800b56a:	7abb      	ldrb	r3, [r7, #10]
 800b56c:	2b11      	cmp	r3, #17
 800b56e:	d009      	beq.n	800b584 <SetSimpleData+0xa0>
 800b570:	2b11      	cmp	r3, #17
 800b572:	dc0f      	bgt.n	800b594 <SetSimpleData+0xb0>
 800b574:	2b03      	cmp	r3, #3
 800b576:	dc02      	bgt.n	800b57e <SetSimpleData+0x9a>
 800b578:	2b00      	cmp	r3, #0
 800b57a:	dc03      	bgt.n	800b584 <SetSimpleData+0xa0>
 800b57c:	e00a      	b.n	800b594 <SetSimpleData+0xb0>
 800b57e:	2b0d      	cmp	r3, #13
 800b580:	d004      	beq.n	800b58c <SetSimpleData+0xa8>
 800b582:	e007      	b.n	800b594 <SetSimpleData+0xb0>
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 800b584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b586:	2205      	movs	r2, #5
 800b588:	76da      	strb	r2, [r3, #27]
		break;
 800b58a:	e006      	b.n	800b59a <SetSimpleData+0xb6>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 800b58c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b58e:	220d      	movs	r2, #13
 800b590:	76da      	strb	r2, [r3, #27]
		break;
 800b592:	e002      	b.n	800b59a <SetSimpleData+0xb6>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 800b594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b596:	2200      	movs	r2, #0
 800b598:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 800b59a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b59c:	7edb      	ldrb	r3, [r3, #27]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d108      	bne.n	800b5b4 <SetSimpleData+0xd0>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 800b5a2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f7ff ff4c 	bl	800b444 <ConvertStatusLite>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 800b5b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5b2:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800b5b8:	025b      	lsls	r3, r3, #9
 800b5ba:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	6a3a      	ldr	r2, [r7, #32]
 800b5c0:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b5c8:	025b      	lsls	r3, r3, #9
 800b5ca:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	6a3a      	ldr	r2, [r7, #32]
 800b5d0:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 800b5d4:	f107 0314 	add.w	r3, r7, #20
 800b5d8:	461a      	mov	r2, r3
 800b5da:	2100      	movs	r1, #0
 800b5dc:	68f8      	ldr	r0, [r7, #12]
 800b5de:	f7ff fdb3 	bl	800b148 <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 800b5e2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b5e6:	2b06      	cmp	r3, #6
 800b5e8:	bf0c      	ite	eq
 800b5ea:	2301      	moveq	r3, #1
 800b5ec:	2300      	movne	r3, #0
 800b5ee:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 800b5f0:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 800b5f2:	f107 0319 	add.w	r3, r7, #25
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	2100      	movs	r1, #0
 800b5fa:	68f8      	ldr	r0, [r7, #12]
 800b5fc:	f7ff fd81 	bl	800b102 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 800b600:	7e7b      	ldrb	r3, [r7, #25]
 800b602:	2b01      	cmp	r3, #1
 800b604:	d104      	bne.n	800b610 <SetSimpleData+0x12c>
 800b606:	7ffb      	ldrb	r3, [r7, #31]
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d101      	bne.n	800b610 <SetSimpleData+0x12c>
 800b60c:	2301      	movs	r3, #1
 800b60e:	e000      	b.n	800b612 <SetSimpleData+0x12e>
 800b610:	2300      	movs	r3, #0
 800b612:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	7fba      	ldrb	r2, [r7, #30]
 800b618:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 800b61c:	f107 0314 	add.w	r3, r7, #20
 800b620:	461a      	mov	r2, r3
 800b622:	2101      	movs	r1, #1
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f7ff fd8f 	bl	800b148 <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 800b62a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b62e:	2b04      	cmp	r3, #4
 800b630:	bf0c      	ite	eq
 800b632:	2301      	moveq	r3, #1
 800b634:	2300      	movne	r3, #0
 800b636:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 800b638:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 800b63a:	f107 0319 	add.w	r3, r7, #25
 800b63e:	461a      	mov	r2, r3
 800b640:	2101      	movs	r1, #1
 800b642:	68f8      	ldr	r0, [r7, #12]
 800b644:	f7ff fd5d 	bl	800b102 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 800b648:	7e7b      	ldrb	r3, [r7, #25]
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	d104      	bne.n	800b658 <SetSimpleData+0x174>
 800b64e:	7f7b      	ldrb	r3, [r7, #29]
 800b650:	2b01      	cmp	r3, #1
 800b652:	d101      	bne.n	800b658 <SetSimpleData+0x174>
 800b654:	2301      	movs	r3, #1
 800b656:	e000      	b.n	800b65a <SetSimpleData+0x176>
 800b658:	2300      	movs	r3, #0
 800b65a:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	7fba      	ldrb	r2, [r7, #30]
 800b660:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 800b664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b666:	8b1b      	ldrh	r3, [r3, #24]
 800b668:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 800b66a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b66c:	7edb      	ldrb	r3, [r3, #27]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d110      	bne.n	800b694 <SetSimpleData+0x1b0>
 800b672:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800b676:	2b00      	cmp	r3, #0
 800b678:	da0c      	bge.n	800b694 <SetSimpleData+0x1b0>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 800b67a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800b67e:	4b08      	ldr	r3, [pc, #32]	; (800b6a0 <SetSimpleData+0x1bc>)
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	429a      	cmp	r2, r3
 800b684:	da03      	bge.n	800b68e <SetSimpleData+0x1aa>
			pRangeData->RangeStatus =
 800b686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b688:	220e      	movs	r2, #14
 800b68a:	76da      	strb	r2, [r3, #27]
 800b68c:	e002      	b.n	800b694 <SetSimpleData+0x1b0>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800b68e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b690:	2200      	movs	r2, #0
 800b692:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 800b694:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3730      	adds	r7, #48	; 0x30
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}
 800b6a0:	20000144 	.word	0x20000144

0800b6a4 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b0a8      	sub	sp, #160	; 0xa0
 800b6a8:	af02      	add	r7, sp, #8
 800b6aa:	6078      	str	r0, [r7, #4]
 800b6ac:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	VL53L1_range_results_t results;
	VL53L1_range_results_t *presults = &results;
 800b6b4:	f107 0308 	add.w	r3, r7, #8
 800b6b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 800b6bc:	221c      	movs	r2, #28
 800b6be:	21ff      	movs	r1, #255	; 0xff
 800b6c0:	6838      	ldr	r0, [r7, #0]
 800b6c2:	f004 fd89 	bl	80101d8 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 800b6c6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800b6ca:	2102      	movs	r1, #2
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f001 f93c 	bl	800c94a <VL53L1_get_device_results>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 800b6d8:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d117      	bne.n	800b710 <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 800b6e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b6e4:	789a      	ldrb	r2, [r3, #2]
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 800b6ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b6ee:	3304      	adds	r3, #4
 800b6f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		Status = SetSimpleData(Dev, 1,
 800b6f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b6f8:	78da      	ldrb	r2, [r3, #3]
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	9300      	str	r3, [sp, #0]
 800b6fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b702:	2101      	movs	r1, #1
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	f7ff feed 	bl	800b4e4 <SetSimpleData>
 800b70a:	4603      	mov	r3, r0
 800b70c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b710:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 800b714:	4618      	mov	r0, r3
 800b716:	3798      	adds	r7, #152	; 0x98
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <VL53L1_LoadPatch>:

/* End Group PAL IRQ Triggered events Functions */


static VL53L1_Error VL53L1_LoadPatch(VL53L1_DEV Dev)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b0c6      	sub	sp, #280	; 0x118
 800b720:	af00      	add	r7, sp, #0
 800b722:	1d3b      	adds	r3, r7, #4
 800b724:	6018      	str	r0, [r3, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b726:	2300      	movs	r3, #0
 800b728:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint32_t patch_tuning = 0;
 800b72c:	2300      	movs	r3, #0
 800b72e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;
	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 800b732:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800b736:	2b00      	cmp	r3, #0
 800b738:	d108      	bne.n	800b74c <VL53L1_LoadPatch+0x30>
		status = VL53L1_WrByte(
 800b73a:	1d3b      	adds	r3, r7, #4
 800b73c:	2200      	movs	r2, #0
 800b73e:	2185      	movs	r1, #133	; 0x85
 800b740:	6818      	ldr	r0, [r3, #0]
 800b742:	f004 f9f1 	bl	800fb28 <VL53L1_WrByte>
 800b746:	4603      	mov	r3, r0
 800b748:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_FIRMWARE__ENABLE,
				0x00);
	/* Force GO1 on */
	if (status == VL53L1_ERROR_NONE)
 800b74c:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800b750:	2b00      	cmp	r3, #0
 800b752:	d103      	bne.n	800b75c <VL53L1_LoadPatch+0x40>
		VL53L1_enable_powerforce(Dev);
 800b754:	1d3b      	adds	r3, r7, #4
 800b756:	6818      	ldr	r0, [r3, #0]
 800b758:	f002 fce1 	bl	800e11e <VL53L1_enable_powerforce>

	patch_tuning = BDTable[VL53L1_TUNING_PHASECAL_PATCH_POWER];
 800b75c:	4b65      	ldr	r3, [pc, #404]	; (800b8f4 <VL53L1_LoadPatch+0x1d8>)
 800b75e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b760:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b764:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b768:	2b03      	cmp	r3, #3
 800b76a:	d81b      	bhi.n	800b7a4 <VL53L1_LoadPatch+0x88>
 800b76c:	a201      	add	r2, pc, #4	; (adr r2, 800b774 <VL53L1_LoadPatch+0x58>)
 800b76e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b772:	bf00      	nop
 800b774:	0800b785 	.word	0x0800b785
 800b778:	0800b78d 	.word	0x0800b78d
 800b77c:	0800b795 	.word	0x0800b795
 800b780:	0800b79d 	.word	0x0800b79d

	switch(patch_tuning) {
	case 0:
		patch_power = 0x00;
 800b784:	2300      	movs	r3, #0
 800b786:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800b78a:	e00e      	b.n	800b7aa <VL53L1_LoadPatch+0x8e>
	case 1:
		patch_power = 0x10;
 800b78c:	2310      	movs	r3, #16
 800b78e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800b792:	e00a      	b.n	800b7aa <VL53L1_LoadPatch+0x8e>
	case 2:
		patch_power = 0x20;
 800b794:	2320      	movs	r3, #32
 800b796:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800b79a:	e006      	b.n	800b7aa <VL53L1_LoadPatch+0x8e>
	case 3:
		patch_power = 0x40;
 800b79c:	2340      	movs	r3, #64	; 0x40
 800b79e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800b7a2:	e002      	b.n	800b7aa <VL53L1_LoadPatch+0x8e>
	default:
		patch_power = 0x00;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	}
	/* Set patch RAM offsets */
	if (status == VL53L1_ERROR_NONE) {
 800b7aa:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d125      	bne.n	800b7fe <VL53L1_LoadPatch+0xe2>
		/* Package up MultiByte transaction */
		comms_buffer[0] = 0x29;
 800b7b2:	f107 030c 	add.w	r3, r7, #12
 800b7b6:	2229      	movs	r2, #41	; 0x29
 800b7b8:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 800b7ba:	f107 030c 	add.w	r3, r7, #12
 800b7be:	22c9      	movs	r2, #201	; 0xc9
 800b7c0:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 800b7c2:	f107 030c 	add.w	r3, r7, #12
 800b7c6:	220e      	movs	r2, #14
 800b7c8:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 800b7ca:	f107 030c 	add.w	r3, r7, #12
 800b7ce:	2240      	movs	r2, #64	; 0x40
 800b7d0:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 800b7d2:	f107 030c 	add.w	r3, r7, #12
 800b7d6:	2228      	movs	r2, #40	; 0x28
 800b7d8:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 800b7da:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b7de:	b2da      	uxtb	r2, r3
 800b7e0:	f107 030c 	add.w	r3, r7, #12
 800b7e4:	715a      	strb	r2, [r3, #5]
		/* 0x10 for 60ms, 0x20 for 240ms and 0x40 for 3580ms */
		status = VL53L1_WriteMulti(
 800b7e6:	f107 020c 	add.w	r2, r7, #12
 800b7ea:	1d38      	adds	r0, r7, #4
 800b7ec:	2306      	movs	r3, #6
 800b7ee:	f240 4176 	movw	r1, #1142	; 0x476
 800b7f2:	6800      	ldr	r0, [r0, #0]
 800b7f4:	f004 f92c 	bl	800fa50 <VL53L1_WriteMulti>
 800b7f8:	4603      	mov	r3, r0
 800b7fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__OFFSET_0,
				comms_buffer,
				6);
	}
	/* Set patch breakpoints */
	if (status == VL53L1_ERROR_NONE) {
 800b7fe:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800b802:	2b00      	cmp	r3, #0
 800b804:	d123      	bne.n	800b84e <VL53L1_LoadPatch+0x132>
		comms_buffer[0] = 0x03;
 800b806:	f107 030c 	add.w	r3, r7, #12
 800b80a:	2203      	movs	r2, #3
 800b80c:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 800b80e:	f107 030c 	add.w	r3, r7, #12
 800b812:	226d      	movs	r2, #109	; 0x6d
 800b814:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 800b816:	f107 030c 	add.w	r3, r7, #12
 800b81a:	2203      	movs	r2, #3
 800b81c:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 800b81e:	f107 030c 	add.w	r3, r7, #12
 800b822:	226f      	movs	r2, #111	; 0x6f
 800b824:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 800b826:	f107 030c 	add.w	r3, r7, #12
 800b82a:	2207      	movs	r2, #7
 800b82c:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 800b82e:	f107 030c 	add.w	r3, r7, #12
 800b832:	2229      	movs	r2, #41	; 0x29
 800b834:	715a      	strb	r2, [r3, #5]
		status = VL53L1_WriteMulti(
 800b836:	f107 020c 	add.w	r2, r7, #12
 800b83a:	1d38      	adds	r0, r7, #4
 800b83c:	2306      	movs	r3, #6
 800b83e:	f240 4196 	movw	r1, #1174	; 0x496
 800b842:	6800      	ldr	r0, [r0, #0]
 800b844:	f004 f904 	bl	800fa50 <VL53L1_WriteMulti>
 800b848:	4603      	mov	r3, r0
 800b84a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__ADDRESS_0,
				comms_buffer,
				6);
	}
	/* Enable patch JMP patches */
	if (status == VL53L1_ERROR_NONE) {
 800b84e:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800b852:	2b00      	cmp	r3, #0
 800b854:	d113      	bne.n	800b87e <VL53L1_LoadPatch+0x162>
		comms_buffer[0] = 0x00;
 800b856:	f107 030c 	add.w	r3, r7, #12
 800b85a:	2200      	movs	r2, #0
 800b85c:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 800b85e:	f107 030c 	add.w	r3, r7, #12
 800b862:	2207      	movs	r2, #7
 800b864:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 800b866:	f107 020c 	add.w	r2, r7, #12
 800b86a:	1d38      	adds	r0, r7, #4
 800b86c:	2302      	movs	r3, #2
 800b86e:	f240 4172 	movw	r1, #1138	; 0x472
 800b872:	6800      	ldr	r0, [r0, #0]
 800b874:	f004 f8ec 	bl	800fa50 <VL53L1_WriteMulti>
 800b878:	4603      	mov	r3, r0
 800b87a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__JMP_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable patch DATA patches */
	if (status == VL53L1_ERROR_NONE) {
 800b87e:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800b882:	2b00      	cmp	r3, #0
 800b884:	d113      	bne.n	800b8ae <VL53L1_LoadPatch+0x192>
		comms_buffer[0] = 0x00;
 800b886:	f107 030c 	add.w	r3, r7, #12
 800b88a:	2200      	movs	r2, #0
 800b88c:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 800b88e:	f107 030c 	add.w	r3, r7, #12
 800b892:	2207      	movs	r2, #7
 800b894:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 800b896:	f107 020c 	add.w	r2, r7, #12
 800b89a:	1d38      	adds	r0, r7, #4
 800b89c:	2302      	movs	r3, #2
 800b89e:	f240 4174 	movw	r1, #1140	; 0x474
 800b8a2:	6800      	ldr	r0, [r0, #0]
 800b8a4:	f004 f8d4 	bl	800fa50 <VL53L1_WriteMulti>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__DATA_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable firmware patching */
	if (status == VL53L1_ERROR_NONE)
 800b8ae:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d109      	bne.n	800b8ca <VL53L1_LoadPatch+0x1ae>
		status = VL53L1_WrByte(
 800b8b6:	1d3b      	adds	r3, r7, #4
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	f44f 618e 	mov.w	r1, #1136	; 0x470
 800b8be:	6818      	ldr	r0, [r3, #0]
 800b8c0:	f004 f932 	bl	800fb28 <VL53L1_WrByte>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_PATCH__CTRL,
				0x01);
	/* Enable Firmware */
	if (status == VL53L1_ERROR_NONE)
 800b8ca:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d108      	bne.n	800b8e4 <VL53L1_LoadPatch+0x1c8>
		status = VL53L1_WrByte(
 800b8d2:	1d3b      	adds	r3, r7, #4
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	2185      	movs	r1, #133	; 0x85
 800b8d8:	6818      	ldr	r0, [r3, #0]
 800b8da:	f004 f925 	bl	800fb28 <VL53L1_WrByte>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_FIRMWARE__ENABLE,
				0x01);

	LOG_FUNCTION_END(status);

	return status;
 800b8e4:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}
 800b8f2:	bf00      	nop
 800b8f4:	20000144 	.word	0x20000144

0800b8f8 <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 800b8f8:	b5b0      	push	{r4, r5, r7, lr}
 800b8fa:	b088      	sub	sp, #32
 800b8fc:	af04      	add	r7, sp, #16
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	460b      	mov	r3, r1
 800b902:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800b904:	2300      	movs	r3, #0
 800b906:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 800b90c:	2162      	movs	r1, #98	; 0x62
 800b90e:	6878      	ldr	r0, [r7, #4]
 800b910:	f002 f8bf 	bl	800da92 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	2200      	movs	r2, #0
 800b918:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	2201      	movs	r2, #1
 800b91e:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	2200      	movs	r2, #0
 800b924:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	2201      	movs	r2, #1
 800b92a:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	2201      	movs	r2, #1
 800b930:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b938:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b940:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800b948:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	2264      	movs	r2, #100	; 0x64
 800b94e:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800b956:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	2200      	movs	r2, #0
 800b95c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	f240 72db 	movw	r2, #2011	; 0x7db
 800b966:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f002 f875 	bl	800da5a <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800b970:	78fb      	ldrb	r3, [r7, #3]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d008      	beq.n	800b988 <VL53L1_data_init+0x90>
 800b976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d104      	bne.n	800b988 <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 800b97e:	6878      	ldr	r0, [r7, #4]
 800b980:	f000 f857 	bl	800ba32 <VL53L1_read_p2p_data>
 800b984:	4603      	mov	r3, r0
 800b986:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800b98e:	4618      	mov	r0, r3
 800b990:	f001 fba4 	bl	800d0dc <VL53L1_init_refspadchar_config_struct>
 800b994:	4603      	mov	r3, r0
 800b996:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800b99e:	4618      	mov	r0, r3
 800b9a0:	f001 fbc0 	bl	800d124 <VL53L1_init_ssc_config_struct>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	f103 0242 	add.w	r2, r3, #66	; 0x42
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	4610      	mov	r0, r2
 800b9b8:	f001 fbd5 	bl	800d166 <VL53L1_init_xtalk_config_struct>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f001 fc2f 	bl	800d22a <VL53L1_init_offset_cal_config_struct>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	33a4      	adds	r3, #164	; 0xa4
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	f001 fc4f 	bl	800d278 <VL53L1_init_tuning_parm_storage_struct>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 800b9de:	2120      	movs	r1, #32
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 fcc1 	bl	800c368 <VL53L1_set_vhv_loopbound>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 800b9ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d116      	bne.n	800ba20 <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	7858      	ldrb	r0, [r3, #1]
 800b9f6:	68bb      	ldr	r3, [r7, #8]
 800b9f8:	8b1c      	ldrh	r4, [r3, #24]
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	689d      	ldr	r5, [r3, #8]
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	68db      	ldr	r3, [r3, #12]
 800ba02:	68ba      	ldr	r2, [r7, #8]
 800ba04:	6912      	ldr	r2, [r2, #16]
 800ba06:	68b9      	ldr	r1, [r7, #8]
 800ba08:	6949      	ldr	r1, [r1, #20]
 800ba0a:	9102      	str	r1, [sp, #8]
 800ba0c:	9201      	str	r2, [sp, #4]
 800ba0e:	9300      	str	r3, [sp, #0]
 800ba10:	462b      	mov	r3, r5
 800ba12:	4622      	mov	r2, r4
 800ba14:	4601      	mov	r1, r0
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	f000 fad8 	bl	800bfcc <VL53L1_set_preset_mode>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f002 fdb5 	bl	800e590 <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 800ba26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3710      	adds	r7, #16
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bdb0      	pop	{r4, r5, r7, pc}

0800ba32 <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 800ba32:	b580      	push	{r7, lr}
 800ba34:	b084      	sub	sp, #16
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 800ba42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d108      	bne.n	800ba5c <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800ba50:	4619      	mov	r1, r3
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f002 ff39 	bl	800e8ca <VL53L1_get_static_nvm_managed>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 800ba5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d107      	bne.n	800ba74 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	3342      	adds	r3, #66	; 0x42
 800ba68:	4619      	mov	r1, r3
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f003 f86b 	bl	800eb46 <VL53L1_get_customer_nvm_managed>
 800ba70:	4603      	mov	r3, r0
 800ba72:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 800ba74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d115      	bne.n	800baa8 <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 800ba7c:	68bb      	ldr	r3, [r7, #8]
 800ba7e:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 800ba82:	4619      	mov	r1, r3
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f003 ff1d 	bl	800f8c4 <VL53L1_get_nvm_copy_data>
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 800ba8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d108      	bne.n	800baa8 <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 800ba96:	68bb      	ldr	r3, [r7, #8]
 800ba98:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	33f0      	adds	r3, #240	; 0xf0
 800baa0:	4619      	mov	r1, r3
 800baa2:	4610      	mov	r0, r2
 800baa4:	f002 f957 	bl	800dd56 <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 800baa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d109      	bne.n	800bac4 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 800bab0:	68bb      	ldr	r3, [r7, #8]
 800bab2:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 800bab6:	461a      	mov	r2, r3
 800bab8:	21de      	movs	r1, #222	; 0xde
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f004 f892 	bl	800fbe4 <VL53L1_RdWord>
 800bac0:	4603      	mov	r3, r0
 800bac2:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800baca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bace:	d204      	bcs.n	800bada <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 800bad6:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 800bada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d107      	bne.n	800baf2 <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	339e      	adds	r3, #158	; 0x9e
 800bae6:	4619      	mov	r1, r3
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 f990 	bl	800be0e <VL53L1_get_mode_mitigation_roi>
 800baee:	4603      	mov	r3, r0
 800baf0:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d114      	bne.n	800bb26 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d10f      	bne.n	800bb26 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 800bb0c:	011b      	lsls	r3, r3, #4
 800bb0e:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 800bb1c:	011b      	lsls	r3, r3, #4
 800bb1e:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 800bb20:	68bb      	ldr	r3, [r7, #8]
 800bb22:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 800bb26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	3710      	adds	r7, #16
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	bd80      	pop	{r7, pc}

0800bb32 <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 800bb32:	b480      	push	{r7}
 800bb34:	b085      	sub	sp, #20
 800bb36:	af00      	add	r7, sp, #0
 800bb38:	6078      	str	r0, [r7, #4]
 800bb3a:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d101      	bne.n	800bb52 <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800bb4e:	23f1      	movs	r3, #241	; 0xf1
 800bb50:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 800bb52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d10c      	bne.n	800bb74 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800bb5a:	68bb      	ldr	r3, [r7, #8]
 800bb5c:	683a      	ldr	r2, [r7, #0]
 800bb5e:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800bb66:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 800bb74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3714      	adds	r7, #20
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 800bb84:	b480      	push	{r7}
 800bb86:	b085      	sub	sp, #20
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
 800bb8c:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800bb96:	68bb      	ldr	r3, [r7, #8]
 800bb98:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d101      	bne.n	800bba4 <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800bba0:	23f1      	movs	r3, #241	; 0xf1
 800bba2:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 800bba4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d109      	bne.n	800bbc0 <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800bbb2:	68ba      	ldr	r2, [r7, #8]
 800bbb4:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	; 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 800bbb8:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 800bbc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3714      	adds	r7, #20
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbce:	4770      	bx	lr

0800bbd0 <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b088      	sub	sp, #32
 800bbd4:	af02      	add	r7, sp, #8
 800bbd6:	60f8      	str	r0, [r7, #12]
 800bbd8:	60b9      	str	r1, [r7, #8]
 800bbda:	607a      	str	r2, [r7, #4]
 800bbdc:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bbde:	2300      	movs	r3, #0
 800bbe0:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d101      	bne.n	800bbf4 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800bbf0:	23f1      	movs	r3, #241	; 0xf1
 800bbf2:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 800bbf4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d11b      	bne.n	800bc34 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 800bbfc:	693b      	ldr	r3, [r7, #16]
 800bbfe:	68ba      	ldr	r2, [r7, #8]
 800bc00:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	687a      	ldr	r2, [r7, #4]
 800bc06:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 800bc08:	693b      	ldr	r3, [r7, #16]
 800bc0a:	683a      	ldr	r2, [r7, #0]
 800bc0c:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 800bc0e:	693b      	ldr	r3, [r7, #16]
 800bc10:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800bc1a:	693a      	ldr	r2, [r7, #16]
 800bc1c:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
 800bc20:	9201      	str	r2, [sp, #4]
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	460b      	mov	r3, r1
 800bc26:	683a      	ldr	r2, [r7, #0]
 800bc28:	6879      	ldr	r1, [r7, #4]
 800bc2a:	68b8      	ldr	r0, [r7, #8]
 800bc2c:	f002 fbe2 	bl	800e3f4 <VL53L1_calc_timeout_register_values>
 800bc30:	4603      	mov	r3, r0
 800bc32:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 800bc34:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3718      	adds	r7, #24
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b088      	sub	sp, #32
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	60f8      	str	r0, [r7, #12]
 800bc48:	60b9      	str	r1, [r7, #8]
 800bc4a:	607a      	str	r2, [r7, #4]
 800bc4c:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 800bc56:	2300      	movs	r3, #0
 800bc58:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800bc5e:	69bb      	ldr	r3, [r7, #24]
 800bc60:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d101      	bne.n	800bc6c <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800bc68:	23f1      	movs	r3, #241	; 0xf1
 800bc6a:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 800bc6c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d14a      	bne.n	800bd0a <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 800bc74:	69bb      	ldr	r3, [r7, #24]
 800bc76:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 800bc7a:	69bb      	ldr	r3, [r7, #24]
 800bc7c:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
 800bc80:	4619      	mov	r1, r3
 800bc82:	4610      	mov	r0, r2
 800bc84:	f002 fa5d 	bl	800e142 <VL53L1_calc_macro_period_us>
 800bc88:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 800bc90:	6979      	ldr	r1, [r7, #20]
 800bc92:	4618      	mov	r0, r3
 800bc94:	f002 fb15 	bl	800e2c2 <VL53L1_calc_timeout_us>
 800bc98:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 800bc9e:	69bb      	ldr	r3, [r7, #24]
 800bca0:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 800bca4:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800bca6:	8a7b      	ldrh	r3, [r7, #18]
 800bca8:	021b      	lsls	r3, r3, #8
 800bcaa:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 800bcac:	69bb      	ldr	r3, [r7, #24]
 800bcae:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 800bcb2:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800bcb4:	4413      	add	r3, r2
 800bcb6:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800bcb8:	8a7b      	ldrh	r3, [r7, #18]
 800bcba:	6979      	ldr	r1, [r7, #20]
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	f002 fb3e 	bl	800e33e <VL53L1_calc_decoded_timeout_us>
 800bcc2:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 800bcc8:	69bb      	ldr	r3, [r7, #24]
 800bcca:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 800bcce:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800bcd0:	8a7b      	ldrh	r3, [r7, #18]
 800bcd2:	021b      	lsls	r3, r3, #8
 800bcd4:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 800bcd6:	69bb      	ldr	r3, [r7, #24]
 800bcd8:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 800bcdc:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800bcde:	4413      	add	r3, r2
 800bce0:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800bce2:	8a7b      	ldrh	r3, [r7, #18]
 800bce4:	6979      	ldr	r1, [r7, #20]
 800bce6:	4618      	mov	r0, r3
 800bce8:	f002 fb29 	bl	800e33e <VL53L1_calc_decoded_timeout_us>
 800bcec:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	681a      	ldr	r2, [r3, #0]
 800bcf6:	69bb      	ldr	r3, [r7, #24]
 800bcf8:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	69bb      	ldr	r3, [r7, #24]
 800bd00:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	681a      	ldr	r2, [r3, #0]
 800bd06:	69bb      	ldr	r3, [r7, #24]
 800bd08:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 800bd0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	3720      	adds	r7, #32
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}

0800bd16 <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 800bd16:	b480      	push	{r7}
 800bd18:	b087      	sub	sp, #28
 800bd1a:	af00      	add	r7, sp, #0
 800bd1c:	60f8      	str	r0, [r7, #12]
 800bd1e:	460b      	mov	r3, r1
 800bd20:	607a      	str	r2, [r7, #4]
 800bd22:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bd24:	2300      	movs	r3, #0
 800bd26:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 800bd30:	7afb      	ldrb	r3, [r7, #11]
 800bd32:	2b07      	cmp	r3, #7
 800bd34:	d81c      	bhi.n	800bd70 <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 800bd36:	7afb      	ldrb	r3, [r7, #11]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d004      	beq.n	800bd46 <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 800bd3c:	7afb      	ldrb	r3, [r7, #11]
 800bd3e:	2201      	movs	r2, #1
 800bd40:	fa02 f303 	lsl.w	r3, r2, r3
 800bd44:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 800bd46:	693b      	ldr	r3, [r7, #16]
 800bd48:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 800bd4c:	7dbb      	ldrb	r3, [r7, #22]
 800bd4e:	4013      	ands	r3, r2
 800bd50:	b2da      	uxtb	r2, r3
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 800bd56:	7afb      	ldrb	r3, [r7, #11]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d00b      	beq.n	800bd74 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	781b      	ldrb	r3, [r3, #0]
 800bd60:	461a      	mov	r2, r3
 800bd62:	7afb      	ldrb	r3, [r7, #11]
 800bd64:	fa42 f303 	asr.w	r3, r2, r3
 800bd68:	b2da      	uxtb	r2, r3
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	701a      	strb	r2, [r3, #0]
 800bd6e:	e001      	b.n	800bd74 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 800bd70:	23fc      	movs	r3, #252	; 0xfc
 800bd72:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 800bd74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bd78:	4618      	mov	r0, r3
 800bd7a:	371c      	adds	r7, #28
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd82:	4770      	bx	lr

0800bd84 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b084      	sub	sp, #16
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
 800bd8c:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 800bd96:	683b      	ldr	r3, [r7, #0]
 800bd98:	7858      	ldrb	r0, [r3, #1]
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	7819      	ldrb	r1, [r3, #0]
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 800bda4:	461a      	mov	r2, r3
 800bda6:	f002 fb9e 	bl	800e4e6 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	7898      	ldrb	r0, [r3, #2]
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	78d9      	ldrb	r1, [r3, #3]
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800bdb8:	461a      	mov	r2, r3
 800bdba:	f002 fbd3 	bl	800e564 <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 800bdbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3710      	adds	r7, #16
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}

0800bdca <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800bdca:	b580      	push	{r7, lr}
 800bdcc:	b084      	sub	sp, #16
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	6078      	str	r0, [r7, #4]
 800bdd2:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	3301      	adds	r3, #1
 800bde6:	683a      	ldr	r2, [r7, #0]
 800bde8:	4619      	mov	r1, r3
 800bdea:	f002 fc8a 	bl	800e702 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	1c99      	adds	r1, r3, #2
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	3303      	adds	r3, #3
 800bdfc:	461a      	mov	r2, r3
 800bdfe:	f002 fb99 	bl	800e534 <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 800be02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800be06:	4618      	mov	r0, r3
 800be08:	3710      	adds	r7, #16
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}

0800be0e <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 800be0e:	b580      	push	{r7, lr}
 800be10:	b086      	sub	sp, #24
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
 800be16:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800be18:	2300      	movs	r3, #0
 800be1a:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 800be20:	2300      	movs	r3, #0
 800be22:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 800be24:	2300      	movs	r3, #0
 800be26:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 800be28:	2300      	movs	r3, #0
 800be2a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 800be32:	f107 020e 	add.w	r2, r7, #14
 800be36:	f107 010d 	add.w	r1, r7, #13
 800be3a:	4618      	mov	r0, r3
 800be3c:	f002 fc61 	bl	800e702 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 800be40:	7bba      	ldrb	r2, [r7, #14]
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 800be46:	7b7a      	ldrb	r2, [r7, #13]
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 800be52:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 800be54:	7bfb      	ldrb	r3, [r7, #15]
 800be56:	091b      	lsrs	r3, r3, #4
 800be58:	b2da      	uxtb	r2, r3
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 800be5e:	7bfb      	ldrb	r3, [r7, #15]
 800be60:	f003 030f 	and.w	r3, r3, #15
 800be64:	b2da      	uxtb	r2, r3
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 800be6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3718      	adds	r7, #24
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
	...

0800be78 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 800be78:	b480      	push	{r7}
 800be7a:	b087      	sub	sp, #28
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	60f8      	str	r0, [r7, #12]
 800be80:	607a      	str	r2, [r7, #4]
 800be82:	603b      	str	r3, [r7, #0]
 800be84:	460b      	mov	r3, r1
 800be86:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800be88:	2300      	movs	r3, #0
 800be8a:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 800be90:	7afb      	ldrb	r3, [r7, #11]
 800be92:	3b01      	subs	r3, #1
 800be94:	2b25      	cmp	r3, #37	; 0x25
 800be96:	f200 808e 	bhi.w	800bfb6 <VL53L1_get_preset_mode_timing_cfg+0x13e>
 800be9a:	a201      	add	r2, pc, #4	; (adr r2, 800bea0 <VL53L1_get_preset_mode_timing_cfg+0x28>)
 800be9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bea0:	0800bf39 	.word	0x0800bf39
 800bea4:	0800bf39 	.word	0x0800bf39
 800bea8:	0800bf39 	.word	0x0800bf39
 800beac:	0800bf39 	.word	0x0800bf39
 800beb0:	0800bf39 	.word	0x0800bf39
 800beb4:	0800bf63 	.word	0x0800bf63
 800beb8:	0800bf63 	.word	0x0800bf63
 800bebc:	0800bf63 	.word	0x0800bf63
 800bec0:	0800bfb7 	.word	0x0800bfb7
 800bec4:	0800bfb7 	.word	0x0800bfb7
 800bec8:	0800bfb7 	.word	0x0800bfb7
 800becc:	0800bfb7 	.word	0x0800bfb7
 800bed0:	0800bfb7 	.word	0x0800bfb7
 800bed4:	0800bfb7 	.word	0x0800bfb7
 800bed8:	0800bfb7 	.word	0x0800bfb7
 800bedc:	0800bfb7 	.word	0x0800bfb7
 800bee0:	0800bf39 	.word	0x0800bf39
 800bee4:	0800bf63 	.word	0x0800bf63
 800bee8:	0800bfb7 	.word	0x0800bfb7
 800beec:	0800bfb7 	.word	0x0800bfb7
 800bef0:	0800bfb7 	.word	0x0800bfb7
 800bef4:	0800bfb7 	.word	0x0800bfb7
 800bef8:	0800bfb7 	.word	0x0800bfb7
 800befc:	0800bfb7 	.word	0x0800bfb7
 800bf00:	0800bfb7 	.word	0x0800bfb7
 800bf04:	0800bfb7 	.word	0x0800bfb7
 800bf08:	0800bfb7 	.word	0x0800bfb7
 800bf0c:	0800bfb7 	.word	0x0800bfb7
 800bf10:	0800bfb7 	.word	0x0800bfb7
 800bf14:	0800bfb7 	.word	0x0800bfb7
 800bf18:	0800bfb7 	.word	0x0800bfb7
 800bf1c:	0800bfb7 	.word	0x0800bfb7
 800bf20:	0800bfb7 	.word	0x0800bfb7
 800bf24:	0800bfb7 	.word	0x0800bfb7
 800bf28:	0800bfb7 	.word	0x0800bfb7
 800bf2c:	0800bf8d 	.word	0x0800bf8d
 800bf30:	0800bf8d 	.word	0x0800bf8d
 800bf34:	0800bf8d 	.word	0x0800bf8d
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 800bf38:	693b      	ldr	r3, [r7, #16]
 800bf3a:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 800bf52:	6a3b      	ldr	r3, [r7, #32]
 800bf54:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 800bf5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf5e:	601a      	str	r2, [r3, #0]
	break;
 800bf60:	e02c      	b.n	800bfbc <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 800bf76:	693b      	ldr	r3, [r7, #16]
 800bf78:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 800bf7c:	6a3b      	ldr	r3, [r7, #32]
 800bf7e:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 800bf86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf88:	601a      	str	r2, [r3, #0]
	break;
 800bf8a:	e017      	b.n	800bfbc <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800bf96:	693b      	ldr	r3, [r7, #16]
 800bf98:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800bfa0:	693b      	ldr	r3, [r7, #16]
 800bfa2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 800bfa6:	6a3b      	ldr	r3, [r7, #32]
 800bfa8:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 800bfb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfb2:	601a      	str	r2, [r3, #0]
	break;
 800bfb4:	e002      	b.n	800bfbc <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800bfb6:	23fc      	movs	r3, #252	; 0xfc
 800bfb8:	75fb      	strb	r3, [r7, #23]
		break;
 800bfba:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800bfbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	371c      	adds	r7, #28
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr

0800bfcc <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b092      	sub	sp, #72	; 0x48
 800bfd0:	af04      	add	r7, sp, #16
 800bfd2:	60f8      	str	r0, [r7, #12]
 800bfd4:	607b      	str	r3, [r7, #4]
 800bfd6:	460b      	mov	r3, r1
 800bfd8:	72fb      	strb	r3, [r7, #11]
 800bfda:	4613      	mov	r3, r2
 800bfdc:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800bfe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfea:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bfee:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800bff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800bff6:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800bff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bffa:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800bffe:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800c000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c002:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800c006:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800c008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c00a:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800c00e:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 800c010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c012:	33a4      	adds	r3, #164	; 0xa4
 800c014:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 800c016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c018:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800c01c:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 800c01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c020:	7afa      	ldrb	r2, [r7, #11]
 800c022:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 800c024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c026:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c028:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 800c02a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c02c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c02e:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800c030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c032:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c034:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 800c036:	2103      	movs	r1, #3
 800c038:	68f8      	ldr	r0, [r7, #12]
 800c03a:	f001 fd2a 	bl	800da92 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 800c03e:	7afb      	ldrb	r3, [r7, #11]
 800c040:	3b01      	subs	r3, #1
 800c042:	2b25      	cmp	r3, #37	; 0x25
 800c044:	f200 810c 	bhi.w	800c260 <VL53L1_set_preset_mode+0x294>
 800c048:	a201      	add	r2, pc, #4	; (adr r2, 800c050 <VL53L1_set_preset_mode+0x84>)
 800c04a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c04e:	bf00      	nop
 800c050:	0800c0e9 	.word	0x0800c0e9
 800c054:	0800c105 	.word	0x0800c105
 800c058:	0800c121 	.word	0x0800c121
 800c05c:	0800c13d 	.word	0x0800c13d
 800c060:	0800c159 	.word	0x0800c159
 800c064:	0800c175 	.word	0x0800c175
 800c068:	0800c191 	.word	0x0800c191
 800c06c:	0800c1ad 	.word	0x0800c1ad
 800c070:	0800c261 	.word	0x0800c261
 800c074:	0800c261 	.word	0x0800c261
 800c078:	0800c261 	.word	0x0800c261
 800c07c:	0800c261 	.word	0x0800c261
 800c080:	0800c261 	.word	0x0800c261
 800c084:	0800c261 	.word	0x0800c261
 800c088:	0800c261 	.word	0x0800c261
 800c08c:	0800c261 	.word	0x0800c261
 800c090:	0800c1c9 	.word	0x0800c1c9
 800c094:	0800c1e5 	.word	0x0800c1e5
 800c098:	0800c261 	.word	0x0800c261
 800c09c:	0800c261 	.word	0x0800c261
 800c0a0:	0800c261 	.word	0x0800c261
 800c0a4:	0800c261 	.word	0x0800c261
 800c0a8:	0800c261 	.word	0x0800c261
 800c0ac:	0800c261 	.word	0x0800c261
 800c0b0:	0800c261 	.word	0x0800c261
 800c0b4:	0800c261 	.word	0x0800c261
 800c0b8:	0800c261 	.word	0x0800c261
 800c0bc:	0800c261 	.word	0x0800c261
 800c0c0:	0800c261 	.word	0x0800c261
 800c0c4:	0800c261 	.word	0x0800c261
 800c0c8:	0800c261 	.word	0x0800c261
 800c0cc:	0800c261 	.word	0x0800c261
 800c0d0:	0800c261 	.word	0x0800c261
 800c0d4:	0800c261 	.word	0x0800c261
 800c0d8:	0800c261 	.word	0x0800c261
 800c0dc:	0800c201 	.word	0x0800c201
 800c0e0:	0800c221 	.word	0x0800c221
 800c0e4:	0800c241 	.word	0x0800c241

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 800c0e8:	69bb      	ldr	r3, [r7, #24]
 800c0ea:	9301      	str	r3, [sp, #4]
 800c0ec:	69fb      	ldr	r3, [r7, #28]
 800c0ee:	9300      	str	r3, [sp, #0]
 800c0f0:	6a3b      	ldr	r3, [r7, #32]
 800c0f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c0f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0f8:	f001 f94d 	bl	800d396 <VL53L1_preset_mode_standard_ranging>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c102:	e0b1      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	9301      	str	r3, [sp, #4]
 800c108:	69fb      	ldr	r3, [r7, #28]
 800c10a:	9300      	str	r3, [sp, #0]
 800c10c:	6a3b      	ldr	r3, [r7, #32]
 800c10e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c110:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c112:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c114:	f001 fa5d 	bl	800d5d2 <VL53L1_preset_mode_standard_ranging_short_range>
 800c118:	4603      	mov	r3, r0
 800c11a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c11e:	e0a3      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 800c120:	69bb      	ldr	r3, [r7, #24]
 800c122:	9301      	str	r3, [sp, #4]
 800c124:	69fb      	ldr	r3, [r7, #28]
 800c126:	9300      	str	r3, [sp, #0]
 800c128:	6a3b      	ldr	r3, [r7, #32]
 800c12a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c12c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c12e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c130:	f001 fa90 	bl	800d654 <VL53L1_preset_mode_standard_ranging_long_range>
 800c134:	4603      	mov	r3, r0
 800c136:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c13a:	e095      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 800c13c:	69bb      	ldr	r3, [r7, #24]
 800c13e:	9301      	str	r3, [sp, #4]
 800c140:	69fb      	ldr	r3, [r7, #28]
 800c142:	9300      	str	r3, [sp, #0]
 800c144:	6a3b      	ldr	r3, [r7, #32]
 800c146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c148:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c14a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c14c:	f001 fac3 	bl	800d6d6 <VL53L1_preset_mode_standard_ranging_mm1_cal>
 800c150:	4603      	mov	r3, r0
 800c152:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c156:	e087      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 800c158:	69bb      	ldr	r3, [r7, #24]
 800c15a:	9301      	str	r3, [sp, #4]
 800c15c:	69fb      	ldr	r3, [r7, #28]
 800c15e:	9300      	str	r3, [sp, #0]
 800c160:	6a3b      	ldr	r3, [r7, #32]
 800c162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c164:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c166:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c168:	f001 fada 	bl	800d720 <VL53L1_preset_mode_standard_ranging_mm2_cal>
 800c16c:	4603      	mov	r3, r0
 800c16e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c172:	e079      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 800c174:	69bb      	ldr	r3, [r7, #24]
 800c176:	9301      	str	r3, [sp, #4]
 800c178:	69fb      	ldr	r3, [r7, #28]
 800c17a:	9300      	str	r3, [sp, #0]
 800c17c:	6a3b      	ldr	r3, [r7, #32]
 800c17e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c180:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c182:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c184:	f001 faf1 	bl	800d76a <VL53L1_preset_mode_timed_ranging>
 800c188:	4603      	mov	r3, r0
 800c18a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c18e:	e06b      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 800c190:	69bb      	ldr	r3, [r7, #24]
 800c192:	9301      	str	r3, [sp, #4]
 800c194:	69fb      	ldr	r3, [r7, #28]
 800c196:	9300      	str	r3, [sp, #0]
 800c198:	6a3b      	ldr	r3, [r7, #32]
 800c19a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c19c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c19e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c1a0:	f001 fb1d 	bl	800d7de <VL53L1_preset_mode_timed_ranging_short_range>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c1aa:	e05d      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 800c1ac:	69bb      	ldr	r3, [r7, #24]
 800c1ae:	9301      	str	r3, [sp, #4]
 800c1b0:	69fb      	ldr	r3, [r7, #28]
 800c1b2:	9300      	str	r3, [sp, #0]
 800c1b4:	6a3b      	ldr	r3, [r7, #32]
 800c1b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c1ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c1bc:	f001 fb49 	bl	800d852 <VL53L1_preset_mode_timed_ranging_long_range>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c1c6:	e04f      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 800c1c8:	69bb      	ldr	r3, [r7, #24]
 800c1ca:	9301      	str	r3, [sp, #4]
 800c1cc:	69fb      	ldr	r3, [r7, #28]
 800c1ce:	9300      	str	r3, [sp, #0]
 800c1d0:	6a3b      	ldr	r3, [r7, #32]
 800c1d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c1d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c1d8:	f001 fc1d 	bl	800da16 <VL53L1_preset_mode_olt>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c1e2:	e041      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 800c1e4:	69bb      	ldr	r3, [r7, #24]
 800c1e6:	9301      	str	r3, [sp, #4]
 800c1e8:	69fb      	ldr	r3, [r7, #28]
 800c1ea:	9300      	str	r3, [sp, #0]
 800c1ec:	6a3b      	ldr	r3, [r7, #32]
 800c1ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c1f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c1f4:	f001 fbd9 	bl	800d9aa <VL53L1_preset_mode_singleshot_ranging>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c1fe:	e033      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 800c200:	697b      	ldr	r3, [r7, #20]
 800c202:	9302      	str	r3, [sp, #8]
 800c204:	69bb      	ldr	r3, [r7, #24]
 800c206:	9301      	str	r3, [sp, #4]
 800c208:	69fb      	ldr	r3, [r7, #28]
 800c20a:	9300      	str	r3, [sp, #0]
 800c20c:	6a3b      	ldr	r3, [r7, #32]
 800c20e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c210:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c212:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c214:	f001 fb7d 	bl	800d912 <VL53L1_preset_mode_low_power_auto_short_ranging>
 800c218:	4603      	mov	r3, r0
 800c21a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c21e:	e023      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	9302      	str	r3, [sp, #8]
 800c224:	69bb      	ldr	r3, [r7, #24]
 800c226:	9301      	str	r3, [sp, #4]
 800c228:	69fb      	ldr	r3, [r7, #28]
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	6a3b      	ldr	r3, [r7, #32]
 800c22e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c230:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c232:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c234:	f001 fb47 	bl	800d8c6 <VL53L1_preset_mode_low_power_auto_ranging>
 800c238:	4603      	mov	r3, r0
 800c23a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c23e:	e013      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	9302      	str	r3, [sp, #8]
 800c244:	69bb      	ldr	r3, [r7, #24]
 800c246:	9301      	str	r3, [sp, #4]
 800c248:	69fb      	ldr	r3, [r7, #28]
 800c24a:	9300      	str	r3, [sp, #0]
 800c24c:	6a3b      	ldr	r3, [r7, #32]
 800c24e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c250:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c252:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c254:	f001 fb83 	bl	800d95e <VL53L1_preset_mode_low_power_auto_long_ranging>
 800c258:	4603      	mov	r3, r0
 800c25a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c25e:	e003      	b.n	800c268 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800c260:	23fc      	movs	r3, #252	; 0xfc
 800c262:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 800c266:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 800c268:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d105      	bne.n	800c27c <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 800c270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c272:	893a      	ldrh	r2, [r7, #8]
 800c274:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 800c276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c278:	893a      	ldrh	r2, [r7, #8]
 800c27a:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 800c27c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c280:	2b00      	cmp	r3, #0
 800c282:	d108      	bne.n	800c296 <VL53L1_set_preset_mode+0x2ca>
		status =
			VL53L1_set_timeouts_us(
 800c284:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c286:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c288:	6879      	ldr	r1, [r7, #4]
 800c28a:	68f8      	ldr	r0, [r7, #12]
 800c28c:	f7ff fca0 	bl	800bbd0 <VL53L1_set_timeouts_us>
 800c290:	4603      	mov	r3, r0
 800c292:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 800c296:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d106      	bne.n	800c2ac <VL53L1_set_preset_mode+0x2e0>
		status =
			VL53L1_set_inter_measurement_period_ms(
 800c29e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c2a0:	68f8      	ldr	r0, [r7, #12]
 800c2a2:	f7ff fc46 	bl	800bb32 <VL53L1_set_inter_measurement_period_ms>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 800c2ac:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3738      	adds	r7, #56	; 0x38
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 800c2b8:	b480      	push	{r7}
 800c2ba:	b085      	sub	sp, #20
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
 800c2c0:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	; 0x1a6
	*plite_sigma =
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800c2d4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c2d8:	4618      	mov	r0, r3
 800c2da:	3714      	adds	r7, #20
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr

0800c2e4 <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	b085      	sub	sp, #20
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
 800c2ec:	460b      	mov	r3, r1
 800c2ee:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	887a      	ldrh	r2, [r7, #2]
 800c2fc:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 800c300:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c304:	4618      	mov	r0, r3
 800c306:	3714      	adds	r7, #20
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 800c310:	b480      	push	{r7}
 800c312:	b085      	sub	sp, #20
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c31a:	2300      	movs	r3, #0
 800c31c:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	; 0x1a8
	*plite_mincountrate =
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800c32c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c330:	4618      	mov	r0, r3
 800c332:	3714      	adds	r7, #20
 800c334:	46bd      	mov	sp, r7
 800c336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33a:	4770      	bx	lr

0800c33c <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b085      	sub	sp, #20
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	460b      	mov	r3, r1
 800c346:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c348:	2300      	movs	r3, #0
 800c34a:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	887a      	ldrh	r2, [r7, #2]
 800c354:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 800c358:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3714      	adds	r7, #20
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 800c368:	b480      	push	{r7}
 800c36a:	b085      	sub	sp, #20
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
 800c370:	460b      	mov	r3, r1
 800c372:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c374:	2300      	movs	r3, #0
 800c376:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800c382:	f003 0303 	and.w	r3, r3, #3
 800c386:	b2da      	uxtb	r2, r3
 800c388:	78fb      	ldrb	r3, [r7, #3]
 800c38a:	009b      	lsls	r3, r3, #2
 800c38c:	b2db      	uxtb	r3, r3
 800c38e:	4413      	add	r3, r2
 800c390:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800c392:	68bb      	ldr	r3, [r7, #8]
 800c394:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
			(vhv_loopbound * 4);

	LOG_FUNCTION_END(status);

	return status;
 800c398:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3714      	adds	r7, #20
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr

0800c3a8 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b0d0      	sub	sp, #320	; 0x140
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	1d3b      	adds	r3, r7, #4
 800c3b0:	6018      	str	r0, [r3, #0]
 800c3b2:	4608      	mov	r0, r1
 800c3b4:	4611      	mov	r1, r2
 800c3b6:	1cfb      	adds	r3, r7, #3
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	701a      	strb	r2, [r3, #0]
 800c3bc:	1cbb      	adds	r3, r7, #2
 800c3be:	460a      	mov	r2, r1
 800c3c0:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c3c8:	1d3b      	adds	r3, r7, #4
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 800c3d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c3d4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c3d8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 800c3dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c3e0:	3342      	adds	r3, #66	; 0x42
 800c3e2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800c3e6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c3ea:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c3ee:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800c3f2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c3f6:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800c3fa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800c3fe:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c402:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800c406:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800c40a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c40e:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800c412:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800c416:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c41a:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800c41e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 800c422:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c426:	332c      	adds	r3, #44	; 0x2c
 800c428:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 800c42c:	f107 030c 	add.w	r3, r7, #12
 800c430:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 800c434:	2300      	movs	r3, #0
 800c436:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 800c43a:	2300      	movs	r3, #0
 800c43c:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 800c440:	2300      	movs	r3, #0
 800c442:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 800c446:	2300      	movs	r3, #0
 800c448:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 800c44c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c450:	1cfa      	adds	r2, r7, #3
 800c452:	7812      	ldrb	r2, [r2, #0]
 800c454:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800c456:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c45a:	791b      	ldrb	r3, [r3, #4]
 800c45c:	b25b      	sxtb	r3, r3
 800c45e:	f003 030f 	and.w	r3, r3, #15
 800c462:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800c464:	1cfb      	adds	r3, r7, #3
 800c466:	f993 3000 	ldrsb.w	r3, [r3]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	b25b      	sxtb	r3, r3
 800c46e:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 800c470:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c474:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 800c476:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c47a:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 800c47e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c482:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 800c486:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c48a:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800c48e:	2bff      	cmp	r3, #255	; 0xff
 800c490:	d104      	bne.n	800c49c <VL53L1_init_and_start_range+0xf4>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800c492:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c496:	2200      	movs	r2, #0
 800c498:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c49c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4a0:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800c4a4:	2b01      	cmp	r3, #1
 800c4a6:	d133      	bne.n	800c510 <VL53L1_init_and_start_range+0x168>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800c4a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4ac:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d12d      	bne.n	800c510 <VL53L1_init_and_start_range+0x168>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 800c4b4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4b8:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 800c4bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4c0:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 800c4c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4c8:	2220      	movs	r2, #32
 800c4ca:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800c4ce:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4d2:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 800c4d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d10c      	bne.n	800c4f8 <VL53L1_init_and_start_range+0x150>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 800c4de:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4e2:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 800c4e6:	b29b      	uxth	r3, r3
 800c4e8:	009b      	lsls	r3, r3, #2
 800c4ea:	b29b      	uxth	r3, r3
 800c4ec:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 800c4ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4f2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 800c4f6:	e004      	b.n	800c502 <VL53L1_init_and_start_range+0x15a>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 800c4f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 800c502:	1cbb      	adds	r3, r7, #2
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	2b04      	cmp	r3, #4
 800c508:	d802      	bhi.n	800c510 <VL53L1_init_and_start_range+0x168>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 800c50a:	1cbb      	adds	r3, r7, #2
 800c50c:	2205      	movs	r2, #5
 800c50e:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c510:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c514:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800c518:	2b01      	cmp	r3, #1
 800c51a:	d110      	bne.n	800c53e <VL53L1_init_and_start_range+0x196>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800c51c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c520:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c524:	2b01      	cmp	r3, #1
 800c526:	d10a      	bne.n	800c53e <VL53L1_init_and_start_range+0x196>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 800c528:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c52c:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 800c530:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c534:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 800c538:	1cbb      	adds	r3, r7, #2
 800c53a:	2206      	movs	r2, #6
 800c53c:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 800c53e:	1cbb      	adds	r3, r7, #2
 800c540:	781b      	ldrb	r3, [r3, #0]
 800c542:	3b01      	subs	r3, #1
 800c544:	2b05      	cmp	r3, #5
 800c546:	d827      	bhi.n	800c598 <VL53L1_init_and_start_range+0x1f0>
 800c548:	a201      	add	r2, pc, #4	; (adr r2, 800c550 <VL53L1_init_and_start_range+0x1a8>)
 800c54a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c54e:	bf00      	nop
 800c550:	0800c591 	.word	0x0800c591
 800c554:	0800c589 	.word	0x0800c589
 800c558:	0800c581 	.word	0x0800c581
 800c55c:	0800c579 	.word	0x0800c579
 800c560:	0800c571 	.word	0x0800c571
 800c564:	0800c569 	.word	0x0800c569
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 800c568:	2301      	movs	r3, #1
 800c56a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c56e:	e017      	b.n	800c5a0 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 800c570:	230d      	movs	r3, #13
 800c572:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c576:	e013      	b.n	800c5a0 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 800c578:	2324      	movs	r3, #36	; 0x24
 800c57a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c57e:	e00f      	b.n	800c5a0 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 800c580:	2344      	movs	r3, #68	; 0x44
 800c582:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c586:	e00b      	b.n	800c5a0 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 800c588:	235a      	movs	r3, #90	; 0x5a
 800c58a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c58e:	e007      	b.n	800c5a0 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 800c590:	2371      	movs	r3, #113	; 0x71
 800c592:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c596:	e003      	b.n	800c5a0 <VL53L1_init_and_start_range+0x1f8>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 800c598:	2383      	movs	r3, #131	; 0x83
 800c59a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800c59e:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 800c5a0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c5a4:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 800c5a8:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 800c5ac:	f107 030c 	add.w	r3, r7, #12
 800c5b0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800c5ba:	e00b      	b.n	800c5d4 <VL53L1_init_and_start_range+0x22c>
		*pbuffer++ = 0;
 800c5bc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c5c0:	1c5a      	adds	r2, r3, #1
 800c5c2:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800c5ca:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 800c5ce:	3301      	adds	r3, #1
 800c5d0:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800c5d4:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 800c5d8:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	d3ed      	bcc.n	800c5bc <VL53L1_init_and_start_range+0x214>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 800c5e0:	1cbb      	adds	r3, r7, #2
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	2b05      	cmp	r3, #5
 800c5e6:	d917      	bls.n	800c618 <VL53L1_init_and_start_range+0x270>
 800c5e8:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d113      	bne.n	800c618 <VL53L1_init_and_start_range+0x270>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c5f0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c5f4:	f1c3 0301 	rsb	r3, r3, #1
 800c5f8:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c5fc:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 800c600:	f107 020c 	add.w	r2, r7, #12
 800c604:	4413      	add	r3, r2
 800c606:	461a      	mov	r2, r3
 800c608:	210b      	movs	r1, #11
 800c60a:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800c60e:	f002 f8a7 	bl	800e760 <VL53L1_i2c_encode_static_nvm_managed>
 800c612:	4603      	mov	r3, r0
 800c614:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 800c618:	1cbb      	adds	r3, r7, #2
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	2b04      	cmp	r3, #4
 800c61e:	d917      	bls.n	800c650 <VL53L1_init_and_start_range+0x2a8>
 800c620:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c624:	2b00      	cmp	r3, #0
 800c626:	d113      	bne.n	800c650 <VL53L1_init_and_start_range+0x2a8>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c628:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c62c:	f1c3 030d 	rsb	r3, r3, #13
 800c630:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c634:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 800c638:	f107 020c 	add.w	r2, r7, #12
 800c63c:	4413      	add	r3, r2
 800c63e:	461a      	mov	r2, r3
 800c640:	2117      	movs	r1, #23
 800c642:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800c646:	f002 f967 	bl	800e918 <VL53L1_i2c_encode_customer_nvm_managed>
 800c64a:	4603      	mov	r3, r0
 800c64c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 800c650:	1cbb      	adds	r3, r7, #2
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	2b03      	cmp	r3, #3
 800c656:	d917      	bls.n	800c688 <VL53L1_init_and_start_range+0x2e0>
 800c658:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d113      	bne.n	800c688 <VL53L1_init_and_start_range+0x2e0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c660:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c664:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 800c668:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c66c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 800c670:	f107 020c 	add.w	r2, r7, #12
 800c674:	4413      	add	r3, r2
 800c676:	461a      	mov	r2, r3
 800c678:	2120      	movs	r1, #32
 800c67a:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800c67e:	f002 fa89 	bl	800eb94 <VL53L1_i2c_encode_static_config>
 800c682:	4603      	mov	r3, r0
 800c684:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 800c688:	1cbb      	adds	r3, r7, #2
 800c68a:	781b      	ldrb	r3, [r3, #0]
 800c68c:	2b02      	cmp	r3, #2
 800c68e:	d917      	bls.n	800c6c0 <VL53L1_init_and_start_range+0x318>
 800c690:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c694:	2b00      	cmp	r3, #0
 800c696:	d113      	bne.n	800c6c0 <VL53L1_init_and_start_range+0x318>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800c698:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c69c:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 800c6a0:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c6a4:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 800c6a8:	f107 020c 	add.w	r2, r7, #12
 800c6ac:	4413      	add	r3, r2
 800c6ae:	461a      	mov	r2, r3
 800c6b0:	2116      	movs	r1, #22
 800c6b2:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800c6b6:	f002 fb50 	bl	800ed5a <VL53L1_i2c_encode_general_config>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 800c6c0:	1cbb      	adds	r3, r7, #2
 800c6c2:	781b      	ldrb	r3, [r3, #0]
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	d917      	bls.n	800c6f8 <VL53L1_init_and_start_range+0x350>
 800c6c8:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d113      	bne.n	800c6f8 <VL53L1_init_and_start_range+0x350>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c6d0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c6d4:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 800c6d8:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c6dc:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 800c6e0:	f107 020c 	add.w	r2, r7, #12
 800c6e4:	4413      	add	r3, r2
 800c6e6:	461a      	mov	r2, r3
 800c6e8:	2117      	movs	r1, #23
 800c6ea:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800c6ee:	f002 fbb8 	bl	800ee62 <VL53L1_i2c_encode_timing_config>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 800c6f8:	1cbb      	adds	r3, r7, #2
 800c6fa:	781b      	ldrb	r3, [r3, #0]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d036      	beq.n	800c76e <VL53L1_init_and_start_range+0x3c6>
 800c700:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c704:	2b00      	cmp	r3, #0
 800c706:	d132      	bne.n	800c76e <VL53L1_init_and_start_range+0x3c6>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800c708:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c70c:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 800c710:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 800c714:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c718:	791b      	ldrb	r3, [r3, #4]
 800c71a:	f003 0320 	and.w	r3, r3, #32
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d017      	beq.n	800c752 <VL53L1_init_and_start_range+0x3aa>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 800c722:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c726:	789b      	ldrb	r3, [r3, #2]
 800c728:	f043 0301 	orr.w	r3, r3, #1
 800c72c:	b2da      	uxtb	r2, r3
 800c72e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c732:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 800c734:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c738:	789b      	ldrb	r3, [r3, #2]
 800c73a:	f043 0301 	orr.w	r3, r3, #1
 800c73e:	b2da      	uxtb	r2, r3
 800c740:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c744:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 800c746:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c74a:	789a      	ldrb	r2, [r3, #2]
 800c74c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c750:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c752:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 800c756:	f107 020c 	add.w	r2, r7, #12
 800c75a:	4413      	add	r3, r2
 800c75c:	461a      	mov	r2, r3
 800c75e:	2112      	movs	r1, #18
 800c760:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800c764:	f002 fbff 	bl	800ef66 <VL53L1_i2c_encode_dynamic_config>
 800c768:	4603      	mov	r3, r0
 800c76a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 800c76e:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c772:	2b00      	cmp	r3, #0
 800c774:	d113      	bne.n	800c79e <VL53L1_init_and_start_range+0x3f6>

		i2c_buffer_offset_bytes = \
 800c776:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800c77a:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 800c77e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800c782:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 800c786:	f107 020c 	add.w	r2, r7, #12
 800c78a:	4413      	add	r3, r2
 800c78c:	461a      	mov	r2, r3
 800c78e:	2105      	movs	r1, #5
 800c790:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 800c794:	f002 fc6c 	bl	800f070 <VL53L1_i2c_encode_system_control>
 800c798:	4603      	mov	r3, r0
 800c79a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 800c79e:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d10c      	bne.n	800c7c0 <VL53L1_init_and_start_range+0x418>
		status =
			VL53L1_WriteMulti(
 800c7a6:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800c7aa:	f107 020c 	add.w	r2, r7, #12
 800c7ae:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 800c7b2:	1d38      	adds	r0, r7, #4
 800c7b4:	6800      	ldr	r0, [r0, #0]
 800c7b6:	f003 f94b 	bl	800fa50 <VL53L1_WriteMulti>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 800c7c0:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d106      	bne.n	800c7d6 <VL53L1_init_and_start_range+0x42e>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 800c7c8:	1d3b      	adds	r3, r7, #4
 800c7ca:	6818      	ldr	r0, [r3, #0]
 800c7cc:	f001 f98a 	bl	800dae4 <VL53L1_update_ll_driver_rd_state>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 800c7d6:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d106      	bne.n	800c7ec <VL53L1_init_and_start_range+0x444>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 800c7de:	1d3b      	adds	r3, r7, #4
 800c7e0:	6818      	ldr	r0, [r3, #0]
 800c7e2:	f001 fa52 	bl	800dc8a <VL53L1_update_ll_driver_cfg_state>
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 800c7ec:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	bd80      	pop	{r7, pc}
 800c7fa:	bf00      	nop

0800c7fc <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b0c8      	sub	sp, #288	; 0x120
 800c800:	af00      	add	r7, sp, #0
 800c802:	1d3b      	adds	r3, r7, #4
 800c804:	6018      	str	r0, [r3, #0]
 800c806:	460a      	mov	r2, r1
 800c808:	1cfb      	adds	r3, r7, #3
 800c80a:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c80c:	2300      	movs	r3, #0
 800c80e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c812:	1d3b      	adds	r3, r7, #4
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 800c81a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c81e:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800c822:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 800c826:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c82a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800c82e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 800c832:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800c836:	f503 732b 	add.w	r3, r3, #684	; 0x2ac
 800c83a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 800c83e:	2388      	movs	r3, #136	; 0x88
 800c840:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 800c844:	2300      	movs	r3, #0
 800c846:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 800c84a:	2300      	movs	r3, #0
 800c84c:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 800c850:	1cfb      	adds	r3, r7, #3
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	2b01      	cmp	r3, #1
 800c856:	d008      	beq.n	800c86a <VL53L1_get_measurement_results+0x6e>
 800c858:	2b02      	cmp	r3, #2
 800c85a:	d10d      	bne.n	800c878 <VL53L1_get_measurement_results+0x7c>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 800c85c:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800c860:	f5c3 7387 	rsb	r3, r3, #270	; 0x10e
 800c864:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800c868:	e00a      	b.n	800c880 <VL53L1_get_measurement_results+0x84>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 800c86a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800c86e:	f1c3 03d5 	rsb	r3, r3, #213	; 0xd5
 800c872:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800c876:	e003      	b.n	800c880 <VL53L1_get_measurement_results+0x84>
	default:
		i2c_buffer_size_bytes =
 800c878:	232c      	movs	r3, #44	; 0x2c
 800c87a:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 800c87e:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800c880:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800c884:	2b00      	cmp	r3, #0
 800c886:	d10c      	bne.n	800c8a2 <VL53L1_get_measurement_results+0xa6>
		status =
			VL53L1_ReadMulti(
 800c888:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 800c88c:	f107 0208 	add.w	r2, r7, #8
 800c890:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 800c894:	1d38      	adds	r0, r7, #4
 800c896:	6800      	ldr	r0, [r0, #0]
 800c898:	f003 f910 	bl	800fabc <VL53L1_ReadMulti>
 800c89c:	4603      	mov	r3, r0
 800c89e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 800c8a2:	1cfb      	adds	r3, r7, #3
 800c8a4:	781b      	ldrb	r3, [r3, #0]
 800c8a6:	2b01      	cmp	r3, #1
 800c8a8:	d917      	bls.n	800c8da <VL53L1_get_measurement_results+0xde>
 800c8aa:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d113      	bne.n	800c8da <VL53L1_get_measurement_results+0xde>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800c8b2:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800c8b6:	f1c3 03d6 	rsb	r3, r3, #214	; 0xd6
 800c8ba:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800c8be:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_debug_results(
 800c8c2:	f107 0208 	add.w	r2, r7, #8
 800c8c6:	4413      	add	r3, r2
 800c8c8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800c8cc:	4619      	mov	r1, r3
 800c8ce:	2038      	movs	r0, #56	; 0x38
 800c8d0:	f002 fd60 	bl	800f394 <VL53L1_i2c_decode_debug_results>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 800c8da:	1cfb      	adds	r3, r7, #3
 800c8dc:	781b      	ldrb	r3, [r3, #0]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d017      	beq.n	800c912 <VL53L1_get_measurement_results+0x116>
 800c8e2:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d113      	bne.n	800c912 <VL53L1_get_measurement_results+0x116>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800c8ea:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800c8ee:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800c8f2:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800c8f6:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_core_results(
 800c8fa:	f107 0208 	add.w	r2, r7, #8
 800c8fe:	4413      	add	r3, r2
 800c900:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800c904:	4619      	mov	r1, r3
 800c906:	2021      	movs	r0, #33	; 0x21
 800c908:	f002 fce3 	bl	800f2d2 <VL53L1_i2c_decode_core_results>
 800c90c:	4603      	mov	r3, r0
 800c90e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 800c912:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800c916:	2b00      	cmp	r3, #0
 800c918:	d110      	bne.n	800c93c <VL53L1_get_measurement_results+0x140>

		i2c_buffer_offset_bytes = 0;
 800c91a:	2300      	movs	r3, #0
 800c91c:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800c920:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_system_results(
 800c924:	f107 0208 	add.w	r2, r7, #8
 800c928:	4413      	add	r3, r2
 800c92a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800c92e:	4619      	mov	r1, r3
 800c930:	202c      	movs	r0, #44	; 0x2c
 800c932:	f002 fbd8 	bl	800f0e6 <VL53L1_i2c_decode_system_results>
 800c936:	4603      	mov	r3, r0
 800c938:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 800c93c:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
}
 800c940:	4618      	mov	r0, r3
 800c942:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}

0800c94a <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 800c94a:	b580      	push	{r7, lr}
 800c94c:	b088      	sub	sp, #32
 800c94e:	af00      	add	r7, sp, #0
 800c950:	60f8      	str	r0, [r7, #12]
 800c952:	460b      	mov	r3, r1
 800c954:	607a      	str	r2, [r7, #4]
 800c956:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c958:	2300      	movs	r3, #0
 800c95a:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 800c966:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 800c968:	697b      	ldr	r3, [r7, #20]
 800c96a:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800c96c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d106      	bne.n	800c982 <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 800c974:	7afb      	ldrb	r3, [r7, #11]
 800c976:	4619      	mov	r1, r3
 800c978:	68f8      	ldr	r0, [r7, #12]
 800c97a:	f7ff ff3f 	bl	800c7fc <VL53L1_get_measurement_results>
 800c97e:	4603      	mov	r3, r0
 800c980:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 800c982:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d10c      	bne.n	800c9a4 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 800c98a:	69bb      	ldr	r3, [r7, #24]
 800c98c:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 800c990:	4618      	mov	r0, r3
 800c992:	69bb      	ldr	r3, [r7, #24]
 800c994:	f503 71e7 	add.w	r1, r3, #462	; 0x1ce
 800c998:	69bb      	ldr	r3, [r7, #24]
 800c99a:	f503 7222 	add.w	r2, r3, #648	; 0x288
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	f000 f85e 	bl	800ca60 <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 800c9a4:	69bb      	ldr	r3, [r7, #24]
 800c9a6:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d11f      	bne.n	800c9ee <VL53L1_get_device_results+0xa4>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 800c9ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d10e      	bne.n	800c9d4 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800c9b6:	69bb      	ldr	r3, [r7, #24]
 800c9b8:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d109      	bne.n	800c9d4 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 800c9c0:	68f8      	ldr	r0, [r7, #12]
 800c9c2:	f001 fe32 	bl	800e62a <VL53L1_low_power_auto_setup_manual_calibration>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 800c9ca:	69bb      	ldr	r3, [r7, #24]
 800c9cc:	2201      	movs	r2, #1
 800c9ce:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 800c9d2:	e00c      	b.n	800c9ee <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 800c9d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d108      	bne.n	800c9ee <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800c9dc:	69bb      	ldr	r3, [r7, #24]
 800c9de:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 800c9e2:	2b01      	cmp	r3, #1
 800c9e4:	d103      	bne.n	800c9ee <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 800c9e6:	69bb      	ldr	r3, [r7, #24]
 800c9e8:	2202      	movs	r2, #2
 800c9ea:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 800c9ee:	69bb      	ldr	r3, [r7, #24]
 800c9f0:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800c9f4:	693b      	ldr	r3, [r7, #16]
 800c9f6:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 800c9f8:	69bb      	ldr	r3, [r7, #24]
 800c9fa:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 800ca02:	2284      	movs	r2, #132	; 0x84
 800ca04:	6939      	ldr	r1, [r7, #16]
 800ca06:	6878      	ldr	r0, [r7, #4]
 800ca08:	f003 fbd8 	bl	80101bc <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 800ca0c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d104      	bne.n	800ca1e <VL53L1_get_device_results+0xd4>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 800ca14:	68f8      	ldr	r0, [r7, #12]
 800ca16:	f001 f8ed 	bl	800dbf4 <VL53L1_check_ll_driver_rd_state>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800ca1e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ca22:	4618      	mov	r0, r3
 800ca24:	3720      	adds	r7, #32
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}

0800ca2a <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 800ca2a:	b580      	push	{r7, lr}
 800ca2c:	b084      	sub	sp, #16
 800ca2e:	af00      	add	r7, sp, #0
 800ca30:	6078      	str	r0, [r7, #4]
 800ca32:	460b      	mov	r3, r1
 800ca34:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ca36:	2300      	movs	r3, #0
 800ca38:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ca3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d107      	bne.n	800ca52 <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 800ca42:	78fb      	ldrb	r3, [r7, #3]
 800ca44:	2203      	movs	r2, #3
 800ca46:	4619      	mov	r1, r3
 800ca48:	6878      	ldr	r0, [r7, #4]
 800ca4a:	f7ff fcad 	bl	800c3a8 <VL53L1_init_and_start_range>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 800ca52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3710      	adds	r7, #16
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}
	...

0800ca60 <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 800ca60:	b480      	push	{r7}
 800ca62:	b089      	sub	sp, #36	; 0x24
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	60f8      	str	r0, [r7, #12]
 800ca68:	60b9      	str	r1, [r7, #8]
 800ca6a:	607a      	str	r2, [r7, #4]
 800ca6c:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 800ca72:	2300      	movs	r3, #0
 800ca74:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 800ca76:	2300      	movs	r3, #0
 800ca78:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	78da      	ldrb	r2, [r3, #3]
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	3304      	adds	r3, #4
 800ca86:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 800ca88:	2300      	movs	r3, #0
 800ca8a:	77fb      	strb	r3, [r7, #31]
 800ca8c:	e0d0      	b.n	800cc30 <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 800ca8e:	69bb      	ldr	r3, [r7, #24]
 800ca90:	7ffa      	ldrb	r2, [r7, #31]
 800ca92:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 800ca94:	69bb      	ldr	r3, [r7, #24]
 800ca96:	2200      	movs	r2, #0
 800ca98:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	78db      	ldrb	r3, [r3, #3]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d10a      	bne.n	800cab8 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 800caa2:	68bb      	ldr	r3, [r7, #8]
 800caa4:	785b      	ldrb	r3, [r3, #1]
 800caa6:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 800caaa:	2b09      	cmp	r3, #9
 800caac:	d104      	bne.n	800cab8 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 800caae:	69bb      	ldr	r3, [r7, #24]
 800cab0:	2213      	movs	r2, #19
 800cab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cab6:	e007      	b.n	800cac8 <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	785b      	ldrb	r3, [r3, #1]
 800cabc:	f003 031f 	and.w	r3, r3, #31
 800cac0:	b2da      	uxtb	r2, r3
			pdata->range_status =
 800cac2:	69bb      	ldr	r3, [r7, #24]
 800cac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		}

		switch (i) {
 800cac8:	7ffb      	ldrb	r3, [r7, #31]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d002      	beq.n	800cad4 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 800cace:	2b01      	cmp	r3, #1
 800cad0:	d05d      	beq.n	800cb8e <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 800cad2:	e0a7      	b.n	800cc24 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	789b      	ldrb	r3, [r3, #2]
 800cad8:	2b07      	cmp	r3, #7
 800cada:	d104      	bne.n	800cae6 <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 800cae0:	69bb      	ldr	r3, [r7, #24]
 800cae2:	821a      	strh	r2, [r3, #16]
 800cae4:	e00c      	b.n	800cb00 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	789b      	ldrb	r3, [r3, #2]
 800caea:	2b08      	cmp	r3, #8
 800caec:	d104      	bne.n	800caf8 <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 800caf2:	69bb      	ldr	r3, [r7, #24]
 800caf4:	821a      	strh	r2, [r3, #16]
 800caf6:	e003      	b.n	800cb00 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 800cafc:	69bb      	ldr	r3, [r7, #24]
 800cafe:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 800cb04:	69bb      	ldr	r3, [r7, #24]
 800cb06:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 800cb0c:	69bb      	ldr	r3, [r7, #24]
 800cb0e:	85da      	strh	r2, [r3, #46]	; 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 800cb14:	69bb      	ldr	r3, [r7, #24]
 800cb16:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	895b      	ldrh	r3, [r3, #10]
 800cb1c:	015b      	lsls	r3, r3, #5
 800cb1e:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb26:	d302      	bcc.n	800cb2e <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 800cb28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cb2c:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	b29a      	uxth	r2, r3
 800cb32:	69bb      	ldr	r3, [r7, #24]
 800cb34:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 800cb3a:	69bb      	ldr	r3, [r7, #24]
 800cb3c:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 800cb42:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	68fa      	ldr	r2, [r7, #12]
 800cb48:	fb02 f303 	mul.w	r3, r2, r3
 800cb4c:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800cb4e:	693b      	ldr	r3, [r7, #16]
 800cb50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cb54:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800cb56:	693b      	ldr	r3, [r7, #16]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	da01      	bge.n	800cb60 <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 800cb5c:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800cb60:	12db      	asrs	r3, r3, #11
 800cb62:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800cb64:	693b      	ldr	r3, [r7, #16]
 800cb66:	b21a      	sxth	r2, r3
 800cb68:	69bb      	ldr	r3, [r7, #24]
 800cb6a:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 800cb70:	69bb      	ldr	r3, [r7, #24]
 800cb72:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 800cb78:	69bb      	ldr	r3, [r7, #24]
 800cb7a:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 800cb80:	69bb      	ldr	r3, [r7, #24]
 800cb82:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 800cb88:	69bb      	ldr	r3, [r7, #24]
 800cb8a:	621a      	str	r2, [r3, #32]

			break;
 800cb8c:	e04a      	b.n	800cc24 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 800cb8e:	68bb      	ldr	r3, [r7, #8]
 800cb90:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 800cb92:	69bb      	ldr	r3, [r7, #24]
 800cb94:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 800cb9a:	69bb      	ldr	r3, [r7, #24]
 800cb9c:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
 800cb9e:	69bb      	ldr	r3, [r7, #24]
 800cba0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cba4:	85da      	strh	r2, [r3, #46]	; 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 800cba6:	68bb      	ldr	r3, [r7, #8]
 800cba8:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 800cbaa:	69bb      	ldr	r3, [r7, #24]
 800cbac:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	8bdb      	ldrh	r3, [r3, #30]
 800cbb2:	015b      	lsls	r3, r3, #5
 800cbb4:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbbc:	d302      	bcc.n	800cbc4 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 800cbbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cbc2:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800cbc4:	697b      	ldr	r3, [r7, #20]
 800cbc6:	b29a      	uxth	r2, r3
 800cbc8:	69bb      	ldr	r3, [r7, #24]
 800cbca:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 800cbcc:	68bb      	ldr	r3, [r7, #8]
 800cbce:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 800cbd0:	69bb      	ldr	r3, [r7, #24]
 800cbd2:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
			range_mm =
 800cbd8:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	68fa      	ldr	r2, [r7, #12]
 800cbde:	fb02 f303 	mul.w	r3, r2, r3
 800cbe2:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800cbe4:	693b      	ldr	r3, [r7, #16]
 800cbe6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbea:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	da01      	bge.n	800cbf6 <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 800cbf2:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800cbf6:	12db      	asrs	r3, r3, #11
 800cbf8:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	b21a      	sxth	r2, r3
 800cbfe:	69bb      	ldr	r3, [r7, #24]
 800cc00:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 800cc06:	69bb      	ldr	r3, [r7, #24]
 800cc08:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 800cc0e:	69bb      	ldr	r3, [r7, #24]
 800cc10:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 800cc16:	69bb      	ldr	r3, [r7, #24]
 800cc18:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 800cc1e:	69bb      	ldr	r3, [r7, #24]
 800cc20:	621a      	str	r2, [r3, #32]

			break;
 800cc22:	bf00      	nop
		}

		pdata++;
 800cc24:	69bb      	ldr	r3, [r7, #24]
 800cc26:	3340      	adds	r3, #64	; 0x40
 800cc28:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 800cc2a:	7ffb      	ldrb	r3, [r7, #31]
 800cc2c:	3301      	adds	r3, #1
 800cc2e:	77fb      	strb	r3, [r7, #31]
 800cc30:	7ffb      	ldrb	r3, [r7, #31]
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	f67f af2b 	bls.w	800ca8e <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 800cc3e:	68bb      	ldr	r3, [r7, #8]
 800cc40:	785b      	ldrb	r3, [r3, #1]
 800cc42:	f003 031f 	and.w	r3, r3, #31
 800cc46:	2b11      	cmp	r3, #17
 800cc48:	bf8c      	ite	hi
 800cc4a:	2201      	movhi	r2, #1
 800cc4c:	2200      	movls	r2, #0
 800cc4e:	b2d2      	uxtb	r2, r2
 800cc50:	2a00      	cmp	r2, #0
 800cc52:	d116      	bne.n	800cc82 <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
 800cc54:	2201      	movs	r2, #1
 800cc56:	409a      	lsls	r2, r3
 800cc58:	4b0d      	ldr	r3, [pc, #52]	; (800cc90 <VL53L1_copy_sys_and_core_results_to_range_results+0x230>)
 800cc5a:	4013      	ands	r3, r2
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	bf14      	ite	ne
 800cc60:	2301      	movne	r3, #1
 800cc62:	2300      	moveq	r3, #0
 800cc64:	b2db      	uxtb	r3, r3
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d00b      	beq.n	800cc82 <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 800cc6a:	68bb      	ldr	r3, [r7, #8]
 800cc6c:	785b      	ldrb	r3, [r3, #1]
 800cc6e:	f003 031f 	and.w	r3, r3, #31
 800cc72:	b2da      	uxtb	r2, r3
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	break;
 800cc80:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 800cc82:	bf00      	nop
 800cc84:	3724      	adds	r7, #36	; 0x24
 800cc86:	46bd      	mov	sp, r7
 800cc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8c:	4770      	bx	lr
 800cc8e:	bf00      	nop
 800cc90:	0002200e 	.word	0x0002200e

0800cc94 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b087      	sub	sp, #28
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	60f8      	str	r0, [r7, #12]
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	607a      	str	r2, [r7, #4]
 800cca0:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800cca2:	2300      	movs	r3, #0
 800cca4:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 800ccaa:	897b      	ldrh	r3, [r7, #10]
 800ccac:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800ccb0:	2b38      	cmp	r3, #56	; 0x38
 800ccb2:	f200 8204 	bhi.w	800d0be <VL53L1_get_tuning_parm+0x42a>
 800ccb6:	a201      	add	r2, pc, #4	; (adr r2, 800ccbc <VL53L1_get_tuning_parm+0x28>)
 800ccb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccbc:	0800cda1 	.word	0x0800cda1
 800ccc0:	0800cdaf 	.word	0x0800cdaf
 800ccc4:	0800cdbd 	.word	0x0800cdbd
 800ccc8:	0800cdcb 	.word	0x0800cdcb
 800cccc:	0800cdd9 	.word	0x0800cdd9
 800ccd0:	0800cde7 	.word	0x0800cde7
 800ccd4:	0800cdf5 	.word	0x0800cdf5
 800ccd8:	0800ce03 	.word	0x0800ce03
 800ccdc:	0800ce11 	.word	0x0800ce11
 800cce0:	0800ce1f 	.word	0x0800ce1f
 800cce4:	0800ce2d 	.word	0x0800ce2d
 800cce8:	0800ce3b 	.word	0x0800ce3b
 800ccec:	0800ce49 	.word	0x0800ce49
 800ccf0:	0800ce57 	.word	0x0800ce57
 800ccf4:	0800ce65 	.word	0x0800ce65
 800ccf8:	0800ce73 	.word	0x0800ce73
 800ccfc:	0800ce81 	.word	0x0800ce81
 800cd00:	0800ce8f 	.word	0x0800ce8f
 800cd04:	0800ce9d 	.word	0x0800ce9d
 800cd08:	0800ceab 	.word	0x0800ceab
 800cd0c:	0800ceb9 	.word	0x0800ceb9
 800cd10:	0800cec7 	.word	0x0800cec7
 800cd14:	0800ced5 	.word	0x0800ced5
 800cd18:	0800cee3 	.word	0x0800cee3
 800cd1c:	0800cef1 	.word	0x0800cef1
 800cd20:	0800ceff 	.word	0x0800ceff
 800cd24:	0800cf0d 	.word	0x0800cf0d
 800cd28:	0800cf1b 	.word	0x0800cf1b
 800cd2c:	0800cf29 	.word	0x0800cf29
 800cd30:	0800cf37 	.word	0x0800cf37
 800cd34:	0800cf45 	.word	0x0800cf45
 800cd38:	0800cf53 	.word	0x0800cf53
 800cd3c:	0800cf61 	.word	0x0800cf61
 800cd40:	0800cf6f 	.word	0x0800cf6f
 800cd44:	0800cf7d 	.word	0x0800cf7d
 800cd48:	0800cf8b 	.word	0x0800cf8b
 800cd4c:	0800cf99 	.word	0x0800cf99
 800cd50:	0800cfa7 	.word	0x0800cfa7
 800cd54:	0800cfb5 	.word	0x0800cfb5
 800cd58:	0800cfc3 	.word	0x0800cfc3
 800cd5c:	0800cfd1 	.word	0x0800cfd1
 800cd60:	0800cfdf 	.word	0x0800cfdf
 800cd64:	0800cfed 	.word	0x0800cfed
 800cd68:	0800cffb 	.word	0x0800cffb
 800cd6c:	0800d009 	.word	0x0800d009
 800cd70:	0800d017 	.word	0x0800d017
 800cd74:	0800d025 	.word	0x0800d025
 800cd78:	0800d033 	.word	0x0800d033
 800cd7c:	0800d041 	.word	0x0800d041
 800cd80:	0800d04f 	.word	0x0800d04f
 800cd84:	0800d05d 	.word	0x0800d05d
 800cd88:	0800d06b 	.word	0x0800d06b
 800cd8c:	0800d079 	.word	0x0800d079
 800cd90:	0800d087 	.word	0x0800d087
 800cd94:	0800d095 	.word	0x0800d095
 800cd98:	0800d0a3 	.word	0x0800d0a3
 800cd9c:	0800d0b1 	.word	0x0800d0b1

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 800cda0:	693b      	ldr	r3, [r7, #16]
 800cda2:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 800cda6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	601a      	str	r2, [r3, #0]
	break;
 800cdac:	e18e      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 800cdae:	693b      	ldr	r3, [r7, #16]
 800cdb0:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 800cdb4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	601a      	str	r2, [r3, #0]
	break;
 800cdba:	e187      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 800cdbc:	693b      	ldr	r3, [r7, #16]
 800cdbe:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800cdc2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	601a      	str	r2, [r3, #0]
	break;
 800cdc8:	e180      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800cdd0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	601a      	str	r2, [r3, #0]
	break;
 800cdd6:	e179      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 800cdd8:	693b      	ldr	r3, [r7, #16]
 800cdda:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800cdde:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	601a      	str	r2, [r3, #0]
	break;
 800cde4:	e172      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 800cdec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	601a      	str	r2, [r3, #0]
	break;
 800cdf2:	e16b      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 800cdfa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	601a      	str	r2, [r3, #0]
	break;
 800ce00:	e164      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 800ce02:	693b      	ldr	r3, [r7, #16]
 800ce04:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800ce08:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	601a      	str	r2, [r3, #0]
	break;
 800ce0e:	e15d      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 800ce10:	693b      	ldr	r3, [r7, #16]
 800ce12:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 800ce16:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	601a      	str	r2, [r3, #0]
	break;
 800ce1c:	e156      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 800ce1e:	693b      	ldr	r3, [r7, #16]
 800ce20:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800ce24:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	601a      	str	r2, [r3, #0]
	break;
 800ce2a:	e14f      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 800ce2c:	693b      	ldr	r3, [r7, #16]
 800ce2e:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 800ce32:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	601a      	str	r2, [r3, #0]
	break;
 800ce38:	e148      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 800ce3a:	693b      	ldr	r3, [r7, #16]
 800ce3c:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800ce40:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	601a      	str	r2, [r3, #0]
	break;
 800ce46:	e141      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 800ce48:	693b      	ldr	r3, [r7, #16]
 800ce4a:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 800ce4e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	601a      	str	r2, [r3, #0]
	break;
 800ce54:	e13a      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 800ce5c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	601a      	str	r2, [r3, #0]
	break;
 800ce62:	e133      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 800ce64:	693b      	ldr	r3, [r7, #16]
 800ce66:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 800ce6a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	601a      	str	r2, [r3, #0]
	break;
 800ce70:	e12c      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 800ce78:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	601a      	str	r2, [r3, #0]
	break;
 800ce7e:	e125      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 800ce86:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	601a      	str	r2, [r3, #0]
	break;
 800ce8c:	e11e      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800ce94:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	601a      	str	r2, [r3, #0]
	break;
 800ce9a:	e117      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 800ce9c:	693b      	ldr	r3, [r7, #16]
 800ce9e:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 800cea2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	601a      	str	r2, [r3, #0]
	break;
 800cea8:	e110      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 800ceaa:	693b      	ldr	r3, [r7, #16]
 800ceac:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800ceb0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	601a      	str	r2, [r3, #0]
	break;
 800ceb6:	e109      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 800ceb8:	693b      	ldr	r3, [r7, #16]
 800ceba:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800cebe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	601a      	str	r2, [r3, #0]
	break;
 800cec4:	e102      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 800cecc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	601a      	str	r2, [r3, #0]
	break;
 800ced2:	e0fb      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 800ced4:	693b      	ldr	r3, [r7, #16]
 800ced6:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 800ceda:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	601a      	str	r2, [r3, #0]
	break;
 800cee0:	e0f4      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800cee8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	601a      	str	r2, [r3, #0]
	break;
 800ceee:	e0ed      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800cef6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	601a      	str	r2, [r3, #0]
	break;
 800cefc:	e0e6      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 800cefe:	693b      	ldr	r3, [r7, #16]
 800cf00:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800cf04:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	601a      	str	r2, [r3, #0]
	break;
 800cf0a:	e0df      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 800cf0c:	693b      	ldr	r3, [r7, #16]
 800cf0e:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 800cf12:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	601a      	str	r2, [r3, #0]
	break;
 800cf18:	e0d8      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 800cf20:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	601a      	str	r2, [r3, #0]
	break;
 800cf26:	e0d1      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 800cf2e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	601a      	str	r2, [r3, #0]
	break;
 800cf34:	e0ca      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800cf3c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	601a      	str	r2, [r3, #0]
	break;
 800cf42:	e0c3      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 800cf44:	693b      	ldr	r3, [r7, #16]
 800cf46:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800cf4a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	601a      	str	r2, [r3, #0]
	break;
 800cf50:	e0bc      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 800cf52:	693b      	ldr	r3, [r7, #16]
 800cf54:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800cf58:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	601a      	str	r2, [r3, #0]
	break;
 800cf5e:	e0b5      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 800cf60:	693b      	ldr	r3, [r7, #16]
 800cf62:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800cf66:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	601a      	str	r2, [r3, #0]
	break;
 800cf6c:	e0ae      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 800cf6e:	693b      	ldr	r3, [r7, #16]
 800cf70:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800cf74:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	601a      	str	r2, [r3, #0]
	break;
 800cf7a:	e0a7      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 800cf7c:	693b      	ldr	r3, [r7, #16]
 800cf7e:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 800cf82:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	601a      	str	r2, [r3, #0]
	break;
 800cf88:	e0a0      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 800cf8a:	693b      	ldr	r3, [r7, #16]
 800cf8c:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 800cf90:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	601a      	str	r2, [r3, #0]
	break;
 800cf96:	e099      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 800cf98:	693b      	ldr	r3, [r7, #16]
 800cf9a:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 800cf9e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	601a      	str	r2, [r3, #0]
	break;
 800cfa4:	e092      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800cfac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	601a      	str	r2, [r3, #0]
	break;
 800cfb2:	e08b      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800cfba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	601a      	str	r2, [r3, #0]
	break;
 800cfc0:	e084      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800cfc8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	601a      	str	r2, [r3, #0]
	break;
 800cfce:	e07d      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 800cfd0:	693b      	ldr	r3, [r7, #16]
 800cfd2:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800cfd6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	601a      	str	r2, [r3, #0]
	break;
 800cfdc:	e076      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 800cfe4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	601a      	str	r2, [r3, #0]
	break;
 800cfea:	e06f      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 800cff2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	601a      	str	r2, [r3, #0]
	break;
 800cff8:	e068      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 800cffa:	693b      	ldr	r3, [r7, #16]
 800cffc:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 800d000:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	601a      	str	r2, [r3, #0]
	break;
 800d006:	e061      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 800d008:	693b      	ldr	r3, [r7, #16]
 800d00a:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 800d00e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	601a      	str	r2, [r3, #0]
	break;
 800d014:	e05a      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800d016:	693b      	ldr	r3, [r7, #16]
 800d018:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 800d01c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	601a      	str	r2, [r3, #0]
	break;
 800d022:	e053      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 800d024:	693b      	ldr	r3, [r7, #16]
 800d026:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 800d02a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	601a      	str	r2, [r3, #0]
	break;
 800d030:	e04c      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800d032:	693b      	ldr	r3, [r7, #16]
 800d034:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800d038:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	601a      	str	r2, [r3, #0]
	break;
 800d03e:	e045      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800d040:	693b      	ldr	r3, [r7, #16]
 800d042:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800d046:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	601a      	str	r2, [r3, #0]
	break;
 800d04c:	e03e      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800d054:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	601a      	str	r2, [r3, #0]
	break;
 800d05a:	e037      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 800d05c:	693b      	ldr	r3, [r7, #16]
 800d05e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800d062:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	601a      	str	r2, [r3, #0]
	break;
 800d068:	e030      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800d070:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	601a      	str	r2, [r3, #0]
	break;
 800d076:	e029      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 800d078:	693b      	ldr	r3, [r7, #16]
 800d07a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d07e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	601a      	str	r2, [r3, #0]
	break;
 800d084:	e022      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800d08c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	601a      	str	r2, [r3, #0]
	break;
 800d092:	e01b      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 800d094:	693b      	ldr	r3, [r7, #16]
 800d096:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800d09a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	601a      	str	r2, [r3, #0]
	break;
 800d0a0:	e014      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800d0a2:	693b      	ldr	r3, [r7, #16]
 800d0a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d0a8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	601a      	str	r2, [r3, #0]
	break;
 800d0ae:	e00d      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 800d0b0:	693b      	ldr	r3, [r7, #16]
 800d0b2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800d0b6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	601a      	str	r2, [r3, #0]
	break;
 800d0bc:	e006      	b.n	800d0cc <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800d0c4:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 800d0c6:	23fc      	movs	r3, #252	; 0xfc
 800d0c8:	75fb      	strb	r3, [r7, #23]
	break;
 800d0ca:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800d0cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	371c      	adds	r7, #28
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0da:	4770      	bx	lr

0800d0dc <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 800d0dc:	b480      	push	{r7}
 800d0de:	b085      	sub	sp, #20
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2208      	movs	r2, #8
 800d0ec:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	220b      	movs	r2, #11
 800d0f2:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d0fa:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d102:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800d10a:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800d112:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d114:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d118:	4618      	mov	r0, r3
 800d11a:	3714      	adds	r7, #20
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr

0800d124 <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800d124:	b480      	push	{r7}
 800d126:	b085      	sub	sp, #20
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d12c:	2300      	movs	r3, #0
 800d12e:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2200      	movs	r2, #0
 800d134:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2212      	movs	r2, #18
 800d13a:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	220f      	movs	r2, #15
 800d140:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2202      	movs	r2, #2
 800d146:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 800d14e:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	220c      	movs	r2, #12
 800d154:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d156:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3714      	adds	r7, #20
 800d15e:	46bd      	mov	sp, r7
 800d160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d164:	4770      	bx	lr

0800d166 <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800d166:	b580      	push	{r7, lr}
 800d168:	b084      	sub	sp, #16
 800d16a:	af00      	add	r7, sp, #0
 800d16c:	6078      	str	r0, [r7, #4]
 800d16e:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d170:	2300      	movs	r3, #0
 800d172:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	895b      	ldrh	r3, [r3, #10]
 800d178:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	895b      	ldrh	r3, [r3, #10]
 800d196:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 800d1ac:	683b      	ldr	r3, [r7, #0]
 800d1ae:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 800d1b0:	683b      	ldr	r3, [r7, #0]
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	2240      	movs	r2, #64	; 0x40
 800d1ba:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d10d      	bne.n	800d1e0 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d108      	bne.n	800d1e0 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d103      	bne.n	800d1e0 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	2200      	movs	r2, #0
 800d1dc:	741a      	strb	r2, [r3, #16]
 800d1de:	e002      	b.n	800d1e6 <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800d1e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d114      	bne.n	800d218 <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 800d1f2:	2b01      	cmp	r3, #1
 800d1f4:	d110      	bne.n	800d218 <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	6818      	ldr	r0, [r3, #0]
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 800d200:	683b      	ldr	r3, [r7, #0]
 800d202:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	7d1b      	ldrb	r3, [r3, #20]
 800d20a:	f000 ffc9 	bl	800e1a0 <VL53L1_calc_range_ignore_threshold>
 800d20e:	4603      	mov	r3, r0
 800d210:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	82da      	strh	r2, [r3, #22]
 800d216:	e002      	b.n	800d21e <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	2200      	movs	r2, #0
 800d21c:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 800d21e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d222:	4618      	mov	r0, r3
 800d224:	3710      	adds	r7, #16
 800d226:	46bd      	mov	sp, r7
 800d228:	bd80      	pop	{r7, pc}

0800d22a <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 800d22a:	b480      	push	{r7}
 800d22c:	b085      	sub	sp, #20
 800d22e:	af00      	add	r7, sp, #0
 800d230:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d232:	2300      	movs	r3, #0
 800d234:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d23c:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d244:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d24c:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d254:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2208      	movs	r2, #8
 800d25a:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2228      	movs	r2, #40	; 0x28
 800d260:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2209      	movs	r2, #9
 800d266:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d268:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3714      	adds	r7, #20
 800d270:	46bd      	mov	sp, r7
 800d272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d276:	4770      	bx	lr

0800d278 <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 800d278:	b480      	push	{r7}
 800d27a:	b085      	sub	sp, #20
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d280:	2300      	movs	r3, #0
 800d282:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	f248 0203 	movw	r2, #32771	; 0x8003
 800d28a:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	f248 0201 	movw	r2, #32769	; 0x8001
 800d292:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	f248 0241 	movw	r2, #32833	; 0x8041
 800d29a:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	220e      	movs	r2, #14
 800d2a0:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	220a      	movs	r2, #10
 800d2a6:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	2206      	movs	r2, #6
 800d2ac:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	220e      	movs	r2, #14
 800d2b2:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	220a      	movs	r2, #10
 800d2b8:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2206      	movs	r2, #6
 800d2be:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2202      	movs	r2, #2
 800d2c4:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2221      	movs	r2, #33	; 0x21
 800d2ca:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d2de:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d2e6:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d2ee:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	22c0      	movs	r2, #192	; 0xc0
 800d2f4:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	22c0      	movs	r2, #192	; 0xc0
 800d2fa:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	22c0      	movs	r2, #192	; 0xc0
 800d300:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2208      	movs	r2, #8
 800d306:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2210      	movs	r2, #16
 800d30c:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2201      	movs	r2, #1
 800d312:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2202      	movs	r2, #2
 800d31a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	2201      	movs	r2, #1
 800d322:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	2202      	movs	r2, #2
 800d32a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	2200      	movs	r2, #0
 800d332:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d33c:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d344:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	f248 0230 	movw	r2, #32816	; 0x8030
 800d34c:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d354:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d35c:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d364:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	f24f 6218 	movw	r2, #63000	; 0xf618
 800d36c:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d374:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800d37c:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800d384:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800d386:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	3714      	adds	r7, #20
 800d38e:	46bd      	mov	sp, r7
 800d390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d394:	4770      	bx	lr

0800d396 <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d396:	b480      	push	{r7}
 800d398:	b087      	sub	sp, #28
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	60f8      	str	r0, [r7, #12]
 800d39e:	60b9      	str	r1, [r7, #8]
 800d3a0:	607a      	str	r2, [r7, #4]
 800d3a2:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d3ae:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2200      	movs	r2, #0
 800d3c0:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	2200      	movs	r2, #0
 800d3de:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	2211      	movs	r2, #17
 800d3f0:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	2202      	movs	r2, #2
 800d3f6:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	2202      	movs	r2, #2
 800d402:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	2208      	movs	r2, #8
 800d408:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	2200      	movs	r2, #0
 800d40e:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800d410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d412:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800d418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d41a:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800d420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d422:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	2201      	movs	r2, #1
 800d42e:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	2200      	movs	r2, #0
 800d434:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	2200      	movs	r2, #0
 800d43a:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	2200      	movs	r2, #0
 800d440:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	22ff      	movs	r2, #255	; 0xff
 800d446:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 800d448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d44a:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 800d450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d452:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2200      	movs	r2, #0
 800d45c:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	2200      	movs	r2, #0
 800d462:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	2200      	movs	r2, #0
 800d468:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	2200      	movs	r2, #0
 800d46e:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 800d470:	68bb      	ldr	r3, [r7, #8]
 800d472:	2200      	movs	r2, #0
 800d474:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800d476:	68bb      	ldr	r3, [r7, #8]
 800d478:	2220      	movs	r2, #32
 800d47a:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 800d47c:	68bb      	ldr	r3, [r7, #8]
 800d47e:	220b      	movs	r2, #11
 800d480:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 800d482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d484:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	2202      	movs	r2, #2
 800d48e:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	220d      	movs	r2, #13
 800d494:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 800d496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d498:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800d49e:	68bb      	ldr	r3, [r7, #8]
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	2201      	movs	r2, #1
 800d4a8:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800d4b0:	68bb      	ldr	r3, [r7, #8]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 800d4b6:	68bb      	ldr	r3, [r7, #8]
 800d4b8:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 800d4bc:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800d4be:	68bb      	ldr	r3, [r7, #8]
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 800d4c4:	68bb      	ldr	r3, [r7, #8]
 800d4c6:	2238      	movs	r2, #56	; 0x38
 800d4c8:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	22ff      	movs	r2, #255	; 0xff
 800d4ce:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	2201      	movs	r2, #1
 800d4d4:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2200      	movs	r2, #0
 800d4da:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	221a      	movs	r2, #26
 800d4e0:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2220      	movs	r2, #32
 800d4ec:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	2201      	movs	r2, #1
 800d4f2:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	22cc      	movs	r2, #204	; 0xcc
 800d4f8:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	220b      	movs	r2, #11
 800d4fe:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2201      	movs	r2, #1
 800d504:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	22f5      	movs	r2, #245	; 0xf5
 800d50a:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	2209      	movs	r2, #9
 800d510:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800d512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d514:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 800d51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d51c:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2208      	movs	r2, #8
 800d526:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2278      	movs	r2, #120	; 0x78
 800d52c:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2200      	movs	r2, #0
 800d532:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2200      	movs	r2, #0
 800d538:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	2201      	movs	r2, #1
 800d53e:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	2200      	movs	r2, #0
 800d544:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	2200      	movs	r2, #0
 800d54a:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	2200      	movs	r2, #0
 800d550:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 800d552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d554:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	220b      	movs	r2, #11
 800d560:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	2209      	movs	r2, #9
 800d566:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800d568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d56a:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 800d570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d572:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	2201      	movs	r2, #1
 800d57c:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 800d57e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d580:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800d588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d58a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	22c7      	movs	r2, #199	; 0xc7
 800d596:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	22ff      	movs	r2, #255	; 0xff
 800d59c:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	22db      	movs	r2, #219	; 0xdb
 800d5a2:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	2202      	movs	r2, #2
 800d5a8:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800d5aa:	6a3b      	ldr	r3, [r7, #32]
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800d5b0:	6a3b      	ldr	r3, [r7, #32]
 800d5b2:	2201      	movs	r2, #1
 800d5b4:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 800d5b6:	6a3b      	ldr	r3, [r7, #32]
 800d5b8:	2201      	movs	r2, #1
 800d5ba:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 800d5bc:	6a3b      	ldr	r3, [r7, #32]
 800d5be:	2221      	movs	r2, #33	; 0x21
 800d5c0:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 800d5c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	371c      	adds	r7, #28
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d0:	4770      	bx	lr

0800d5d2 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d5d2:	b580      	push	{r7, lr}
 800d5d4:	b088      	sub	sp, #32
 800d5d6:	af02      	add	r7, sp, #8
 800d5d8:	60f8      	str	r0, [r7, #12]
 800d5da:	60b9      	str	r1, [r7, #8]
 800d5dc:	607a      	str	r2, [r7, #4]
 800d5de:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800d5e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5e6:	9301      	str	r3, [sp, #4]
 800d5e8:	6a3b      	ldr	r3, [r7, #32]
 800d5ea:	9300      	str	r3, [sp, #0]
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	687a      	ldr	r2, [r7, #4]
 800d5f0:	68b9      	ldr	r1, [r7, #8]
 800d5f2:	68f8      	ldr	r0, [r7, #12]
 800d5f4:	f7ff fecf 	bl	800d396 <VL53L1_preset_mode_standard_ranging>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d5fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d121      	bne.n	800d648 <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2207      	movs	r2, #7
 800d608:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2205      	movs	r2, #5
 800d60e:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800d610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d612:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 800d618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d61a:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2208      	movs	r2, #8
 800d624:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2238      	movs	r2, #56	; 0x38
 800d62a:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 800d62c:	683b      	ldr	r3, [r7, #0]
 800d62e:	2207      	movs	r2, #7
 800d630:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	2205      	movs	r2, #5
 800d636:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 800d638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d63a:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 800d640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d642:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800d648:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3718      	adds	r7, #24
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b088      	sub	sp, #32
 800d658:	af02      	add	r7, sp, #8
 800d65a:	60f8      	str	r0, [r7, #12]
 800d65c:	60b9      	str	r1, [r7, #8]
 800d65e:	607a      	str	r2, [r7, #4]
 800d660:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d662:	2300      	movs	r3, #0
 800d664:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800d666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d668:	9301      	str	r3, [sp, #4]
 800d66a:	6a3b      	ldr	r3, [r7, #32]
 800d66c:	9300      	str	r3, [sp, #0]
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	687a      	ldr	r2, [r7, #4]
 800d672:	68b9      	ldr	r1, [r7, #8]
 800d674:	68f8      	ldr	r0, [r7, #12]
 800d676:	f7ff fe8e 	bl	800d396 <VL53L1_preset_mode_standard_ranging>
 800d67a:	4603      	mov	r3, r0
 800d67c:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d67e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d121      	bne.n	800d6ca <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	220f      	movs	r2, #15
 800d68a:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	220d      	movs	r2, #13
 800d690:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 800d692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d694:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800d69a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d69c:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2208      	movs	r2, #8
 800d6a6:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	22b8      	movs	r2, #184	; 0xb8
 800d6ac:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	220f      	movs	r2, #15
 800d6b2:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	220d      	movs	r2, #13
 800d6b8:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 800d6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6bc:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800d6be:	683b      	ldr	r3, [r7, #0]
 800d6c0:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 800d6c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6c4:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800d6ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3718      	adds	r7, #24
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}

0800d6d6 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d6d6:	b580      	push	{r7, lr}
 800d6d8:	b088      	sub	sp, #32
 800d6da:	af02      	add	r7, sp, #8
 800d6dc:	60f8      	str	r0, [r7, #12]
 800d6de:	60b9      	str	r1, [r7, #8]
 800d6e0:	607a      	str	r2, [r7, #4]
 800d6e2:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800d6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ea:	9301      	str	r3, [sp, #4]
 800d6ec:	6a3b      	ldr	r3, [r7, #32]
 800d6ee:	9300      	str	r3, [sp, #0]
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	687a      	ldr	r2, [r7, #4]
 800d6f4:	68b9      	ldr	r1, [r7, #8]
 800d6f6:	68f8      	ldr	r0, [r7, #12]
 800d6f8:	f7ff fe4d 	bl	800d396 <VL53L1_preset_mode_standard_ranging>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d700:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d105      	bne.n	800d714 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800d708:	68bb      	ldr	r3, [r7, #8]
 800d70a:	2202      	movs	r2, #2
 800d70c:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	223b      	movs	r2, #59	; 0x3b
 800d712:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800d714:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d718:	4618      	mov	r0, r3
 800d71a:	3718      	adds	r7, #24
 800d71c:	46bd      	mov	sp, r7
 800d71e:	bd80      	pop	{r7, pc}

0800d720 <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b088      	sub	sp, #32
 800d724:	af02      	add	r7, sp, #8
 800d726:	60f8      	str	r0, [r7, #12]
 800d728:	60b9      	str	r1, [r7, #8]
 800d72a:	607a      	str	r2, [r7, #4]
 800d72c:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d72e:	2300      	movs	r3, #0
 800d730:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800d732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d734:	9301      	str	r3, [sp, #4]
 800d736:	6a3b      	ldr	r3, [r7, #32]
 800d738:	9300      	str	r3, [sp, #0]
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	687a      	ldr	r2, [r7, #4]
 800d73e:	68b9      	ldr	r1, [r7, #8]
 800d740:	68f8      	ldr	r0, [r7, #12]
 800d742:	f7ff fe28 	bl	800d396 <VL53L1_preset_mode_standard_ranging>
 800d746:	4603      	mov	r3, r0
 800d748:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d74a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d105      	bne.n	800d75e <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800d752:	68bb      	ldr	r3, [r7, #8]
 800d754:	2202      	movs	r2, #2
 800d756:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	225b      	movs	r2, #91	; 0x5b
 800d75c:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800d75e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d762:	4618      	mov	r0, r3
 800d764:	3718      	adds	r7, #24
 800d766:	46bd      	mov	sp, r7
 800d768:	bd80      	pop	{r7, pc}

0800d76a <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d76a:	b580      	push	{r7, lr}
 800d76c:	b088      	sub	sp, #32
 800d76e:	af02      	add	r7, sp, #8
 800d770:	60f8      	str	r0, [r7, #12]
 800d772:	60b9      	str	r1, [r7, #8]
 800d774:	607a      	str	r2, [r7, #4]
 800d776:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d778:	2300      	movs	r3, #0
 800d77a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800d77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d77e:	9301      	str	r3, [sp, #4]
 800d780:	6a3b      	ldr	r3, [r7, #32]
 800d782:	9300      	str	r3, [sp, #0]
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	687a      	ldr	r2, [r7, #4]
 800d788:	68b9      	ldr	r1, [r7, #8]
 800d78a:	68f8      	ldr	r0, [r7, #12]
 800d78c:	f7ff fe03 	bl	800d396 <VL53L1_preset_mode_standard_ranging>
 800d790:	4603      	mov	r3, r0
 800d792:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d794:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d11a      	bne.n	800d7d2 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800d79c:	683b      	ldr	r3, [r7, #0]
 800d79e:	2200      	movs	r2, #0
 800d7a0:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	2200      	movs	r2, #0
 800d7a6:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	22b1      	movs	r2, #177	; 0xb1
 800d7ac:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	22d4      	movs	r2, #212	; 0xd4
 800d7b8:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800d7c0:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800d7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800d7c8:	683b      	ldr	r3, [r7, #0]
 800d7ca:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800d7cc:	6a3b      	ldr	r3, [r7, #32]
 800d7ce:	2240      	movs	r2, #64	; 0x40
 800d7d0:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800d7d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	3718      	adds	r7, #24
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}

0800d7de <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d7de:	b580      	push	{r7, lr}
 800d7e0:	b088      	sub	sp, #32
 800d7e2:	af02      	add	r7, sp, #8
 800d7e4:	60f8      	str	r0, [r7, #12]
 800d7e6:	60b9      	str	r1, [r7, #8]
 800d7e8:	607a      	str	r2, [r7, #4]
 800d7ea:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800d7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7f2:	9301      	str	r3, [sp, #4]
 800d7f4:	6a3b      	ldr	r3, [r7, #32]
 800d7f6:	9300      	str	r3, [sp, #0]
 800d7f8:	683b      	ldr	r3, [r7, #0]
 800d7fa:	687a      	ldr	r2, [r7, #4]
 800d7fc:	68b9      	ldr	r1, [r7, #8]
 800d7fe:	68f8      	ldr	r0, [r7, #12]
 800d800:	f7ff fee7 	bl	800d5d2 <VL53L1_preset_mode_standard_ranging_short_range>
 800d804:	4603      	mov	r3, r0
 800d806:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d808:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d11a      	bne.n	800d846 <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	2200      	movs	r2, #0
 800d814:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2201      	movs	r2, #1
 800d81a:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2284      	movs	r2, #132	; 0x84
 800d820:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2201      	movs	r2, #1
 800d826:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	22b1      	movs	r2, #177	; 0xb1
 800d82c:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800d834:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800d836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d838:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800d83c:	683b      	ldr	r3, [r7, #0]
 800d83e:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800d840:	6a3b      	ldr	r3, [r7, #32]
 800d842:	2240      	movs	r2, #64	; 0x40
 800d844:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800d846:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3718      	adds	r7, #24
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}

0800d852 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d852:	b580      	push	{r7, lr}
 800d854:	b088      	sub	sp, #32
 800d856:	af02      	add	r7, sp, #8
 800d858:	60f8      	str	r0, [r7, #12]
 800d85a:	60b9      	str	r1, [r7, #8]
 800d85c:	607a      	str	r2, [r7, #4]
 800d85e:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d860:	2300      	movs	r3, #0
 800d862:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800d864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d866:	9301      	str	r3, [sp, #4]
 800d868:	6a3b      	ldr	r3, [r7, #32]
 800d86a:	9300      	str	r3, [sp, #0]
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	687a      	ldr	r2, [r7, #4]
 800d870:	68b9      	ldr	r1, [r7, #8]
 800d872:	68f8      	ldr	r0, [r7, #12]
 800d874:	f7ff feee 	bl	800d654 <VL53L1_preset_mode_standard_ranging_long_range>
 800d878:	4603      	mov	r3, r0
 800d87a:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d87c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d11a      	bne.n	800d8ba <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800d884:	683b      	ldr	r3, [r7, #0]
 800d886:	2200      	movs	r2, #0
 800d888:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	2200      	movs	r2, #0
 800d88e:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2297      	movs	r2, #151	; 0x97
 800d894:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2200      	movs	r2, #0
 800d89a:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	22b1      	movs	r2, #177	; 0xb1
 800d8a0:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800d8a8:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800d8aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8ac:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800d8b4:	6a3b      	ldr	r3, [r7, #32]
 800d8b6:	2240      	movs	r2, #64	; 0x40
 800d8b8:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800d8ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3718      	adds	r7, #24
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}

0800d8c6 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800d8c6:	b580      	push	{r7, lr}
 800d8c8:	b088      	sub	sp, #32
 800d8ca:	af02      	add	r7, sp, #8
 800d8cc:	60f8      	str	r0, [r7, #12]
 800d8ce:	60b9      	str	r1, [r7, #8]
 800d8d0:	607a      	str	r2, [r7, #4]
 800d8d2:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 800d8d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8da:	9301      	str	r3, [sp, #4]
 800d8dc:	6a3b      	ldr	r3, [r7, #32]
 800d8de:	9300      	str	r3, [sp, #0]
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	687a      	ldr	r2, [r7, #4]
 800d8e4:	68b9      	ldr	r1, [r7, #8]
 800d8e6:	68f8      	ldr	r0, [r7, #12]
 800d8e8:	f7ff ff3f 	bl	800d76a <VL53L1_preset_mode_timed_ranging>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800d8f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d106      	bne.n	800d906 <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800d8f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d8fa:	6839      	ldr	r1, [r7, #0]
 800d8fc:	68b8      	ldr	r0, [r7, #8]
 800d8fe:	f000 fe7b 	bl	800e5f8 <VL53L1_config_low_power_auto_mode>
 800d902:	4603      	mov	r3, r0
 800d904:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800d906:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	3718      	adds	r7, #24
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}

0800d912 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800d912:	b580      	push	{r7, lr}
 800d914:	b088      	sub	sp, #32
 800d916:	af02      	add	r7, sp, #8
 800d918:	60f8      	str	r0, [r7, #12]
 800d91a:	60b9      	str	r1, [r7, #8]
 800d91c:	607a      	str	r2, [r7, #4]
 800d91e:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d920:	2300      	movs	r3, #0
 800d922:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 800d924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d926:	9301      	str	r3, [sp, #4]
 800d928:	6a3b      	ldr	r3, [r7, #32]
 800d92a:	9300      	str	r3, [sp, #0]
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	68b9      	ldr	r1, [r7, #8]
 800d932:	68f8      	ldr	r0, [r7, #12]
 800d934:	f7ff ff53 	bl	800d7de <VL53L1_preset_mode_timed_ranging_short_range>
 800d938:	4603      	mov	r3, r0
 800d93a:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800d93c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d106      	bne.n	800d952 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800d944:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d946:	6839      	ldr	r1, [r7, #0]
 800d948:	68b8      	ldr	r0, [r7, #8]
 800d94a:	f000 fe55 	bl	800e5f8 <VL53L1_config_low_power_auto_mode>
 800d94e:	4603      	mov	r3, r0
 800d950:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800d952:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d956:	4618      	mov	r0, r3
 800d958:	3718      	adds	r7, #24
 800d95a:	46bd      	mov	sp, r7
 800d95c:	bd80      	pop	{r7, pc}

0800d95e <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800d95e:	b580      	push	{r7, lr}
 800d960:	b088      	sub	sp, #32
 800d962:	af02      	add	r7, sp, #8
 800d964:	60f8      	str	r0, [r7, #12]
 800d966:	60b9      	str	r1, [r7, #8]
 800d968:	607a      	str	r2, [r7, #4]
 800d96a:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d96c:	2300      	movs	r3, #0
 800d96e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 800d970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d972:	9301      	str	r3, [sp, #4]
 800d974:	6a3b      	ldr	r3, [r7, #32]
 800d976:	9300      	str	r3, [sp, #0]
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	687a      	ldr	r2, [r7, #4]
 800d97c:	68b9      	ldr	r1, [r7, #8]
 800d97e:	68f8      	ldr	r0, [r7, #12]
 800d980:	f7ff ff67 	bl	800d852 <VL53L1_preset_mode_timed_ranging_long_range>
 800d984:	4603      	mov	r3, r0
 800d986:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800d988:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d106      	bne.n	800d99e <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800d990:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d992:	6839      	ldr	r1, [r7, #0]
 800d994:	68b8      	ldr	r0, [r7, #8]
 800d996:	f000 fe2f 	bl	800e5f8 <VL53L1_config_low_power_auto_mode>
 800d99a:	4603      	mov	r3, r0
 800d99c:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800d99e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3718      	adds	r7, #24
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}

0800d9aa <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	b088      	sub	sp, #32
 800d9ae:	af02      	add	r7, sp, #8
 800d9b0:	60f8      	str	r0, [r7, #12]
 800d9b2:	60b9      	str	r1, [r7, #8]
 800d9b4:	607a      	str	r2, [r7, #4]
 800d9b6:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800d9bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9be:	9301      	str	r3, [sp, #4]
 800d9c0:	6a3b      	ldr	r3, [r7, #32]
 800d9c2:	9300      	str	r3, [sp, #0]
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	687a      	ldr	r2, [r7, #4]
 800d9c8:	68b9      	ldr	r1, [r7, #8]
 800d9ca:	68f8      	ldr	r0, [r7, #12]
 800d9cc:	f7ff fce3 	bl	800d396 <VL53L1_preset_mode_standard_ranging>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800d9d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d116      	bne.n	800da0a <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	2200      	movs	r2, #0
 800d9e0:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	22b1      	movs	r2, #177	; 0xb1
 800d9ec:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2200      	movs	r2, #0
 800d9f2:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	22d4      	movs	r2, #212	; 0xd4
 800d9f8:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800d9fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9fc:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 800da04:	6a3b      	ldr	r3, [r7, #32]
 800da06:	2210      	movs	r2, #16
 800da08:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 800da0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da0e:	4618      	mov	r0, r3
 800da10:	3718      	adds	r7, #24
 800da12:	46bd      	mov	sp, r7
 800da14:	bd80      	pop	{r7, pc}

0800da16 <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800da16:	b580      	push	{r7, lr}
 800da18:	b088      	sub	sp, #32
 800da1a:	af02      	add	r7, sp, #8
 800da1c:	60f8      	str	r0, [r7, #12]
 800da1e:	60b9      	str	r1, [r7, #8]
 800da20:	607a      	str	r2, [r7, #4]
 800da22:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800da24:	2300      	movs	r3, #0
 800da26:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800da28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da2a:	9301      	str	r3, [sp, #4]
 800da2c:	6a3b      	ldr	r3, [r7, #32]
 800da2e:	9300      	str	r3, [sp, #0]
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	687a      	ldr	r2, [r7, #4]
 800da34:	68b9      	ldr	r1, [r7, #8]
 800da36:	68f8      	ldr	r0, [r7, #12]
 800da38:	f7ff fcad 	bl	800d396 <VL53L1_preset_mode_standard_ranging>
 800da3c:	4603      	mov	r3, r0
 800da3e:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800da40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da44:	2b00      	cmp	r3, #0
 800da46:	d102      	bne.n	800da4e <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 800da48:	6a3b      	ldr	r3, [r7, #32]
 800da4a:	2201      	movs	r2, #1
 800da4c:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 800da4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da52:	4618      	mov	r0, r3
 800da54:	3718      	adds	r7, #24
 800da56:	46bd      	mov	sp, r7
 800da58:	bd80      	pop	{r7, pc}

0800da5a <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 800da5a:	b480      	push	{r7}
 800da5c:	b085      	sub	sp, #20
 800da5e:	af00      	add	r7, sp, #0
 800da60:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	2201      	movs	r2, #1
 800da6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	2202      	movs	r2, #2
 800da72:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	220d      	movs	r2, #13
 800da7a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	f640 028e 	movw	r2, #2190	; 0x88e
 800da84:	625a      	str	r2, [r3, #36]	; 0x24
}
 800da86:	bf00      	nop
 800da88:	3714      	adds	r7, #20
 800da8a:	46bd      	mov	sp, r7
 800da8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da90:	4770      	bx	lr

0800da92 <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 800da92:	b480      	push	{r7}
 800da94:	b085      	sub	sp, #20
 800da96:	af00      	add	r7, sp, #0
 800da98:	6078      	str	r0, [r7, #4]
 800da9a:	460b      	mov	r3, r1
 800da9c:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	332c      	adds	r3, #44	; 0x2c
 800daa6:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	78fa      	ldrb	r2, [r7, #3]
 800daac:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800daae:	68bb      	ldr	r3, [r7, #8]
 800dab0:	2200      	movs	r2, #0
 800dab2:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dab4:	68bb      	ldr	r3, [r7, #8]
 800dab6:	2202      	movs	r2, #2
 800dab8:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	2200      	movs	r2, #0
 800dabe:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800dac0:	68bb      	ldr	r3, [r7, #8]
 800dac2:	78fa      	ldrb	r2, [r7, #3]
 800dac4:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 800dac6:	68bb      	ldr	r3, [r7, #8]
 800dac8:	2200      	movs	r2, #0
 800daca:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dacc:	68bb      	ldr	r3, [r7, #8]
 800dace:	2202      	movs	r2, #2
 800dad0:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	2200      	movs	r2, #0
 800dad6:	71da      	strb	r2, [r3, #7]

}
 800dad8:	bf00      	nop
 800dada:	3714      	adds	r7, #20
 800dadc:	46bd      	mov	sp, r7
 800dade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae2:	4770      	bx	lr

0800dae4 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800dae4:	b480      	push	{r7}
 800dae6:	b087      	sub	sp, #28
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 800daec:	2300      	movs	r3, #0
 800daee:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800daf4:	693b      	ldr	r3, [r7, #16]
 800daf6:	332c      	adds	r3, #44	; 0x2c
 800daf8:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800dafa:	693b      	ldr	r3, [r7, #16]
 800dafc:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800db00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800db04:	2b00      	cmp	r3, #0
 800db06:	d10c      	bne.n	800db22 <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	2203      	movs	r2, #3
 800db0c:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	2200      	movs	r2, #0
 800db12:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	2202      	movs	r2, #2
 800db18:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	2200      	movs	r2, #0
 800db1e:	71da      	strb	r2, [r3, #7]
 800db20:	e060      	b.n	800dbe4 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	795b      	ldrb	r3, [r3, #5]
 800db26:	2bff      	cmp	r3, #255	; 0xff
 800db28:	d103      	bne.n	800db32 <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	2280      	movs	r2, #128	; 0x80
 800db2e:	715a      	strb	r2, [r3, #5]
 800db30:	e005      	b.n	800db3e <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	795b      	ldrb	r3, [r3, #5]
 800db36:	3301      	adds	r3, #1
 800db38:	b2da      	uxtb	r2, r3
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	799b      	ldrb	r3, [r3, #6]
 800db42:	f083 0302 	eor.w	r3, r3, #2
 800db46:	b2da      	uxtb	r2, r3
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	791b      	ldrb	r3, [r3, #4]
 800db50:	3b03      	subs	r3, #3
 800db52:	2b05      	cmp	r3, #5
 800db54:	d839      	bhi.n	800dbca <VL53L1_update_ll_driver_rd_state+0xe6>
 800db56:	a201      	add	r2, pc, #4	; (adr r2, 800db5c <VL53L1_update_ll_driver_rd_state+0x78>)
 800db58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db5c:	0800db75 	.word	0x0800db75
 800db60:	0800dbcb 	.word	0x0800dbcb
 800db64:	0800dbcb 	.word	0x0800dbcb
 800db68:	0800db9f 	.word	0x0800db9f
 800db6c:	0800dbad 	.word	0x0800dbad
 800db70:	0800dbb5 	.word	0x0800dbb5

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 800db7a:	f003 0302 	and.w	r3, r3, #2
 800db7e:	2b00      	cmp	r3, #0
 800db80:	dd03      	ble.n	800db8a <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	2206      	movs	r2, #6
 800db86:	711a      	strb	r2, [r3, #4]
 800db88:	e002      	b.n	800db90 <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	2208      	movs	r2, #8
 800db8e:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	2200      	movs	r2, #0
 800db94:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	2200      	movs	r2, #0
 800db9a:	71da      	strb	r2, [r3, #7]

		break;
 800db9c:	e022      	b.n	800dbe4 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	2200      	movs	r2, #0
 800dba2:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	2208      	movs	r2, #8
 800dba8:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800dbaa:	e01b      	b.n	800dbe4 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	2208      	movs	r2, #8
 800dbb0:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800dbb2:	e017      	b.n	800dbe4 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	79db      	ldrb	r3, [r3, #7]
 800dbb8:	f083 0301 	eor.w	r3, r3, #1
 800dbbc:	b2da      	uxtb	r2, r3
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	2208      	movs	r2, #8
 800dbc6:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800dbc8:	e00c      	b.n	800dbe4 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	2203      	movs	r2, #3
 800dbce:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	2202      	movs	r2, #2
 800dbda:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	71da      	strb	r2, [r3, #7]

		break;
 800dbe2:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800dbe4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	371c      	adds	r7, #28
 800dbec:	46bd      	mov	sp, r7
 800dbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf2:	4770      	bx	lr

0800dbf4 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800dbf4:	b480      	push	{r7}
 800dbf6:	b089      	sub	sp, #36	; 0x24
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 800dc04:	69bb      	ldr	r3, [r7, #24]
 800dc06:	332c      	adds	r3, #44	; 0x2c
 800dc08:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 800dc0a:	69bb      	ldr	r3, [r7, #24]
 800dc0c:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800dc10:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 800dc12:	2300      	movs	r3, #0
 800dc14:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 800dc16:	2300      	movs	r3, #0
 800dc18:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 800dc1e:	693b      	ldr	r3, [r7, #16]
 800dc20:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 800dc22:	f003 031f 	and.w	r3, r3, #31
 800dc26:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 800dc28:	693b      	ldr	r3, [r7, #16]
 800dc2a:	78db      	ldrb	r3, [r3, #3]
 800dc2c:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 800dc2e:	693b      	ldr	r3, [r7, #16]
 800dc30:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800dc32:	111b      	asrs	r3, r3, #4
 800dc34:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 800dc36:	f003 0302 	and.w	r3, r3, #2
 800dc3a:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 800dc3c:	69bb      	ldr	r3, [r7, #24]
 800dc3e:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800dc42:	f003 0320 	and.w	r3, r3, #32
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d017      	beq.n	800dc7a <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 800dc4a:	697b      	ldr	r3, [r7, #20]
 800dc4c:	791b      	ldrb	r3, [r3, #4]
 800dc4e:	2b06      	cmp	r3, #6
 800dc50:	d105      	bne.n	800dc5e <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 800dc52:	7bfb      	ldrb	r3, [r7, #15]
 800dc54:	2b12      	cmp	r3, #18
 800dc56:	d010      	beq.n	800dc7a <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 800dc58:	23ef      	movs	r3, #239	; 0xef
 800dc5a:	77fb      	strb	r3, [r7, #31]
 800dc5c:	e00d      	b.n	800dc7a <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 800dc5e:	697b      	ldr	r3, [r7, #20]
 800dc60:	795b      	ldrb	r3, [r3, #5]
 800dc62:	7bba      	ldrb	r2, [r7, #14]
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d001      	beq.n	800dc6c <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 800dc68:	23ee      	movs	r3, #238	; 0xee
 800dc6a:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 800dc6c:	697b      	ldr	r3, [r7, #20]
 800dc6e:	799b      	ldrb	r3, [r3, #6]
 800dc70:	7b7a      	ldrb	r2, [r7, #13]
 800dc72:	429a      	cmp	r2, r3
 800dc74:	d001      	beq.n	800dc7a <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 800dc76:	23ed      	movs	r3, #237	; 0xed
 800dc78:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 800dc7a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3724      	adds	r7, #36	; 0x24
 800dc82:	46bd      	mov	sp, r7
 800dc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc88:	4770      	bx	lr

0800dc8a <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 800dc8a:	b480      	push	{r7}
 800dc8c:	b087      	sub	sp, #28
 800dc8e:	af00      	add	r7, sp, #0
 800dc90:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800dc92:	2300      	movs	r3, #0
 800dc94:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800dc9a:	693b      	ldr	r3, [r7, #16]
 800dc9c:	332c      	adds	r3, #44	; 0x2c
 800dc9e:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 800dca0:	693b      	ldr	r3, [r7, #16]
 800dca2:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800dca6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d10c      	bne.n	800dcc8 <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	2203      	movs	r2, #3
 800dcb2:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	2202      	movs	r2, #2
 800dcbe:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	70da      	strb	r2, [r3, #3]
 800dcc6:	e03e      	b.n	800dd46 <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	785b      	ldrb	r3, [r3, #1]
 800dccc:	2bff      	cmp	r3, #255	; 0xff
 800dcce:	d103      	bne.n	800dcd8 <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	2280      	movs	r2, #128	; 0x80
 800dcd4:	705a      	strb	r2, [r3, #1]
 800dcd6:	e005      	b.n	800dce4 <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	785b      	ldrb	r3, [r3, #1]
 800dcdc:	3301      	adds	r3, #1
 800dcde:	b2da      	uxtb	r2, r3
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	789b      	ldrb	r3, [r3, #2]
 800dce8:	f083 0302 	eor.w	r3, r3, #2
 800dcec:	b2da      	uxtb	r2, r3
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	781b      	ldrb	r3, [r3, #0]
 800dcf6:	2b03      	cmp	r3, #3
 800dcf8:	d002      	beq.n	800dd00 <VL53L1_update_ll_driver_cfg_state+0x76>
 800dcfa:	2b04      	cmp	r3, #4
 800dcfc:	d00e      	beq.n	800dd1c <VL53L1_update_ll_driver_cfg_state+0x92>
 800dcfe:	e015      	b.n	800dd2c <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	78db      	ldrb	r3, [r3, #3]
 800dd04:	f083 0301 	eor.w	r3, r3, #1
 800dd08:	b2da      	uxtb	r2, r3
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	2201      	movs	r2, #1
 800dd12:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	2204      	movs	r2, #4
 800dd18:	701a      	strb	r2, [r3, #0]
		break;
 800dd1a:	e014      	b.n	800dd46 <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	78db      	ldrb	r3, [r3, #3]
 800dd20:	f083 0301 	eor.w	r3, r3, #1
 800dd24:	b2da      	uxtb	r2, r3
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	70da      	strb	r2, [r3, #3]

		break;
 800dd2a:	e00c      	b.n	800dd46 <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	2203      	movs	r2, #3
 800dd30:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	2200      	movs	r2, #0
 800dd36:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	2202      	movs	r2, #2
 800dd3c:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	2200      	movs	r2, #0
 800dd42:	70da      	strb	r2, [r3, #3]

		break;
 800dd44:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800dd46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	371c      	adds	r7, #28
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd54:	4770      	bx	lr

0800dd56 <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 800dd56:	b480      	push	{r7}
 800dd58:	b083      	sub	sp, #12
 800dd5a:	af00      	add	r7, sp, #0
 800dd5c:	6078      	str	r0, [r7, #4]
 800dd5e:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	7c1a      	ldrb	r2, [r3, #16]
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 800dd68:	683b      	ldr	r3, [r7, #0]
 800dd6a:	3301      	adds	r3, #1
 800dd6c:	687a      	ldr	r2, [r7, #4]
 800dd6e:	7c52      	ldrb	r2, [r2, #17]
 800dd70:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	3302      	adds	r3, #2
 800dd76:	687a      	ldr	r2, [r7, #4]
 800dd78:	7c92      	ldrb	r2, [r2, #18]
 800dd7a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	3303      	adds	r3, #3
 800dd80:	687a      	ldr	r2, [r7, #4]
 800dd82:	7cd2      	ldrb	r2, [r2, #19]
 800dd84:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 800dd86:	683b      	ldr	r3, [r7, #0]
 800dd88:	3304      	adds	r3, #4
 800dd8a:	687a      	ldr	r2, [r7, #4]
 800dd8c:	7d12      	ldrb	r2, [r2, #20]
 800dd8e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	3305      	adds	r3, #5
 800dd94:	687a      	ldr	r2, [r7, #4]
 800dd96:	7d52      	ldrb	r2, [r2, #21]
 800dd98:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	3306      	adds	r3, #6
 800dd9e:	687a      	ldr	r2, [r7, #4]
 800dda0:	7d92      	ldrb	r2, [r2, #22]
 800dda2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	3307      	adds	r3, #7
 800dda8:	687a      	ldr	r2, [r7, #4]
 800ddaa:	7dd2      	ldrb	r2, [r2, #23]
 800ddac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	3308      	adds	r3, #8
 800ddb2:	687a      	ldr	r2, [r7, #4]
 800ddb4:	7e12      	ldrb	r2, [r2, #24]
 800ddb6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	3309      	adds	r3, #9
 800ddbc:	687a      	ldr	r2, [r7, #4]
 800ddbe:	7e52      	ldrb	r2, [r2, #25]
 800ddc0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	330a      	adds	r3, #10
 800ddc6:	687a      	ldr	r2, [r7, #4]
 800ddc8:	7e92      	ldrb	r2, [r2, #26]
 800ddca:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	330b      	adds	r3, #11
 800ddd0:	687a      	ldr	r2, [r7, #4]
 800ddd2:	7ed2      	ldrb	r2, [r2, #27]
 800ddd4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 800ddd6:	683b      	ldr	r3, [r7, #0]
 800ddd8:	330c      	adds	r3, #12
 800ddda:	687a      	ldr	r2, [r7, #4]
 800dddc:	7f12      	ldrb	r2, [r2, #28]
 800ddde:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	330d      	adds	r3, #13
 800dde4:	687a      	ldr	r2, [r7, #4]
 800dde6:	7f52      	ldrb	r2, [r2, #29]
 800dde8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 800ddea:	683b      	ldr	r3, [r7, #0]
 800ddec:	330e      	adds	r3, #14
 800ddee:	687a      	ldr	r2, [r7, #4]
 800ddf0:	7f92      	ldrb	r2, [r2, #30]
 800ddf2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	330f      	adds	r3, #15
 800ddf8:	687a      	ldr	r2, [r7, #4]
 800ddfa:	7fd2      	ldrb	r2, [r2, #31]
 800ddfc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	3310      	adds	r3, #16
 800de02:	687a      	ldr	r2, [r7, #4]
 800de04:	f892 2020 	ldrb.w	r2, [r2, #32]
 800de08:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	3311      	adds	r3, #17
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800de14:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	3312      	adds	r3, #18
 800de1a:	687a      	ldr	r2, [r7, #4]
 800de1c:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800de20:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	3313      	adds	r3, #19
 800de26:	687a      	ldr	r2, [r7, #4]
 800de28:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 800de2c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	3314      	adds	r3, #20
 800de32:	687a      	ldr	r2, [r7, #4]
 800de34:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800de38:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	3315      	adds	r3, #21
 800de3e:	687a      	ldr	r2, [r7, #4]
 800de40:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800de44:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	3316      	adds	r3, #22
 800de4a:	687a      	ldr	r2, [r7, #4]
 800de4c:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800de50:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	3317      	adds	r3, #23
 800de56:	687a      	ldr	r2, [r7, #4]
 800de58:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 800de5c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	3318      	adds	r3, #24
 800de62:	687a      	ldr	r2, [r7, #4]
 800de64:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800de68:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	3319      	adds	r3, #25
 800de6e:	687a      	ldr	r2, [r7, #4]
 800de70:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800de74:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	331a      	adds	r3, #26
 800de7a:	687a      	ldr	r2, [r7, #4]
 800de7c:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 800de80:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	331b      	adds	r3, #27
 800de86:	687a      	ldr	r2, [r7, #4]
 800de88:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 800de8c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	331c      	adds	r3, #28
 800de92:	687a      	ldr	r2, [r7, #4]
 800de94:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800de98:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	331d      	adds	r3, #29
 800de9e:	687a      	ldr	r2, [r7, #4]
 800dea0:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800dea4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	331e      	adds	r3, #30
 800deaa:	687a      	ldr	r2, [r7, #4]
 800deac:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 800deb0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	331f      	adds	r3, #31
 800deb6:	687a      	ldr	r2, [r7, #4]
 800deb8:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 800debc:	701a      	strb	r2, [r3, #0]
}
 800debe:	bf00      	nop
 800dec0:	370c      	adds	r7, #12
 800dec2:	46bd      	mov	sp, r7
 800dec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec8:	4770      	bx	lr

0800deca <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800deca:	b480      	push	{r7}
 800decc:	b085      	sub	sp, #20
 800dece:	af00      	add	r7, sp, #0
 800ded0:	4603      	mov	r3, r0
 800ded2:	603a      	str	r2, [r7, #0]
 800ded4:	80fb      	strh	r3, [r7, #6]
 800ded6:	460b      	mov	r3, r1
 800ded8:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800deda:	2300      	movs	r3, #0
 800dedc:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 800dede:	2300      	movs	r3, #0
 800dee0:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800dee2:	88fb      	ldrh	r3, [r7, #6]
 800dee4:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800dee6:	2300      	movs	r3, #0
 800dee8:	81fb      	strh	r3, [r7, #14]
 800deea:	e00e      	b.n	800df0a <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800deec:	88ba      	ldrh	r2, [r7, #4]
 800deee:	89fb      	ldrh	r3, [r7, #14]
 800def0:	1ad3      	subs	r3, r2, r3
 800def2:	3b01      	subs	r3, #1
 800def4:	683a      	ldr	r2, [r7, #0]
 800def6:	4413      	add	r3, r2
 800def8:	89ba      	ldrh	r2, [r7, #12]
 800defa:	b2d2      	uxtb	r2, r2
 800defc:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800defe:	89bb      	ldrh	r3, [r7, #12]
 800df00:	0a1b      	lsrs	r3, r3, #8
 800df02:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800df04:	89fb      	ldrh	r3, [r7, #14]
 800df06:	3301      	adds	r3, #1
 800df08:	81fb      	strh	r3, [r7, #14]
 800df0a:	89fa      	ldrh	r2, [r7, #14]
 800df0c:	88bb      	ldrh	r3, [r7, #4]
 800df0e:	429a      	cmp	r2, r3
 800df10:	d3ec      	bcc.n	800deec <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 800df12:	bf00      	nop
 800df14:	bf00      	nop
 800df16:	3714      	adds	r7, #20
 800df18:	46bd      	mov	sp, r7
 800df1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1e:	4770      	bx	lr

0800df20 <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800df20:	b480      	push	{r7}
 800df22:	b085      	sub	sp, #20
 800df24:	af00      	add	r7, sp, #0
 800df26:	4603      	mov	r3, r0
 800df28:	6039      	str	r1, [r7, #0]
 800df2a:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800df2c:	2300      	movs	r3, #0
 800df2e:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 800df30:	e00a      	b.n	800df48 <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 800df32:	89fb      	ldrh	r3, [r7, #14]
 800df34:	021b      	lsls	r3, r3, #8
 800df36:	b21a      	sxth	r2, r3
 800df38:	683b      	ldr	r3, [r7, #0]
 800df3a:	1c59      	adds	r1, r3, #1
 800df3c:	6039      	str	r1, [r7, #0]
 800df3e:	781b      	ldrb	r3, [r3, #0]
 800df40:	b21b      	sxth	r3, r3
 800df42:	4313      	orrs	r3, r2
 800df44:	b21b      	sxth	r3, r3
 800df46:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800df48:	88fb      	ldrh	r3, [r7, #6]
 800df4a:	1e5a      	subs	r2, r3, #1
 800df4c:	80fa      	strh	r2, [r7, #6]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d1ef      	bne.n	800df32 <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 800df52:	89fb      	ldrh	r3, [r7, #14]
}
 800df54:	4618      	mov	r0, r3
 800df56:	3714      	adds	r7, #20
 800df58:	46bd      	mov	sp, r7
 800df5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5e:	4770      	bx	lr

0800df60 <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800df60:	b480      	push	{r7}
 800df62:	b085      	sub	sp, #20
 800df64:	af00      	add	r7, sp, #0
 800df66:	4603      	mov	r3, r0
 800df68:	603a      	str	r2, [r7, #0]
 800df6a:	80fb      	strh	r3, [r7, #6]
 800df6c:	460b      	mov	r3, r1
 800df6e:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800df70:	2300      	movs	r3, #0
 800df72:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 800df74:	2300      	movs	r3, #0
 800df76:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800df78:	88fb      	ldrh	r3, [r7, #6]
 800df7a:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800df7c:	2300      	movs	r3, #0
 800df7e:	81fb      	strh	r3, [r7, #14]
 800df80:	e00f      	b.n	800dfa2 <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800df82:	88ba      	ldrh	r2, [r7, #4]
 800df84:	89fb      	ldrh	r3, [r7, #14]
 800df86:	1ad3      	subs	r3, r2, r3
 800df88:	3b01      	subs	r3, #1
 800df8a:	683a      	ldr	r2, [r7, #0]
 800df8c:	4413      	add	r3, r2
 800df8e:	89ba      	ldrh	r2, [r7, #12]
 800df90:	b2d2      	uxtb	r2, r2
 800df92:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800df94:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800df98:	121b      	asrs	r3, r3, #8
 800df9a:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800df9c:	89fb      	ldrh	r3, [r7, #14]
 800df9e:	3301      	adds	r3, #1
 800dfa0:	81fb      	strh	r3, [r7, #14]
 800dfa2:	89fa      	ldrh	r2, [r7, #14]
 800dfa4:	88bb      	ldrh	r3, [r7, #4]
 800dfa6:	429a      	cmp	r2, r3
 800dfa8:	d3eb      	bcc.n	800df82 <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 800dfaa:	bf00      	nop
 800dfac:	bf00      	nop
 800dfae:	3714      	adds	r7, #20
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb6:	4770      	bx	lr

0800dfb8 <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800dfb8:	b480      	push	{r7}
 800dfba:	b085      	sub	sp, #20
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	6039      	str	r1, [r7, #0]
 800dfc2:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	781b      	ldrb	r3, [r3, #0]
 800dfcc:	b25b      	sxtb	r3, r3
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	da0e      	bge.n	800dff0 <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 800dfd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dfd6:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 800dfd8:	e00a      	b.n	800dff0 <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 800dfda:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800dfde:	021b      	lsls	r3, r3, #8
 800dfe0:	b21a      	sxth	r2, r3
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	1c59      	adds	r1, r3, #1
 800dfe6:	6039      	str	r1, [r7, #0]
 800dfe8:	781b      	ldrb	r3, [r3, #0]
 800dfea:	b21b      	sxth	r3, r3
 800dfec:	4313      	orrs	r3, r2
 800dfee:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800dff0:	88fb      	ldrh	r3, [r7, #6]
 800dff2:	1e5a      	subs	r2, r3, #1
 800dff4:	80fa      	strh	r2, [r7, #6]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d1ef      	bne.n	800dfda <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 800dffa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800dffe:	4618      	mov	r0, r3
 800e000:	3714      	adds	r7, #20
 800e002:	46bd      	mov	sp, r7
 800e004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e008:	4770      	bx	lr

0800e00a <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e00a:	b480      	push	{r7}
 800e00c:	b087      	sub	sp, #28
 800e00e:	af00      	add	r7, sp, #0
 800e010:	60f8      	str	r0, [r7, #12]
 800e012:	460b      	mov	r3, r1
 800e014:	607a      	str	r2, [r7, #4]
 800e016:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800e018:	2300      	movs	r3, #0
 800e01a:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 800e01c:	2300      	movs	r3, #0
 800e01e:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 800e024:	2300      	movs	r3, #0
 800e026:	82fb      	strh	r3, [r7, #22]
 800e028:	e00e      	b.n	800e048 <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800e02a:	897a      	ldrh	r2, [r7, #10]
 800e02c:	8afb      	ldrh	r3, [r7, #22]
 800e02e:	1ad3      	subs	r3, r2, r3
 800e030:	3b01      	subs	r3, #1
 800e032:	687a      	ldr	r2, [r7, #4]
 800e034:	4413      	add	r3, r2
 800e036:	693a      	ldr	r2, [r7, #16]
 800e038:	b2d2      	uxtb	r2, r2
 800e03a:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	0a1b      	lsrs	r3, r3, #8
 800e040:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 800e042:	8afb      	ldrh	r3, [r7, #22]
 800e044:	3301      	adds	r3, #1
 800e046:	82fb      	strh	r3, [r7, #22]
 800e048:	8afa      	ldrh	r2, [r7, #22]
 800e04a:	897b      	ldrh	r3, [r7, #10]
 800e04c:	429a      	cmp	r2, r3
 800e04e:	d3ec      	bcc.n	800e02a <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 800e050:	bf00      	nop
 800e052:	bf00      	nop
 800e054:	371c      	adds	r7, #28
 800e056:	46bd      	mov	sp, r7
 800e058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05c:	4770      	bx	lr

0800e05e <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e05e:	b480      	push	{r7}
 800e060:	b085      	sub	sp, #20
 800e062:	af00      	add	r7, sp, #0
 800e064:	4603      	mov	r3, r0
 800e066:	6039      	str	r1, [r7, #0]
 800e068:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 800e06a:	2300      	movs	r3, #0
 800e06c:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 800e06e:	e007      	b.n	800e080 <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	021a      	lsls	r2, r3, #8
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	1c59      	adds	r1, r3, #1
 800e078:	6039      	str	r1, [r7, #0]
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	4313      	orrs	r3, r2
 800e07e:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800e080:	88fb      	ldrh	r3, [r7, #6]
 800e082:	1e5a      	subs	r2, r3, #1
 800e084:	80fa      	strh	r2, [r7, #6]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d1f2      	bne.n	800e070 <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 800e08a:	68fb      	ldr	r3, [r7, #12]
}
 800e08c:	4618      	mov	r0, r3
 800e08e:	3714      	adds	r7, #20
 800e090:	46bd      	mov	sp, r7
 800e092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e096:	4770      	bx	lr

0800e098 <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e098:	b480      	push	{r7}
 800e09a:	b085      	sub	sp, #20
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	4603      	mov	r3, r0
 800e0a0:	6039      	str	r1, [r7, #0]
 800e0a2:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	781b      	ldrb	r3, [r3, #0]
 800e0ac:	b25b      	sxtb	r3, r3
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	da0b      	bge.n	800e0ca <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 800e0b2:	f04f 33ff 	mov.w	r3, #4294967295
 800e0b6:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 800e0b8:	e007      	b.n	800e0ca <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	021a      	lsls	r2, r3, #8
 800e0be:	683b      	ldr	r3, [r7, #0]
 800e0c0:	1c59      	adds	r1, r3, #1
 800e0c2:	6039      	str	r1, [r7, #0]
 800e0c4:	781b      	ldrb	r3, [r3, #0]
 800e0c6:	4313      	orrs	r3, r2
 800e0c8:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800e0ca:	88fb      	ldrh	r3, [r7, #6]
 800e0cc:	1e5a      	subs	r2, r3, #1
 800e0ce:	80fa      	strh	r2, [r7, #6]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d1f2      	bne.n	800e0ba <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 800e0d4:	68fb      	ldr	r3, [r7, #12]
}
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	3714      	adds	r7, #20
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e0:	4770      	bx	lr

0800e0e2 <VL53L1_set_powerforce_register>:


VL53L1_Error VL53L1_set_powerforce_register(
	VL53L1_DEV    Dev,
	uint8_t       value)
{
 800e0e2:	b580      	push	{r7, lr}
 800e0e4:	b084      	sub	sp, #16
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	6078      	str	r0, [r7, #4]
 800e0ea:	460b      	mov	r3, r1
 800e0ec:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set power force register
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 800e0f6:	68bb      	ldr	r3, [r7, #8]
 800e0f8:	78fa      	ldrb	r2, [r7, #3]
 800e0fa:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8

	status = VL53L1_WrByte(
 800e0fe:	68bb      	ldr	r3, [r7, #8]
 800e100:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800e104:	461a      	mov	r2, r3
 800e106:	2183      	movs	r1, #131	; 0x83
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f001 fd0d 	bl	800fb28 <VL53L1_WrByte>
 800e10e:	4603      	mov	r3, r0
 800e110:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 800e112:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e116:	4618      	mov	r0, r3
 800e118:	3710      	adds	r7, #16
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}

0800e11e <VL53L1_enable_powerforce>:


VL53L1_Error VL53L1_enable_powerforce(
	VL53L1_DEV    Dev)
{
 800e11e:	b580      	push	{r7, lr}
 800e120:	b084      	sub	sp, #16
 800e122:	af00      	add	r7, sp, #0
 800e124:	6078      	str	r0, [r7, #4]
	/*
	 * Enable power force
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800e126:	2300      	movs	r3, #0
 800e128:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_powerforce_register(Dev, 0x01);
 800e12a:	2101      	movs	r1, #1
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	f7ff ffd8 	bl	800e0e2 <VL53L1_set_powerforce_register>
 800e132:	4603      	mov	r3, r0
 800e134:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800e136:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e13a:	4618      	mov	r0, r3
 800e13c:	3710      	adds	r7, #16
 800e13e:	46bd      	mov	sp, r7
 800e140:	bd80      	pop	{r7, pc}

0800e142 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 800e142:	b580      	push	{r7, lr}
 800e144:	b086      	sub	sp, #24
 800e146:	af00      	add	r7, sp, #0
 800e148:	4603      	mov	r3, r0
 800e14a:	460a      	mov	r2, r1
 800e14c:	80fb      	strh	r3, [r7, #6]
 800e14e:	4613      	mov	r3, r2
 800e150:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 800e152:	2300      	movs	r3, #0
 800e154:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 800e156:	2300      	movs	r3, #0
 800e158:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800e15a:	2300      	movs	r3, #0
 800e15c:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 800e15e:	88fb      	ldrh	r3, [r7, #6]
 800e160:	4618      	mov	r0, r3
 800e162:	f000 faa7 	bl	800e6b4 <VL53L1_calc_pll_period_us>
 800e166:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800e168:	797b      	ldrb	r3, [r7, #5]
 800e16a:	4618      	mov	r0, r3
 800e16c:	f000 fab6 	bl	800e6dc <VL53L1_decode_vcsel_period>
 800e170:	4603      	mov	r3, r0
 800e172:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 800e174:	697a      	ldr	r2, [r7, #20]
 800e176:	4613      	mov	r3, r2
 800e178:	00db      	lsls	r3, r3, #3
 800e17a:	4413      	add	r3, r2
 800e17c:	021b      	lsls	r3, r3, #8
 800e17e:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	099b      	lsrs	r3, r3, #6
 800e184:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 800e186:	7cfa      	ldrb	r2, [r7, #19]
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	fb02 f303 	mul.w	r3, r2, r3
 800e18e:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	099b      	lsrs	r3, r3, #6
 800e194:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 800e196:	68fb      	ldr	r3, [r7, #12]
}
 800e198:	4618      	mov	r0, r3
 800e19a:	3718      	adds	r7, #24
 800e19c:	46bd      	mov	sp, r7
 800e19e:	bd80      	pop	{r7, pc}

0800e1a0 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 800e1a0:	b480      	push	{r7}
 800e1a2:	b089      	sub	sp, #36	; 0x24
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	60f8      	str	r0, [r7, #12]
 800e1a8:	4608      	mov	r0, r1
 800e1aa:	4611      	mov	r1, r2
 800e1ac:	461a      	mov	r2, r3
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	817b      	strh	r3, [r7, #10]
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	813b      	strh	r3, [r7, #8]
 800e1b6:	4613      	mov	r3, r2
 800e1b8:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	011b      	lsls	r3, r3, #4
 800e1d2:	4a23      	ldr	r2, [pc, #140]	; (800e260 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800e1d4:	fb82 1203 	smull	r1, r2, r2, r3
 800e1d8:	1192      	asrs	r2, r2, #6
 800e1da:	17db      	asrs	r3, r3, #31
 800e1dc:	1ad3      	subs	r3, r2, r3
 800e1de:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 800e1e0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	da03      	bge.n	800e1f0 <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800e1e8:	897b      	ldrh	r3, [r7, #10]
 800e1ea:	425b      	negs	r3, r3
 800e1ec:	b29b      	uxth	r3, r3
 800e1ee:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 800e1f0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	da03      	bge.n	800e200 <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 800e1f8:	893b      	ldrh	r3, [r7, #8]
 800e1fa:	425b      	negs	r3, r3
 800e1fc:	b29b      	uxth	r3, r3
 800e1fe:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 800e200:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800e204:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800e208:	4413      	add	r3, r2
 800e20a:	015b      	lsls	r3, r3, #5
 800e20c:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	4a13      	ldr	r2, [pc, #76]	; (800e260 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800e212:	fb82 1203 	smull	r1, r2, r2, r3
 800e216:	1192      	asrs	r2, r2, #6
 800e218:	17db      	asrs	r3, r3, #31
 800e21a:	1ad3      	subs	r3, r2, r3
 800e21c:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 800e21e:	697a      	ldr	r2, [r7, #20]
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	4413      	add	r3, r2
 800e224:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 800e226:	79fa      	ldrb	r2, [r7, #7]
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	fb02 f303 	mul.w	r3, r2, r3
 800e22e:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	3310      	adds	r3, #16
 800e234:	2b00      	cmp	r3, #0
 800e236:	da00      	bge.n	800e23a <VL53L1_calc_range_ignore_threshold+0x9a>
 800e238:	331f      	adds	r3, #31
 800e23a:	115b      	asrs	r3, r3, #5
 800e23c:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e244:	db03      	blt.n	800e24e <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 800e246:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e24a:	83fb      	strh	r3, [r7, #30]
 800e24c:	e001      	b.n	800e252 <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 800e24e:	697b      	ldr	r3, [r7, #20]
 800e250:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 800e252:	8bfb      	ldrh	r3, [r7, #30]
}
 800e254:	4618      	mov	r0, r3
 800e256:	3724      	adds	r7, #36	; 0x24
 800e258:	46bd      	mov	sp, r7
 800e25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25e:	4770      	bx	lr
 800e260:	10624dd3 	.word	0x10624dd3

0800e264 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800e264:	b480      	push	{r7}
 800e266:	b085      	sub	sp, #20
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
 800e26c:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800e26e:	2300      	movs	r3, #0
 800e270:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	031a      	lsls	r2, r3, #12
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	085b      	lsrs	r3, r3, #1
 800e27a:	441a      	add	r2, r3
	timeout_mclks   =
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e282:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 800e284:	68fb      	ldr	r3, [r7, #12]
}
 800e286:	4618      	mov	r0, r3
 800e288:	3714      	adds	r7, #20
 800e28a:	46bd      	mov	sp, r7
 800e28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e290:	4770      	bx	lr

0800e292 <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800e292:	b580      	push	{r7, lr}
 800e294:	b084      	sub	sp, #16
 800e296:	af00      	add	r7, sp, #0
 800e298:	6078      	str	r0, [r7, #4]
 800e29a:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800e29c:	2300      	movs	r3, #0
 800e29e:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 800e2a4:	6839      	ldr	r1, [r7, #0]
 800e2a6:	6878      	ldr	r0, [r7, #4]
 800e2a8:	f7ff ffdc 	bl	800e264 <VL53L1_calc_timeout_mclks>
 800e2ac:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53L1_encode_timeout(timeout_mclks);
 800e2ae:	68f8      	ldr	r0, [r7, #12]
 800e2b0:	f000 f85e 	bl	800e370 <VL53L1_encode_timeout>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800e2b8:	897b      	ldrh	r3, [r7, #10]
}
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	3710      	adds	r7, #16
 800e2be:	46bd      	mov	sp, r7
 800e2c0:	bd80      	pop	{r7, pc}

0800e2c2 <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 800e2c2:	b4f0      	push	{r4, r5, r6, r7}
 800e2c4:	b086      	sub	sp, #24
 800e2c6:	af00      	add	r7, sp, #0
 800e2c8:	6078      	str	r0, [r7, #4]
 800e2ca:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	617b      	str	r3, [r7, #20]
	uint64_t tmp            = 0;
 800e2d0:	f04f 0200 	mov.w	r2, #0
 800e2d4:	f04f 0300 	mov.w	r3, #0
 800e2d8:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	4618      	mov	r0, r3
 800e2e0:	f04f 0100 	mov.w	r1, #0
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	461a      	mov	r2, r3
 800e2e8:	f04f 0300 	mov.w	r3, #0
 800e2ec:	fb02 fc01 	mul.w	ip, r2, r1
 800e2f0:	fb00 f603 	mul.w	r6, r0, r3
 800e2f4:	4466      	add	r6, ip
 800e2f6:	fba0 2302 	umull	r2, r3, r0, r2
 800e2fa:	18f1      	adds	r1, r6, r3
 800e2fc:	460b      	mov	r3, r1
 800e2fe:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800e302:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 800e306:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e30a:	f512 6400 	adds.w	r4, r2, #2048	; 0x800
 800e30e:	f143 0500 	adc.w	r5, r3, #0
 800e312:	e9c7 4502 	strd	r4, r5, [r7, #8]
	tmp  = tmp >> 12;
 800e316:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e31a:	f04f 0200 	mov.w	r2, #0
 800e31e:	f04f 0300 	mov.w	r3, #0
 800e322:	0b02      	lsrs	r2, r0, #12
 800e324:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800e328:	0b0b      	lsrs	r3, r1, #12
 800e32a:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 800e32e:	68bb      	ldr	r3, [r7, #8]
 800e330:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 800e332:	697b      	ldr	r3, [r7, #20]
}
 800e334:	4618      	mov	r0, r3
 800e336:	3718      	adds	r7, #24
 800e338:	46bd      	mov	sp, r7
 800e33a:	bcf0      	pop	{r4, r5, r6, r7}
 800e33c:	4770      	bx	lr

0800e33e <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 800e33e:	b580      	push	{r7, lr}
 800e340:	b084      	sub	sp, #16
 800e342:	af00      	add	r7, sp, #0
 800e344:	4603      	mov	r3, r0
 800e346:	6039      	str	r1, [r7, #0]
 800e348:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 800e34a:	2300      	movs	r3, #0
 800e34c:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 800e34e:	2300      	movs	r3, #0
 800e350:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53L1_decode_timeout(timeout_encoded);
 800e352:	88fb      	ldrh	r3, [r7, #6]
 800e354:	4618      	mov	r0, r3
 800e356:	f000 f837 	bl	800e3c8 <VL53L1_decode_timeout>
 800e35a:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 800e35c:	6839      	ldr	r1, [r7, #0]
 800e35e:	68f8      	ldr	r0, [r7, #12]
 800e360:	f7ff ffaf 	bl	800e2c2 <VL53L1_calc_timeout_us>
 800e364:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 800e366:	68bb      	ldr	r3, [r7, #8]
}
 800e368:	4618      	mov	r0, r3
 800e36a:	3710      	adds	r7, #16
 800e36c:	46bd      	mov	sp, r7
 800e36e:	bd80      	pop	{r7, pc}

0800e370 <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 800e370:	b480      	push	{r7}
 800e372:	b087      	sub	sp, #28
 800e374:	af00      	add	r7, sp, #0
 800e376:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800e378:	2300      	movs	r3, #0
 800e37a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800e37c:	2300      	movs	r3, #0
 800e37e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800e380:	2300      	movs	r3, #0
 800e382:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d017      	beq.n	800e3ba <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	3b01      	subs	r3, #1
 800e38e:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e390:	e005      	b.n	800e39e <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800e392:	693b      	ldr	r3, [r7, #16]
 800e394:	085b      	lsrs	r3, r3, #1
 800e396:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800e398:	89fb      	ldrh	r3, [r7, #14]
 800e39a:	3301      	adds	r3, #1
 800e39c:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e39e:	693b      	ldr	r3, [r7, #16]
 800e3a0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d1f4      	bne.n	800e392 <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800e3a8:	89fb      	ldrh	r3, [r7, #14]
 800e3aa:	021b      	lsls	r3, r3, #8
 800e3ac:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800e3ae:	693b      	ldr	r3, [r7, #16]
 800e3b0:	b29b      	uxth	r3, r3
 800e3b2:	b2db      	uxtb	r3, r3
 800e3b4:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800e3b6:	4413      	add	r3, r2
 800e3b8:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800e3ba:	8afb      	ldrh	r3, [r7, #22]
}
 800e3bc:	4618      	mov	r0, r3
 800e3be:	371c      	adds	r7, #28
 800e3c0:	46bd      	mov	sp, r7
 800e3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c6:	4770      	bx	lr

0800e3c8 <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 800e3c8:	b480      	push	{r7}
 800e3ca:	b085      	sub	sp, #20
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e3d6:	88fb      	ldrh	r3, [r7, #6]
 800e3d8:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800e3da:	88fa      	ldrh	r2, [r7, #6]
 800e3dc:	0a12      	lsrs	r2, r2, #8
 800e3de:	b292      	uxth	r2, r2
 800e3e0:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e3e2:	3301      	adds	r3, #1
 800e3e4:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3714      	adds	r7, #20
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr

0800e3f4 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 800e3f4:	b580      	push	{r7, lr}
 800e3f6:	b088      	sub	sp, #32
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	60f8      	str	r0, [r7, #12]
 800e3fc:	60b9      	str	r1, [r7, #8]
 800e3fe:	607a      	str	r2, [r7, #4]
 800e400:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e402:	2300      	movs	r3, #0
 800e404:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 800e406:	2300      	movs	r3, #0
 800e408:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 800e40a:	2300      	movs	r3, #0
 800e40c:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 800e40e:	2300      	movs	r3, #0
 800e410:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 800e412:	887b      	ldrh	r3, [r7, #2]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d102      	bne.n	800e41e <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800e418:	23f1      	movs	r3, #241	; 0xf1
 800e41a:	77fb      	strb	r3, [r7, #31]
 800e41c:	e05d      	b.n	800e4da <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800e41e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e420:	799a      	ldrb	r2, [r3, #6]
 800e422:	887b      	ldrh	r3, [r7, #2]
 800e424:	4611      	mov	r1, r2
 800e426:	4618      	mov	r0, r3
 800e428:	f7ff fe8b 	bl	800e142 <VL53L1_calc_macro_period_us>
 800e42c:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 800e42e:	6979      	ldr	r1, [r7, #20]
 800e430:	68f8      	ldr	r0, [r7, #12]
 800e432:	f7ff ff17 	bl	800e264 <VL53L1_calc_timeout_mclks>
 800e436:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 800e438:	69bb      	ldr	r3, [r7, #24]
 800e43a:	2bff      	cmp	r3, #255	; 0xff
 800e43c:	d901      	bls.n	800e442 <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 800e43e:	23ff      	movs	r3, #255	; 0xff
 800e440:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 800e442:	69bb      	ldr	r3, [r7, #24]
 800e444:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 800e446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e448:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800e44a:	6979      	ldr	r1, [r7, #20]
 800e44c:	68b8      	ldr	r0, [r7, #8]
 800e44e:	f7ff ff20 	bl	800e292 <VL53L1_calc_encoded_timeout>
 800e452:	4603      	mov	r3, r0
 800e454:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e456:	8a7b      	ldrh	r3, [r7, #18]
 800e458:	0a1b      	lsrs	r3, r3, #8
 800e45a:	b29b      	uxth	r3, r3
 800e45c:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 800e45e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e460:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e462:	8a7b      	ldrh	r3, [r7, #18]
 800e464:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 800e466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e468:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800e46a:	6979      	ldr	r1, [r7, #20]
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f7ff ff10 	bl	800e292 <VL53L1_calc_encoded_timeout>
 800e472:	4603      	mov	r3, r0
 800e474:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e476:	8a7b      	ldrh	r3, [r7, #18]
 800e478:	0a1b      	lsrs	r3, r3, #8
 800e47a:	b29b      	uxth	r3, r3
 800e47c:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 800e47e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e480:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e482:	8a7b      	ldrh	r3, [r7, #18]
 800e484:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 800e486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e488:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800e48a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e48c:	7a5a      	ldrb	r2, [r3, #9]
 800e48e:	887b      	ldrh	r3, [r7, #2]
 800e490:	4611      	mov	r1, r2
 800e492:	4618      	mov	r0, r3
 800e494:	f7ff fe55 	bl	800e142 <VL53L1_calc_macro_period_us>
 800e498:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 800e49a:	6979      	ldr	r1, [r7, #20]
 800e49c:	68b8      	ldr	r0, [r7, #8]
 800e49e:	f7ff fef8 	bl	800e292 <VL53L1_calc_encoded_timeout>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e4a6:	8a7b      	ldrh	r3, [r7, #18]
 800e4a8:	0a1b      	lsrs	r3, r3, #8
 800e4aa:	b29b      	uxth	r3, r3
 800e4ac:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800e4ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4b0:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e4b2:	8a7b      	ldrh	r3, [r7, #18]
 800e4b4:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 800e4b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4b8:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 800e4ba:	6979      	ldr	r1, [r7, #20]
 800e4bc:	6878      	ldr	r0, [r7, #4]
 800e4be:	f7ff fee8 	bl	800e292 <VL53L1_calc_encoded_timeout>
 800e4c2:	4603      	mov	r3, r0
 800e4c4:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e4c6:	8a7b      	ldrh	r3, [r7, #18]
 800e4c8:	0a1b      	lsrs	r3, r3, #8
 800e4ca:	b29b      	uxth	r3, r3
 800e4cc:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800e4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4d0:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e4d2:	8a7b      	ldrh	r3, [r7, #18]
 800e4d4:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 800e4d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4d8:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 800e4da:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800e4de:	4618      	mov	r0, r3
 800e4e0:	3720      	adds	r7, #32
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	bd80      	pop	{r7, pc}

0800e4e6 <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 800e4e6:	b480      	push	{r7}
 800e4e8:	b083      	sub	sp, #12
 800e4ea:	af00      	add	r7, sp, #0
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	603a      	str	r2, [r7, #0]
 800e4f0:	71fb      	strb	r3, [r7, #7]
 800e4f2:	460b      	mov	r3, r1
 800e4f4:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 800e4f6:	79fb      	ldrb	r3, [r7, #7]
 800e4f8:	2b07      	cmp	r3, #7
 800e4fa:	d90a      	bls.n	800e512 <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 800e4fc:	79bb      	ldrb	r3, [r7, #6]
 800e4fe:	00db      	lsls	r3, r3, #3
 800e500:	b2da      	uxtb	r2, r3
 800e502:	79fb      	ldrb	r3, [r7, #7]
 800e504:	1ad3      	subs	r3, r2, r3
 800e506:	b2db      	uxtb	r3, r3
 800e508:	3b71      	subs	r3, #113	; 0x71
 800e50a:	b2da      	uxtb	r2, r3
 800e50c:	683b      	ldr	r3, [r7, #0]
 800e50e:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 800e510:	e00a      	b.n	800e528 <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 800e512:	79bb      	ldrb	r3, [r7, #6]
 800e514:	f1c3 030f 	rsb	r3, r3, #15
 800e518:	b2db      	uxtb	r3, r3
 800e51a:	00db      	lsls	r3, r3, #3
 800e51c:	b2da      	uxtb	r2, r3
 800e51e:	79fb      	ldrb	r3, [r7, #7]
 800e520:	4413      	add	r3, r2
 800e522:	b2da      	uxtb	r2, r3
 800e524:	683b      	ldr	r3, [r7, #0]
 800e526:	701a      	strb	r2, [r3, #0]
}
 800e528:	bf00      	nop
 800e52a:	370c      	adds	r7, #12
 800e52c:	46bd      	mov	sp, r7
 800e52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e532:	4770      	bx	lr

0800e534 <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 800e534:	b480      	push	{r7}
 800e536:	b085      	sub	sp, #20
 800e538:	af00      	add	r7, sp, #0
 800e53a:	4603      	mov	r3, r0
 800e53c:	60b9      	str	r1, [r7, #8]
 800e53e:	607a      	str	r2, [r7, #4]
 800e540:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 800e542:	7bfb      	ldrb	r3, [r7, #15]
 800e544:	091b      	lsrs	r3, r3, #4
 800e546:	b2da      	uxtb	r2, r3
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800e54c:	7bfb      	ldrb	r3, [r7, #15]
 800e54e:	f003 030f 	and.w	r3, r3, #15
 800e552:	b2da      	uxtb	r2, r3
 800e554:	68bb      	ldr	r3, [r7, #8]
 800e556:	701a      	strb	r2, [r3, #0]

}
 800e558:	bf00      	nop
 800e55a:	3714      	adds	r7, #20
 800e55c:	46bd      	mov	sp, r7
 800e55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e562:	4770      	bx	lr

0800e564 <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800e564:	b480      	push	{r7}
 800e566:	b083      	sub	sp, #12
 800e568:	af00      	add	r7, sp, #0
 800e56a:	4603      	mov	r3, r0
 800e56c:	603a      	str	r2, [r7, #0]
 800e56e:	71fb      	strb	r3, [r7, #7]
 800e570:	460b      	mov	r3, r1
 800e572:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 800e574:	79bb      	ldrb	r3, [r7, #6]
 800e576:	011b      	lsls	r3, r3, #4
 800e578:	b2da      	uxtb	r2, r3
 800e57a:	79fb      	ldrb	r3, [r7, #7]
 800e57c:	4413      	add	r3, r2
 800e57e:	b2da      	uxtb	r2, r3
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	701a      	strb	r2, [r3, #0]

}
 800e584:	bf00      	nop
 800e586:	370c      	adds	r7, #12
 800e588:	46bd      	mov	sp, r7
 800e58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58e:	4770      	bx	lr

0800e590 <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 800e590:	b480      	push	{r7}
 800e592:	b085      	sub	sp, #20
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e598:	2300      	movs	r3, #0
 800e59a:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800e5a0:	68bb      	ldr	r3, [r7, #8]
 800e5a2:	2203      	movs	r2, #3
 800e5a4:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 800e5c8:	68bb      	ldr	r3, [r7, #8]
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	2200      	movs	r2, #0
 800e5dc:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800e5e0:	68bb      	ldr	r3, [r7, #8]
 800e5e2:	2200      	movs	r2, #0
 800e5e4:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 800e5e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	3714      	adds	r7, #20
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f6:	4770      	bx	lr

0800e5f8 <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 800e5f8:	b480      	push	{r7}
 800e5fa:	b087      	sub	sp, #28
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	60f8      	str	r0, [r7, #12]
 800e600:	60b9      	str	r1, [r7, #8]
 800e602:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e604:	2300      	movs	r3, #0
 800e606:	75fb      	strb	r3, [r7, #23]
	SUPPRESS_UNUSED_WARNING(pgeneral);

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	2201      	movs	r2, #1
 800e60c:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	2200      	movs	r2, #0
 800e612:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 800e614:	68bb      	ldr	r3, [r7, #8]
 800e616:	229b      	movs	r2, #155	; 0x9b
 800e618:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	LOG_FUNCTION_END(status);

	return status;
 800e61a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e61e:	4618      	mov	r0, r3
 800e620:	371c      	adds	r7, #28
 800e622:	46bd      	mov	sp, r7
 800e624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e628:	4770      	bx	lr

0800e62a <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 800e62a:	b480      	push	{r7}
 800e62c:	b085      	sub	sp, #20
 800e62e:	af00      	add	r7, sp, #0
 800e630:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e636:	2300      	movs	r3, #0
 800e638:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	f893 2163 	ldrb.w	r2, [r3, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	f893 3163 	ldrb.w	r3, [r3, #355]	; 0x163
 800e658:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e65c:	b2da      	uxtb	r2, r3
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800e66a:	f003 0303 	and.w	r3, r3, #3
 800e66e:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800e676:	009b      	lsls	r3, r3, #2
 800e678:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800e67a:	4413      	add	r3, r2
 800e67c:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2201      	movs	r2, #1
 800e688:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	f893 22ae 	ldrb.w	r2, [r3, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	f893 22ea 	ldrb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187

	LOG_FUNCTION_END(status);

	return status;
 800e6a4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	3714      	adds	r7, #20
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b2:	4770      	bx	lr

0800e6b4 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	b085      	sub	sp, #20
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	4603      	mov	r3, r0
 800e6bc:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 800e6be:	2300      	movs	r3, #0
 800e6c0:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800e6c2:	88fb      	ldrh	r3, [r7, #6]
 800e6c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e6c8:	fb92 f3f3 	sdiv	r3, r2, r3
 800e6cc:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
}
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	3714      	adds	r7, #20
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6da:	4770      	bx	lr

0800e6dc <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800e6dc:	b480      	push	{r7}
 800e6de:	b085      	sub	sp, #20
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800e6ea:	79fb      	ldrb	r3, [r7, #7]
 800e6ec:	3301      	adds	r3, #1
 800e6ee:	b2db      	uxtb	r3, r3
 800e6f0:	005b      	lsls	r3, r3, #1
 800e6f2:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800e6f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	3714      	adds	r7, #20
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e700:	4770      	bx	lr

0800e702 <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800e702:	b480      	push	{r7}
 800e704:	b085      	sub	sp, #20
 800e706:	af00      	add	r7, sp, #0
 800e708:	4603      	mov	r3, r0
 800e70a:	60b9      	str	r1, [r7, #8]
 800e70c:	607a      	str	r2, [r7, #4]
 800e70e:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 800e710:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e714:	2b00      	cmp	r3, #0
 800e716:	da10      	bge.n	800e73a <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800e718:	7bfb      	ldrb	r3, [r7, #15]
 800e71a:	43db      	mvns	r3, r3
 800e71c:	b2db      	uxtb	r3, r3
 800e71e:	f003 0307 	and.w	r3, r3, #7
 800e722:	b2db      	uxtb	r3, r3
 800e724:	3308      	adds	r3, #8
 800e726:	b2da      	uxtb	r2, r3
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 800e72c:	7bfb      	ldrb	r3, [r7, #15]
 800e72e:	3b80      	subs	r3, #128	; 0x80
 800e730:	10db      	asrs	r3, r3, #3
 800e732:	b2da      	uxtb	r2, r3
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 800e738:	e00c      	b.n	800e754 <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 800e73a:	7bfb      	ldrb	r3, [r7, #15]
 800e73c:	f003 0307 	and.w	r3, r3, #7
 800e740:	b2da      	uxtb	r2, r3
 800e742:	68bb      	ldr	r3, [r7, #8]
 800e744:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 800e746:	7bfb      	ldrb	r3, [r7, #15]
 800e748:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800e74c:	10db      	asrs	r3, r3, #3
 800e74e:	b2da      	uxtb	r2, r3
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	701a      	strb	r2, [r3, #0]
}
 800e754:	bf00      	nop
 800e756:	3714      	adds	r7, #20
 800e758:	46bd      	mov	sp, r7
 800e75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e75e:	4770      	bx	lr

0800e760 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800e760:	b580      	push	{r7, lr}
 800e762:	b086      	sub	sp, #24
 800e764:	af00      	add	r7, sp, #0
 800e766:	60f8      	str	r0, [r7, #12]
 800e768:	460b      	mov	r3, r1
 800e76a:	607a      	str	r2, [r7, #4]
 800e76c:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e76e:	2300      	movs	r3, #0
 800e770:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800e772:	897b      	ldrh	r3, [r7, #10]
 800e774:	2b0a      	cmp	r3, #10
 800e776:	d802      	bhi.n	800e77e <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e778:	f06f 0309 	mvn.w	r3, #9
 800e77c:	e047      	b.n	800e80e <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	781b      	ldrb	r3, [r3, #0]
 800e782:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e786:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800e794:	f002 020f 	and.w	r2, r2, #15
 800e798:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800e79a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800e7a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e7a8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800e7aa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800e7b4:	f002 0203 	and.w	r2, r2, #3
 800e7b8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800e7ba:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 800e7c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e7c8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800e7ca:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	88d8      	ldrh	r0, [r3, #6]
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	3305      	adds	r3, #5
 800e7d4:	461a      	mov	r2, r3
 800e7d6:	2102      	movs	r1, #2
 800e7d8:	f7ff fb77 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 800e7e0:	68fa      	ldr	r2, [r7, #12]
 800e7e2:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800e7e4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800e7ea:	68fa      	ldr	r2, [r7, #12]
 800e7ec:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800e7ee:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 800e7f8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800e7fc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800e7fe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 800e804:	68fa      	ldr	r2, [r7, #12]
 800e806:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 800e808:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800e80a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e80e:	4618      	mov	r0, r3
 800e810:	3718      	adds	r7, #24
 800e812:	46bd      	mov	sp, r7
 800e814:	bd80      	pop	{r7, pc}

0800e816 <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800e816:	b580      	push	{r7, lr}
 800e818:	b086      	sub	sp, #24
 800e81a:	af00      	add	r7, sp, #0
 800e81c:	4603      	mov	r3, r0
 800e81e:	60b9      	str	r1, [r7, #8]
 800e820:	607a      	str	r2, [r7, #4]
 800e822:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e824:	2300      	movs	r3, #0
 800e826:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800e828:	89fb      	ldrh	r3, [r7, #14]
 800e82a:	2b0a      	cmp	r3, #10
 800e82c:	d802      	bhi.n	800e834 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e82e:	f06f 0309 	mvn.w	r3, #9
 800e832:	e046      	b.n	800e8c2 <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 800e834:	68bb      	ldr	r3, [r7, #8]
 800e836:	781b      	ldrb	r3, [r3, #0]
 800e838:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e83c:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	3301      	adds	r3, #1
 800e846:	781b      	ldrb	r3, [r3, #0]
 800e848:	f003 030f 	and.w	r3, r3, #15
 800e84c:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 800e852:	68bb      	ldr	r3, [r7, #8]
 800e854:	3302      	adds	r3, #2
 800e856:	781b      	ldrb	r3, [r3, #0]
 800e858:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e85c:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 800e862:	68bb      	ldr	r3, [r7, #8]
 800e864:	3303      	adds	r3, #3
 800e866:	781b      	ldrb	r3, [r3, #0]
 800e868:	f003 0303 	and.w	r3, r3, #3
 800e86c:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	3304      	adds	r3, #4
 800e876:	781b      	ldrb	r3, [r3, #0]
 800e878:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e87c:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	3305      	adds	r3, #5
 800e886:	4619      	mov	r1, r3
 800e888:	2002      	movs	r0, #2
 800e88a:	f7ff fb49 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800e88e:	4603      	mov	r3, r0
 800e890:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 800e896:	68bb      	ldr	r3, [r7, #8]
 800e898:	79da      	ldrb	r2, [r3, #7]
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	7a1a      	ldrb	r2, [r3, #8]
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 800e8a6:	68bb      	ldr	r3, [r7, #8]
 800e8a8:	3309      	adds	r3, #9
 800e8aa:	781b      	ldrb	r3, [r3, #0]
 800e8ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e8b0:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 800e8b6:	68bb      	ldr	r3, [r7, #8]
 800e8b8:	7a9a      	ldrb	r2, [r3, #10]
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 800e8be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	3718      	adds	r7, #24
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	bd80      	pop	{r7, pc}

0800e8ca <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800e8ca:	b580      	push	{r7, lr}
 800e8cc:	b086      	sub	sp, #24
 800e8ce:	af00      	add	r7, sp, #0
 800e8d0:	6078      	str	r0, [r7, #4]
 800e8d2:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800e8d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d108      	bne.n	800e8f2 <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800e8e0:	f107 020c 	add.w	r2, r7, #12
 800e8e4:	230b      	movs	r3, #11
 800e8e6:	2101      	movs	r1, #1
 800e8e8:	6878      	ldr	r0, [r7, #4]
 800e8ea:	f001 f8e7 	bl	800fabc <VL53L1_ReadMulti>
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800e8f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d108      	bne.n	800e90c <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 800e8fa:	f107 030c 	add.w	r3, r7, #12
 800e8fe:	683a      	ldr	r2, [r7, #0]
 800e900:	4619      	mov	r1, r3
 800e902:	200b      	movs	r0, #11
 800e904:	f7ff ff87 	bl	800e816 <VL53L1_i2c_decode_static_nvm_managed>
 800e908:	4603      	mov	r3, r0
 800e90a:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800e90c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e910:	4618      	mov	r0, r3
 800e912:	3718      	adds	r7, #24
 800e914:	46bd      	mov	sp, r7
 800e916:	bd80      	pop	{r7, pc}

0800e918 <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b086      	sub	sp, #24
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	60f8      	str	r0, [r7, #12]
 800e920:	460b      	mov	r3, r1
 800e922:	607a      	str	r2, [r7, #4]
 800e924:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e926:	2300      	movs	r3, #0
 800e928:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800e92a:	897b      	ldrh	r3, [r7, #10]
 800e92c:	2b16      	cmp	r3, #22
 800e92e:	d802      	bhi.n	800e936 <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800e930:	f06f 0309 	mvn.w	r3, #9
 800e934:	e076      	b.n	800ea24 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 800e942:	68fa      	ldr	r2, [r7, #12]
 800e944:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800e946:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 800e94c:	68fa      	ldr	r2, [r7, #12]
 800e94e:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800e950:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 800e956:	68fa      	ldr	r2, [r7, #12]
 800e958:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800e95a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 800e960:	68fa      	ldr	r2, [r7, #12]
 800e962:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800e964:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800e96e:	f002 020f 	and.w	r2, r2, #15
 800e972:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800e974:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 800e97a:	68fa      	ldr	r2, [r7, #12]
 800e97c:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 800e97e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800e988:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800e98c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800e98e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 800e998:	f002 0203 	and.w	r2, r2, #3
 800e99c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800e99e:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	8958      	ldrh	r0, [r3, #10]
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	3309      	adds	r3, #9
 800e9a8:	461a      	mov	r2, r3
 800e9aa:	2102      	movs	r1, #2
 800e9ac:	f7ff fa8d 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	330b      	adds	r3, #11
 800e9ba:	461a      	mov	r2, r3
 800e9bc:	2102      	movs	r1, #2
 800e9be:	f7ff facf 	bl	800df60 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	330d      	adds	r3, #13
 800e9cc:	461a      	mov	r2, r3
 800e9ce:	2102      	movs	r1, #2
 800e9d0:	f7ff fac6 	bl	800df60 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	8a18      	ldrh	r0, [r3, #16]
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	330f      	adds	r3, #15
 800e9dc:	461a      	mov	r2, r3
 800e9de:	2102      	movs	r1, #2
 800e9e0:	f7ff fa73 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 800e9ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e9ee:	b218      	sxth	r0, r3
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	3311      	adds	r3, #17
 800e9f4:	461a      	mov	r2, r3
 800e9f6:	2102      	movs	r1, #2
 800e9f8:	f7ff fab2 	bl	800df60 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	3313      	adds	r3, #19
 800ea06:	461a      	mov	r2, r3
 800ea08:	2102      	movs	r1, #2
 800ea0a:	f7ff faa9 	bl	800df60 <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	3315      	adds	r3, #21
 800ea18:	461a      	mov	r2, r3
 800ea1a:	2102      	movs	r1, #2
 800ea1c:	f7ff faa0 	bl	800df60 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 800ea20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ea24:	4618      	mov	r0, r3
 800ea26:	3718      	adds	r7, #24
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	bd80      	pop	{r7, pc}

0800ea2c <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b086      	sub	sp, #24
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	4603      	mov	r3, r0
 800ea34:	60b9      	str	r1, [r7, #8]
 800ea36:	607a      	str	r2, [r7, #4]
 800ea38:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800ea3e:	89fb      	ldrh	r3, [r7, #14]
 800ea40:	2b16      	cmp	r3, #22
 800ea42:	d802      	bhi.n	800ea4a <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ea44:	f06f 0309 	mvn.w	r3, #9
 800ea48:	e079      	b.n	800eb3e <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 800ea4a:	68bb      	ldr	r3, [r7, #8]
 800ea4c:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 800ea52:	68bb      	ldr	r3, [r7, #8]
 800ea54:	785a      	ldrb	r2, [r3, #1]
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 800ea5a:	68bb      	ldr	r3, [r7, #8]
 800ea5c:	789a      	ldrb	r2, [r3, #2]
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 800ea62:	68bb      	ldr	r3, [r7, #8]
 800ea64:	78da      	ldrb	r2, [r3, #3]
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	791a      	ldrb	r2, [r3, #4]
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 800ea72:	68bb      	ldr	r3, [r7, #8]
 800ea74:	3305      	adds	r3, #5
 800ea76:	781b      	ldrb	r3, [r3, #0]
 800ea78:	f003 030f 	and.w	r3, r3, #15
 800ea7c:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 800ea82:	68bb      	ldr	r3, [r7, #8]
 800ea84:	799a      	ldrb	r2, [r3, #6]
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800ea8a:	68bb      	ldr	r3, [r7, #8]
 800ea8c:	3307      	adds	r3, #7
 800ea8e:	781b      	ldrb	r3, [r3, #0]
 800ea90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ea94:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800ea9a:	68bb      	ldr	r3, [r7, #8]
 800ea9c:	3308      	adds	r3, #8
 800ea9e:	781b      	ldrb	r3, [r3, #0]
 800eaa0:	f003 0303 	and.w	r3, r3, #3
 800eaa4:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 800eaaa:	68bb      	ldr	r3, [r7, #8]
 800eaac:	3309      	adds	r3, #9
 800eaae:	4619      	mov	r1, r3
 800eab0:	2002      	movs	r0, #2
 800eab2:	f7ff fa35 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800eab6:	4603      	mov	r3, r0
 800eab8:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 800eabe:	68bb      	ldr	r3, [r7, #8]
 800eac0:	330b      	adds	r3, #11
 800eac2:	4619      	mov	r1, r3
 800eac4:	2002      	movs	r0, #2
 800eac6:	f7ff fa77 	bl	800dfb8 <VL53L1_i2c_decode_int16_t>
 800eaca:	4603      	mov	r3, r0
 800eacc:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 800ead2:	68bb      	ldr	r3, [r7, #8]
 800ead4:	330d      	adds	r3, #13
 800ead6:	4619      	mov	r1, r3
 800ead8:	2002      	movs	r0, #2
 800eada:	f7ff fa6d 	bl	800dfb8 <VL53L1_i2c_decode_int16_t>
 800eade:	4603      	mov	r3, r0
 800eae0:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	330f      	adds	r3, #15
 800eaea:	4619      	mov	r1, r3
 800eaec:	2002      	movs	r0, #2
 800eaee:	f7ff fa17 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800eaf2:	4603      	mov	r3, r0
 800eaf4:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	3311      	adds	r3, #17
 800eafe:	4619      	mov	r1, r3
 800eb00:	2002      	movs	r0, #2
 800eb02:	f7ff fa59 	bl	800dfb8 <VL53L1_i2c_decode_int16_t>
 800eb06:	4603      	mov	r3, r0
 800eb08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eb0c:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 800eb12:	68bb      	ldr	r3, [r7, #8]
 800eb14:	3313      	adds	r3, #19
 800eb16:	4619      	mov	r1, r3
 800eb18:	2002      	movs	r0, #2
 800eb1a:	f7ff fa4d 	bl	800dfb8 <VL53L1_i2c_decode_int16_t>
 800eb1e:	4603      	mov	r3, r0
 800eb20:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 800eb26:	68bb      	ldr	r3, [r7, #8]
 800eb28:	3315      	adds	r3, #21
 800eb2a:	4619      	mov	r1, r3
 800eb2c:	2002      	movs	r0, #2
 800eb2e:	f7ff fa43 	bl	800dfb8 <VL53L1_i2c_decode_int16_t>
 800eb32:	4603      	mov	r3, r0
 800eb34:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 800eb3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb3e:	4618      	mov	r0, r3
 800eb40:	3718      	adds	r7, #24
 800eb42:	46bd      	mov	sp, r7
 800eb44:	bd80      	pop	{r7, pc}

0800eb46 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800eb46:	b580      	push	{r7, lr}
 800eb48:	b088      	sub	sp, #32
 800eb4a:	af00      	add	r7, sp, #0
 800eb4c:	6078      	str	r0, [r7, #4]
 800eb4e:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800eb50:	2300      	movs	r3, #0
 800eb52:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800eb54:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d108      	bne.n	800eb6e <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800eb5c:	f107 0208 	add.w	r2, r7, #8
 800eb60:	2317      	movs	r3, #23
 800eb62:	210d      	movs	r1, #13
 800eb64:	6878      	ldr	r0, [r7, #4]
 800eb66:	f000 ffa9 	bl	800fabc <VL53L1_ReadMulti>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800eb6e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d108      	bne.n	800eb88 <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 800eb76:	f107 0308 	add.w	r3, r7, #8
 800eb7a:	683a      	ldr	r2, [r7, #0]
 800eb7c:	4619      	mov	r1, r3
 800eb7e:	2017      	movs	r0, #23
 800eb80:	f7ff ff54 	bl	800ea2c <VL53L1_i2c_decode_customer_nvm_managed>
 800eb84:	4603      	mov	r3, r0
 800eb86:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800eb88:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	3720      	adds	r7, #32
 800eb90:	46bd      	mov	sp, r7
 800eb92:	bd80      	pop	{r7, pc}

0800eb94 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b086      	sub	sp, #24
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	60f8      	str	r0, [r7, #12]
 800eb9c:	460b      	mov	r3, r1
 800eb9e:	607a      	str	r2, [r7, #4]
 800eba0:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800eba2:	2300      	movs	r3, #0
 800eba4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800eba6:	897b      	ldrh	r3, [r7, #10]
 800eba8:	2b1f      	cmp	r3, #31
 800ebaa:	d802      	bhi.n	800ebb2 <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ebac:	f06f 0309 	mvn.w	r3, #9
 800ebb0:	e0cf      	b.n	800ed52 <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	881b      	ldrh	r3, [r3, #0]
 800ebb6:	687a      	ldr	r2, [r7, #4]
 800ebb8:	2102      	movs	r1, #2
 800ebba:	4618      	mov	r0, r3
 800ebbc:	f7ff f985 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 800ebc8:	f002 0201 	and.w	r2, r2, #1
 800ebcc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800ebce:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 800ebd8:	f002 020f 	and.w	r2, r2, #15
 800ebdc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800ebde:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 800ebe8:	f002 020f 	and.w	r2, r2, #15
 800ebec:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800ebee:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 800ebf8:	f002 021f 	and.w	r2, r2, #31
 800ebfc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800ebfe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800ec08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ec0c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800ec0e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 800ec18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ec1c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800ec1e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 800ec28:	f002 0201 	and.w	r2, r2, #1
 800ec2c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800ec2e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 800ec34:	68fa      	ldr	r2, [r7, #12]
 800ec36:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 800ec38:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800ec42:	f002 0201 	and.w	r2, r2, #1
 800ec46:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800ec48:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 800ec52:	f002 0203 	and.w	r2, r2, #3
 800ec56:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800ec58:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800ec62:	f002 021f 	and.w	r2, r2, #31
 800ec66:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800ec68:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 800ec72:	f002 0203 	and.w	r2, r2, #3
 800ec76:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800ec78:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 800ec82:	f002 0203 	and.w	r2, r2, #3
 800ec86:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 800ec88:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800ec92:	f002 0207 	and.w	r2, r2, #7
 800ec96:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 800ec98:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800eca2:	f002 021f 	and.w	r2, r2, #31
 800eca6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 800eca8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800ecb2:	f002 0201 	and.w	r2, r2, #1
 800ecb6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800ecb8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800ecbe:	68fa      	ldr	r2, [r7, #12]
 800ecc0:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800ecc2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 800ecc8:	68fa      	ldr	r2, [r7, #12]
 800ecca:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800eccc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 800ecd2:	68fa      	ldr	r2, [r7, #12]
 800ecd4:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800ecd6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 800ecdc:	68fa      	ldr	r2, [r7, #12]
 800ecde:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800ece0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 800ece6:	68fa      	ldr	r2, [r7, #12]
 800ece8:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 800ecea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 800ecf0:	68fa      	ldr	r2, [r7, #12]
 800ecf2:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 800ecf4:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	8b18      	ldrh	r0, [r3, #24]
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	3318      	adds	r3, #24
 800ecfe:	461a      	mov	r2, r3
 800ed00:	2102      	movs	r1, #2
 800ed02:	f7ff f8e2 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 800ed0a:	68fa      	ldr	r2, [r7, #12]
 800ed0c:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 800ed0e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 800ed14:	68fa      	ldr	r2, [r7, #12]
 800ed16:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 800ed18:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 800ed22:	f002 020f 	and.w	r2, r2, #15
 800ed26:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 800ed28:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 800ed2e:	68fa      	ldr	r2, [r7, #12]
 800ed30:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 800ed32:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 800ed3c:	f002 020f 	and.w	r2, r2, #15
 800ed40:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 800ed42:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 800ed48:	68fa      	ldr	r2, [r7, #12]
 800ed4a:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 800ed4c:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800ed4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	3718      	adds	r7, #24
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bd80      	pop	{r7, pc}

0800ed5a <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800ed5a:	b580      	push	{r7, lr}
 800ed5c:	b086      	sub	sp, #24
 800ed5e:	af00      	add	r7, sp, #0
 800ed60:	60f8      	str	r0, [r7, #12]
 800ed62:	460b      	mov	r3, r1
 800ed64:	607a      	str	r2, [r7, #4]
 800ed66:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ed68:	2300      	movs	r3, #0
 800ed6a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 800ed6c:	897b      	ldrh	r3, [r7, #10]
 800ed6e:	2b15      	cmp	r3, #21
 800ed70:	d802      	bhi.n	800ed78 <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ed72:	f06f 0309 	mvn.w	r3, #9
 800ed76:	e070      	b.n	800ee5a <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 800ed84:	68fa      	ldr	r2, [r7, #12]
 800ed86:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800ed88:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 800ed8e:	68fa      	ldr	r2, [r7, #12]
 800ed90:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800ed92:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 800ed9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800eda0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800eda2:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 800eda8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800edac:	b298      	uxth	r0, r3
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	3304      	adds	r3, #4
 800edb2:	461a      	mov	r2, r3
 800edb4:	2102      	movs	r1, #2
 800edb6:	f7ff f888 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 800edc2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800edc6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800edc8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 800edce:	68fa      	ldr	r2, [r7, #12]
 800edd0:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 800edd2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 800edd8:	68fa      	ldr	r2, [r7, #12]
 800edda:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800eddc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 800ede6:	f002 0201 	and.w	r2, r2, #1
 800edea:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800edec:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 800edf6:	f002 0207 	and.w	r2, r2, #7
 800edfa:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800edfc:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	8998      	ldrh	r0, [r3, #12]
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	330c      	adds	r3, #12
 800ee06:	461a      	mov	r2, r3
 800ee08:	2102      	movs	r1, #2
 800ee0a:	f7ff f85e 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	89d8      	ldrh	r0, [r3, #14]
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	330e      	adds	r3, #14
 800ee16:	461a      	mov	r2, r3
 800ee18:	2102      	movs	r1, #2
 800ee1a:	f7ff f856 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	8a18      	ldrh	r0, [r3, #16]
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	3310      	adds	r3, #16
 800ee26:	461a      	mov	r2, r3
 800ee28:	2102      	movs	r1, #2
 800ee2a:	f7ff f84e 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 800ee32:	68fa      	ldr	r2, [r7, #12]
 800ee34:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800ee36:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 800ee3c:	68fa      	ldr	r2, [r7, #12]
 800ee3e:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800ee40:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 800ee46:	68fa      	ldr	r2, [r7, #12]
 800ee48:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800ee4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 800ee50:	68fa      	ldr	r2, [r7, #12]
 800ee52:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800ee54:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800ee56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	3718      	adds	r7, #24
 800ee5e:	46bd      	mov	sp, r7
 800ee60:	bd80      	pop	{r7, pc}

0800ee62 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800ee62:	b580      	push	{r7, lr}
 800ee64:	b086      	sub	sp, #24
 800ee66:	af00      	add	r7, sp, #0
 800ee68:	60f8      	str	r0, [r7, #12]
 800ee6a:	460b      	mov	r3, r1
 800ee6c:	607a      	str	r2, [r7, #4]
 800ee6e:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ee70:	2300      	movs	r3, #0
 800ee72:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 800ee74:	897b      	ldrh	r3, [r7, #10]
 800ee76:	2b16      	cmp	r3, #22
 800ee78:	d802      	bhi.n	800ee80 <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ee7a:	f06f 0309 	mvn.w	r3, #9
 800ee7e:	e06e      	b.n	800ef5e <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	781b      	ldrb	r3, [r3, #0]
 800ee84:	f003 030f 	and.w	r3, r3, #15
 800ee88:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 800ee92:	68fa      	ldr	r2, [r7, #12]
 800ee94:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800ee96:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800eea0:	f002 020f 	and.w	r2, r2, #15
 800eea4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800eea6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 800eeac:	68fa      	ldr	r2, [r7, #12]
 800eeae:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800eeb0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800eeba:	f002 020f 	and.w	r2, r2, #15
 800eebe:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800eec0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 800eec6:	68fa      	ldr	r2, [r7, #12]
 800eec8:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 800eeca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 800eed4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800eed8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800eeda:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800eee4:	f002 020f 	and.w	r2, r2, #15
 800eee8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800eeea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 800eef0:	68fa      	ldr	r2, [r7, #12]
 800eef2:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800eef4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 800eefe:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800ef02:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800ef04:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	8958      	ldrh	r0, [r3, #10]
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	330a      	adds	r3, #10
 800ef0e:	461a      	mov	r2, r3
 800ef10:	2102      	movs	r1, #2
 800ef12:	f7fe ffda 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	8998      	ldrh	r0, [r3, #12]
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	330c      	adds	r3, #12
 800ef1e:	461a      	mov	r2, r3
 800ef20:	2102      	movs	r1, #2
 800ef22:	f7fe ffd2 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 800ef2a:	68fa      	ldr	r2, [r7, #12]
 800ef2c:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 800ef2e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 800ef34:	68fa      	ldr	r2, [r7, #12]
 800ef36:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 800ef38:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	6918      	ldr	r0, [r3, #16]
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	3312      	adds	r3, #18
 800ef42:	461a      	mov	r2, r3
 800ef44:	2104      	movs	r1, #4
 800ef46:	f7ff f860 	bl	800e00a <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 800ef52:	f002 0201 	and.w	r2, r2, #1
 800ef56:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 800ef58:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800ef5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ef5e:	4618      	mov	r0, r3
 800ef60:	3718      	adds	r7, #24
 800ef62:	46bd      	mov	sp, r7
 800ef64:	bd80      	pop	{r7, pc}

0800ef66 <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800ef66:	b580      	push	{r7, lr}
 800ef68:	b086      	sub	sp, #24
 800ef6a:	af00      	add	r7, sp, #0
 800ef6c:	60f8      	str	r0, [r7, #12]
 800ef6e:	460b      	mov	r3, r1
 800ef70:	607a      	str	r2, [r7, #4]
 800ef72:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ef74:	2300      	movs	r3, #0
 800ef76:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800ef78:	897b      	ldrh	r3, [r7, #10]
 800ef7a:	2b11      	cmp	r3, #17
 800ef7c:	d802      	bhi.n	800ef84 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ef7e:	f06f 0309 	mvn.w	r3, #9
 800ef82:	e071      	b.n	800f068 <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	781b      	ldrb	r3, [r3, #0]
 800ef88:	f003 0303 	and.w	r3, r3, #3
 800ef8c:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	8858      	ldrh	r0, [r3, #2]
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	3301      	adds	r3, #1
 800ef9a:	461a      	mov	r2, r3
 800ef9c:	2102      	movs	r1, #2
 800ef9e:	f7fe ff94 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	8898      	ldrh	r0, [r3, #4]
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	3303      	adds	r3, #3
 800efaa:	461a      	mov	r2, r3
 800efac:	2102      	movs	r1, #2
 800efae:	f7fe ff8c 	bl	800deca <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800efba:	f002 0201 	and.w	r2, r2, #1
 800efbe:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800efc0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 800efca:	f002 0207 	and.w	r2, r2, #7
 800efce:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800efd0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 800efd6:	68fa      	ldr	r2, [r7, #12]
 800efd8:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800efda:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 800efe0:	68fa      	ldr	r2, [r7, #12]
 800efe2:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800efe4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800efee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800eff2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800eff4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800effe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f002:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800f004:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800f00e:	f002 0203 	and.w	r2, r2, #3
 800f012:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800f014:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 800f01e:	f002 0203 	and.w	r2, r2, #3
 800f022:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800f024:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 800f02e:	f002 020f 	and.w	r2, r2, #15
 800f032:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800f034:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 800f03a:	68fa      	ldr	r2, [r7, #12]
 800f03c:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 800f03e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 800f044:	68fa      	ldr	r2, [r7, #12]
 800f046:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 800f048:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 800f04e:	68fa      	ldr	r2, [r7, #12]
 800f050:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 800f052:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 800f05c:	f002 0203 	and.w	r2, r2, #3
 800f060:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800f062:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f064:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f068:	4618      	mov	r0, r3
 800f06a:	3718      	adds	r7, #24
 800f06c:	46bd      	mov	sp, r7
 800f06e:	bd80      	pop	{r7, pc}

0800f070 <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f070:	b480      	push	{r7}
 800f072:	b087      	sub	sp, #28
 800f074:	af00      	add	r7, sp, #0
 800f076:	60f8      	str	r0, [r7, #12]
 800f078:	460b      	mov	r3, r1
 800f07a:	607a      	str	r2, [r7, #4]
 800f07c:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f07e:	2300      	movs	r3, #0
 800f080:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 800f082:	897b      	ldrh	r3, [r7, #10]
 800f084:	2b04      	cmp	r3, #4
 800f086:	d802      	bhi.n	800f08e <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f088:	f06f 0309 	mvn.w	r3, #9
 800f08c:	e025      	b.n	800f0da <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	781b      	ldrb	r3, [r3, #0]
 800f092:	f003 0301 	and.w	r3, r3, #1
 800f096:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 800f0a4:	f002 0201 	and.w	r2, r2, #1
 800f0a8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800f0aa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 800f0b4:	f002 0201 	and.w	r2, r2, #1
 800f0b8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800f0ba:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 800f0c4:	f002 0203 	and.w	r2, r2, #3
 800f0c8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800f0ca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	3304      	adds	r3, #4
		pdata->system__mode_start;
 800f0d0:	68fa      	ldr	r2, [r7, #12]
 800f0d2:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800f0d4:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f0d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f0da:	4618      	mov	r0, r3
 800f0dc:	371c      	adds	r7, #28
 800f0de:	46bd      	mov	sp, r7
 800f0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e4:	4770      	bx	lr

0800f0e6 <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 800f0e6:	b580      	push	{r7, lr}
 800f0e8:	b086      	sub	sp, #24
 800f0ea:	af00      	add	r7, sp, #0
 800f0ec:	4603      	mov	r3, r0
 800f0ee:	60b9      	str	r1, [r7, #8]
 800f0f0:	607a      	str	r2, [r7, #4]
 800f0f2:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 800f0f8:	89fb      	ldrh	r3, [r7, #14]
 800f0fa:	2b2b      	cmp	r3, #43	; 0x2b
 800f0fc:	d802      	bhi.n	800f104 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f0fe:	f06f 0309 	mvn.w	r3, #9
 800f102:	e0e2      	b.n	800f2ca <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 800f104:	68bb      	ldr	r3, [r7, #8]
 800f106:	781b      	ldrb	r3, [r3, #0]
 800f108:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f10c:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 800f112:	68bb      	ldr	r3, [r7, #8]
 800f114:	785a      	ldrb	r2, [r3, #1]
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	3302      	adds	r3, #2
 800f11e:	781b      	ldrb	r3, [r3, #0]
 800f120:	f003 030f 	and.w	r3, r3, #15
 800f124:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 800f12a:	68bb      	ldr	r3, [r7, #8]
 800f12c:	78da      	ldrb	r2, [r3, #3]
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 800f132:	68bb      	ldr	r3, [r7, #8]
 800f134:	3304      	adds	r3, #4
 800f136:	4619      	mov	r1, r3
 800f138:	2002      	movs	r0, #2
 800f13a:	f7fe fef1 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f13e:	4603      	mov	r3, r0
 800f140:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 800f146:	68bb      	ldr	r3, [r7, #8]
 800f148:	3306      	adds	r3, #6
 800f14a:	4619      	mov	r1, r3
 800f14c:	2002      	movs	r0, #2
 800f14e:	f7fe fee7 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f152:	4603      	mov	r3, r0
 800f154:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 800f15a:	68bb      	ldr	r3, [r7, #8]
 800f15c:	3308      	adds	r3, #8
 800f15e:	4619      	mov	r1, r3
 800f160:	2002      	movs	r0, #2
 800f162:	f7fe fedd 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f166:	4603      	mov	r3, r0
 800f168:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 800f16e:	68bb      	ldr	r3, [r7, #8]
 800f170:	330a      	adds	r3, #10
 800f172:	4619      	mov	r1, r3
 800f174:	2002      	movs	r0, #2
 800f176:	f7fe fed3 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f17a:	4603      	mov	r3, r0
 800f17c:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 800f182:	68bb      	ldr	r3, [r7, #8]
 800f184:	330c      	adds	r3, #12
 800f186:	4619      	mov	r1, r3
 800f188:	2002      	movs	r0, #2
 800f18a:	f7fe fec9 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f18e:	4603      	mov	r3, r0
 800f190:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 800f196:	68bb      	ldr	r3, [r7, #8]
 800f198:	330e      	adds	r3, #14
 800f19a:	4619      	mov	r1, r3
 800f19c:	2002      	movs	r0, #2
 800f19e:	f7fe febf 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f1a2:	4603      	mov	r3, r0
 800f1a4:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 800f1aa:	68bb      	ldr	r3, [r7, #8]
 800f1ac:	3310      	adds	r3, #16
 800f1ae:	4619      	mov	r1, r3
 800f1b0:	2002      	movs	r0, #2
 800f1b2:	f7fe feb5 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	3312      	adds	r3, #18
 800f1c2:	4619      	mov	r1, r3
 800f1c4:	2002      	movs	r0, #2
 800f1c6:	f7fe feab 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 800f1d2:	68bb      	ldr	r3, [r7, #8]
 800f1d4:	3314      	adds	r3, #20
 800f1d6:	4619      	mov	r1, r3
 800f1d8:	2002      	movs	r0, #2
 800f1da:	f7fe fea1 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f1de:	4603      	mov	r3, r0
 800f1e0:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	3316      	adds	r3, #22
 800f1ea:	4619      	mov	r1, r3
 800f1ec:	2002      	movs	r0, #2
 800f1ee:	f7fe fe97 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	3318      	adds	r3, #24
 800f1fe:	4619      	mov	r1, r3
 800f200:	2002      	movs	r0, #2
 800f202:	f7fe fe8d 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f206:	4603      	mov	r3, r0
 800f208:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	331a      	adds	r3, #26
 800f212:	4619      	mov	r1, r3
 800f214:	2002      	movs	r0, #2
 800f216:	f7fe fe83 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f21a:	4603      	mov	r3, r0
 800f21c:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 800f222:	68bb      	ldr	r3, [r7, #8]
 800f224:	331c      	adds	r3, #28
 800f226:	4619      	mov	r1, r3
 800f228:	2002      	movs	r0, #2
 800f22a:	f7fe fe79 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f22e:	4603      	mov	r3, r0
 800f230:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	331e      	adds	r3, #30
 800f23a:	4619      	mov	r1, r3
 800f23c:	2002      	movs	r0, #2
 800f23e:	f7fe fe6f 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f242:	4603      	mov	r3, r0
 800f244:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 800f24a:	68bb      	ldr	r3, [r7, #8]
 800f24c:	3320      	adds	r3, #32
 800f24e:	4619      	mov	r1, r3
 800f250:	2002      	movs	r0, #2
 800f252:	f7fe fe65 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f256:	4603      	mov	r3, r0
 800f258:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	3322      	adds	r3, #34	; 0x22
 800f262:	4619      	mov	r1, r3
 800f264:	2002      	movs	r0, #2
 800f266:	f7fe fe5b 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f26a:	4603      	mov	r3, r0
 800f26c:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	845a      	strh	r2, [r3, #34]	; 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 800f272:	68bb      	ldr	r3, [r7, #8]
 800f274:	3324      	adds	r3, #36	; 0x24
 800f276:	4619      	mov	r1, r3
 800f278:	2002      	movs	r0, #2
 800f27a:	f7fe fe51 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f27e:	4603      	mov	r3, r0
 800f280:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	849a      	strh	r2, [r3, #36]	; 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 800f286:	68bb      	ldr	r3, [r7, #8]
 800f288:	3326      	adds	r3, #38	; 0x26
 800f28a:	4619      	mov	r1, r3
 800f28c:	2002      	movs	r0, #2
 800f28e:	f7fe fe47 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f292:	4603      	mov	r3, r0
 800f294:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	84da      	strh	r2, [r3, #38]	; 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 800f29a:	68bb      	ldr	r3, [r7, #8]
 800f29c:	3328      	adds	r3, #40	; 0x28
 800f29e:	4619      	mov	r1, r3
 800f2a0:	2002      	movs	r0, #2
 800f2a2:	f7fe fe3d 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f2a6:	4603      	mov	r3, r0
 800f2a8:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	851a      	strh	r2, [r3, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 800f2ae:	68bb      	ldr	r3, [r7, #8]
 800f2b0:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 800f2c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	3718      	adds	r7, #24
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}

0800f2d2 <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 800f2d2:	b580      	push	{r7, lr}
 800f2d4:	b086      	sub	sp, #24
 800f2d6:	af00      	add	r7, sp, #0
 800f2d8:	4603      	mov	r3, r0
 800f2da:	60b9      	str	r1, [r7, #8]
 800f2dc:	607a      	str	r2, [r7, #4]
 800f2de:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 800f2e4:	89fb      	ldrh	r3, [r7, #14]
 800f2e6:	2b20      	cmp	r3, #32
 800f2e8:	d802      	bhi.n	800f2f0 <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f2ea:	f06f 0309 	mvn.w	r3, #9
 800f2ee:	e04d      	b.n	800f38c <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 800f2f0:	68b9      	ldr	r1, [r7, #8]
 800f2f2:	2004      	movs	r0, #4
 800f2f4:	f7fe feb3 	bl	800e05e <VL53L1_i2c_decode_uint32_t>
 800f2f8:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 800f2fe:	68bb      	ldr	r3, [r7, #8]
 800f300:	3304      	adds	r3, #4
 800f302:	4619      	mov	r1, r3
 800f304:	2004      	movs	r0, #4
 800f306:	f7fe feaa 	bl	800e05e <VL53L1_i2c_decode_uint32_t>
 800f30a:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 800f310:	68bb      	ldr	r3, [r7, #8]
 800f312:	3308      	adds	r3, #8
 800f314:	4619      	mov	r1, r3
 800f316:	2004      	movs	r0, #4
 800f318:	f7fe febe 	bl	800e098 <VL53L1_i2c_decode_int32_t>
 800f31c:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 800f322:	68bb      	ldr	r3, [r7, #8]
 800f324:	330c      	adds	r3, #12
 800f326:	4619      	mov	r1, r3
 800f328:	2004      	movs	r0, #4
 800f32a:	f7fe fe98 	bl	800e05e <VL53L1_i2c_decode_uint32_t>
 800f32e:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 800f334:	68bb      	ldr	r3, [r7, #8]
 800f336:	3310      	adds	r3, #16
 800f338:	4619      	mov	r1, r3
 800f33a:	2004      	movs	r0, #4
 800f33c:	f7fe fe8f 	bl	800e05e <VL53L1_i2c_decode_uint32_t>
 800f340:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	3314      	adds	r3, #20
 800f34a:	4619      	mov	r1, r3
 800f34c:	2004      	movs	r0, #4
 800f34e:	f7fe fe86 	bl	800e05e <VL53L1_i2c_decode_uint32_t>
 800f352:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	3318      	adds	r3, #24
 800f35c:	4619      	mov	r1, r3
 800f35e:	2004      	movs	r0, #4
 800f360:	f7fe fe9a 	bl	800e098 <VL53L1_i2c_decode_int32_t>
 800f364:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 800f36a:	68bb      	ldr	r3, [r7, #8]
 800f36c:	331c      	adds	r3, #28
 800f36e:	4619      	mov	r1, r3
 800f370:	2004      	movs	r0, #4
 800f372:	f7fe fe74 	bl	800e05e <VL53L1_i2c_decode_uint32_t>
 800f376:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 800f37c:	68bb      	ldr	r3, [r7, #8]
 800f37e:	f893 2020 	ldrb.w	r2, [r3, #32]
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 800f388:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f38c:	4618      	mov	r0, r3
 800f38e:	3718      	adds	r7, #24
 800f390:	46bd      	mov	sp, r7
 800f392:	bd80      	pop	{r7, pc}

0800f394 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 800f394:	b580      	push	{r7, lr}
 800f396:	b086      	sub	sp, #24
 800f398:	af00      	add	r7, sp, #0
 800f39a:	4603      	mov	r3, r0
 800f39c:	60b9      	str	r1, [r7, #8]
 800f39e:	607a      	str	r2, [r7, #4]
 800f3a0:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 800f3a6:	89fb      	ldrh	r3, [r7, #14]
 800f3a8:	2b37      	cmp	r3, #55	; 0x37
 800f3aa:	d802      	bhi.n	800f3b2 <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f3ac:	f06f 0309 	mvn.w	r3, #9
 800f3b0:	e15e      	b.n	800f670 <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 800f3b2:	68b9      	ldr	r1, [r7, #8]
 800f3b4:	2002      	movs	r0, #2
 800f3b6:	f7fe fdb3 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 800f3c2:	68bb      	ldr	r3, [r7, #8]
 800f3c4:	3302      	adds	r3, #2
 800f3c6:	781b      	ldrb	r3, [r3, #0]
 800f3c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f3cc:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 800f3d2:	68bb      	ldr	r3, [r7, #8]
 800f3d4:	3303      	adds	r3, #3
 800f3d6:	781b      	ldrb	r3, [r3, #0]
 800f3d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f3dc:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 800f3e2:	68bb      	ldr	r3, [r7, #8]
 800f3e4:	3304      	adds	r3, #4
 800f3e6:	781b      	ldrb	r3, [r3, #0]
 800f3e8:	f003 0303 	and.w	r3, r3, #3
 800f3ec:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 800f3f2:	68bb      	ldr	r3, [r7, #8]
 800f3f4:	3305      	adds	r3, #5
 800f3f6:	781b      	ldrb	r3, [r3, #0]
 800f3f8:	f003 0301 	and.w	r3, r3, #1
 800f3fc:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 800f402:	68bb      	ldr	r3, [r7, #8]
 800f404:	3306      	adds	r3, #6
 800f406:	781b      	ldrb	r3, [r3, #0]
 800f408:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f40c:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800f412:	68bb      	ldr	r3, [r7, #8]
 800f414:	3307      	adds	r3, #7
 800f416:	781b      	ldrb	r3, [r3, #0]
 800f418:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f41c:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 800f422:	68bb      	ldr	r3, [r7, #8]
 800f424:	3308      	adds	r3, #8
 800f426:	4619      	mov	r1, r3
 800f428:	2002      	movs	r0, #2
 800f42a:	f7fe fd79 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f42e:	4603      	mov	r3, r0
 800f430:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f434:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 800f43a:	68bb      	ldr	r3, [r7, #8]
 800f43c:	330a      	adds	r3, #10
 800f43e:	781b      	ldrb	r3, [r3, #0]
 800f440:	f003 0303 	and.w	r3, r3, #3
 800f444:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 800f44a:	68bb      	ldr	r3, [r7, #8]
 800f44c:	330b      	adds	r3, #11
 800f44e:	781b      	ldrb	r3, [r3, #0]
 800f450:	f003 0303 	and.w	r3, r3, #3
 800f454:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	330c      	adds	r3, #12
 800f45e:	781b      	ldrb	r3, [r3, #0]
 800f460:	f003 030f 	and.w	r3, r3, #15
 800f464:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	330d      	adds	r3, #13
 800f46e:	781b      	ldrb	r3, [r3, #0]
 800f470:	f003 0307 	and.w	r3, r3, #7
 800f474:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 800f47a:	68bb      	ldr	r3, [r7, #8]
 800f47c:	330e      	adds	r3, #14
 800f47e:	781b      	ldrb	r3, [r3, #0]
 800f480:	f003 0301 	and.w	r3, r3, #1
 800f484:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 800f48a:	68bb      	ldr	r3, [r7, #8]
 800f48c:	330f      	adds	r3, #15
 800f48e:	781b      	ldrb	r3, [r3, #0]
 800f490:	f003 0303 	and.w	r3, r3, #3
 800f494:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	7c1a      	ldrb	r2, [r3, #16]
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 800f4a2:	68bb      	ldr	r3, [r7, #8]
 800f4a4:	7c5a      	ldrb	r2, [r3, #17]
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 800f4aa:	68bb      	ldr	r3, [r7, #8]
 800f4ac:	3312      	adds	r3, #18
 800f4ae:	4619      	mov	r1, r3
 800f4b0:	2002      	movs	r0, #2
 800f4b2:	f7fe fd35 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f4b6:	4603      	mov	r3, r0
 800f4b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f4bc:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800f4c2:	68bb      	ldr	r3, [r7, #8]
 800f4c4:	3316      	adds	r3, #22
 800f4c6:	4619      	mov	r1, r3
 800f4c8:	2002      	movs	r0, #2
 800f4ca:	f7fe fd29 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800f4d6:	68bb      	ldr	r3, [r7, #8]
 800f4d8:	3318      	adds	r3, #24
 800f4da:	4619      	mov	r1, r3
 800f4dc:	2002      	movs	r0, #2
 800f4de:	f7fe fd1f 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f4e2:	4603      	mov	r3, r0
 800f4e4:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	331a      	adds	r3, #26
 800f4ee:	781b      	ldrb	r3, [r3, #0]
 800f4f0:	f003 0301 	and.w	r3, r3, #1
 800f4f4:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 800f4fa:	68bb      	ldr	r3, [r7, #8]
 800f4fc:	331b      	adds	r3, #27
 800f4fe:	781b      	ldrb	r3, [r3, #0]
 800f500:	f003 0307 	and.w	r3, r3, #7
 800f504:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 800f50a:	68bb      	ldr	r3, [r7, #8]
 800f50c:	7f1a      	ldrb	r2, [r3, #28]
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	7f5a      	ldrb	r2, [r3, #29]
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 800f51a:	68bb      	ldr	r3, [r7, #8]
 800f51c:	331e      	adds	r3, #30
 800f51e:	781b      	ldrb	r3, [r3, #0]
 800f520:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f524:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 800f52a:	68bb      	ldr	r3, [r7, #8]
 800f52c:	331f      	adds	r3, #31
 800f52e:	781b      	ldrb	r3, [r3, #0]
 800f530:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f534:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 800f53a:	68bb      	ldr	r3, [r7, #8]
 800f53c:	3320      	adds	r3, #32
 800f53e:	781b      	ldrb	r3, [r3, #0]
 800f540:	f003 0303 	and.w	r3, r3, #3
 800f544:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 800f54a:	68bb      	ldr	r3, [r7, #8]
 800f54c:	3321      	adds	r3, #33	; 0x21
 800f54e:	781b      	ldrb	r3, [r3, #0]
 800f550:	f003 030f 	and.w	r3, r3, #15
 800f554:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 800f55a:	68bb      	ldr	r3, [r7, #8]
 800f55c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 800f566:	68bb      	ldr	r3, [r7, #8]
 800f568:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 800f572:	68bb      	ldr	r3, [r7, #8]
 800f574:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 800f57e:	68bb      	ldr	r3, [r7, #8]
 800f580:	3325      	adds	r3, #37	; 0x25
 800f582:	781b      	ldrb	r3, [r3, #0]
 800f584:	f003 0301 	and.w	r3, r3, #1
 800f588:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	3326      	adds	r3, #38	; 0x26
 800f594:	781b      	ldrb	r3, [r3, #0]
 800f596:	f003 0303 	and.w	r3, r3, #3
 800f59a:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	3327      	adds	r3, #39	; 0x27
 800f5a6:	781b      	ldrb	r3, [r3, #0]
 800f5a8:	f003 031f 	and.w	r3, r3, #31
 800f5ac:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 800f5b4:	68bb      	ldr	r3, [r7, #8]
 800f5b6:	3328      	adds	r3, #40	; 0x28
 800f5b8:	781b      	ldrb	r3, [r3, #0]
 800f5ba:	f003 031f 	and.w	r3, r3, #31
 800f5be:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 800f5c6:	68bb      	ldr	r3, [r7, #8]
 800f5c8:	3329      	adds	r3, #41	; 0x29
 800f5ca:	781b      	ldrb	r3, [r3, #0]
 800f5cc:	f003 031f 	and.w	r3, r3, #31
 800f5d0:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 800f5d8:	68bb      	ldr	r3, [r7, #8]
 800f5da:	332a      	adds	r3, #42	; 0x2a
 800f5dc:	781b      	ldrb	r3, [r3, #0]
 800f5de:	f003 0301 	and.w	r3, r3, #1
 800f5e2:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 800f5ea:	68bb      	ldr	r3, [r7, #8]
 800f5ec:	332b      	adds	r3, #43	; 0x2b
 800f5ee:	781b      	ldrb	r3, [r3, #0]
 800f5f0:	f003 0301 	and.w	r3, r3, #1
 800f5f4:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	332c      	adds	r3, #44	; 0x2c
 800f600:	781b      	ldrb	r3, [r3, #0]
 800f602:	f003 0303 	and.w	r3, r3, #3
 800f606:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 800f60e:	68bb      	ldr	r3, [r7, #8]
 800f610:	332d      	adds	r3, #45	; 0x2d
 800f612:	781b      	ldrb	r3, [r3, #0]
 800f614:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f618:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 800f620:	68bb      	ldr	r3, [r7, #8]
 800f622:	332e      	adds	r3, #46	; 0x2e
 800f624:	4619      	mov	r1, r3
 800f626:	2004      	movs	r0, #4
 800f628:	f7fe fd19 	bl	800e05e <VL53L1_i2c_decode_uint32_t>
 800f62c:	4603      	mov	r3, r0
 800f62e:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	62da      	str	r2, [r3, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 800f636:	68bb      	ldr	r3, [r7, #8]
 800f638:	3332      	adds	r3, #50	; 0x32
 800f63a:	4619      	mov	r1, r3
 800f63c:	2004      	movs	r0, #4
 800f63e:	f7fe fd0e 	bl	800e05e <VL53L1_i2c_decode_uint32_t>
 800f642:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	631a      	str	r2, [r3, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	3336      	adds	r3, #54	; 0x36
 800f64c:	781b      	ldrb	r3, [r3, #0]
 800f64e:	f003 0301 	and.w	r3, r3, #1
 800f652:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 800f65a:	68bb      	ldr	r3, [r7, #8]
 800f65c:	3337      	adds	r3, #55	; 0x37
 800f65e:	781b      	ldrb	r3, [r3, #0]
 800f660:	f003 0301 	and.w	r3, r3, #1
 800f664:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 800f66c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f670:	4618      	mov	r0, r3
 800f672:	3718      	adds	r7, #24
 800f674:	46bd      	mov	sp, r7
 800f676:	bd80      	pop	{r7, pc}

0800f678 <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	b086      	sub	sp, #24
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	4603      	mov	r3, r0
 800f680:	60b9      	str	r1, [r7, #8]
 800f682:	607a      	str	r2, [r7, #4]
 800f684:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f686:	2300      	movs	r3, #0
 800f688:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 800f68a:	89fb      	ldrh	r3, [r7, #14]
 800f68c:	2b30      	cmp	r3, #48	; 0x30
 800f68e:	d802      	bhi.n	800f696 <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f690:	f06f 0309 	mvn.w	r3, #9
 800f694:	e112      	b.n	800f8bc <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 800f696:	68bb      	ldr	r3, [r7, #8]
 800f698:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800f69e:	68bb      	ldr	r3, [r7, #8]
 800f6a0:	785a      	ldrb	r2, [r3, #1]
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 800f6a6:	68bb      	ldr	r3, [r7, #8]
 800f6a8:	789a      	ldrb	r2, [r3, #2]
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	3303      	adds	r3, #3
 800f6b2:	4619      	mov	r1, r3
 800f6b4:	2002      	movs	r0, #2
 800f6b6:	f7fe fc33 	bl	800df20 <VL53L1_i2c_decode_uint16_t>
 800f6ba:	4603      	mov	r3, r0
 800f6bc:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	3305      	adds	r3, #5
 800f6c6:	781b      	ldrb	r3, [r3, #0]
 800f6c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f6cc:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 800f6d2:	68bb      	ldr	r3, [r7, #8]
 800f6d4:	3306      	adds	r3, #6
 800f6d6:	781b      	ldrb	r3, [r3, #0]
 800f6d8:	f003 0307 	and.w	r3, r3, #7
 800f6dc:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 800f6e2:	68bb      	ldr	r3, [r7, #8]
 800f6e4:	3307      	adds	r3, #7
 800f6e6:	781b      	ldrb	r3, [r3, #0]
 800f6e8:	f003 0307 	and.w	r3, r3, #7
 800f6ec:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 800f6f2:	68bb      	ldr	r3, [r7, #8]
 800f6f4:	3308      	adds	r3, #8
 800f6f6:	781b      	ldrb	r3, [r3, #0]
 800f6f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f6fc:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	3309      	adds	r3, #9
 800f706:	781b      	ldrb	r3, [r3, #0]
 800f708:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f70c:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 800f712:	68bb      	ldr	r3, [r7, #8]
 800f714:	330a      	adds	r3, #10
 800f716:	781b      	ldrb	r3, [r3, #0]
 800f718:	f003 0301 	and.w	r3, r3, #1
 800f71c:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	330b      	adds	r3, #11
 800f726:	781b      	ldrb	r3, [r3, #0]
 800f728:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f72c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 800f732:	68bb      	ldr	r3, [r7, #8]
 800f734:	330c      	adds	r3, #12
 800f736:	781b      	ldrb	r3, [r3, #0]
 800f738:	f003 0301 	and.w	r3, r3, #1
 800f73c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 800f742:	68bb      	ldr	r3, [r7, #8]
 800f744:	330d      	adds	r3, #13
 800f746:	781b      	ldrb	r3, [r3, #0]
 800f748:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f74c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	330e      	adds	r3, #14
 800f756:	781b      	ldrb	r3, [r3, #0]
 800f758:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f75c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 800f762:	68bb      	ldr	r3, [r7, #8]
 800f764:	7bda      	ldrb	r2, [r3, #15]
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800f76a:	68bb      	ldr	r3, [r7, #8]
 800f76c:	7c1a      	ldrb	r2, [r3, #16]
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 800f772:	68bb      	ldr	r3, [r7, #8]
 800f774:	7c5a      	ldrb	r2, [r3, #17]
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	7c9a      	ldrb	r2, [r3, #18]
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 800f782:	68bb      	ldr	r3, [r7, #8]
 800f784:	7cda      	ldrb	r2, [r3, #19]
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	7d1a      	ldrb	r2, [r3, #20]
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 800f792:	68bb      	ldr	r3, [r7, #8]
 800f794:	7d5a      	ldrb	r2, [r3, #21]
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	7d9a      	ldrb	r2, [r3, #22]
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 800f7a2:	68bb      	ldr	r3, [r7, #8]
 800f7a4:	7dda      	ldrb	r2, [r3, #23]
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800f7aa:	68bb      	ldr	r3, [r7, #8]
 800f7ac:	7e1a      	ldrb	r2, [r3, #24]
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	7e5a      	ldrb	r2, [r3, #25]
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800f7ba:	68bb      	ldr	r3, [r7, #8]
 800f7bc:	7e9a      	ldrb	r2, [r3, #26]
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 800f7c2:	68bb      	ldr	r3, [r7, #8]
 800f7c4:	7eda      	ldrb	r2, [r3, #27]
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800f7ca:	68bb      	ldr	r3, [r7, #8]
 800f7cc:	7f1a      	ldrb	r2, [r3, #28]
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800f7d2:	68bb      	ldr	r3, [r7, #8]
 800f7d4:	7f5a      	ldrb	r2, [r3, #29]
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 800f7da:	68bb      	ldr	r3, [r7, #8]
 800f7dc:	7f9a      	ldrb	r2, [r3, #30]
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	7fda      	ldrb	r2, [r3, #31]
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 800f7ec:	68bb      	ldr	r3, [r7, #8]
 800f7ee:	f893 2020 	ldrb.w	r2, [r3, #32]
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 800f804:	68bb      	ldr	r3, [r7, #8]
 800f806:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800f810:	68bb      	ldr	r3, [r7, #8]
 800f812:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 800f81c:	68bb      	ldr	r3, [r7, #8]
 800f81e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 800f828:	68bb      	ldr	r3, [r7, #8]
 800f82a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 800f834:	68bb      	ldr	r3, [r7, #8]
 800f836:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 800f840:	68bb      	ldr	r3, [r7, #8]
 800f842:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 800f858:	68bb      	ldr	r3, [r7, #8]
 800f85a:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 800f870:	68bb      	ldr	r3, [r7, #8]
 800f872:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 800f87c:	68bb      	ldr	r3, [r7, #8]
 800f87e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 800f8a0:	68bb      	ldr	r3, [r7, #8]
 800f8a2:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 800f8ac:	68bb      	ldr	r3, [r7, #8]
 800f8ae:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 800f8b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f8bc:	4618      	mov	r0, r3
 800f8be:	3718      	adds	r7, #24
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	bd80      	pop	{r7, pc}

0800f8c4 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b090      	sub	sp, #64	; 0x40
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
 800f8cc:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800f8d4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d10a      	bne.n	800f8f2 <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 800f8dc:	f107 020c 	add.w	r2, r7, #12
 800f8e0:	2331      	movs	r3, #49	; 0x31
 800f8e2:	f240 110f 	movw	r1, #271	; 0x10f
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 f8e8 	bl	800fabc <VL53L1_ReadMulti>
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800f8f2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d109      	bne.n	800f90e <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 800f8fa:	f107 030c 	add.w	r3, r7, #12
 800f8fe:	683a      	ldr	r2, [r7, #0]
 800f900:	4619      	mov	r1, r3
 800f902:	2031      	movs	r0, #49	; 0x31
 800f904:	f7ff feb8 	bl	800f678 <VL53L1_i2c_decode_nvm_copy_data>
 800f908:	4603      	mov	r3, r0
 800f90a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800f90e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800f912:	4618      	mov	r0, r3
 800f914:	3740      	adds	r7, #64	; 0x40
 800f916:	46bd      	mov	sp, r7
 800f918:	bd80      	pop	{r7, pc}

0800f91a <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 800f91a:	b580      	push	{r7, lr}
 800f91c:	b086      	sub	sp, #24
 800f91e:	af02      	add	r7, sp, #8
 800f920:	6078      	str	r0, [r7, #4]
 800f922:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800f924:	2300      	movs	r3, #0
 800f926:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 800f928:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 800f92c:	6878      	ldr	r0, [r7, #4]
 800f92e:	f000 f9b9 	bl	800fca4 <VL53L1_WaitUs>
 800f932:	4603      	mov	r3, r0
 800f934:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 800f936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d10b      	bne.n	800f956 <VL53L1_poll_for_boot_completion+0x3c>
		status =
			VL53L1_WaitValueMaskEx(
 800f93e:	2301      	movs	r3, #1
 800f940:	9301      	str	r3, [sp, #4]
 800f942:	2301      	movs	r3, #1
 800f944:	9300      	str	r3, [sp, #0]
 800f946:	2301      	movs	r3, #1
 800f948:	22e5      	movs	r2, #229	; 0xe5
 800f94a:	6839      	ldr	r1, [r7, #0]
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f000 f9bf 	bl	800fcd0 <VL53L1_WaitValueMaskEx>
 800f952:	4603      	mov	r3, r0
 800f954:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 800f956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d103      	bne.n	800f966 <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 800f95e:	2103      	movs	r1, #3
 800f960:	6878      	ldr	r0, [r7, #4]
 800f962:	f7fe f896 	bl	800da92 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 800f966:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f96a:	4618      	mov	r0, r3
 800f96c:	3710      	adds	r7, #16
 800f96e:	46bd      	mov	sp, r7
 800f970:	bd80      	pop	{r7, pc}

0800f972 <VL53L1_poll_for_range_completion>:


VL53L1_Error VL53L1_poll_for_range_completion(
	VL53L1_DEV     Dev,
	uint32_t       timeout_ms)
{
 800f972:	b580      	push	{r7, lr}
 800f974:	b088      	sub	sp, #32
 800f976:	af02      	add	r7, sp, #8
 800f978:	6078      	str	r0, [r7, #4]
 800f97a:	6039      	str	r1, [r7, #0]
	 *
	 * Interrupt may be either active high or active low. Use active_high to
	 * select the required level check
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f97c:	2300      	movs	r3, #0
 800f97e:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 800f984:	2300      	movs	r3, #0
 800f986:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 800f988:	2300      	movs	r3, #0
 800f98a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 800f98c:	693b      	ldr	r3, [r7, #16]
 800f98e:	f893 3170 	ldrb.w	r3, [r3, #368]	; 0x170
	gpio__mux_active_high_hv =
 800f992:	f003 0310 	and.w	r3, r3, #16
 800f996:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 800f998:	7bfb      	ldrb	r3, [r7, #15]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d102      	bne.n	800f9a4 <VL53L1_poll_for_range_completion+0x32>
		interrupt_ready = 0x01;
 800f99e:	2301      	movs	r3, #1
 800f9a0:	75fb      	strb	r3, [r7, #23]
 800f9a2:	e001      	b.n	800f9a8 <VL53L1_poll_for_range_completion+0x36>
	else
		interrupt_ready = 0x00;
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	75fb      	strb	r3, [r7, #23]

	status =
		VL53L1_WaitValueMaskEx(
 800f9a8:	7dfb      	ldrb	r3, [r7, #23]
 800f9aa:	2201      	movs	r2, #1
 800f9ac:	9201      	str	r2, [sp, #4]
 800f9ae:	2201      	movs	r2, #1
 800f9b0:	9200      	str	r2, [sp, #0]
 800f9b2:	2231      	movs	r2, #49	; 0x31
 800f9b4:	6839      	ldr	r1, [r7, #0]
 800f9b6:	6878      	ldr	r0, [r7, #4]
 800f9b8:	f000 f98a 	bl	800fcd0 <VL53L1_WaitValueMaskEx>
 800f9bc:	4603      	mov	r3, r0
 800f9be:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53L1_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 800f9c0:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	3718      	adds	r7, #24
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bd80      	pop	{r7, pc}

0800f9cc <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800f9cc:	b580      	push	{r7, lr}
 800f9ce:	b088      	sub	sp, #32
 800f9d0:	af02      	add	r7, sp, #8
 800f9d2:	60f8      	str	r0, [r7, #12]
 800f9d4:	60b9      	str	r1, [r7, #8]
 800f9d6:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	330a      	adds	r3, #10
 800f9dc:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800f9ea:	b299      	uxth	r1, r3
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	b29a      	uxth	r2, r3
 800f9f0:	697b      	ldr	r3, [r7, #20]
 800f9f2:	9300      	str	r3, [sp, #0]
 800f9f4:	4613      	mov	r3, r2
 800f9f6:	68ba      	ldr	r2, [r7, #8]
 800f9f8:	f7f5 f9b0 	bl	8004d5c <HAL_I2C_Master_Transmit>
 800f9fc:	4603      	mov	r3, r0
 800f9fe:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800fa00:	693b      	ldr	r3, [r7, #16]
}
 800fa02:	4618      	mov	r0, r3
 800fa04:	3718      	adds	r7, #24
 800fa06:	46bd      	mov	sp, r7
 800fa08:	bd80      	pop	{r7, pc}

0800fa0a <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800fa0a:	b580      	push	{r7, lr}
 800fa0c:	b088      	sub	sp, #32
 800fa0e:	af02      	add	r7, sp, #8
 800fa10:	60f8      	str	r0, [r7, #12]
 800fa12:	60b9      	str	r1, [r7, #8]
 800fa14:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	330a      	adds	r3, #10
 800fa1a:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800fa28:	f043 0301 	orr.w	r3, r3, #1
 800fa2c:	b2db      	uxtb	r3, r3
 800fa2e:	b299      	uxth	r1, r3
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	b29a      	uxth	r2, r3
 800fa34:	697b      	ldr	r3, [r7, #20]
 800fa36:	9300      	str	r3, [sp, #0]
 800fa38:	4613      	mov	r3, r2
 800fa3a:	68ba      	ldr	r2, [r7, #8]
 800fa3c:	f7f5 fa8c 	bl	8004f58 <HAL_I2C_Master_Receive>
 800fa40:	4603      	mov	r3, r0
 800fa42:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800fa44:	693b      	ldr	r3, [r7, #16]
}
 800fa46:	4618      	mov	r0, r3
 800fa48:	3718      	adds	r7, #24
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	bd80      	pop	{r7, pc}
	...

0800fa50 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b086      	sub	sp, #24
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	60f8      	str	r0, [r7, #12]
 800fa58:	607a      	str	r2, [r7, #4]
 800fa5a:	603b      	str	r3, [r7, #0]
 800fa5c:	460b      	mov	r3, r1
 800fa5e:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800fa60:	2300      	movs	r3, #0
 800fa62:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800fa64:	683b      	ldr	r3, [r7, #0]
 800fa66:	2bff      	cmp	r3, #255	; 0xff
 800fa68:	d902      	bls.n	800fa70 <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 800fa6a:	f06f 0303 	mvn.w	r3, #3
 800fa6e:	e01d      	b.n	800faac <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 800fa70:	897b      	ldrh	r3, [r7, #10]
 800fa72:	0a1b      	lsrs	r3, r3, #8
 800fa74:	b29b      	uxth	r3, r3
 800fa76:	b2da      	uxtb	r2, r3
 800fa78:	4b0e      	ldr	r3, [pc, #56]	; (800fab4 <VL53L1_WriteMulti+0x64>)
 800fa7a:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800fa7c:	897b      	ldrh	r3, [r7, #10]
 800fa7e:	b2da      	uxtb	r2, r3
 800fa80:	4b0c      	ldr	r3, [pc, #48]	; (800fab4 <VL53L1_WriteMulti+0x64>)
 800fa82:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 800fa84:	683a      	ldr	r2, [r7, #0]
 800fa86:	6879      	ldr	r1, [r7, #4]
 800fa88:	480b      	ldr	r0, [pc, #44]	; (800fab8 <VL53L1_WriteMulti+0x68>)
 800fa8a:	f000 fb97 	bl	80101bc <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 800fa8e:	683b      	ldr	r3, [r7, #0]
 800fa90:	3302      	adds	r3, #2
 800fa92:	461a      	mov	r2, r3
 800fa94:	4907      	ldr	r1, [pc, #28]	; (800fab4 <VL53L1_WriteMulti+0x64>)
 800fa96:	68f8      	ldr	r0, [r7, #12]
 800fa98:	f7ff ff98 	bl	800f9cc <_I2CWrite>
 800fa9c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fa9e:	693b      	ldr	r3, [r7, #16]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d001      	beq.n	800faa8 <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800faa4:	23f3      	movs	r3, #243	; 0xf3
 800faa6:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 800faa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800faac:	4618      	mov	r0, r3
 800faae:	3718      	adds	r7, #24
 800fab0:	46bd      	mov	sp, r7
 800fab2:	bd80      	pop	{r7, pc}
 800fab4:	2000068c 	.word	0x2000068c
 800fab8:	2000068e 	.word	0x2000068e

0800fabc <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b086      	sub	sp, #24
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	60f8      	str	r0, [r7, #12]
 800fac4:	607a      	str	r2, [r7, #4]
 800fac6:	603b      	str	r3, [r7, #0]
 800fac8:	460b      	mov	r3, r1
 800faca:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800facc:	2300      	movs	r3, #0
 800face:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800fad0:	897b      	ldrh	r3, [r7, #10]
 800fad2:	0a1b      	lsrs	r3, r3, #8
 800fad4:	b29b      	uxth	r3, r3
 800fad6:	b2da      	uxtb	r2, r3
 800fad8:	4b12      	ldr	r3, [pc, #72]	; (800fb24 <VL53L1_ReadMulti+0x68>)
 800fada:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800fadc:	897b      	ldrh	r3, [r7, #10]
 800fade:	b2da      	uxtb	r2, r3
 800fae0:	4b10      	ldr	r3, [pc, #64]	; (800fb24 <VL53L1_ReadMulti+0x68>)
 800fae2:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800fae4:	2202      	movs	r2, #2
 800fae6:	490f      	ldr	r1, [pc, #60]	; (800fb24 <VL53L1_ReadMulti+0x68>)
 800fae8:	68f8      	ldr	r0, [r7, #12]
 800faea:	f7ff ff6f 	bl	800f9cc <_I2CWrite>
 800faee:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800faf0:	693b      	ldr	r3, [r7, #16]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d002      	beq.n	800fafc <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800faf6:	23f3      	movs	r3, #243	; 0xf3
 800faf8:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fafa:	e00c      	b.n	800fb16 <VL53L1_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800fafc:	683a      	ldr	r2, [r7, #0]
 800fafe:	6879      	ldr	r1, [r7, #4]
 800fb00:	68f8      	ldr	r0, [r7, #12]
 800fb02:	f7ff ff82 	bl	800fa0a <_I2CRead>
 800fb06:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fb08:	693b      	ldr	r3, [r7, #16]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d002      	beq.n	800fb14 <VL53L1_ReadMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800fb0e:	23f3      	movs	r3, #243	; 0xf3
 800fb10:	75fb      	strb	r3, [r7, #23]
 800fb12:	e000      	b.n	800fb16 <VL53L1_ReadMulti+0x5a>
    }
done:
 800fb14:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800fb16:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	3718      	adds	r7, #24
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	bd80      	pop	{r7, pc}
 800fb22:	bf00      	nop
 800fb24:	2000068c 	.word	0x2000068c

0800fb28 <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 800fb28:	b580      	push	{r7, lr}
 800fb2a:	b084      	sub	sp, #16
 800fb2c:	af00      	add	r7, sp, #0
 800fb2e:	6078      	str	r0, [r7, #4]
 800fb30:	460b      	mov	r3, r1
 800fb32:	807b      	strh	r3, [r7, #2]
 800fb34:	4613      	mov	r3, r2
 800fb36:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800fb38:	2300      	movs	r3, #0
 800fb3a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800fb3c:	887b      	ldrh	r3, [r7, #2]
 800fb3e:	0a1b      	lsrs	r3, r3, #8
 800fb40:	b29b      	uxth	r3, r3
 800fb42:	b2da      	uxtb	r2, r3
 800fb44:	4b0c      	ldr	r3, [pc, #48]	; (800fb78 <VL53L1_WrByte+0x50>)
 800fb46:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800fb48:	887b      	ldrh	r3, [r7, #2]
 800fb4a:	b2da      	uxtb	r2, r3
 800fb4c:	4b0a      	ldr	r3, [pc, #40]	; (800fb78 <VL53L1_WrByte+0x50>)
 800fb4e:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 800fb50:	4a09      	ldr	r2, [pc, #36]	; (800fb78 <VL53L1_WrByte+0x50>)
 800fb52:	787b      	ldrb	r3, [r7, #1]
 800fb54:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800fb56:	2203      	movs	r2, #3
 800fb58:	4907      	ldr	r1, [pc, #28]	; (800fb78 <VL53L1_WrByte+0x50>)
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f7ff ff36 	bl	800f9cc <_I2CWrite>
 800fb60:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800fb62:	68bb      	ldr	r3, [r7, #8]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d001      	beq.n	800fb6c <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800fb68:	23f3      	movs	r3, #243	; 0xf3
 800fb6a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 800fb6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb70:	4618      	mov	r0, r3
 800fb72:	3710      	adds	r7, #16
 800fb74:	46bd      	mov	sp, r7
 800fb76:	bd80      	pop	{r7, pc}
 800fb78:	2000068c 	.word	0x2000068c

0800fb7c <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 800fb7c:	b580      	push	{r7, lr}
 800fb7e:	b086      	sub	sp, #24
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	60f8      	str	r0, [r7, #12]
 800fb84:	460b      	mov	r3, r1
 800fb86:	607a      	str	r2, [r7, #4]
 800fb88:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 800fb8e:	897b      	ldrh	r3, [r7, #10]
 800fb90:	0a1b      	lsrs	r3, r3, #8
 800fb92:	b29b      	uxth	r3, r3
 800fb94:	b2da      	uxtb	r2, r3
 800fb96:	4b12      	ldr	r3, [pc, #72]	; (800fbe0 <VL53L1_RdByte+0x64>)
 800fb98:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800fb9a:	897b      	ldrh	r3, [r7, #10]
 800fb9c:	b2da      	uxtb	r2, r3
 800fb9e:	4b10      	ldr	r3, [pc, #64]	; (800fbe0 <VL53L1_RdByte+0x64>)
 800fba0:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800fba2:	2202      	movs	r2, #2
 800fba4:	490e      	ldr	r1, [pc, #56]	; (800fbe0 <VL53L1_RdByte+0x64>)
 800fba6:	68f8      	ldr	r0, [r7, #12]
 800fba8:	f7ff ff10 	bl	800f9cc <_I2CWrite>
 800fbac:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800fbae:	693b      	ldr	r3, [r7, #16]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d002      	beq.n	800fbba <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800fbb4:	23f3      	movs	r3, #243	; 0xf3
 800fbb6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fbb8:	e00c      	b.n	800fbd4 <VL53L1_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 800fbba:	2201      	movs	r2, #1
 800fbbc:	6879      	ldr	r1, [r7, #4]
 800fbbe:	68f8      	ldr	r0, [r7, #12]
 800fbc0:	f7ff ff23 	bl	800fa0a <_I2CRead>
 800fbc4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fbc6:	693b      	ldr	r3, [r7, #16]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d002      	beq.n	800fbd2 <VL53L1_RdByte+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800fbcc:	23f3      	movs	r3, #243	; 0xf3
 800fbce:	75fb      	strb	r3, [r7, #23]
 800fbd0:	e000      	b.n	800fbd4 <VL53L1_RdByte+0x58>
    }
done:
 800fbd2:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800fbd4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fbd8:	4618      	mov	r0, r3
 800fbda:	3718      	adds	r7, #24
 800fbdc:	46bd      	mov	sp, r7
 800fbde:	bd80      	pop	{r7, pc}
 800fbe0:	2000068c 	.word	0x2000068c

0800fbe4 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b086      	sub	sp, #24
 800fbe8:	af00      	add	r7, sp, #0
 800fbea:	60f8      	str	r0, [r7, #12]
 800fbec:	460b      	mov	r3, r1
 800fbee:	607a      	str	r2, [r7, #4]
 800fbf0:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800fbf6:	897b      	ldrh	r3, [r7, #10]
 800fbf8:	0a1b      	lsrs	r3, r3, #8
 800fbfa:	b29b      	uxth	r3, r3
 800fbfc:	b2da      	uxtb	r2, r3
 800fbfe:	4b18      	ldr	r3, [pc, #96]	; (800fc60 <VL53L1_RdWord+0x7c>)
 800fc00:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800fc02:	897b      	ldrh	r3, [r7, #10]
 800fc04:	b2da      	uxtb	r2, r3
 800fc06:	4b16      	ldr	r3, [pc, #88]	; (800fc60 <VL53L1_RdWord+0x7c>)
 800fc08:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800fc0a:	2202      	movs	r2, #2
 800fc0c:	4914      	ldr	r1, [pc, #80]	; (800fc60 <VL53L1_RdWord+0x7c>)
 800fc0e:	68f8      	ldr	r0, [r7, #12]
 800fc10:	f7ff fedc 	bl	800f9cc <_I2CWrite>
 800fc14:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800fc16:	693b      	ldr	r3, [r7, #16]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d002      	beq.n	800fc22 <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800fc1c:	23f3      	movs	r3, #243	; 0xf3
 800fc1e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fc20:	e017      	b.n	800fc52 <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800fc22:	2202      	movs	r2, #2
 800fc24:	490e      	ldr	r1, [pc, #56]	; (800fc60 <VL53L1_RdWord+0x7c>)
 800fc26:	68f8      	ldr	r0, [r7, #12]
 800fc28:	f7ff feef 	bl	800fa0a <_I2CRead>
 800fc2c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fc2e:	693b      	ldr	r3, [r7, #16]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d002      	beq.n	800fc3a <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800fc34:	23f3      	movs	r3, #243	; 0xf3
 800fc36:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fc38:	e00b      	b.n	800fc52 <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800fc3a:	4b09      	ldr	r3, [pc, #36]	; (800fc60 <VL53L1_RdWord+0x7c>)
 800fc3c:	781b      	ldrb	r3, [r3, #0]
 800fc3e:	b29b      	uxth	r3, r3
 800fc40:	021b      	lsls	r3, r3, #8
 800fc42:	b29a      	uxth	r2, r3
 800fc44:	4b06      	ldr	r3, [pc, #24]	; (800fc60 <VL53L1_RdWord+0x7c>)
 800fc46:	785b      	ldrb	r3, [r3, #1]
 800fc48:	b29b      	uxth	r3, r3
 800fc4a:	4413      	add	r3, r2
 800fc4c:	b29a      	uxth	r2, r3
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 800fc52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fc56:	4618      	mov	r0, r3
 800fc58:	3718      	adds	r7, #24
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	bd80      	pop	{r7, pc}
 800fc5e:	bf00      	nop
 800fc60:	2000068c 	.word	0x2000068c

0800fc64 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 800fc64:	b480      	push	{r7}
 800fc66:	b085      	sub	sp, #20
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	2200      	movs	r2, #0
 800fc74:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 800fc76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	3714      	adds	r7, #20
 800fc7e:	46bd      	mov	sp, r7
 800fc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc84:	4770      	bx	lr

0800fc86 <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 800fc86:	b580      	push	{r7, lr}
 800fc88:	b082      	sub	sp, #8
 800fc8a:	af00      	add	r7, sp, #0
 800fc8c:	6078      	str	r0, [r7, #4]
 800fc8e:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 800fc90:	683b      	ldr	r3, [r7, #0]
 800fc92:	4618      	mov	r0, r3
 800fc94:	f7f3 fcda 	bl	800364c <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800fc98:	2300      	movs	r3, #0
}
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	3708      	adds	r7, #8
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bd80      	pop	{r7, pc}
	...

0800fca4 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 800fca4:	b580      	push	{r7, lr}
 800fca6:	b082      	sub	sp, #8
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
 800fcac:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 800fcae:	683b      	ldr	r3, [r7, #0]
 800fcb0:	4a06      	ldr	r2, [pc, #24]	; (800fccc <VL53L1_WaitUs+0x28>)
 800fcb2:	fb82 1203 	smull	r1, r2, r2, r3
 800fcb6:	1192      	asrs	r2, r2, #6
 800fcb8:	17db      	asrs	r3, r3, #31
 800fcba:	1ad3      	subs	r3, r2, r3
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	f7f3 fcc5 	bl	800364c <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800fcc2:	2300      	movs	r3, #0
}
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	3708      	adds	r7, #8
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	bd80      	pop	{r7, pc}
 800fccc:	10624dd3 	.word	0x10624dd3

0800fcd0 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 800fcd0:	b590      	push	{r4, r7, lr}
 800fcd2:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 800fcd6:	af00      	add	r7, sp, #0
 800fcd8:	f107 040c 	add.w	r4, r7, #12
 800fcdc:	6020      	str	r0, [r4, #0]
 800fcde:	f107 0008 	add.w	r0, r7, #8
 800fce2:	6001      	str	r1, [r0, #0]
 800fce4:	4619      	mov	r1, r3
 800fce6:	1dbb      	adds	r3, r7, #6
 800fce8:	801a      	strh	r2, [r3, #0]
 800fcea:	1d7b      	adds	r3, r7, #5
 800fcec:	460a      	mov	r2, r1
 800fcee:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 800fcf0:	2300      	movs	r3, #0
 800fcf2:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 800fd02:	2300      	movs	r3, #0
 800fd04:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 800fd08:	2300      	movs	r3, #0
 800fd0a:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 800fd0e:	2300      	movs	r3, #0
 800fd10:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 800fd14:	f107 0310 	add.w	r3, r7, #16
 800fd18:	f240 12ff 	movw	r2, #511	; 0x1ff
 800fd1c:	4935      	ldr	r1, [pc, #212]	; (800fdf4 <VL53L1_WaitValueMaskEx+0x124>)
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f000 fa62 	bl	80101e8 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 800fd24:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800fd28:	4618      	mov	r0, r3
 800fd2a:	f7ff ff9b 	bl	800fc64 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 800fd2e:	e03f      	b.n	800fdb0 <VL53L1_WaitValueMaskEx+0xe0>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 800fd30:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d10b      	bne.n	800fd50 <VL53L1_WaitValueMaskEx+0x80>
			status = VL53L1_RdByte(
 800fd38:	f207 2213 	addw	r2, r7, #531	; 0x213
 800fd3c:	1dbb      	adds	r3, r7, #6
 800fd3e:	8819      	ldrh	r1, [r3, #0]
 800fd40:	f107 030c 	add.w	r3, r7, #12
 800fd44:	6818      	ldr	r0, [r3, #0]
 800fd46:	f7ff ff19 	bl	800fb7c <VL53L1_RdByte>
 800fd4a:	4603      	mov	r3, r0
 800fd4c:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 800fd50:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 800fd54:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 800fd58:	4013      	ands	r3, r2
 800fd5a:	b2db      	uxtb	r3, r3
 800fd5c:	1d7a      	adds	r2, r7, #5
 800fd5e:	7812      	ldrb	r2, [r2, #0]
 800fd60:	429a      	cmp	r2, r3
 800fd62:	d102      	bne.n	800fd6a <VL53L1_WaitValueMaskEx+0x9a>
			found = 1;
 800fd64:	2301      	movs	r3, #1
 800fd66:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 800fd6a:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d112      	bne.n	800fd98 <VL53L1_WaitValueMaskEx+0xc8>
 800fd72:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d10e      	bne.n	800fd98 <VL53L1_WaitValueMaskEx+0xc8>
			found == 0 &&
 800fd7a:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d00a      	beq.n	800fd98 <VL53L1_WaitValueMaskEx+0xc8>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 800fd82:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 800fd86:	f107 030c 	add.w	r3, r7, #12
 800fd8a:	4611      	mov	r1, r2
 800fd8c:	6818      	ldr	r0, [r3, #0]
 800fd8e:	f7ff ff7a 	bl	800fc86 <VL53L1_WaitMs>
 800fd92:	4603      	mov	r3, r0
 800fd94:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 800fd98:	f507 7305 	add.w	r3, r7, #532	; 0x214
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	f7ff ff61 	bl	800fc64 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 800fda2:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800fda6:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800fdaa:	1ad3      	subs	r3, r2, r3
 800fdac:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 800fdb0:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d10a      	bne.n	800fdce <VL53L1_WaitValueMaskEx+0xfe>
 800fdb8:	f107 0308 	add.w	r3, r7, #8
 800fdbc:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	429a      	cmp	r2, r3
 800fdc4:	d203      	bcs.n	800fdce <VL53L1_WaitValueMaskEx+0xfe>
		   (polling_time_ms < timeout_ms) &&
 800fdc6:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d0b0      	beq.n	800fd30 <VL53L1_WaitValueMaskEx+0x60>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 800fdce:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d106      	bne.n	800fde4 <VL53L1_WaitValueMaskEx+0x114>
 800fdd6:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d102      	bne.n	800fde4 <VL53L1_WaitValueMaskEx+0x114>
		status = VL53L1_ERROR_TIME_OUT;
 800fdde:	23f9      	movs	r3, #249	; 0xf9
 800fde0:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 800fde4:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 800fdee:	46bd      	mov	sp, r7
 800fdf0:	bd90      	pop	{r4, r7, pc}
 800fdf2:	bf00      	nop
 800fdf4:	080104a4 	.word	0x080104a4

0800fdf8 <DC_MOTOR_Init>:
#include "../DC_MOTOR/DC_MOTOR.h"
#include "../DC_MOTOR/DC_MOTOR_cfg.h"
#include "../Core/Inc/main.h"

void DC_MOTOR_Init(uint8_t au8_MOTOR_Instance)
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b0a4      	sub	sp, #144	; 0x90
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	4603      	mov	r3, r0
 800fe00:	71fb      	strb	r3, [r7, #7]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800fe02:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800fe06:	2200      	movs	r2, #0
 800fe08:	601a      	str	r2, [r3, #0]
 800fe0a:	605a      	str	r2, [r3, #4]
 800fe0c:	609a      	str	r2, [r3, #8]
 800fe0e:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800fe10:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800fe14:	2200      	movs	r2, #0
 800fe16:	601a      	str	r2, [r3, #0]
 800fe18:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800fe1a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800fe1e:	2200      	movs	r2, #0
 800fe20:	601a      	str	r2, [r3, #0]
 800fe22:	605a      	str	r2, [r3, #4]
 800fe24:	609a      	str	r2, [r3, #8]
 800fe26:	60da      	str	r2, [r3, #12]
 800fe28:	611a      	str	r2, [r3, #16]
 800fe2a:	615a      	str	r2, [r3, #20]
 800fe2c:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 800fe2e:	2300      	movs	r3, #0
 800fe30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint32_t ARR_Value = 0;
 800fe34:	2300      	movs	r3, #0
 800fe36:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint8_t i = 0;
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b


	/*--------[ Calculate The PSC & ARR Values To Set PWM Resolution And Approx. The F_pwm ]-------*/

	/* Those Equations Sets The PWM Resolution & Approximates The F_pwm */
	ARR_Value = 1;
 800fe40:	2301      	movs	r3, #1
 800fe42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 800fe46:	2300      	movs	r3, #0
 800fe48:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 800fe4c:	e009      	b.n	800fe62 <DC_MOTOR_Init+0x6a>
	{
		ARR_Value *= 2;
 800fe4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fe52:	005b      	lsls	r3, r3, #1
 800fe54:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 800fe58:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800fe5c:	3301      	adds	r3, #1
 800fe5e:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 800fe62:	79fa      	ldrb	r2, [r7, #7]
 800fe64:	494d      	ldr	r1, [pc, #308]	; (800ff9c <DC_MOTOR_Init+0x1a4>)
 800fe66:	4613      	mov	r3, r2
 800fe68:	009b      	lsls	r3, r3, #2
 800fe6a:	4413      	add	r3, r2
 800fe6c:	009b      	lsls	r3, r3, #2
 800fe6e:	440b      	add	r3, r1
 800fe70:	3310      	adds	r3, #16
 800fe72:	781b      	ldrb	r3, [r3, #0]
 800fe74:	f897 208b 	ldrb.w	r2, [r7, #139]	; 0x8b
 800fe78:	429a      	cmp	r2, r3
 800fe7a:	d3e8      	bcc.n	800fe4e <DC_MOTOR_Init+0x56>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
 800fe7c:	79fa      	ldrb	r2, [r7, #7]
 800fe7e:	4947      	ldr	r1, [pc, #284]	; (800ff9c <DC_MOTOR_Init+0x1a4>)
 800fe80:	4613      	mov	r3, r2
 800fe82:	009b      	lsls	r3, r3, #2
 800fe84:	4413      	add	r3, r2
 800fe86:	009b      	lsls	r3, r3, #2
 800fe88:	440b      	add	r3, r1
 800fe8a:	3308      	adds	r3, #8
 800fe8c:	881b      	ldrh	r3, [r3, #0]
 800fe8e:	461a      	mov	r2, r3
 800fe90:	4b43      	ldr	r3, [pc, #268]	; (800ffa0 <DC_MOTOR_Init+0x1a8>)
 800fe92:	fb03 f302 	mul.w	r3, r3, r2
 800fe96:	4618      	mov	r0, r3
 800fe98:	79fa      	ldrb	r2, [r7, #7]
 800fe9a:	4940      	ldr	r1, [pc, #256]	; (800ff9c <DC_MOTOR_Init+0x1a4>)
 800fe9c:	4613      	mov	r3, r2
 800fe9e:	009b      	lsls	r3, r3, #2
 800fea0:	4413      	add	r3, r2
 800fea2:	009b      	lsls	r3, r3, #2
 800fea4:	440b      	add	r3, r1
 800fea6:	330c      	adds	r3, #12
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800feae:	fb02 f303 	mul.w	r3, r2, r3
 800feb2:	fbb0 f3f3 	udiv	r3, r0, r3
 800feb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PSC_Value--;
 800feba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800febe:	3b01      	subs	r3, #1
 800fec0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	ARR_Value -= 2;
 800fec4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fec8:	3b02      	subs	r3, #2
 800feca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 800fece:	79fa      	ldrb	r2, [r7, #7]
 800fed0:	4932      	ldr	r1, [pc, #200]	; (800ff9c <DC_MOTOR_Init+0x1a4>)
 800fed2:	4613      	mov	r3, r2
 800fed4:	009b      	lsls	r3, r3, #2
 800fed6:	4413      	add	r3, r2
 800fed8:	009b      	lsls	r3, r3, #2
 800feda:	440b      	add	r3, r1
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	60bb      	str	r3, [r7, #8]
	htim.Init.Prescaler = PSC_Value;
 800fee0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800fee4:	60fb      	str	r3, [r7, #12]
	htim.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 800fee6:	2360      	movs	r3, #96	; 0x60
 800fee8:	613b      	str	r3, [r7, #16]
	htim.Init.Period = ARR_Value;
 800feea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800feee:	617b      	str	r3, [r7, #20]
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fef0:	2300      	movs	r3, #0
 800fef2:	61bb      	str	r3, [r7, #24]
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fef4:	2380      	movs	r3, #128	; 0x80
 800fef6:	623b      	str	r3, [r7, #32]
	HAL_TIM_Base_Init(&htim);
 800fef8:	f107 0308 	add.w	r3, r7, #8
 800fefc:	4618      	mov	r0, r3
 800fefe:	f7f7 fb89 	bl	8007614 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ff02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ff06:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 800ff08:	f107 0274 	add.w	r2, r7, #116	; 0x74
 800ff0c:	f107 0308 	add.w	r3, r7, #8
 800ff10:	4611      	mov	r1, r2
 800ff12:	4618      	mov	r0, r3
 800ff14:	f7f8 fc34 	bl	8008780 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 800ff18:	f107 0308 	add.w	r3, r7, #8
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	f7f7 fd2f 	bl	8007980 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ff22:	2300      	movs	r3, #0
 800ff24:	66fb      	str	r3, [r7, #108]	; 0x6c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ff26:	2300      	movs	r3, #0
 800ff28:	673b      	str	r3, [r7, #112]	; 0x70
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 800ff2a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800ff2e:	f107 0308 	add.w	r3, r7, #8
 800ff32:	4611      	mov	r1, r2
 800ff34:	4618      	mov	r0, r3
 800ff36:	f7f9 fbc3 	bl	80096c0 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ff3a:	2360      	movs	r3, #96	; 0x60
 800ff3c:	653b      	str	r3, [r7, #80]	; 0x50
	sConfigOC.Pulse = 0;
 800ff3e:	2300      	movs	r3, #0
 800ff40:	657b      	str	r3, [r7, #84]	; 0x54
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ff42:	2300      	movs	r3, #0
 800ff44:	65bb      	str	r3, [r7, #88]	; 0x58
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800ff46:	2300      	movs	r3, #0
 800ff48:	663b      	str	r3, [r7, #96]	; 0x60
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 800ff4a:	79fa      	ldrb	r2, [r7, #7]
 800ff4c:	4913      	ldr	r1, [pc, #76]	; (800ff9c <DC_MOTOR_Init+0x1a4>)
 800ff4e:	4613      	mov	r3, r2
 800ff50:	009b      	lsls	r3, r3, #2
 800ff52:	4413      	add	r3, r2
 800ff54:	009b      	lsls	r3, r3, #2
 800ff56:	440b      	add	r3, r1
 800ff58:	3304      	adds	r3, #4
 800ff5a:	681a      	ldr	r2, [r3, #0]
 800ff5c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800ff60:	f107 0308 	add.w	r3, r7, #8
 800ff64:	4618      	mov	r0, r3
 800ff66:	f7f8 fa33 	bl	80083d0 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 800ff6a:	f107 0308 	add.w	r3, r7, #8
 800ff6e:	4618      	mov	r0, r3
 800ff70:	f7f3 f8f2 	bl	8003158 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 800ff74:	79fa      	ldrb	r2, [r7, #7]
 800ff76:	4909      	ldr	r1, [pc, #36]	; (800ff9c <DC_MOTOR_Init+0x1a4>)
 800ff78:	4613      	mov	r3, r2
 800ff7a:	009b      	lsls	r3, r3, #2
 800ff7c:	4413      	add	r3, r2
 800ff7e:	009b      	lsls	r3, r3, #2
 800ff80:	440b      	add	r3, r1
 800ff82:	3304      	adds	r3, #4
 800ff84:	681a      	ldr	r2, [r3, #0]
 800ff86:	f107 0308 	add.w	r3, r7, #8
 800ff8a:	4611      	mov	r1, r2
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	f7f7 fde7 	bl	8007b60 <HAL_TIM_PWM_Start>
}
 800ff92:	bf00      	nop
 800ff94:	3790      	adds	r7, #144	; 0x90
 800ff96:	46bd      	mov	sp, r7
 800ff98:	bd80      	pop	{r7, pc}
 800ff9a:	bf00      	nop
 800ff9c:	080104e8 	.word	0x080104e8
 800ffa0:	000f4240 	.word	0x000f4240

0800ffa4 <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 800ffa4:	b480      	push	{r7}
 800ffa6:	b083      	sub	sp, #12
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	4603      	mov	r3, r0
 800ffac:	460a      	mov	r2, r1
 800ffae:	71fb      	strb	r3, [r7, #7]
 800ffb0:	4613      	mov	r3, r2
 800ffb2:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 800ffb4:	79fa      	ldrb	r2, [r7, #7]
 800ffb6:	4928      	ldr	r1, [pc, #160]	; (8010058 <DC_MOTOR_Start+0xb4>)
 800ffb8:	4613      	mov	r3, r2
 800ffba:	009b      	lsls	r3, r3, #2
 800ffbc:	4413      	add	r3, r2
 800ffbe:	009b      	lsls	r3, r3, #2
 800ffc0:	440b      	add	r3, r1
 800ffc2:	3304      	adds	r3, #4
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d10a      	bne.n	800ffe0 <DC_MOTOR_Start+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 800ffca:	79fa      	ldrb	r2, [r7, #7]
 800ffcc:	4922      	ldr	r1, [pc, #136]	; (8010058 <DC_MOTOR_Start+0xb4>)
 800ffce:	4613      	mov	r3, r2
 800ffd0:	009b      	lsls	r3, r3, #2
 800ffd2:	4413      	add	r3, r2
 800ffd4:	009b      	lsls	r3, r3, #2
 800ffd6:	440b      	add	r3, r1
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	88ba      	ldrh	r2, [r7, #4]
 800ffdc:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 800ffde:	e035      	b.n	801004c <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 800ffe0:	79fa      	ldrb	r2, [r7, #7]
 800ffe2:	491d      	ldr	r1, [pc, #116]	; (8010058 <DC_MOTOR_Start+0xb4>)
 800ffe4:	4613      	mov	r3, r2
 800ffe6:	009b      	lsls	r3, r3, #2
 800ffe8:	4413      	add	r3, r2
 800ffea:	009b      	lsls	r3, r3, #2
 800ffec:	440b      	add	r3, r1
 800ffee:	3304      	adds	r3, #4
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	2b04      	cmp	r3, #4
 800fff4:	d10a      	bne.n	801000c <DC_MOTOR_Start+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 800fff6:	79fa      	ldrb	r2, [r7, #7]
 800fff8:	4917      	ldr	r1, [pc, #92]	; (8010058 <DC_MOTOR_Start+0xb4>)
 800fffa:	4613      	mov	r3, r2
 800fffc:	009b      	lsls	r3, r3, #2
 800fffe:	4413      	add	r3, r2
 8010000:	009b      	lsls	r3, r3, #2
 8010002:	440b      	add	r3, r1
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	88ba      	ldrh	r2, [r7, #4]
 8010008:	639a      	str	r2, [r3, #56]	; 0x38
}
 801000a:	e01f      	b.n	801004c <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 801000c:	79fa      	ldrb	r2, [r7, #7]
 801000e:	4912      	ldr	r1, [pc, #72]	; (8010058 <DC_MOTOR_Start+0xb4>)
 8010010:	4613      	mov	r3, r2
 8010012:	009b      	lsls	r3, r3, #2
 8010014:	4413      	add	r3, r2
 8010016:	009b      	lsls	r3, r3, #2
 8010018:	440b      	add	r3, r1
 801001a:	3304      	adds	r3, #4
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	2b08      	cmp	r3, #8
 8010020:	d10a      	bne.n	8010038 <DC_MOTOR_Start+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8010022:	79fa      	ldrb	r2, [r7, #7]
 8010024:	490c      	ldr	r1, [pc, #48]	; (8010058 <DC_MOTOR_Start+0xb4>)
 8010026:	4613      	mov	r3, r2
 8010028:	009b      	lsls	r3, r3, #2
 801002a:	4413      	add	r3, r2
 801002c:	009b      	lsls	r3, r3, #2
 801002e:	440b      	add	r3, r1
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	88ba      	ldrh	r2, [r7, #4]
 8010034:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8010036:	e009      	b.n	801004c <DC_MOTOR_Start+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8010038:	79fa      	ldrb	r2, [r7, #7]
 801003a:	4907      	ldr	r1, [pc, #28]	; (8010058 <DC_MOTOR_Start+0xb4>)
 801003c:	4613      	mov	r3, r2
 801003e:	009b      	lsls	r3, r3, #2
 8010040:	4413      	add	r3, r2
 8010042:	009b      	lsls	r3, r3, #2
 8010044:	440b      	add	r3, r1
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	88ba      	ldrh	r2, [r7, #4]
 801004a:	641a      	str	r2, [r3, #64]	; 0x40
}
 801004c:	bf00      	nop
 801004e:	370c      	adds	r7, #12
 8010050:	46bd      	mov	sp, r7
 8010052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010056:	4770      	bx	lr
 8010058:	080104e8 	.word	0x080104e8

0801005c <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 801005c:	b480      	push	{r7}
 801005e:	b083      	sub	sp, #12
 8010060:	af00      	add	r7, sp, #0
 8010062:	4603      	mov	r3, r0
 8010064:	460a      	mov	r2, r1
 8010066:	71fb      	strb	r3, [r7, #7]
 8010068:	4613      	mov	r3, r2
 801006a:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 801006c:	79fa      	ldrb	r2, [r7, #7]
 801006e:	4928      	ldr	r1, [pc, #160]	; (8010110 <DC_MOTOR_Set_Speed+0xb4>)
 8010070:	4613      	mov	r3, r2
 8010072:	009b      	lsls	r3, r3, #2
 8010074:	4413      	add	r3, r2
 8010076:	009b      	lsls	r3, r3, #2
 8010078:	440b      	add	r3, r1
 801007a:	3304      	adds	r3, #4
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d10a      	bne.n	8010098 <DC_MOTOR_Set_Speed+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8010082:	79fa      	ldrb	r2, [r7, #7]
 8010084:	4922      	ldr	r1, [pc, #136]	; (8010110 <DC_MOTOR_Set_Speed+0xb4>)
 8010086:	4613      	mov	r3, r2
 8010088:	009b      	lsls	r3, r3, #2
 801008a:	4413      	add	r3, r2
 801008c:	009b      	lsls	r3, r3, #2
 801008e:	440b      	add	r3, r1
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	88ba      	ldrh	r2, [r7, #4]
 8010094:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8010096:	e035      	b.n	8010104 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8010098:	79fa      	ldrb	r2, [r7, #7]
 801009a:	491d      	ldr	r1, [pc, #116]	; (8010110 <DC_MOTOR_Set_Speed+0xb4>)
 801009c:	4613      	mov	r3, r2
 801009e:	009b      	lsls	r3, r3, #2
 80100a0:	4413      	add	r3, r2
 80100a2:	009b      	lsls	r3, r3, #2
 80100a4:	440b      	add	r3, r1
 80100a6:	3304      	adds	r3, #4
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	2b04      	cmp	r3, #4
 80100ac:	d10a      	bne.n	80100c4 <DC_MOTOR_Set_Speed+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 80100ae:	79fa      	ldrb	r2, [r7, #7]
 80100b0:	4917      	ldr	r1, [pc, #92]	; (8010110 <DC_MOTOR_Set_Speed+0xb4>)
 80100b2:	4613      	mov	r3, r2
 80100b4:	009b      	lsls	r3, r3, #2
 80100b6:	4413      	add	r3, r2
 80100b8:	009b      	lsls	r3, r3, #2
 80100ba:	440b      	add	r3, r1
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	88ba      	ldrh	r2, [r7, #4]
 80100c0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80100c2:	e01f      	b.n	8010104 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 80100c4:	79fa      	ldrb	r2, [r7, #7]
 80100c6:	4912      	ldr	r1, [pc, #72]	; (8010110 <DC_MOTOR_Set_Speed+0xb4>)
 80100c8:	4613      	mov	r3, r2
 80100ca:	009b      	lsls	r3, r3, #2
 80100cc:	4413      	add	r3, r2
 80100ce:	009b      	lsls	r3, r3, #2
 80100d0:	440b      	add	r3, r1
 80100d2:	3304      	adds	r3, #4
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	2b08      	cmp	r3, #8
 80100d8:	d10a      	bne.n	80100f0 <DC_MOTOR_Set_Speed+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 80100da:	79fa      	ldrb	r2, [r7, #7]
 80100dc:	490c      	ldr	r1, [pc, #48]	; (8010110 <DC_MOTOR_Set_Speed+0xb4>)
 80100de:	4613      	mov	r3, r2
 80100e0:	009b      	lsls	r3, r3, #2
 80100e2:	4413      	add	r3, r2
 80100e4:	009b      	lsls	r3, r3, #2
 80100e6:	440b      	add	r3, r1
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	88ba      	ldrh	r2, [r7, #4]
 80100ec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80100ee:	e009      	b.n	8010104 <DC_MOTOR_Set_Speed+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 80100f0:	79fa      	ldrb	r2, [r7, #7]
 80100f2:	4907      	ldr	r1, [pc, #28]	; (8010110 <DC_MOTOR_Set_Speed+0xb4>)
 80100f4:	4613      	mov	r3, r2
 80100f6:	009b      	lsls	r3, r3, #2
 80100f8:	4413      	add	r3, r2
 80100fa:	009b      	lsls	r3, r3, #2
 80100fc:	440b      	add	r3, r1
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	88ba      	ldrh	r2, [r7, #4]
 8010102:	641a      	str	r2, [r3, #64]	; 0x40
}
 8010104:	bf00      	nop
 8010106:	370c      	adds	r7, #12
 8010108:	46bd      	mov	sp, r7
 801010a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801010e:	4770      	bx	lr
 8010110:	080104e8 	.word	0x080104e8

08010114 <DWT_Delay_Init>:

#include "DWT_Delay.h"


uint32_t DWT_Delay_Init(void)
{
 8010114:	b480      	push	{r7}
 8010116:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8010118:	4b14      	ldr	r3, [pc, #80]	; (801016c <DWT_Delay_Init+0x58>)
 801011a:	68db      	ldr	r3, [r3, #12]
 801011c:	4a13      	ldr	r2, [pc, #76]	; (801016c <DWT_Delay_Init+0x58>)
 801011e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010122:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8010124:	4b11      	ldr	r3, [pc, #68]	; (801016c <DWT_Delay_Init+0x58>)
 8010126:	68db      	ldr	r3, [r3, #12]
 8010128:	4a10      	ldr	r2, [pc, #64]	; (801016c <DWT_Delay_Init+0x58>)
 801012a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801012e:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8010130:	4b0f      	ldr	r3, [pc, #60]	; (8010170 <DWT_Delay_Init+0x5c>)
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	4a0e      	ldr	r2, [pc, #56]	; (8010170 <DWT_Delay_Init+0x5c>)
 8010136:	f023 0301 	bic.w	r3, r3, #1
 801013a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 801013c:	4b0c      	ldr	r3, [pc, #48]	; (8010170 <DWT_Delay_Init+0x5c>)
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	4a0b      	ldr	r2, [pc, #44]	; (8010170 <DWT_Delay_Init+0x5c>)
 8010142:	f043 0301 	orr.w	r3, r3, #1
 8010146:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8010148:	4b09      	ldr	r3, [pc, #36]	; (8010170 <DWT_Delay_Init+0x5c>)
 801014a:	2200      	movs	r2, #0
 801014c:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 801014e:	bf00      	nop
    __ASM volatile ("NOP");
 8010150:	bf00      	nop
    __ASM volatile ("NOP");
 8010152:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8010154:	4b06      	ldr	r3, [pc, #24]	; (8010170 <DWT_Delay_Init+0x5c>)
 8010156:	685b      	ldr	r3, [r3, #4]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d001      	beq.n	8010160 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 801015c:	2300      	movs	r3, #0
 801015e:	e000      	b.n	8010162 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8010160:	2301      	movs	r3, #1
    }
}
 8010162:	4618      	mov	r0, r3
 8010164:	46bd      	mov	sp, r7
 8010166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016a:	4770      	bx	lr
 801016c:	e000edf0 	.word	0xe000edf0
 8010170:	e0001000 	.word	0xe0001000

08010174 <__libc_init_array>:
 8010174:	b570      	push	{r4, r5, r6, lr}
 8010176:	4d0d      	ldr	r5, [pc, #52]	; (80101ac <__libc_init_array+0x38>)
 8010178:	4c0d      	ldr	r4, [pc, #52]	; (80101b0 <__libc_init_array+0x3c>)
 801017a:	1b64      	subs	r4, r4, r5
 801017c:	10a4      	asrs	r4, r4, #2
 801017e:	2600      	movs	r6, #0
 8010180:	42a6      	cmp	r6, r4
 8010182:	d109      	bne.n	8010198 <__libc_init_array+0x24>
 8010184:	4d0b      	ldr	r5, [pc, #44]	; (80101b4 <__libc_init_array+0x40>)
 8010186:	4c0c      	ldr	r4, [pc, #48]	; (80101b8 <__libc_init_array+0x44>)
 8010188:	f000 f842 	bl	8010210 <_init>
 801018c:	1b64      	subs	r4, r4, r5
 801018e:	10a4      	asrs	r4, r4, #2
 8010190:	2600      	movs	r6, #0
 8010192:	42a6      	cmp	r6, r4
 8010194:	d105      	bne.n	80101a2 <__libc_init_array+0x2e>
 8010196:	bd70      	pop	{r4, r5, r6, pc}
 8010198:	f855 3b04 	ldr.w	r3, [r5], #4
 801019c:	4798      	blx	r3
 801019e:	3601      	adds	r6, #1
 80101a0:	e7ee      	b.n	8010180 <__libc_init_array+0xc>
 80101a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80101a6:	4798      	blx	r3
 80101a8:	3601      	adds	r6, #1
 80101aa:	e7f2      	b.n	8010192 <__libc_init_array+0x1e>
 80101ac:	08010518 	.word	0x08010518
 80101b0:	08010518 	.word	0x08010518
 80101b4:	08010518 	.word	0x08010518
 80101b8:	0801051c 	.word	0x0801051c

080101bc <memcpy>:
 80101bc:	440a      	add	r2, r1
 80101be:	4291      	cmp	r1, r2
 80101c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80101c4:	d100      	bne.n	80101c8 <memcpy+0xc>
 80101c6:	4770      	bx	lr
 80101c8:	b510      	push	{r4, lr}
 80101ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80101ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80101d2:	4291      	cmp	r1, r2
 80101d4:	d1f9      	bne.n	80101ca <memcpy+0xe>
 80101d6:	bd10      	pop	{r4, pc}

080101d8 <memset>:
 80101d8:	4402      	add	r2, r0
 80101da:	4603      	mov	r3, r0
 80101dc:	4293      	cmp	r3, r2
 80101de:	d100      	bne.n	80101e2 <memset+0xa>
 80101e0:	4770      	bx	lr
 80101e2:	f803 1b01 	strb.w	r1, [r3], #1
 80101e6:	e7f9      	b.n	80101dc <memset+0x4>

080101e8 <strncpy>:
 80101e8:	b510      	push	{r4, lr}
 80101ea:	3901      	subs	r1, #1
 80101ec:	4603      	mov	r3, r0
 80101ee:	b132      	cbz	r2, 80101fe <strncpy+0x16>
 80101f0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80101f4:	f803 4b01 	strb.w	r4, [r3], #1
 80101f8:	3a01      	subs	r2, #1
 80101fa:	2c00      	cmp	r4, #0
 80101fc:	d1f7      	bne.n	80101ee <strncpy+0x6>
 80101fe:	441a      	add	r2, r3
 8010200:	2100      	movs	r1, #0
 8010202:	4293      	cmp	r3, r2
 8010204:	d100      	bne.n	8010208 <strncpy+0x20>
 8010206:	bd10      	pop	{r4, pc}
 8010208:	f803 1b01 	strb.w	r1, [r3], #1
 801020c:	e7f9      	b.n	8010202 <strncpy+0x1a>
	...

08010210 <_init>:
 8010210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010212:	bf00      	nop
 8010214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010216:	bc08      	pop	{r3}
 8010218:	469e      	mov	lr, r3
 801021a:	4770      	bx	lr

0801021c <_fini>:
 801021c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801021e:	bf00      	nop
 8010220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010222:	bc08      	pop	{r3}
 8010224:	469e      	mov	lr, r3
 8010226:	4770      	bx	lr
