INTSTYLE=ise
INFILE=D:\work\Projects\FPGA_prj\test\50MHz_to_40MHz\freq_conv\Freq_conv_MAIN.ncd
OUTFILE=D:\work\Projects\FPGA_prj\test\50MHz_to_40MHz\freq_conv\Freq_conv_MAIN.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=D:\work\Projects\FPGA_prj\test\50MHz_to_40MHz\freq_conv
LICENSE=WebPack
USER_INFO=__0_0_0
