Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Jun 28 11:30:26 2017
| Host         : DESKTOP-V0QK3MI running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcsg324-3
| Speed File   : -3
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_1_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 10         |
| TIMING-18 | Warning  | Missing input or output delay | 14         |
| TIMING-20 | Warning  | Non-clocked latch             | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clock_0/inst/timesec0_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clock_0/inst/timesec0_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clock_0/inst/timesec0_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clock_0/inst/timesec0_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_1_i/counter_0/inst/sl_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_1_i/counter_0/inst/sl_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_1_i/counter_0/inst/sl_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_1_i/counter_0/inst/sl_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_1_i/pai_1/inst/sec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_1_i/pai_1/inst/sec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on AB[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on AB[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AB[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AB[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AB[4] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AB[5] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AB[6] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on C[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on C[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on C[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on C[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on C[4] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on C[5] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on C[6] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/translater_0/inst/outled_reg[0] cannot be properly analyzed as its control pin design_1_i/translater_0/inst/outled_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/translater_0/inst/outled_reg[1] cannot be properly analyzed as its control pin design_1_i/translater_0/inst/outled_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/translater_0/inst/outled_reg[2] cannot be properly analyzed as its control pin design_1_i/translater_0/inst/outled_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/translater_0/inst/outled_reg[3] cannot be properly analyzed as its control pin design_1_i/translater_0/inst/outled_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/translater_0/inst/outled_reg[4] cannot be properly analyzed as its control pin design_1_i/translater_0/inst/outled_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/translater_0/inst/outled_reg[5] cannot be properly analyzed as its control pin design_1_i/translater_0/inst/outled_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/translater_0/inst/outled_reg[6] cannot be properly analyzed as its control pin design_1_i/translater_0/inst/outled_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/translater_1/inst/outled_reg[0] cannot be properly analyzed as its control pin design_1_i/translater_1/inst/outled_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/translater_1/inst/outled_reg[1] cannot be properly analyzed as its control pin design_1_i/translater_1/inst/outled_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/translater_1/inst/outled_reg[2] cannot be properly analyzed as its control pin design_1_i/translater_1/inst/outled_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/translater_1/inst/outled_reg[3] cannot be properly analyzed as its control pin design_1_i/translater_1/inst/outled_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/translater_1/inst/outled_reg[4] cannot be properly analyzed as its control pin design_1_i/translater_1/inst/outled_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/translater_1/inst/outled_reg[5] cannot be properly analyzed as its control pin design_1_i/translater_1/inst/outled_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/translater_1/inst/outled_reg[6] cannot be properly analyzed as its control pin design_1_i/translater_1/inst/outled_reg[6]/G is not reached by a timing clock
Related violations: <none>


