# system info tb on 2021.06.28.18:44:45
system_info:
name,value
DEVICE,10AX115U1F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1624889682
#
#
# Files generated for tb on 2021.06.28.18:44:45
files:
filepath,kind,attributes,module,is_top
sim/tb.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,tb,true
hls_sim_clock_reset_10/sim/hls_sim_clock_reset.sv,SYSTEM_VERILOG,,hls_sim_clock_reset,false
hls_sim_component_dpi_controller_10/sim/hls_sim_stream_sink_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
hls_sim_component_dpi_controller_10/sim/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
hls_sim_component_dpi_controller_10/sim/hls_sim_component_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
avalon_concatenate_singlebit_conduits_10/sim/tb_avalon_concatenate_singlebit_conduits_10_bjzeuhq.sv,SYSTEM_VERILOG,,tb_avalon_concatenate_singlebit_conduits_10_bjzeuhq,false
avalon_conduit_fanout_10/sim/tb_avalon_conduit_fanout_10_ak2cvai.sv,SYSTEM_VERILOG,,tb_avalon_conduit_fanout_10_ak2cvai,false
avalon_conduit_fanout_10/sim/tb_avalon_conduit_fanout_10_kcgql6q.sv,SYSTEM_VERILOG,,tb_avalon_conduit_fanout_10_kcgql6q,false
count_10/sim/tb_count_10_gbu7t7a.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,tb_count_10_gbu7t7a,false
hls_sim_main_dpi_controller_10/sim/hls_sim_main_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_main_dpi_controller,false
hls_sim_mm_slave_dpi_bfm_10/sim/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_lvip_verbosity_pkg,hls_sim_mm_slave_dpi_bfm,false
hls_sim_mm_slave_dpi_bfm_10/sim/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,hls_sim_mm_slave_dpi_bfm,false
hls_sim_mm_slave_dpi_bfm_10/sim/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,hls_sim_mm_slave_dpi_bfm,false
hls_sim_mm_slave_dpi_bfm_10/sim/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,hls_sim_mm_slave_dpi_bfm,false
hls_sim_mm_slave_dpi_bfm_10/sim/hls_sim_mm_slave_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_mm_slave_dpi_bfm,false
avalon_split_multibit_conduit_10/sim/tb_avalon_split_multibit_conduit_10_dlmo3na.sv,SYSTEM_VERILOG,,tb_avalon_split_multibit_conduit_10_dlmo3na,false
hls_sim_stream_source_dpi_bfm_10/sim/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_stream_source_dpi_bfm,false
altera_irq_mapper_191/sim/tb_altera_irq_mapper_191_elrdrwq.sv,SYSTEM_VERILOG,,tb_altera_irq_mapper_191_elrdrwq,false
count_internal_10/sim/dspba_library_package.vhd,VHDL,,count_internal,false
count_internal_10/sim/dspba_library.vhd,VHDL,,count_internal,false
count_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_pop.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_pipeline.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/st_top.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_top.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_permute_address.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_pipelined.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_enabled.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_basic_coalescer.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_simple.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_streaming.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_burst_master.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_non_aligned_write.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_read_cache.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_atomic.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_prefetch_block.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_wide_wrapper.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_toggle_detect.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_debug_mem.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_reset_wire.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/count_function_wrapper.vhd,VHDL,,count_internal,false
count_internal_10/sim/count_function.vhd,VHDL,,count_internal,false
count_internal_10/sim/bb_count_B1_start_sr_1.vhd,VHDL,,count_internal,false
count_internal_10/sim/bb_count_B0_runOnce.vhd,VHDL,,count_internal,false
count_internal_10/sim/bb_count_B0_runOnce_stall_region.vhd,VHDL,,count_internal,false
count_internal_10/sim/count_B0_runOnce_merge_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i1_wt_limpop_count0.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i1_wt_limpop_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i1_wt_limpush_count2.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i1_wt_limpush_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/count_B0_runOnce_branch.vhd,VHDL,,count_internal,false
count_internal_10/sim/count_B0_runOnce_merge.vhd,VHDL,,count_internal,false
count_internal_10/sim/bb_count_B1_start.vhd,VHDL,,count_internal,false
count_internal_10/sim/bb_count_B1_start_stall_region.vhd,VHDL,,count_internal,false
count_internal_10/sim/count_B1_start_merge_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_iord_bl_do_unnamed_count0_count8.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pipeline_keep_going_count4.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pipeline_keep_going_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i1_memdep_phi3_pop7_count16.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i1_memdep_phi3_pop7_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i1_memdep_phi_pop6_count12.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i1_memdep_phi_pop6_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count10.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i32_sum_count_4ia_addr_0_pop5_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i32_y_count_4ia_addr_0_pop4_count20.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i32_y_count_4ia_addr_0_pop4_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i32_z_count_4ia_addr_0_pop3_count22.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pop_i32_z_count_4ia_addr_0_pop3_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i1_memdep_phi3_push7_count55.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i1_memdep_phi3_push7_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i1_memdep_phi_push6_count51.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i1_memdep_phi_push6_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i1_notexitcond_count6.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i1_notexitcond_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i32_sum_count_4ia_addr_0_push5_count24.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i32_sum_count_4ia_addr_0_push5_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i32_y_count_4ia_addr_0_push4_count33.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i32_y_count_4ia_addr_0_push4_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i32_z_count_4ia_addr_0_push3_count43.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_push_i32_z_count_4ia_addr_0_push3_count_reg.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_iowr_bl_return_unnamed_count7_count57.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_load_unnamed_count1_count14.vhd,VHDL,,count_internal,false
count_internal_10/sim/readdata_reg_unnamed_count1_count0.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_load_unnamed_count2_count18.vhd,VHDL,,count_internal,false
count_internal_10/sim/readdata_reg_unnamed_count2_count1.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_load_unnamed_count3_count27.vhd,VHDL,,count_internal,false
count_internal_10/sim/readdata_reg_unnamed_count3_count2.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_load_unnamed_count4_count31.vhd,VHDL,,count_internal,false
count_internal_10/sim/readdata_reg_unnamed_count4_count3.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_load_unnamed_count5_count37.vhd,VHDL,,count_internal,false
count_internal_10/sim/readdata_reg_unnamed_count5_count4.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_load_unnamed_count6_count41.vhd,VHDL,,count_internal,false
count_internal_10/sim/readdata_reg_unnamed_count6_count5.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_store_memdep_2_count53.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_store_memdep_count49.vhd,VHDL,,count_internal,false
count_internal_10/sim/count_B1_start_branch.vhd,VHDL,,count_internal,false
count_internal_10/sim/count_B1_start_merge.vhd,VHDL,,count_internal,false
count_internal_10/sim/i_acl_pipeline_keep_going_count_sr.vhd,VHDL,,count_internal,false
count_internal_10/sim/acl_avm_to_ic.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_ic_master_endpoint.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_arb_intf.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_ic_intf.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_ic_slave_endpoint.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_ic_slave_rrp.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_ic_slave_wrp.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_arb2.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/acl_ic_to_avm.v,SYSTEM_VERILOG,,count_internal,false
count_internal_10/sim/count_internal.v,SYSTEM_VERILOG,,count_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tb.main_dpi_controller_inst,hls_sim_main_dpi_controller
tb.split_component_start_inst,tb_avalon_split_multibit_conduit_10_dlmo3na
tb.count_component_dpi_controller_bind_conduit_fanout_inst,tb_avalon_conduit_fanout_10_ak2cvai
tb.count_component_dpi_controller_enable_conduit_fanout_inst,tb_avalon_conduit_fanout_10_ak2cvai
tb.count_component_dpi_controller_implicit_ready_conduit_fanout_inst,tb_avalon_conduit_fanout_10_kcgql6q
tb.mm_slave_dpi_bfm_count_avmm_0_rw_inst,hls_sim_mm_slave_dpi_bfm
tb.irq_mapper,tb_altera_irq_mapper_191_elrdrwq
tb.component_dpi_controller_count_inst,hls_sim_component_dpi_controller
tb.concatenate_component_done_inst,tb_avalon_concatenate_singlebit_conduits_10_bjzeuhq
tb.concatenate_component_wait_for_stream_writes_inst,tb_avalon_concatenate_singlebit_conduits_10_bjzeuhq
tb.count_inst,tb_count_10_gbu7t7a
tb.count_inst.count_internal_inst,count_internal
tb.stream_source_dpi_bfm_count_k_inst,hls_sim_stream_source_dpi_bfm
tb.stream_source_dpi_bfm_count_v_inst,hls_sim_stream_source_dpi_bfm
tb.clock_reset_inst,hls_sim_clock_reset
