/*
 * Copyright 2023 NXP
 *
 */

#ifndef __IMX_DCNANO_H__
#define __IMX_DCNANO_H__

#define DCNANO_FB_PITCH_ALIGN 128
#define SYSCALL_PLATFORM_FD_DCNANO 0x9

#endif
