// Seed: 777424587
module module_0;
  reg id_1, id_2;
  always @(negedge 1'b0) begin : id_3
    id_1 <= 1;
    id_1 <= id_1 & 1 & 1'b0;
  end
  wire id_4;
endmodule
module module_1 (
    output logic id_0
    , id_6,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3
    , id_7,
    input supply1 id_4
);
  wire id_8;
  module_0();
  initial begin
    id_0 <= 1;
  end
endmodule
module module_2 (
    input uwire id_0,
    input tri0  id_1
);
  wire id_3;
  module_0();
endmodule
