Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jan 24 16:47:18 2025
| Host         : apra-XPS-8950 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file vitis_design_angular_spectrum_1_0_utilization_synth.rpt -pb vitis_design_angular_spectrum_1_0_utilization_synth.pb
| Design       : vitis_design_angular_spectrum_1_0
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs*                  | 105575 |     0 |          0 |    230400 | 45.82 |
|   LUT as Logic             |  74138 |     0 |          0 |    230400 | 32.18 |
|   LUT as Memory            |  31437 |     0 |          0 |    101760 | 30.89 |
|     LUT as Distributed RAM |   3060 |     0 |            |           |       |
|     LUT as Shift Register  |  28377 |     0 |            |           |       |
| CLB Registers              | 135162 |     0 |          0 |    460800 | 29.33 |
|   Register as Flip Flop    | 135162 |     0 |          0 |    460800 | 29.33 |
|   Register as Latch        |      0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   3175 |     0 |          0 |     28800 | 11.02 |
| F7 Muxes                   |   2346 |     0 |          0 |    115200 |  2.04 |
| F8 Muxes                   |    989 |     0 |          0 |     57600 |  1.72 |
| F9 Muxes                   |      0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 0      |          Yes |           - |        Reset |
| 1409   |          Yes |         Set |            - |
| 133753 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  145 |     0 |          0 |       312 | 46.47 |
|   RAMB36/FIFO*    |   78 |     0 |          0 |       312 | 25.00 |
|     RAMB36E2 only |   78 |       |            |           |       |
|   RAMB18          |  134 |     0 |          0 |       624 | 21.47 |
|     RAMB18E2 only |  134 |       |            |           |       |
| URAM              |    1 |     0 |          0 |        96 |  1.04 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 1163 |     0 |          0 |      1728 | 67.30 |
|   DSP48E2 only | 1163 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       360 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       544 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       208 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 133753 |            Register |
| LUT3     |  33572 |                 CLB |
| SRL16E   |  24374 |                 CLB |
| LUT6     |  22133 |                 CLB |
| LUT4     |  13969 |                 CLB |
| SRLC32E  |  12799 |                 CLB |
| LUT2     |  10257 |                 CLB |
| LUT5     |  10048 |                 CLB |
| CARRY8   |   3175 |                 CLB |
| LUT1     |   3091 |                 CLB |
| RAMS64E  |   2820 |                 CLB |
| MUXF7    |   2346 |                 CLB |
| FDSE     |   1409 |            Register |
| DSP48E2  |   1163 |          Arithmetic |
| MUXF8    |    989 |                 CLB |
| RAMD64E  |    240 |                 CLB |
| RAMB18E2 |    134 |            BLOCKRAM |
| RAMB36E2 |     78 |            BLOCKRAM |
| URAM288  |      1 |            BLOCKRAM |
+----------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


