#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000002c9bc6b4a60 .scope module, "instruction_decoder" "instruction_decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "reg1";
    .port_info 3 /OUTPUT 4 "reg2";
    .port_info 4 /OUTPUT 4 "imm";
v000002c9bc6ec9c0_0 .net "imm", 3 0, L_000002c9bc75afd0;  1 drivers
o000002c9bc702868 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002c9bc6ecce0_0 .net "instr", 15 0, o000002c9bc702868;  0 drivers
v000002c9bc6eb5c0_0 .net "opcode", 3 0, L_000002c9bc75bed0;  1 drivers
v000002c9bc6eb8e0_0 .net "reg1", 3 0, L_000002c9bc75acb0;  1 drivers
v000002c9bc6eb980_0 .net "reg2", 3 0, L_000002c9bc75adf0;  1 drivers
L_000002c9bc75bed0 .part o000002c9bc702868, 12, 4;
L_000002c9bc75acb0 .part o000002c9bc702868, 8, 4;
L_000002c9bc75adf0 .part o000002c9bc702868, 4, 4;
L_000002c9bc75afd0 .part o000002c9bc702868, 0, 4;
S_000002c9bc6b4bf0 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
v000002c9bc75bc50_0 .var "clk", 0 0;
v000002c9bc75a350_0 .var/i "f_bin", 31 0;
v000002c9bc75bcf0_0 .var/i "f_hex", 31 0;
v000002c9bc75ad50_0 .var/i "i", 31 0;
v000002c9bc75ac10_0 .var "reset", 0 0;
S_000002c9bc6e1260 .scope module, "cpu_inst" "cpu" 3 11, 4 1 0, S_000002c9bc6b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halted";
L_000002c9bc6ef330 .functor BUFZ 1, v000002c9bc6ebac0_0, C4<0>, C4<0>, C4<0>;
L_000002c9bc7f0118 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000002c9bc75b610_0 .net/2u *"_ivl_10", 3 0, L_000002c9bc7f0118;  1 drivers
v000002c9bc75b890_0 .net *"_ivl_12", 0 0, L_000002c9bc75d6c0;  1 drivers
L_000002c9bc7f0160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002c9bc75b930_0 .net/2u *"_ivl_16", 3 0, L_000002c9bc7f0160;  1 drivers
v000002c9bc75b570_0 .net "alu_enable", 0 0, v000002c9bc6eca60_0;  1 drivers
v000002c9bc75a670_0 .net "alu_result", 7 0, v000002c9bc6ecc40_0;  1 drivers
v000002c9bc75a3f0_0 .net "alu_selected", 7 0, L_000002c9bc75dda0;  1 drivers
v000002c9bc75bb10_0 .net "clk", 0 0, v000002c9bc75bc50_0;  1 drivers
v000002c9bc75b750_0 .net "crypto_out", 7 0, L_000002c9bc6ef410;  1 drivers
v000002c9bc75aad0_0 .net "data_out", 7 0, v000002c9bc6ebfc0_0;  1 drivers
v000002c9bc75bbb0_0 .net "halt_signal", 0 0, v000002c9bc6ebac0_0;  1 drivers
v000002c9bc75b9d0_0 .net "halted", 0 0, L_000002c9bc6ef330;  1 drivers
v000002c9bc75aa30_0 .net "instruction", 15 0, v000002c9bc6ec7e0_0;  1 drivers
v000002c9bc75b250_0 .net "mem_read", 0 0, v000002c9bc6ec2e0_0;  1 drivers
v000002c9bc75c010_0 .net "mem_write", 0 0, v000002c9bc6eb520_0;  1 drivers
v000002c9bc75a7b0_0 .net "opcode", 3 0, L_000002c9bc75b070;  1 drivers
v000002c9bc75b2f0_0 .net "pc", 7 0, v000002c9bc6ec380_0;  1 drivers
v000002c9bc75ae90_0 .net "pc_enable", 0 0, v000002c9bc6eb020_0;  1 drivers
v000002c9bc75bd90_0 .net "rd", 3 0, L_000002c9bc75b110;  1 drivers
v000002c9bc75a210_0 .net "reg_rs1", 7 0, L_000002c9bc6ef800;  1 drivers
v000002c9bc75a530_0 .net "reg_rs2", 7 0, L_000002c9bc6ef3a0;  1 drivers
v000002c9bc75b390_0 .net "reg_write", 0 0, v000002c9bc6eb700_0;  1 drivers
v000002c9bc75a850_0 .net "reg_write_data", 7 0, L_000002c9bc75ce00;  1 drivers
v000002c9bc75a8f0_0 .net "reset", 0 0, v000002c9bc75ac10_0;  1 drivers
v000002c9bc75af30_0 .net "rs1", 3 0, L_000002c9bc75b430;  1 drivers
v000002c9bc75be30_0 .net "rs2", 3 0, L_000002c9bc75b4d0;  1 drivers
v000002c9bc75a2b0_0 .net "state", 2 0, v000002c9bc6eb0c0_0;  1 drivers
L_000002c9bc75b070 .part v000002c9bc6ec7e0_0, 12, 4;
L_000002c9bc75b110 .part v000002c9bc6ec7e0_0, 8, 4;
L_000002c9bc75b430 .part v000002c9bc6ec7e0_0, 4, 4;
L_000002c9bc75b4d0 .part v000002c9bc6ec7e0_0, 0, 4;
L_000002c9bc75d6c0 .cmp/eq 4, L_000002c9bc75b070, L_000002c9bc7f0118;
L_000002c9bc75dda0 .functor MUXZ 8, v000002c9bc6ecc40_0, L_000002c9bc6ef410, L_000002c9bc75d6c0, C4<>;
L_000002c9bc75c7c0 .concat [ 4 4 0 0], L_000002c9bc75b110, L_000002c9bc7f0160;
L_000002c9bc75ce00 .functor MUXZ 8, L_000002c9bc75dda0, v000002c9bc6ebfc0_0, v000002c9bc6ec2e0_0, C4<>;
S_000002c9bc6e13f0 .scope module, "alu_inst" "alu" 4 67, 5 1 0, S_000002c9bc6e1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "result";
v000002c9bc6ec6a0_0 .net "a", 7 0, L_000002c9bc6ef800;  alias, 1 drivers
v000002c9bc6ec740_0 .net "b", 7 0, L_000002c9bc6ef3a0;  alias, 1 drivers
v000002c9bc6ebb60_0 .net "enable", 0 0, v000002c9bc6eca60_0;  alias, 1 drivers
v000002c9bc6ebe80_0 .net "opcode", 3 0, L_000002c9bc75b070;  alias, 1 drivers
v000002c9bc6ecc40_0 .var "result", 7 0;
E_000002c9bc6e8c30 .event edge, v000002c9bc6ebb60_0, v000002c9bc6ebe80_0, v000002c9bc6ec6a0_0, v000002c9bc6ec740_0;
S_000002c9bc6e1580 .scope module, "cu_inst" "control_unit" 4 35, 6 1 0, S_000002c9bc6e1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "pc_enable";
    .port_info 8 /OUTPUT 1 "halt";
    .port_info 9 /OUTPUT 3 "state";
P_000002c9bc6faa70 .param/l "S_DECODE" 1 6 15, C4<001>;
P_000002c9bc6faaa8 .param/l "S_EXECUTE" 1 6 16, C4<010>;
P_000002c9bc6faae0 .param/l "S_FETCH" 1 6 14, C4<000>;
P_000002c9bc6fab18 .param/l "S_HALT" 1 6 19, C4<101>;
P_000002c9bc6fab50 .param/l "S_MEM" 1 6 17, C4<011>;
P_000002c9bc6fab88 .param/l "S_WRITEBACK" 1 6 18, C4<100>;
v000002c9bc6eca60_0 .var "alu_enable", 0 0;
v000002c9bc6eb840_0 .net "clk", 0 0, v000002c9bc75bc50_0;  alias, 1 drivers
v000002c9bc6ebac0_0 .var "halt", 0 0;
v000002c9bc6ec2e0_0 .var "mem_read", 0 0;
v000002c9bc6eb520_0 .var "mem_write", 0 0;
v000002c9bc6ebc00_0 .var "next_state", 2 0;
v000002c9bc6eb660_0 .net "opcode", 3 0, L_000002c9bc75b070;  alias, 1 drivers
v000002c9bc6eb020_0 .var "pc_enable", 0 0;
v000002c9bc6eb700_0 .var "reg_write", 0 0;
v000002c9bc6eb7a0_0 .net "reset", 0 0, v000002c9bc75ac10_0;  alias, 1 drivers
v000002c9bc6eb0c0_0 .var "state", 2 0;
E_000002c9bc6e86b0 .event edge, v000002c9bc6eb0c0_0, v000002c9bc6ebe80_0, v000002c9bc6ebc00_0;
E_000002c9bc6e8370 .event edge, v000002c9bc6eb0c0_0, v000002c9bc6ebe80_0;
E_000002c9bc6e8e70 .event posedge, v000002c9bc6eb7a0_0, v000002c9bc6eb840_0;
S_000002c9bc6c5860 .scope module, "data_mem_inst" "data_mem" 4 85, 7 1 0, S_000002c9bc6e1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
v000002c9bc6ec920_0 .net "address", 7 0, L_000002c9bc75c7c0;  1 drivers
v000002c9bc6ebd40_0 .net "clk", 0 0, v000002c9bc75bc50_0;  alias, 1 drivers
v000002c9bc6ecb00_0 .var/i "i", 31 0;
v000002c9bc6eb200 .array "mem", 255 0, 7 0;
v000002c9bc6ebca0_0 .net "mem_read", 0 0, v000002c9bc6ec2e0_0;  alias, 1 drivers
v000002c9bc6ec240_0 .net "mem_write", 0 0, v000002c9bc6eb520_0;  alias, 1 drivers
v000002c9bc6ebfc0_0 .var "read_data", 7 0;
v000002c9bc6eb2a0_0 .net "write_data", 7 0, L_000002c9bc6ef800;  alias, 1 drivers
v000002c9bc6eb200_0 .array/port v000002c9bc6eb200, 0;
v000002c9bc6eb200_1 .array/port v000002c9bc6eb200, 1;
E_000002c9bc6e9c70/0 .event edge, v000002c9bc6ec2e0_0, v000002c9bc6ec920_0, v000002c9bc6eb200_0, v000002c9bc6eb200_1;
v000002c9bc6eb200_2 .array/port v000002c9bc6eb200, 2;
v000002c9bc6eb200_3 .array/port v000002c9bc6eb200, 3;
v000002c9bc6eb200_4 .array/port v000002c9bc6eb200, 4;
v000002c9bc6eb200_5 .array/port v000002c9bc6eb200, 5;
E_000002c9bc6e9c70/1 .event edge, v000002c9bc6eb200_2, v000002c9bc6eb200_3, v000002c9bc6eb200_4, v000002c9bc6eb200_5;
v000002c9bc6eb200_6 .array/port v000002c9bc6eb200, 6;
v000002c9bc6eb200_7 .array/port v000002c9bc6eb200, 7;
v000002c9bc6eb200_8 .array/port v000002c9bc6eb200, 8;
v000002c9bc6eb200_9 .array/port v000002c9bc6eb200, 9;
E_000002c9bc6e9c70/2 .event edge, v000002c9bc6eb200_6, v000002c9bc6eb200_7, v000002c9bc6eb200_8, v000002c9bc6eb200_9;
v000002c9bc6eb200_10 .array/port v000002c9bc6eb200, 10;
v000002c9bc6eb200_11 .array/port v000002c9bc6eb200, 11;
v000002c9bc6eb200_12 .array/port v000002c9bc6eb200, 12;
v000002c9bc6eb200_13 .array/port v000002c9bc6eb200, 13;
E_000002c9bc6e9c70/3 .event edge, v000002c9bc6eb200_10, v000002c9bc6eb200_11, v000002c9bc6eb200_12, v000002c9bc6eb200_13;
v000002c9bc6eb200_14 .array/port v000002c9bc6eb200, 14;
v000002c9bc6eb200_15 .array/port v000002c9bc6eb200, 15;
v000002c9bc6eb200_16 .array/port v000002c9bc6eb200, 16;
v000002c9bc6eb200_17 .array/port v000002c9bc6eb200, 17;
E_000002c9bc6e9c70/4 .event edge, v000002c9bc6eb200_14, v000002c9bc6eb200_15, v000002c9bc6eb200_16, v000002c9bc6eb200_17;
v000002c9bc6eb200_18 .array/port v000002c9bc6eb200, 18;
v000002c9bc6eb200_19 .array/port v000002c9bc6eb200, 19;
v000002c9bc6eb200_20 .array/port v000002c9bc6eb200, 20;
v000002c9bc6eb200_21 .array/port v000002c9bc6eb200, 21;
E_000002c9bc6e9c70/5 .event edge, v000002c9bc6eb200_18, v000002c9bc6eb200_19, v000002c9bc6eb200_20, v000002c9bc6eb200_21;
v000002c9bc6eb200_22 .array/port v000002c9bc6eb200, 22;
v000002c9bc6eb200_23 .array/port v000002c9bc6eb200, 23;
v000002c9bc6eb200_24 .array/port v000002c9bc6eb200, 24;
v000002c9bc6eb200_25 .array/port v000002c9bc6eb200, 25;
E_000002c9bc6e9c70/6 .event edge, v000002c9bc6eb200_22, v000002c9bc6eb200_23, v000002c9bc6eb200_24, v000002c9bc6eb200_25;
v000002c9bc6eb200_26 .array/port v000002c9bc6eb200, 26;
v000002c9bc6eb200_27 .array/port v000002c9bc6eb200, 27;
v000002c9bc6eb200_28 .array/port v000002c9bc6eb200, 28;
v000002c9bc6eb200_29 .array/port v000002c9bc6eb200, 29;
E_000002c9bc6e9c70/7 .event edge, v000002c9bc6eb200_26, v000002c9bc6eb200_27, v000002c9bc6eb200_28, v000002c9bc6eb200_29;
v000002c9bc6eb200_30 .array/port v000002c9bc6eb200, 30;
v000002c9bc6eb200_31 .array/port v000002c9bc6eb200, 31;
v000002c9bc6eb200_32 .array/port v000002c9bc6eb200, 32;
v000002c9bc6eb200_33 .array/port v000002c9bc6eb200, 33;
E_000002c9bc6e9c70/8 .event edge, v000002c9bc6eb200_30, v000002c9bc6eb200_31, v000002c9bc6eb200_32, v000002c9bc6eb200_33;
v000002c9bc6eb200_34 .array/port v000002c9bc6eb200, 34;
v000002c9bc6eb200_35 .array/port v000002c9bc6eb200, 35;
v000002c9bc6eb200_36 .array/port v000002c9bc6eb200, 36;
v000002c9bc6eb200_37 .array/port v000002c9bc6eb200, 37;
E_000002c9bc6e9c70/9 .event edge, v000002c9bc6eb200_34, v000002c9bc6eb200_35, v000002c9bc6eb200_36, v000002c9bc6eb200_37;
v000002c9bc6eb200_38 .array/port v000002c9bc6eb200, 38;
v000002c9bc6eb200_39 .array/port v000002c9bc6eb200, 39;
v000002c9bc6eb200_40 .array/port v000002c9bc6eb200, 40;
v000002c9bc6eb200_41 .array/port v000002c9bc6eb200, 41;
E_000002c9bc6e9c70/10 .event edge, v000002c9bc6eb200_38, v000002c9bc6eb200_39, v000002c9bc6eb200_40, v000002c9bc6eb200_41;
v000002c9bc6eb200_42 .array/port v000002c9bc6eb200, 42;
v000002c9bc6eb200_43 .array/port v000002c9bc6eb200, 43;
v000002c9bc6eb200_44 .array/port v000002c9bc6eb200, 44;
v000002c9bc6eb200_45 .array/port v000002c9bc6eb200, 45;
E_000002c9bc6e9c70/11 .event edge, v000002c9bc6eb200_42, v000002c9bc6eb200_43, v000002c9bc6eb200_44, v000002c9bc6eb200_45;
v000002c9bc6eb200_46 .array/port v000002c9bc6eb200, 46;
v000002c9bc6eb200_47 .array/port v000002c9bc6eb200, 47;
v000002c9bc6eb200_48 .array/port v000002c9bc6eb200, 48;
v000002c9bc6eb200_49 .array/port v000002c9bc6eb200, 49;
E_000002c9bc6e9c70/12 .event edge, v000002c9bc6eb200_46, v000002c9bc6eb200_47, v000002c9bc6eb200_48, v000002c9bc6eb200_49;
v000002c9bc6eb200_50 .array/port v000002c9bc6eb200, 50;
v000002c9bc6eb200_51 .array/port v000002c9bc6eb200, 51;
v000002c9bc6eb200_52 .array/port v000002c9bc6eb200, 52;
v000002c9bc6eb200_53 .array/port v000002c9bc6eb200, 53;
E_000002c9bc6e9c70/13 .event edge, v000002c9bc6eb200_50, v000002c9bc6eb200_51, v000002c9bc6eb200_52, v000002c9bc6eb200_53;
v000002c9bc6eb200_54 .array/port v000002c9bc6eb200, 54;
v000002c9bc6eb200_55 .array/port v000002c9bc6eb200, 55;
v000002c9bc6eb200_56 .array/port v000002c9bc6eb200, 56;
v000002c9bc6eb200_57 .array/port v000002c9bc6eb200, 57;
E_000002c9bc6e9c70/14 .event edge, v000002c9bc6eb200_54, v000002c9bc6eb200_55, v000002c9bc6eb200_56, v000002c9bc6eb200_57;
v000002c9bc6eb200_58 .array/port v000002c9bc6eb200, 58;
v000002c9bc6eb200_59 .array/port v000002c9bc6eb200, 59;
v000002c9bc6eb200_60 .array/port v000002c9bc6eb200, 60;
v000002c9bc6eb200_61 .array/port v000002c9bc6eb200, 61;
E_000002c9bc6e9c70/15 .event edge, v000002c9bc6eb200_58, v000002c9bc6eb200_59, v000002c9bc6eb200_60, v000002c9bc6eb200_61;
v000002c9bc6eb200_62 .array/port v000002c9bc6eb200, 62;
v000002c9bc6eb200_63 .array/port v000002c9bc6eb200, 63;
v000002c9bc6eb200_64 .array/port v000002c9bc6eb200, 64;
v000002c9bc6eb200_65 .array/port v000002c9bc6eb200, 65;
E_000002c9bc6e9c70/16 .event edge, v000002c9bc6eb200_62, v000002c9bc6eb200_63, v000002c9bc6eb200_64, v000002c9bc6eb200_65;
v000002c9bc6eb200_66 .array/port v000002c9bc6eb200, 66;
v000002c9bc6eb200_67 .array/port v000002c9bc6eb200, 67;
v000002c9bc6eb200_68 .array/port v000002c9bc6eb200, 68;
v000002c9bc6eb200_69 .array/port v000002c9bc6eb200, 69;
E_000002c9bc6e9c70/17 .event edge, v000002c9bc6eb200_66, v000002c9bc6eb200_67, v000002c9bc6eb200_68, v000002c9bc6eb200_69;
v000002c9bc6eb200_70 .array/port v000002c9bc6eb200, 70;
v000002c9bc6eb200_71 .array/port v000002c9bc6eb200, 71;
v000002c9bc6eb200_72 .array/port v000002c9bc6eb200, 72;
v000002c9bc6eb200_73 .array/port v000002c9bc6eb200, 73;
E_000002c9bc6e9c70/18 .event edge, v000002c9bc6eb200_70, v000002c9bc6eb200_71, v000002c9bc6eb200_72, v000002c9bc6eb200_73;
v000002c9bc6eb200_74 .array/port v000002c9bc6eb200, 74;
v000002c9bc6eb200_75 .array/port v000002c9bc6eb200, 75;
v000002c9bc6eb200_76 .array/port v000002c9bc6eb200, 76;
v000002c9bc6eb200_77 .array/port v000002c9bc6eb200, 77;
E_000002c9bc6e9c70/19 .event edge, v000002c9bc6eb200_74, v000002c9bc6eb200_75, v000002c9bc6eb200_76, v000002c9bc6eb200_77;
v000002c9bc6eb200_78 .array/port v000002c9bc6eb200, 78;
v000002c9bc6eb200_79 .array/port v000002c9bc6eb200, 79;
v000002c9bc6eb200_80 .array/port v000002c9bc6eb200, 80;
v000002c9bc6eb200_81 .array/port v000002c9bc6eb200, 81;
E_000002c9bc6e9c70/20 .event edge, v000002c9bc6eb200_78, v000002c9bc6eb200_79, v000002c9bc6eb200_80, v000002c9bc6eb200_81;
v000002c9bc6eb200_82 .array/port v000002c9bc6eb200, 82;
v000002c9bc6eb200_83 .array/port v000002c9bc6eb200, 83;
v000002c9bc6eb200_84 .array/port v000002c9bc6eb200, 84;
v000002c9bc6eb200_85 .array/port v000002c9bc6eb200, 85;
E_000002c9bc6e9c70/21 .event edge, v000002c9bc6eb200_82, v000002c9bc6eb200_83, v000002c9bc6eb200_84, v000002c9bc6eb200_85;
v000002c9bc6eb200_86 .array/port v000002c9bc6eb200, 86;
v000002c9bc6eb200_87 .array/port v000002c9bc6eb200, 87;
v000002c9bc6eb200_88 .array/port v000002c9bc6eb200, 88;
v000002c9bc6eb200_89 .array/port v000002c9bc6eb200, 89;
E_000002c9bc6e9c70/22 .event edge, v000002c9bc6eb200_86, v000002c9bc6eb200_87, v000002c9bc6eb200_88, v000002c9bc6eb200_89;
v000002c9bc6eb200_90 .array/port v000002c9bc6eb200, 90;
v000002c9bc6eb200_91 .array/port v000002c9bc6eb200, 91;
v000002c9bc6eb200_92 .array/port v000002c9bc6eb200, 92;
v000002c9bc6eb200_93 .array/port v000002c9bc6eb200, 93;
E_000002c9bc6e9c70/23 .event edge, v000002c9bc6eb200_90, v000002c9bc6eb200_91, v000002c9bc6eb200_92, v000002c9bc6eb200_93;
v000002c9bc6eb200_94 .array/port v000002c9bc6eb200, 94;
v000002c9bc6eb200_95 .array/port v000002c9bc6eb200, 95;
v000002c9bc6eb200_96 .array/port v000002c9bc6eb200, 96;
v000002c9bc6eb200_97 .array/port v000002c9bc6eb200, 97;
E_000002c9bc6e9c70/24 .event edge, v000002c9bc6eb200_94, v000002c9bc6eb200_95, v000002c9bc6eb200_96, v000002c9bc6eb200_97;
v000002c9bc6eb200_98 .array/port v000002c9bc6eb200, 98;
v000002c9bc6eb200_99 .array/port v000002c9bc6eb200, 99;
v000002c9bc6eb200_100 .array/port v000002c9bc6eb200, 100;
v000002c9bc6eb200_101 .array/port v000002c9bc6eb200, 101;
E_000002c9bc6e9c70/25 .event edge, v000002c9bc6eb200_98, v000002c9bc6eb200_99, v000002c9bc6eb200_100, v000002c9bc6eb200_101;
v000002c9bc6eb200_102 .array/port v000002c9bc6eb200, 102;
v000002c9bc6eb200_103 .array/port v000002c9bc6eb200, 103;
v000002c9bc6eb200_104 .array/port v000002c9bc6eb200, 104;
v000002c9bc6eb200_105 .array/port v000002c9bc6eb200, 105;
E_000002c9bc6e9c70/26 .event edge, v000002c9bc6eb200_102, v000002c9bc6eb200_103, v000002c9bc6eb200_104, v000002c9bc6eb200_105;
v000002c9bc6eb200_106 .array/port v000002c9bc6eb200, 106;
v000002c9bc6eb200_107 .array/port v000002c9bc6eb200, 107;
v000002c9bc6eb200_108 .array/port v000002c9bc6eb200, 108;
v000002c9bc6eb200_109 .array/port v000002c9bc6eb200, 109;
E_000002c9bc6e9c70/27 .event edge, v000002c9bc6eb200_106, v000002c9bc6eb200_107, v000002c9bc6eb200_108, v000002c9bc6eb200_109;
v000002c9bc6eb200_110 .array/port v000002c9bc6eb200, 110;
v000002c9bc6eb200_111 .array/port v000002c9bc6eb200, 111;
v000002c9bc6eb200_112 .array/port v000002c9bc6eb200, 112;
v000002c9bc6eb200_113 .array/port v000002c9bc6eb200, 113;
E_000002c9bc6e9c70/28 .event edge, v000002c9bc6eb200_110, v000002c9bc6eb200_111, v000002c9bc6eb200_112, v000002c9bc6eb200_113;
v000002c9bc6eb200_114 .array/port v000002c9bc6eb200, 114;
v000002c9bc6eb200_115 .array/port v000002c9bc6eb200, 115;
v000002c9bc6eb200_116 .array/port v000002c9bc6eb200, 116;
v000002c9bc6eb200_117 .array/port v000002c9bc6eb200, 117;
E_000002c9bc6e9c70/29 .event edge, v000002c9bc6eb200_114, v000002c9bc6eb200_115, v000002c9bc6eb200_116, v000002c9bc6eb200_117;
v000002c9bc6eb200_118 .array/port v000002c9bc6eb200, 118;
v000002c9bc6eb200_119 .array/port v000002c9bc6eb200, 119;
v000002c9bc6eb200_120 .array/port v000002c9bc6eb200, 120;
v000002c9bc6eb200_121 .array/port v000002c9bc6eb200, 121;
E_000002c9bc6e9c70/30 .event edge, v000002c9bc6eb200_118, v000002c9bc6eb200_119, v000002c9bc6eb200_120, v000002c9bc6eb200_121;
v000002c9bc6eb200_122 .array/port v000002c9bc6eb200, 122;
v000002c9bc6eb200_123 .array/port v000002c9bc6eb200, 123;
v000002c9bc6eb200_124 .array/port v000002c9bc6eb200, 124;
v000002c9bc6eb200_125 .array/port v000002c9bc6eb200, 125;
E_000002c9bc6e9c70/31 .event edge, v000002c9bc6eb200_122, v000002c9bc6eb200_123, v000002c9bc6eb200_124, v000002c9bc6eb200_125;
v000002c9bc6eb200_126 .array/port v000002c9bc6eb200, 126;
v000002c9bc6eb200_127 .array/port v000002c9bc6eb200, 127;
v000002c9bc6eb200_128 .array/port v000002c9bc6eb200, 128;
v000002c9bc6eb200_129 .array/port v000002c9bc6eb200, 129;
E_000002c9bc6e9c70/32 .event edge, v000002c9bc6eb200_126, v000002c9bc6eb200_127, v000002c9bc6eb200_128, v000002c9bc6eb200_129;
v000002c9bc6eb200_130 .array/port v000002c9bc6eb200, 130;
v000002c9bc6eb200_131 .array/port v000002c9bc6eb200, 131;
v000002c9bc6eb200_132 .array/port v000002c9bc6eb200, 132;
v000002c9bc6eb200_133 .array/port v000002c9bc6eb200, 133;
E_000002c9bc6e9c70/33 .event edge, v000002c9bc6eb200_130, v000002c9bc6eb200_131, v000002c9bc6eb200_132, v000002c9bc6eb200_133;
v000002c9bc6eb200_134 .array/port v000002c9bc6eb200, 134;
v000002c9bc6eb200_135 .array/port v000002c9bc6eb200, 135;
v000002c9bc6eb200_136 .array/port v000002c9bc6eb200, 136;
v000002c9bc6eb200_137 .array/port v000002c9bc6eb200, 137;
E_000002c9bc6e9c70/34 .event edge, v000002c9bc6eb200_134, v000002c9bc6eb200_135, v000002c9bc6eb200_136, v000002c9bc6eb200_137;
v000002c9bc6eb200_138 .array/port v000002c9bc6eb200, 138;
v000002c9bc6eb200_139 .array/port v000002c9bc6eb200, 139;
v000002c9bc6eb200_140 .array/port v000002c9bc6eb200, 140;
v000002c9bc6eb200_141 .array/port v000002c9bc6eb200, 141;
E_000002c9bc6e9c70/35 .event edge, v000002c9bc6eb200_138, v000002c9bc6eb200_139, v000002c9bc6eb200_140, v000002c9bc6eb200_141;
v000002c9bc6eb200_142 .array/port v000002c9bc6eb200, 142;
v000002c9bc6eb200_143 .array/port v000002c9bc6eb200, 143;
v000002c9bc6eb200_144 .array/port v000002c9bc6eb200, 144;
v000002c9bc6eb200_145 .array/port v000002c9bc6eb200, 145;
E_000002c9bc6e9c70/36 .event edge, v000002c9bc6eb200_142, v000002c9bc6eb200_143, v000002c9bc6eb200_144, v000002c9bc6eb200_145;
v000002c9bc6eb200_146 .array/port v000002c9bc6eb200, 146;
v000002c9bc6eb200_147 .array/port v000002c9bc6eb200, 147;
v000002c9bc6eb200_148 .array/port v000002c9bc6eb200, 148;
v000002c9bc6eb200_149 .array/port v000002c9bc6eb200, 149;
E_000002c9bc6e9c70/37 .event edge, v000002c9bc6eb200_146, v000002c9bc6eb200_147, v000002c9bc6eb200_148, v000002c9bc6eb200_149;
v000002c9bc6eb200_150 .array/port v000002c9bc6eb200, 150;
v000002c9bc6eb200_151 .array/port v000002c9bc6eb200, 151;
v000002c9bc6eb200_152 .array/port v000002c9bc6eb200, 152;
v000002c9bc6eb200_153 .array/port v000002c9bc6eb200, 153;
E_000002c9bc6e9c70/38 .event edge, v000002c9bc6eb200_150, v000002c9bc6eb200_151, v000002c9bc6eb200_152, v000002c9bc6eb200_153;
v000002c9bc6eb200_154 .array/port v000002c9bc6eb200, 154;
v000002c9bc6eb200_155 .array/port v000002c9bc6eb200, 155;
v000002c9bc6eb200_156 .array/port v000002c9bc6eb200, 156;
v000002c9bc6eb200_157 .array/port v000002c9bc6eb200, 157;
E_000002c9bc6e9c70/39 .event edge, v000002c9bc6eb200_154, v000002c9bc6eb200_155, v000002c9bc6eb200_156, v000002c9bc6eb200_157;
v000002c9bc6eb200_158 .array/port v000002c9bc6eb200, 158;
v000002c9bc6eb200_159 .array/port v000002c9bc6eb200, 159;
v000002c9bc6eb200_160 .array/port v000002c9bc6eb200, 160;
v000002c9bc6eb200_161 .array/port v000002c9bc6eb200, 161;
E_000002c9bc6e9c70/40 .event edge, v000002c9bc6eb200_158, v000002c9bc6eb200_159, v000002c9bc6eb200_160, v000002c9bc6eb200_161;
v000002c9bc6eb200_162 .array/port v000002c9bc6eb200, 162;
v000002c9bc6eb200_163 .array/port v000002c9bc6eb200, 163;
v000002c9bc6eb200_164 .array/port v000002c9bc6eb200, 164;
v000002c9bc6eb200_165 .array/port v000002c9bc6eb200, 165;
E_000002c9bc6e9c70/41 .event edge, v000002c9bc6eb200_162, v000002c9bc6eb200_163, v000002c9bc6eb200_164, v000002c9bc6eb200_165;
v000002c9bc6eb200_166 .array/port v000002c9bc6eb200, 166;
v000002c9bc6eb200_167 .array/port v000002c9bc6eb200, 167;
v000002c9bc6eb200_168 .array/port v000002c9bc6eb200, 168;
v000002c9bc6eb200_169 .array/port v000002c9bc6eb200, 169;
E_000002c9bc6e9c70/42 .event edge, v000002c9bc6eb200_166, v000002c9bc6eb200_167, v000002c9bc6eb200_168, v000002c9bc6eb200_169;
v000002c9bc6eb200_170 .array/port v000002c9bc6eb200, 170;
v000002c9bc6eb200_171 .array/port v000002c9bc6eb200, 171;
v000002c9bc6eb200_172 .array/port v000002c9bc6eb200, 172;
v000002c9bc6eb200_173 .array/port v000002c9bc6eb200, 173;
E_000002c9bc6e9c70/43 .event edge, v000002c9bc6eb200_170, v000002c9bc6eb200_171, v000002c9bc6eb200_172, v000002c9bc6eb200_173;
v000002c9bc6eb200_174 .array/port v000002c9bc6eb200, 174;
v000002c9bc6eb200_175 .array/port v000002c9bc6eb200, 175;
v000002c9bc6eb200_176 .array/port v000002c9bc6eb200, 176;
v000002c9bc6eb200_177 .array/port v000002c9bc6eb200, 177;
E_000002c9bc6e9c70/44 .event edge, v000002c9bc6eb200_174, v000002c9bc6eb200_175, v000002c9bc6eb200_176, v000002c9bc6eb200_177;
v000002c9bc6eb200_178 .array/port v000002c9bc6eb200, 178;
v000002c9bc6eb200_179 .array/port v000002c9bc6eb200, 179;
v000002c9bc6eb200_180 .array/port v000002c9bc6eb200, 180;
v000002c9bc6eb200_181 .array/port v000002c9bc6eb200, 181;
E_000002c9bc6e9c70/45 .event edge, v000002c9bc6eb200_178, v000002c9bc6eb200_179, v000002c9bc6eb200_180, v000002c9bc6eb200_181;
v000002c9bc6eb200_182 .array/port v000002c9bc6eb200, 182;
v000002c9bc6eb200_183 .array/port v000002c9bc6eb200, 183;
v000002c9bc6eb200_184 .array/port v000002c9bc6eb200, 184;
v000002c9bc6eb200_185 .array/port v000002c9bc6eb200, 185;
E_000002c9bc6e9c70/46 .event edge, v000002c9bc6eb200_182, v000002c9bc6eb200_183, v000002c9bc6eb200_184, v000002c9bc6eb200_185;
v000002c9bc6eb200_186 .array/port v000002c9bc6eb200, 186;
v000002c9bc6eb200_187 .array/port v000002c9bc6eb200, 187;
v000002c9bc6eb200_188 .array/port v000002c9bc6eb200, 188;
v000002c9bc6eb200_189 .array/port v000002c9bc6eb200, 189;
E_000002c9bc6e9c70/47 .event edge, v000002c9bc6eb200_186, v000002c9bc6eb200_187, v000002c9bc6eb200_188, v000002c9bc6eb200_189;
v000002c9bc6eb200_190 .array/port v000002c9bc6eb200, 190;
v000002c9bc6eb200_191 .array/port v000002c9bc6eb200, 191;
v000002c9bc6eb200_192 .array/port v000002c9bc6eb200, 192;
v000002c9bc6eb200_193 .array/port v000002c9bc6eb200, 193;
E_000002c9bc6e9c70/48 .event edge, v000002c9bc6eb200_190, v000002c9bc6eb200_191, v000002c9bc6eb200_192, v000002c9bc6eb200_193;
v000002c9bc6eb200_194 .array/port v000002c9bc6eb200, 194;
v000002c9bc6eb200_195 .array/port v000002c9bc6eb200, 195;
v000002c9bc6eb200_196 .array/port v000002c9bc6eb200, 196;
v000002c9bc6eb200_197 .array/port v000002c9bc6eb200, 197;
E_000002c9bc6e9c70/49 .event edge, v000002c9bc6eb200_194, v000002c9bc6eb200_195, v000002c9bc6eb200_196, v000002c9bc6eb200_197;
v000002c9bc6eb200_198 .array/port v000002c9bc6eb200, 198;
v000002c9bc6eb200_199 .array/port v000002c9bc6eb200, 199;
v000002c9bc6eb200_200 .array/port v000002c9bc6eb200, 200;
v000002c9bc6eb200_201 .array/port v000002c9bc6eb200, 201;
E_000002c9bc6e9c70/50 .event edge, v000002c9bc6eb200_198, v000002c9bc6eb200_199, v000002c9bc6eb200_200, v000002c9bc6eb200_201;
v000002c9bc6eb200_202 .array/port v000002c9bc6eb200, 202;
v000002c9bc6eb200_203 .array/port v000002c9bc6eb200, 203;
v000002c9bc6eb200_204 .array/port v000002c9bc6eb200, 204;
v000002c9bc6eb200_205 .array/port v000002c9bc6eb200, 205;
E_000002c9bc6e9c70/51 .event edge, v000002c9bc6eb200_202, v000002c9bc6eb200_203, v000002c9bc6eb200_204, v000002c9bc6eb200_205;
v000002c9bc6eb200_206 .array/port v000002c9bc6eb200, 206;
v000002c9bc6eb200_207 .array/port v000002c9bc6eb200, 207;
v000002c9bc6eb200_208 .array/port v000002c9bc6eb200, 208;
v000002c9bc6eb200_209 .array/port v000002c9bc6eb200, 209;
E_000002c9bc6e9c70/52 .event edge, v000002c9bc6eb200_206, v000002c9bc6eb200_207, v000002c9bc6eb200_208, v000002c9bc6eb200_209;
v000002c9bc6eb200_210 .array/port v000002c9bc6eb200, 210;
v000002c9bc6eb200_211 .array/port v000002c9bc6eb200, 211;
v000002c9bc6eb200_212 .array/port v000002c9bc6eb200, 212;
v000002c9bc6eb200_213 .array/port v000002c9bc6eb200, 213;
E_000002c9bc6e9c70/53 .event edge, v000002c9bc6eb200_210, v000002c9bc6eb200_211, v000002c9bc6eb200_212, v000002c9bc6eb200_213;
v000002c9bc6eb200_214 .array/port v000002c9bc6eb200, 214;
v000002c9bc6eb200_215 .array/port v000002c9bc6eb200, 215;
v000002c9bc6eb200_216 .array/port v000002c9bc6eb200, 216;
v000002c9bc6eb200_217 .array/port v000002c9bc6eb200, 217;
E_000002c9bc6e9c70/54 .event edge, v000002c9bc6eb200_214, v000002c9bc6eb200_215, v000002c9bc6eb200_216, v000002c9bc6eb200_217;
v000002c9bc6eb200_218 .array/port v000002c9bc6eb200, 218;
v000002c9bc6eb200_219 .array/port v000002c9bc6eb200, 219;
v000002c9bc6eb200_220 .array/port v000002c9bc6eb200, 220;
v000002c9bc6eb200_221 .array/port v000002c9bc6eb200, 221;
E_000002c9bc6e9c70/55 .event edge, v000002c9bc6eb200_218, v000002c9bc6eb200_219, v000002c9bc6eb200_220, v000002c9bc6eb200_221;
v000002c9bc6eb200_222 .array/port v000002c9bc6eb200, 222;
v000002c9bc6eb200_223 .array/port v000002c9bc6eb200, 223;
v000002c9bc6eb200_224 .array/port v000002c9bc6eb200, 224;
v000002c9bc6eb200_225 .array/port v000002c9bc6eb200, 225;
E_000002c9bc6e9c70/56 .event edge, v000002c9bc6eb200_222, v000002c9bc6eb200_223, v000002c9bc6eb200_224, v000002c9bc6eb200_225;
v000002c9bc6eb200_226 .array/port v000002c9bc6eb200, 226;
v000002c9bc6eb200_227 .array/port v000002c9bc6eb200, 227;
v000002c9bc6eb200_228 .array/port v000002c9bc6eb200, 228;
v000002c9bc6eb200_229 .array/port v000002c9bc6eb200, 229;
E_000002c9bc6e9c70/57 .event edge, v000002c9bc6eb200_226, v000002c9bc6eb200_227, v000002c9bc6eb200_228, v000002c9bc6eb200_229;
v000002c9bc6eb200_230 .array/port v000002c9bc6eb200, 230;
v000002c9bc6eb200_231 .array/port v000002c9bc6eb200, 231;
v000002c9bc6eb200_232 .array/port v000002c9bc6eb200, 232;
v000002c9bc6eb200_233 .array/port v000002c9bc6eb200, 233;
E_000002c9bc6e9c70/58 .event edge, v000002c9bc6eb200_230, v000002c9bc6eb200_231, v000002c9bc6eb200_232, v000002c9bc6eb200_233;
v000002c9bc6eb200_234 .array/port v000002c9bc6eb200, 234;
v000002c9bc6eb200_235 .array/port v000002c9bc6eb200, 235;
v000002c9bc6eb200_236 .array/port v000002c9bc6eb200, 236;
v000002c9bc6eb200_237 .array/port v000002c9bc6eb200, 237;
E_000002c9bc6e9c70/59 .event edge, v000002c9bc6eb200_234, v000002c9bc6eb200_235, v000002c9bc6eb200_236, v000002c9bc6eb200_237;
v000002c9bc6eb200_238 .array/port v000002c9bc6eb200, 238;
v000002c9bc6eb200_239 .array/port v000002c9bc6eb200, 239;
v000002c9bc6eb200_240 .array/port v000002c9bc6eb200, 240;
v000002c9bc6eb200_241 .array/port v000002c9bc6eb200, 241;
E_000002c9bc6e9c70/60 .event edge, v000002c9bc6eb200_238, v000002c9bc6eb200_239, v000002c9bc6eb200_240, v000002c9bc6eb200_241;
v000002c9bc6eb200_242 .array/port v000002c9bc6eb200, 242;
v000002c9bc6eb200_243 .array/port v000002c9bc6eb200, 243;
v000002c9bc6eb200_244 .array/port v000002c9bc6eb200, 244;
v000002c9bc6eb200_245 .array/port v000002c9bc6eb200, 245;
E_000002c9bc6e9c70/61 .event edge, v000002c9bc6eb200_242, v000002c9bc6eb200_243, v000002c9bc6eb200_244, v000002c9bc6eb200_245;
v000002c9bc6eb200_246 .array/port v000002c9bc6eb200, 246;
v000002c9bc6eb200_247 .array/port v000002c9bc6eb200, 247;
v000002c9bc6eb200_248 .array/port v000002c9bc6eb200, 248;
v000002c9bc6eb200_249 .array/port v000002c9bc6eb200, 249;
E_000002c9bc6e9c70/62 .event edge, v000002c9bc6eb200_246, v000002c9bc6eb200_247, v000002c9bc6eb200_248, v000002c9bc6eb200_249;
v000002c9bc6eb200_250 .array/port v000002c9bc6eb200, 250;
v000002c9bc6eb200_251 .array/port v000002c9bc6eb200, 251;
v000002c9bc6eb200_252 .array/port v000002c9bc6eb200, 252;
v000002c9bc6eb200_253 .array/port v000002c9bc6eb200, 253;
E_000002c9bc6e9c70/63 .event edge, v000002c9bc6eb200_250, v000002c9bc6eb200_251, v000002c9bc6eb200_252, v000002c9bc6eb200_253;
v000002c9bc6eb200_254 .array/port v000002c9bc6eb200, 254;
v000002c9bc6eb200_255 .array/port v000002c9bc6eb200, 255;
E_000002c9bc6e9c70/64 .event edge, v000002c9bc6eb200_254, v000002c9bc6eb200_255;
E_000002c9bc6e9c70 .event/or E_000002c9bc6e9c70/0, E_000002c9bc6e9c70/1, E_000002c9bc6e9c70/2, E_000002c9bc6e9c70/3, E_000002c9bc6e9c70/4, E_000002c9bc6e9c70/5, E_000002c9bc6e9c70/6, E_000002c9bc6e9c70/7, E_000002c9bc6e9c70/8, E_000002c9bc6e9c70/9, E_000002c9bc6e9c70/10, E_000002c9bc6e9c70/11, E_000002c9bc6e9c70/12, E_000002c9bc6e9c70/13, E_000002c9bc6e9c70/14, E_000002c9bc6e9c70/15, E_000002c9bc6e9c70/16, E_000002c9bc6e9c70/17, E_000002c9bc6e9c70/18, E_000002c9bc6e9c70/19, E_000002c9bc6e9c70/20, E_000002c9bc6e9c70/21, E_000002c9bc6e9c70/22, E_000002c9bc6e9c70/23, E_000002c9bc6e9c70/24, E_000002c9bc6e9c70/25, E_000002c9bc6e9c70/26, E_000002c9bc6e9c70/27, E_000002c9bc6e9c70/28, E_000002c9bc6e9c70/29, E_000002c9bc6e9c70/30, E_000002c9bc6e9c70/31, E_000002c9bc6e9c70/32, E_000002c9bc6e9c70/33, E_000002c9bc6e9c70/34, E_000002c9bc6e9c70/35, E_000002c9bc6e9c70/36, E_000002c9bc6e9c70/37, E_000002c9bc6e9c70/38, E_000002c9bc6e9c70/39, E_000002c9bc6e9c70/40, E_000002c9bc6e9c70/41, E_000002c9bc6e9c70/42, E_000002c9bc6e9c70/43, E_000002c9bc6e9c70/44, E_000002c9bc6e9c70/45, E_000002c9bc6e9c70/46, E_000002c9bc6e9c70/47, E_000002c9bc6e9c70/48, E_000002c9bc6e9c70/49, E_000002c9bc6e9c70/50, E_000002c9bc6e9c70/51, E_000002c9bc6e9c70/52, E_000002c9bc6e9c70/53, E_000002c9bc6e9c70/54, E_000002c9bc6e9c70/55, E_000002c9bc6e9c70/56, E_000002c9bc6e9c70/57, E_000002c9bc6e9c70/58, E_000002c9bc6e9c70/59, E_000002c9bc6e9c70/60, E_000002c9bc6e9c70/61, E_000002c9bc6e9c70/62, E_000002c9bc6e9c70/63, E_000002c9bc6e9c70/64;
E_000002c9bc6e9370 .event posedge, v000002c9bc6eb840_0;
S_000002c9bc6c59f0 .scope module, "instr_mem_inst" "instr_mem" 4 18, 8 1 0, S_000002c9bc6e1260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "instruction";
v000002c9bc6ec880_0 .net "address", 7 0, v000002c9bc6ec380_0;  alias, 1 drivers
v000002c9bc6ec7e0_0 .var "instruction", 15 0;
E_000002c9bc6e86f0 .event edge, v000002c9bc6ec880_0;
S_000002c9bc6c5b80 .scope module, "pc_inst" "pc" 4 10, 9 1 0, S_000002c9bc6e1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /OUTPUT 8 "pc";
v000002c9bc6ebf20_0 .net "clk", 0 0, v000002c9bc75bc50_0;  alias, 1 drivers
v000002c9bc6ec380_0 .var "pc", 7 0;
v000002c9bc6eb340_0 .net "pc_enable", 0 0, v000002c9bc6eb020_0;  alias, 1 drivers
v000002c9bc6ec060_0 .net "reset", 0 0, v000002c9bc75ac10_0;  alias, 1 drivers
S_000002c9bc6f57c0 .scope module, "regfile_inst" "regfile" 4 54, 10 1 0, S_000002c9bc6e1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "out_rs1";
    .port_info 8 /OUTPUT 8 "out_rs2";
L_000002c9bc6ef800 .functor BUFZ 8, L_000002c9bc75c5e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002c9bc6ef3a0 .functor BUFZ 8, L_000002c9bc75c4a0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002c9bc6ec100_0 .net *"_ivl_0", 7 0, L_000002c9bc75c5e0;  1 drivers
v000002c9bc6ec1a0_0 .net *"_ivl_10", 5 0, L_000002c9bc75d620;  1 drivers
L_000002c9bc7f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c9bc6eb480_0 .net *"_ivl_13", 1 0, L_000002c9bc7f00d0;  1 drivers
v000002c9bc6ec420_0 .net *"_ivl_2", 5 0, L_000002c9bc75c720;  1 drivers
L_000002c9bc7f0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c9bc6ecba0_0 .net *"_ivl_5", 1 0, L_000002c9bc7f0088;  1 drivers
v000002c9bc7eaf10_0 .net *"_ivl_8", 7 0, L_000002c9bc75c4a0;  1 drivers
v000002c9bc7eafb0_0 .net "clk", 0 0, v000002c9bc75bc50_0;  alias, 1 drivers
v000002c9bc7eb5f0_0 .var/i "i", 31 0;
v000002c9bc7eb690_0 .net "out_rs1", 7 0, L_000002c9bc6ef800;  alias, 1 drivers
v000002c9bc75a490_0 .net "out_rs2", 7 0, L_000002c9bc6ef3a0;  alias, 1 drivers
v000002c9bc75a710_0 .net "rd", 3 0, L_000002c9bc75b110;  alias, 1 drivers
v000002c9bc75a5d0_0 .net "reg_write", 0 0, v000002c9bc6eb700_0;  alias, 1 drivers
v000002c9bc75bf70 .array "regs", 15 0, 7 0;
v000002c9bc75ab70_0 .net "reset", 0 0, v000002c9bc75ac10_0;  alias, 1 drivers
v000002c9bc75b6b0_0 .net "rs1", 3 0, L_000002c9bc75b430;  alias, 1 drivers
v000002c9bc75ba70_0 .net "rs2", 3 0, L_000002c9bc75b4d0;  alias, 1 drivers
v000002c9bc75b7f0_0 .net "write_data", 7 0, L_000002c9bc75ce00;  alias, 1 drivers
L_000002c9bc75c5e0 .array/port v000002c9bc75bf70, L_000002c9bc75c720;
L_000002c9bc75c720 .concat [ 4 2 0 0], L_000002c9bc75b430, L_000002c9bc7f0088;
L_000002c9bc75c4a0 .array/port v000002c9bc75bf70, L_000002c9bc75d620;
L_000002c9bc75d620 .concat [ 4 2 0 0], L_000002c9bc75b4d0, L_000002c9bc7f00d0;
S_000002c9bc6c0880 .scope module, "xor_inst" "xor_enc" 4 76, 11 1 0, S_000002c9bc6e1260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 8 "key";
    .port_info 2 /OUTPUT 8 "data_out";
L_000002c9bc6ef410 .functor XOR 8, L_000002c9bc6ef800, L_000002c9bc6ef3a0, C4<00000000>, C4<00000000>;
v000002c9bc75a170_0 .net "data_in", 7 0, L_000002c9bc6ef800;  alias, 1 drivers
v000002c9bc75a990_0 .net "data_out", 7 0, L_000002c9bc6ef410;  alias, 1 drivers
v000002c9bc75b1b0_0 .net "key", 7 0, L_000002c9bc6ef3a0;  alias, 1 drivers
    .scope S_000002c9bc6c5b80;
T_0 ;
    %wait E_000002c9bc6e8e70;
    %load/vec4 v000002c9bc6ec060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c9bc6ec380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002c9bc6eb340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002c9bc6ec380_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002c9bc6ec380_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002c9bc6c59f0;
T_1 ;
    %wait E_000002c9bc6e86f0;
    %load/vec4 v000002c9bc6ec880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000002c9bc6ec7e0_0, 0, 16;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 33059, 0, 16;
    %store/vec4 v000002c9bc6ec7e0_0, 0, 16;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 16400, 0, 16;
    %store/vec4 v000002c9bc6ec7e0_0, 0, 16;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000002c9bc6ec7e0_0, 0, 16;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002c9bc6e1580;
T_2 ;
    %wait E_000002c9bc6e8e70;
    %load/vec4 v000002c9bc6eb7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002c9bc6eb0c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002c9bc6ebc00_0;
    %assign/vec4 v000002c9bc6eb0c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c9bc6e1580;
T_3 ;
    %wait E_000002c9bc6e8370;
    %load/vec4 v000002c9bc6eb0c0_0;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %load/vec4 v000002c9bc6eb0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v000002c9bc6eb660_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002c9bc6ebc00_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002c9bc6e1580;
T_4 ;
    %wait E_000002c9bc6e86b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c9bc6eb700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c9bc6ec2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c9bc6eb520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c9bc6eca60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c9bc6eb020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c9bc6ebac0_0, 0, 1;
    %load/vec4 v000002c9bc6eb0c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002c9bc6eb020_0, 0, 1;
    %load/vec4 v000002c9bc6eb0c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000002c9bc6eb660_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c9bc6eca60_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002c9bc6eb660_0;
    %pushi/vec4 3, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000002c9bc6eb660_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002c9bc6eb660_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c9bc6eca60_0, 0, 1;
T_4.4 ;
T_4.3 ;
T_4.0 ;
    %load/vec4 v000002c9bc6ebc00_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v000002c9bc6eb660_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c9bc6ec2e0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000002c9bc6eb660_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c9bc6eb520_0, 0, 1;
T_4.10 ;
T_4.9 ;
T_4.6 ;
    %load/vec4 v000002c9bc6ebc00_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v000002c9bc6eb660_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000002c9bc6eb660_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c9bc6eb700_0, 0, 1;
T_4.14 ;
T_4.12 ;
    %load/vec4 v000002c9bc6ebc00_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002c9bc6ebac0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002c9bc6f57c0;
T_5 ;
    %wait E_000002c9bc6e8e70;
    %load/vec4 v000002c9bc75ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c9bc7eb5f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000002c9bc7eb5f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002c9bc7eb5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c9bc75bf70, 0, 4;
    %load/vec4 v000002c9bc7eb5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c9bc7eb5f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c9bc75bf70, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c9bc75bf70, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002c9bc75a5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000002c9bc75b7f0_0;
    %load/vec4 v000002c9bc75a710_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c9bc75bf70, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002c9bc6e13f0;
T_6 ;
    %wait E_000002c9bc6e8c30;
    %load/vec4 v000002c9bc6ebb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002c9bc6ecc40_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002c9bc6ebe80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002c9bc6ecc40_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000002c9bc6ec6a0_0;
    %load/vec4 v000002c9bc6ec740_0;
    %add;
    %store/vec4 v000002c9bc6ecc40_0, 0, 8;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000002c9bc6ec6a0_0;
    %load/vec4 v000002c9bc6ec740_0;
    %sub;
    %store/vec4 v000002c9bc6ecc40_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000002c9bc6ec6a0_0;
    %load/vec4 v000002c9bc6ec740_0;
    %xor;
    %store/vec4 v000002c9bc6ecc40_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000002c9bc6ec740_0;
    %store/vec4 v000002c9bc6ecc40_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002c9bc6c5860;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c9bc6ecb00_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002c9bc6ecb00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002c9bc6ecb00_0;
    %store/vec4a v000002c9bc6eb200, 4, 0;
    %load/vec4 v000002c9bc6ecb00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c9bc6ecb00_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_000002c9bc6c5860;
T_8 ;
    %wait E_000002c9bc6e9370;
    %load/vec4 v000002c9bc6ec240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002c9bc6eb2a0_0;
    %load/vec4 v000002c9bc6ec920_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c9bc6eb200, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002c9bc6c5860;
T_9 ;
    %wait E_000002c9bc6e9c70;
    %load/vec4 v000002c9bc6ebca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002c9bc6ec920_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002c9bc6eb200, 4;
    %store/vec4 v000002c9bc6ebfc0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002c9bc6ebfc0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002c9bc6b4bf0;
T_10 ;
    %vpi_call 3 17 "$display", "Time   PC  OPC  RS1 RS2 RD  R1  R2  WR_DATA  MEM_R MEM_W PC_EN" {0 0 0};
    %vpi_call 3 19 "$monitor", "%4t   %h    %h    %h   %h   %h   %h   %h    %h       %b      %b      %b   %b   %b", $time, v000002c9bc75b2f0_0, v000002c9bc75a7b0_0, v000002c9bc75af30_0, v000002c9bc75be30_0, v000002c9bc75bd90_0, &A<v000002c9bc75bf70, 1>, &A<v000002c9bc75bf70, 2>, v000002c9bc75a850_0, v000002c9bc75b250_0, v000002c9bc75c010_0, v000002c9bc75ae90_0, v000002c9bc75a2b0_0, v000002c9bc75b390_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002c9bc6b4bf0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c9bc75bc50_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v000002c9bc75bc50_0;
    %inv;
    %store/vec4 v000002c9bc75bc50_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000002c9bc6b4bf0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c9bc75ac10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c9bc75ac10_0, 0, 1;
T_12.0 ;
    %load/vec4 v000002c9bc75b9d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_12.1, 4;
    %delay 10000, 0;
    %jmp T_12.0;
T_12.1 ;
    %vpi_func 3 51 "$fopen" 32, "output_bin.txt", "w" {0 0 0};
    %store/vec4 v000002c9bc75a350_0, 0, 32;
    %vpi_func 3 52 "$fopen" 32, "output_hex.txt", "w" {0 0 0};
    %store/vec4 v000002c9bc75bcf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c9bc75ad50_0, 0, 32;
T_12.2 ;
    %load/vec4 v000002c9bc75ad50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.3, 5;
    %vpi_call 3 55 "$fwrite", v000002c9bc75a350_0, "%b\012", &A<v000002c9bc75bf70, v000002c9bc75ad50_0 > {0 0 0};
    %vpi_call 3 56 "$fwrite", v000002c9bc75bcf0_0, "%02h\012", &A<v000002c9bc75bf70, v000002c9bc75ad50_0 > {0 0 0};
    %load/vec4 v000002c9bc75ad50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c9bc75ad50_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 3 59 "$fclose", v000002c9bc75a350_0 {0 0 0};
    %vpi_call 3 60 "$fclose", v000002c9bc75bcf0_0 {0 0 0};
    %vpi_call 3 62 "$display", "Enkripsi selesai" {0 0 0};
    %vpi_call 3 64 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "src/instruction_decoder.v";
    "tests\tb_cpu.v";
    "src/cpu.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/memory/data_mem.v";
    "src/memory/instr_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/encryption/xor_enc.v";
